--- hexagon.slaspec.backup	2025-07-18 16:14:55.065263180 -0400
+++ hexagon.slaspec	2025-07-23 14:42:49.199928126 -0400
@@ -17,6 +17,8 @@
 define space ram      type=ram_space      size=4  default;
 define space register type=register_space size=4;
 
+@define DESTSTART 0x600
+
 define register offset=0x000 size=4 [
   R0   R1   R2   R3   R4   R5   R6   R7
   R8   R9   R10  R11  R12  R13  R14  R15
@@ -30,7 +32,7 @@
   G8   G9   G10  G11  G12  G13  G14  G15
   G16  G17  G18  G19  G20  G21  G22  G23
   G24  G25  G26  G27  G28  G29  G30  G31
-  S0   S1   S2   S3   S4   S5   S6   S7
+  SGP0   SGP1   S2   S3   S4   S5   S6   S7
   S8   S9   S10  S11  S12  S13  S14  S15
   S16  S17  S18  S19  S20  S21  S22  S23
   S24  S25  S26  S27  S28  S29  S30  S31
@@ -46,7 +48,6 @@
   S104 S105 S106 S107 S108 S109 S110 S111
   S112 S113 S114 S115 S116 S117 S118 S119
   S120 S121 S122 S123 S124 S125 S126 S127
-  SGP0 SGP1
 ];
 
 define register offset=0x094 size=1 [
@@ -66,7 +67,7 @@
   G9G8      G11G10    G13G12    G15G14
   G17G16    G19G18    G21G20    G23G22
   G25G24    G27G26    G29G28    G31G30
-  S1S0      S3S2      S5S4      S7S6
+  SGP1SGP0      S3S2      S5S4      S7S6
   S9S8      S11S10    S13S12    S15S14
   S17S16    S19S18    S21S20    S23S22
   S25S24    S27S26    S29S28    S31S30
@@ -82,7 +83,72 @@
   S105S104  S107S106  S109S108  S111S110
   S113S112  S115S114  S117S116  S119S118
   S121S120  S123S122  S125S124  S127S126
-  SGP1SGP0
+];
+
+define register offset=$(DESTSTART) size=4 [
+  D_R0   D_R1   D_R2   D_R3   D_R4   D_R5   D_R6   D_R7
+  D_R8   D_R9   D_R10  D_R11  D_R12  D_R13  D_R14  D_R15
+  D_R16  D_R17  D_R18  D_R19  D_R20  D_R21  D_R22  D_R23
+  D_R24  D_R25  D_R26  D_R27  D_R28  D_R29  D_R30  D_R31
+  D_C0   D_C1   D_C2   D_C3   D_C4   D_C5   D_C6   D_C7
+  D_C8   D_C9   D_C10  D_C11  D_C12  D_C13  D_C14  D_C15
+  D_C16  D_C17  D_C18  D_C19  D_C20  D_C21  D_C22  D_C23
+  D_C24  D_C25  D_C26  D_C27  D_C28  D_C29  D_C30  D_C31
+  D_G0   D_G1   D_G2   D_G3   D_G4   D_G5   D_G6   D_G7
+  D_G8   D_G9   D_G10  D_G11  D_G12  D_G13  D_G14  D_G15
+  D_G16  D_G17  D_G18  D_G19  D_G20  D_G21  D_G22  D_G23
+  D_G24  D_G25  D_G26  D_G27  D_G28  D_G29  D_G30  D_G31
+  D_SGP0 D_SGP1 D_S2   D_S3   D_S4   D_S5   D_S6   D_S7
+  D_S8   D_S9   D_S10  D_S11  D_S12  D_S13  D_S14  D_S15
+  D_S16  D_S17  D_S18  D_S19  D_S20  D_S21  D_S22  D_S23
+  D_S24  D_S25  D_S26  D_S27  D_S28  D_S29  D_S30  D_S31
+  D_S32  D_S33  D_S34  D_S35  D_S36  D_S37  D_S38  D_S39
+  D_S40  D_S41  D_S42  D_S43  D_S44  D_S45  D_S46  D_S47
+  D_S48  D_S49  D_S50  D_S51  D_S52  D_S53  D_S54  D_S55
+  D_S56  D_S57  D_S58  D_S59  D_S60  D_S61  D_S62  D_S63
+  D_S64  D_S65  D_S66  D_S67  D_S68  D_S69  D_S70  D_S71
+  D_S72  D_S73  D_S74  D_S75  D_S76  D_S77  D_S78  D_S79
+  D_S80  D_S81  D_S82  D_S83  D_S84  D_S85  D_S86  D_S87
+  D_S88  D_S89  D_S90  D_S91  D_S92  D_S93  D_S94  D_S95
+  D_S96  D_S97  D_S98  D_S99  D_S100 D_S101 D_S102 D_S103
+  D_S104 D_S105 D_S106 D_S107 D_S108 D_S109 D_S110 D_S111
+  D_S112 D_S113 D_S114 D_S115 D_S116 D_S117 D_S118 D_S119
+  D_S120 D_S121 D_S122 D_S123 D_S124 D_S125 D_S126 D_S127
+];
+
+define register offset=0x694 size=1 [
+  D_P0  D_P1  D_P2  D_P3
+];
+
+define register offset=$(DESTSTART) size=8 [
+  D_R1R0      D_R3R2      D_R5R4      D_R7R6
+  D_R9R8      D_R11R10    D_R13R12    D_R15R14
+  D_R17R16    D_R19R18    D_R21R20    D_R23R22
+  D_R25R24    D_R27R26    D_R29R28    D_R31R30
+  D_C1C0      D_C3C2      D_C5C4      D_C7C6
+  D_C9C8      D_C11C10    D_C13C12    D_C15C14
+  D_C17C16    D_C19C18    D_C21C20    D_C23C22
+  D_C25C24    D_C27C26    D_C29C28    D_C31C30
+  D_G1G0      D_G3G2      D_G5G4      D_G7G6
+  D_G9G8      D_G11G10    D_G13G12    D_G15G14
+  D_G17G16    D_G19G18    D_G21G20    D_G23G22
+  D_G25G24    D_G27G26    D_G29G28    D_G31G30
+  D_SGP1SGP0      D_S3S2      D_S5S4      D_S7S6
+  D_S9S8      D_S11S10    D_S13S12    D_S15S14
+  D_S17S16    D_S19S18    D_S21S20    D_S23S22
+  D_S25S24    D_S27S26    D_S29S28    D_S31S30
+  D_S33S32    D_S35S34    D_S37S36    D_S39S38
+  D_S41S40    D_S43S42    D_S45S44    D_S47S46
+  D_S49S48    D_S51S50    D_S53S52    D_S55S54
+  D_S57S56    D_S59S58    D_S61S60    D_S63S62
+  D_S65S64    D_S67S66    D_S69S68    D_S71S70
+  D_S73S72    D_S75S74    D_S77S76    D_S79S78
+  D_S81S80    D_S83S82    D_S85S84    D_S87S86
+  D_S89S88    D_S91S90    D_S93S92    D_S95S94
+  D_S97S96    D_S99S98    D_S101S100  D_S103S102
+  D_S105S104  D_S107S106  D_S109S108  D_S111S110
+  D_S113S112  D_S115S114  D_S117S116  D_S119S118
+  D_S121S120  D_S123S122  D_S125S124  D_S127S126
 ];
 
 define register offset=0x500 size=32 contextreg;
@@ -98,6 +164,9 @@
   duplex_next = (108, 139) noflow
   part1       = (140, 140) noflow
   part2       = (141, 141) noflow
+  flush_regs  =    (142,  143) noflow
+  setup_regs  =    (143,  144) noflow
+  setup_regs_standalone  =    (145,  146) noflow
 ;
 
 define pcodeop newreg;
@@ -5904,85 +5973,45 @@
   J2_ploop1sr_Rs32
   J2_ploop2sr_Rs32
   J2_ploop3sr_Rs32
-  L2_loadrub_io_Rd32
   L2_loadrub_io_Rs32
-  L4_loadrub_ur_Rd32
   L4_loadrub_ur_Rt32
-  L4_loadrub_ap_Rd32
   L4_loadrub_ap_Re32
-  L2_loadrub_pr_Rd32
   L2_loadrub_pr_Rx32
-  L2_loadrub_pbr_Rd32
   L2_loadrub_pbr_Rx32
-  L2_loadrub_pi_Rd32
   L2_loadrub_pi_Rx32
-  L2_loadrub_pci_Rd32
   L2_loadrub_pci_Rx32
-  L2_loadrub_pcr_Rd32
   L2_loadrub_pcr_Rx32
-  L2_loadrb_io_Rd32
   L2_loadrb_io_Rs32
-  L4_loadrb_ur_Rd32
   L4_loadrb_ur_Rt32
-  L4_loadrb_ap_Rd32
   L4_loadrb_ap_Re32
-  L2_loadrb_pr_Rd32
   L2_loadrb_pr_Rx32
-  L2_loadrb_pbr_Rd32
   L2_loadrb_pbr_Rx32
-  L2_loadrb_pi_Rd32
   L2_loadrb_pi_Rx32
-  L2_loadrb_pci_Rd32
   L2_loadrb_pci_Rx32
-  L2_loadrb_pcr_Rd32
   L2_loadrb_pcr_Rx32
-  L2_loadruh_io_Rd32
   L2_loadruh_io_Rs32
-  L4_loadruh_ur_Rd32
   L4_loadruh_ur_Rt32
-  L4_loadruh_ap_Rd32
   L4_loadruh_ap_Re32
-  L2_loadruh_pr_Rd32
   L2_loadruh_pr_Rx32
-  L2_loadruh_pbr_Rd32
   L2_loadruh_pbr_Rx32
-  L2_loadruh_pi_Rd32
   L2_loadruh_pi_Rx32
-  L2_loadruh_pci_Rd32
   L2_loadruh_pci_Rx32
-  L2_loadruh_pcr_Rd32
   L2_loadruh_pcr_Rx32
-  L2_loadrh_io_Rd32
   L2_loadrh_io_Rs32
-  L4_loadrh_ur_Rd32
   L4_loadrh_ur_Rt32
-  L4_loadrh_ap_Rd32
   L4_loadrh_ap_Re32
-  L2_loadrh_pr_Rd32
   L2_loadrh_pr_Rx32
-  L2_loadrh_pbr_Rd32
   L2_loadrh_pbr_Rx32
-  L2_loadrh_pi_Rd32
   L2_loadrh_pi_Rx32
-  L2_loadrh_pci_Rd32
   L2_loadrh_pci_Rx32
-  L2_loadrh_pcr_Rd32
   L2_loadrh_pcr_Rx32
-  L2_loadri_io_Rd32
   L2_loadri_io_Rs32
-  L4_loadri_ur_Rd32
   L4_loadri_ur_Rt32
-  L4_loadri_ap_Rd32
   L4_loadri_ap_Re32
-  L2_loadri_pr_Rd32
   L2_loadri_pr_Rx32
-  L2_loadri_pbr_Rd32
   L2_loadri_pbr_Rx32
-  L2_loadri_pi_Rd32
   L2_loadri_pi_Rx32
-  L2_loadri_pci_Rd32
   L2_loadri_pci_Rx32
-  L2_loadri_pcr_Rd32
   L2_loadri_pcr_Rx32
   L2_loadrd_io_Rs32
   L4_loadrd_ur_Rt32
@@ -5992,21 +6021,13 @@
   L2_loadrd_pi_Rx32
   L2_loadrd_pci_Rx32
   L2_loadrd_pcr_Rx32
-  L2_loadbzw2_io_Rd32
   L2_loadbzw2_io_Rs32
-  L4_loadbzw2_ur_Rd32
   L4_loadbzw2_ur_Rt32
-  L4_loadbzw2_ap_Rd32
   L4_loadbzw2_ap_Re32
-  L2_loadbzw2_pr_Rd32
   L2_loadbzw2_pr_Rx32
-  L2_loadbzw2_pbr_Rd32
   L2_loadbzw2_pbr_Rx32
-  L2_loadbzw2_pi_Rd32
   L2_loadbzw2_pi_Rx32
-  L2_loadbzw2_pci_Rd32
   L2_loadbzw2_pci_Rx32
-  L2_loadbzw2_pcr_Rd32
   L2_loadbzw2_pcr_Rx32
   L2_loadbzw4_io_Rs32
   L4_loadbzw4_ur_Rt32
@@ -6016,21 +6037,13 @@
   L2_loadbzw4_pi_Rx32
   L2_loadbzw4_pci_Rx32
   L2_loadbzw4_pcr_Rx32
-  L2_loadbsw2_io_Rd32
   L2_loadbsw2_io_Rs32
-  L4_loadbsw2_ur_Rd32
   L4_loadbsw2_ur_Rt32
-  L4_loadbsw2_ap_Rd32
   L4_loadbsw2_ap_Re32
-  L2_loadbsw2_pr_Rd32
   L2_loadbsw2_pr_Rx32
-  L2_loadbsw2_pbr_Rd32
   L2_loadbsw2_pbr_Rx32
-  L2_loadbsw2_pi_Rd32
   L2_loadbsw2_pi_Rx32
-  L2_loadbsw2_pci_Rd32
   L2_loadbsw2_pci_Rx32
-  L2_loadbsw2_pcr_Rd32
   L2_loadbsw2_pcr_Rx32
   L2_loadbsw4_io_Rs32
   L4_loadbsw4_ur_Rt32
@@ -6161,190 +6174,103 @@
   L4_return_fnew_pt_Rs32
   L4_return_tnew_pnt_Rs32
   L4_return_fnew_pnt_Rs32
-  L2_loadw_locked_Rd32
   L2_loadw_locked_Rs32
   S2_storew_locked_Rs32
   S2_storew_locked_Rt32
   L4_loadd_locked_Rs32
-  L4_loadw_phys_Rd32
   L4_loadw_phys_Rs32
   L4_loadw_phys_Rt32
   S4_stored_locked_Rs32
-  L4_loadrub_rr_Rd32
   L4_loadrub_rr_Rs32
   L4_loadrub_rr_Rt32
-  L2_ploadrubt_io_Rd32
   L2_ploadrubt_io_Rs32
-  L2_ploadrubt_pi_Rd32
   L2_ploadrubt_pi_Rx32
-  L2_ploadrubf_io_Rd32
   L2_ploadrubf_io_Rs32
-  L2_ploadrubf_pi_Rd32
   L2_ploadrubf_pi_Rx32
-  L2_ploadrubtnew_io_Rd32
   L2_ploadrubtnew_io_Rs32
-  L2_ploadrubfnew_io_Rd32
   L2_ploadrubfnew_io_Rs32
-  L4_ploadrubt_rr_Rd32
   L4_ploadrubt_rr_Rs32
   L4_ploadrubt_rr_Rt32
-  L4_ploadrubf_rr_Rd32
   L4_ploadrubf_rr_Rs32
   L4_ploadrubf_rr_Rt32
-  L4_ploadrubtnew_rr_Rd32
   L4_ploadrubtnew_rr_Rs32
   L4_ploadrubtnew_rr_Rt32
-  L4_ploadrubfnew_rr_Rd32
   L4_ploadrubfnew_rr_Rs32
   L4_ploadrubfnew_rr_Rt32
-  L2_ploadrubtnew_pi_Rd32
   L2_ploadrubtnew_pi_Rx32
-  L2_ploadrubfnew_pi_Rd32
   L2_ploadrubfnew_pi_Rx32
-  L4_ploadrubt_abs_Rd32
-  L4_ploadrubf_abs_Rd32
-  L4_ploadrubtnew_abs_Rd32
-  L4_ploadrubfnew_abs_Rd32
-  L4_loadrb_rr_Rd32
   L4_loadrb_rr_Rs32
   L4_loadrb_rr_Rt32
-  L2_ploadrbt_io_Rd32
   L2_ploadrbt_io_Rs32
-  L2_ploadrbt_pi_Rd32
   L2_ploadrbt_pi_Rx32
-  L2_ploadrbf_io_Rd32
   L2_ploadrbf_io_Rs32
-  L2_ploadrbf_pi_Rd32
   L2_ploadrbf_pi_Rx32
-  L2_ploadrbtnew_io_Rd32
   L2_ploadrbtnew_io_Rs32
-  L2_ploadrbfnew_io_Rd32
   L2_ploadrbfnew_io_Rs32
-  L4_ploadrbt_rr_Rd32
   L4_ploadrbt_rr_Rs32
   L4_ploadrbt_rr_Rt32
-  L4_ploadrbf_rr_Rd32
   L4_ploadrbf_rr_Rs32
   L4_ploadrbf_rr_Rt32
-  L4_ploadrbtnew_rr_Rd32
   L4_ploadrbtnew_rr_Rs32
   L4_ploadrbtnew_rr_Rt32
-  L4_ploadrbfnew_rr_Rd32
   L4_ploadrbfnew_rr_Rs32
   L4_ploadrbfnew_rr_Rt32
-  L2_ploadrbtnew_pi_Rd32
   L2_ploadrbtnew_pi_Rx32
-  L2_ploadrbfnew_pi_Rd32
   L2_ploadrbfnew_pi_Rx32
-  L4_ploadrbt_abs_Rd32
-  L4_ploadrbf_abs_Rd32
-  L4_ploadrbtnew_abs_Rd32
-  L4_ploadrbfnew_abs_Rd32
-  L4_loadruh_rr_Rd32
   L4_loadruh_rr_Rs32
   L4_loadruh_rr_Rt32
-  L2_ploadruht_io_Rd32
   L2_ploadruht_io_Rs32
-  L2_ploadruht_pi_Rd32
   L2_ploadruht_pi_Rx32
-  L2_ploadruhf_io_Rd32
   L2_ploadruhf_io_Rs32
-  L2_ploadruhf_pi_Rd32
   L2_ploadruhf_pi_Rx32
-  L2_ploadruhtnew_io_Rd32
   L2_ploadruhtnew_io_Rs32
-  L2_ploadruhfnew_io_Rd32
   L2_ploadruhfnew_io_Rs32
-  L4_ploadruht_rr_Rd32
   L4_ploadruht_rr_Rs32
   L4_ploadruht_rr_Rt32
-  L4_ploadruhf_rr_Rd32
   L4_ploadruhf_rr_Rs32
   L4_ploadruhf_rr_Rt32
-  L4_ploadruhtnew_rr_Rd32
   L4_ploadruhtnew_rr_Rs32
   L4_ploadruhtnew_rr_Rt32
-  L4_ploadruhfnew_rr_Rd32
   L4_ploadruhfnew_rr_Rs32
   L4_ploadruhfnew_rr_Rt32
-  L2_ploadruhtnew_pi_Rd32
   L2_ploadruhtnew_pi_Rx32
-  L2_ploadruhfnew_pi_Rd32
   L2_ploadruhfnew_pi_Rx32
-  L4_ploadruht_abs_Rd32
-  L4_ploadruhf_abs_Rd32
-  L4_ploadruhtnew_abs_Rd32
-  L4_ploadruhfnew_abs_Rd32
-  L4_loadrh_rr_Rd32
   L4_loadrh_rr_Rs32
   L4_loadrh_rr_Rt32
-  L2_ploadrht_io_Rd32
   L2_ploadrht_io_Rs32
-  L2_ploadrht_pi_Rd32
   L2_ploadrht_pi_Rx32
-  L2_ploadrhf_io_Rd32
   L2_ploadrhf_io_Rs32
-  L2_ploadrhf_pi_Rd32
   L2_ploadrhf_pi_Rx32
-  L2_ploadrhtnew_io_Rd32
   L2_ploadrhtnew_io_Rs32
-  L2_ploadrhfnew_io_Rd32
   L2_ploadrhfnew_io_Rs32
-  L4_ploadrht_rr_Rd32
   L4_ploadrht_rr_Rs32
   L4_ploadrht_rr_Rt32
-  L4_ploadrhf_rr_Rd32
   L4_ploadrhf_rr_Rs32
   L4_ploadrhf_rr_Rt32
-  L4_ploadrhtnew_rr_Rd32
   L4_ploadrhtnew_rr_Rs32
   L4_ploadrhtnew_rr_Rt32
-  L4_ploadrhfnew_rr_Rd32
   L4_ploadrhfnew_rr_Rs32
   L4_ploadrhfnew_rr_Rt32
-  L2_ploadrhtnew_pi_Rd32
   L2_ploadrhtnew_pi_Rx32
-  L2_ploadrhfnew_pi_Rd32
   L2_ploadrhfnew_pi_Rx32
-  L4_ploadrht_abs_Rd32
-  L4_ploadrhf_abs_Rd32
-  L4_ploadrhtnew_abs_Rd32
-  L4_ploadrhfnew_abs_Rd32
-  L4_loadri_rr_Rd32
   L4_loadri_rr_Rs32
   L4_loadri_rr_Rt32
-  L2_ploadrit_io_Rd32
   L2_ploadrit_io_Rs32
-  L2_ploadrit_pi_Rd32
   L2_ploadrit_pi_Rx32
-  L2_ploadrif_io_Rd32
   L2_ploadrif_io_Rs32
-  L2_ploadrif_pi_Rd32
   L2_ploadrif_pi_Rx32
-  L2_ploadritnew_io_Rd32
   L2_ploadritnew_io_Rs32
-  L2_ploadrifnew_io_Rd32
   L2_ploadrifnew_io_Rs32
-  L4_ploadrit_rr_Rd32
   L4_ploadrit_rr_Rs32
   L4_ploadrit_rr_Rt32
-  L4_ploadrif_rr_Rd32
   L4_ploadrif_rr_Rs32
   L4_ploadrif_rr_Rt32
-  L4_ploadritnew_rr_Rd32
   L4_ploadritnew_rr_Rs32
   L4_ploadritnew_rr_Rt32
-  L4_ploadrifnew_rr_Rd32
   L4_ploadrifnew_rr_Rs32
   L4_ploadrifnew_rr_Rt32
-  L2_ploadritnew_pi_Rd32
   L2_ploadritnew_pi_Rx32
-  L2_ploadrifnew_pi_Rd32
   L2_ploadrifnew_pi_Rx32
-  L4_ploadrit_abs_Rd32
-  L4_ploadrif_abs_Rd32
-  L4_ploadritnew_abs_Rd32
-  L4_ploadrifnew_abs_Rd32
   L4_loadrd_rr_Rs32
   L4_loadrd_rr_Rt32
   L2_ploadrdt_io_Rs32
@@ -6626,11 +6552,6 @@
   S4_storeirb_io_Rs32
   S4_storeirh_io_Rs32
   S4_storeiri_io_Rs32
-  L2_loadrubgp_Rd32
-  L2_loadrbgp_Rd32
-  L2_loadruhgp_Rd32
-  L2_loadrhgp_Rd32
-  L2_loadrigp_Rd32
   S2_storerbgp_Rt32
   S2_storerhgp_Rt32
   S2_storerfgp_Rt32
@@ -6641,14 +6562,10 @@
   C2_cmpgt_Rt32
   C2_cmpgtu_Rs32
   C2_cmpgtu_Rt32
-  A4_rcmpeqi_Rd32
   A4_rcmpeqi_Rs32
-  A4_rcmpneqi_Rd32
   A4_rcmpneqi_Rs32
-  A4_rcmpeq_Rd32
   A4_rcmpeq_Rs32
   A4_rcmpeq_Rt32
-  A4_rcmpneq_Rd32
   A4_rcmpneq_Rs32
   A4_rcmpneq_Rt32
   C2_bitsset_Rs32
@@ -6673,14 +6590,8 @@
   C4_cmplte_Rt32
   C4_cmplteu_Rs32
   C4_cmplteu_Rt32
-  C2_vitpack_Rd32
-  C2_mux_Rd32
   C2_mux_Rs32
   C2_mux_Rt32
-  C2_cmovenewit_Rd32
-  C2_cmovenewif_Rd32
-  C2_cmoveit_Rd32
-  C2_cmoveif_Rd32
   C2_ccombinewnewt_Rs32
   C2_ccombinewnewt_Rt32
   C2_ccombinewnewf_Rs32
@@ -6689,10 +6600,7 @@
   C2_ccombinewt_Rt32
   C2_ccombinewf_Rs32
   C2_ccombinewf_Rt32
-  C2_muxii_Rd32
-  C2_muxir_Rd32
   C2_muxir_Rs32
-  C2_muxri_Rd32
   C2_muxri_Rs32
   A4_cmpbeq_Rs32
   A4_cmpbeq_Rt32
@@ -6713,7 +6621,6 @@
   A4_cmphgti_Rs32
   A4_cmphgtui_Rs32
   A4_tlbmatch_Rt32
-  C2_tfrpr_Rd32
   C2_tfrrp_Rs32
   M2_mpy_acc_hh_s0_Rx32
   M2_mpy_acc_hh_s0_Rs32
@@ -6811,100 +6718,68 @@
   M2_mpy_nac_sat_ll_s1_Rx32
   M2_mpy_nac_sat_ll_s1_Rs32
   M2_mpy_nac_sat_ll_s1_Rt32
-  M2_mpy_hh_s0_Rd32
   M2_mpy_hh_s0_Rs32
   M2_mpy_hh_s0_Rt32
-  M2_mpy_hh_s1_Rd32
   M2_mpy_hh_s1_Rs32
   M2_mpy_hh_s1_Rt32
-  M2_mpy_hl_s0_Rd32
   M2_mpy_hl_s0_Rs32
   M2_mpy_hl_s0_Rt32
-  M2_mpy_hl_s1_Rd32
   M2_mpy_hl_s1_Rs32
   M2_mpy_hl_s1_Rt32
-  M2_mpy_lh_s0_Rd32
   M2_mpy_lh_s0_Rs32
   M2_mpy_lh_s0_Rt32
-  M2_mpy_lh_s1_Rd32
   M2_mpy_lh_s1_Rs32
   M2_mpy_lh_s1_Rt32
-  M2_mpy_ll_s0_Rd32
   M2_mpy_ll_s0_Rs32
   M2_mpy_ll_s0_Rt32
-  M2_mpy_ll_s1_Rd32
   M2_mpy_ll_s1_Rs32
   M2_mpy_ll_s1_Rt32
-  M2_mpy_sat_hh_s0_Rd32
   M2_mpy_sat_hh_s0_Rs32
   M2_mpy_sat_hh_s0_Rt32
-  M2_mpy_sat_hh_s1_Rd32
   M2_mpy_sat_hh_s1_Rs32
   M2_mpy_sat_hh_s1_Rt32
-  M2_mpy_sat_hl_s0_Rd32
   M2_mpy_sat_hl_s0_Rs32
   M2_mpy_sat_hl_s0_Rt32
-  M2_mpy_sat_hl_s1_Rd32
   M2_mpy_sat_hl_s1_Rs32
   M2_mpy_sat_hl_s1_Rt32
-  M2_mpy_sat_lh_s0_Rd32
   M2_mpy_sat_lh_s0_Rs32
   M2_mpy_sat_lh_s0_Rt32
-  M2_mpy_sat_lh_s1_Rd32
   M2_mpy_sat_lh_s1_Rs32
   M2_mpy_sat_lh_s1_Rt32
-  M2_mpy_sat_ll_s0_Rd32
   M2_mpy_sat_ll_s0_Rs32
   M2_mpy_sat_ll_s0_Rt32
-  M2_mpy_sat_ll_s1_Rd32
   M2_mpy_sat_ll_s1_Rs32
   M2_mpy_sat_ll_s1_Rt32
-  M2_mpy_rnd_hh_s0_Rd32
   M2_mpy_rnd_hh_s0_Rs32
   M2_mpy_rnd_hh_s0_Rt32
-  M2_mpy_rnd_hh_s1_Rd32
   M2_mpy_rnd_hh_s1_Rs32
   M2_mpy_rnd_hh_s1_Rt32
-  M2_mpy_rnd_hl_s0_Rd32
   M2_mpy_rnd_hl_s0_Rs32
   M2_mpy_rnd_hl_s0_Rt32
-  M2_mpy_rnd_hl_s1_Rd32
   M2_mpy_rnd_hl_s1_Rs32
   M2_mpy_rnd_hl_s1_Rt32
-  M2_mpy_rnd_lh_s0_Rd32
   M2_mpy_rnd_lh_s0_Rs32
   M2_mpy_rnd_lh_s0_Rt32
-  M2_mpy_rnd_lh_s1_Rd32
   M2_mpy_rnd_lh_s1_Rs32
   M2_mpy_rnd_lh_s1_Rt32
-  M2_mpy_rnd_ll_s0_Rd32
   M2_mpy_rnd_ll_s0_Rs32
   M2_mpy_rnd_ll_s0_Rt32
-  M2_mpy_rnd_ll_s1_Rd32
   M2_mpy_rnd_ll_s1_Rs32
   M2_mpy_rnd_ll_s1_Rt32
-  M2_mpy_sat_rnd_hh_s0_Rd32
   M2_mpy_sat_rnd_hh_s0_Rs32
   M2_mpy_sat_rnd_hh_s0_Rt32
-  M2_mpy_sat_rnd_hh_s1_Rd32
   M2_mpy_sat_rnd_hh_s1_Rs32
   M2_mpy_sat_rnd_hh_s1_Rt32
-  M2_mpy_sat_rnd_hl_s0_Rd32
   M2_mpy_sat_rnd_hl_s0_Rs32
   M2_mpy_sat_rnd_hl_s0_Rt32
-  M2_mpy_sat_rnd_hl_s1_Rd32
   M2_mpy_sat_rnd_hl_s1_Rs32
   M2_mpy_sat_rnd_hl_s1_Rt32
-  M2_mpy_sat_rnd_lh_s0_Rd32
   M2_mpy_sat_rnd_lh_s0_Rs32
   M2_mpy_sat_rnd_lh_s0_Rt32
-  M2_mpy_sat_rnd_lh_s1_Rd32
   M2_mpy_sat_rnd_lh_s1_Rs32
   M2_mpy_sat_rnd_lh_s1_Rt32
-  M2_mpy_sat_rnd_ll_s0_Rd32
   M2_mpy_sat_rnd_ll_s0_Rs32
   M2_mpy_sat_rnd_ll_s0_Rt32
-  M2_mpy_sat_rnd_ll_s1_Rd32
   M2_mpy_sat_rnd_ll_s1_Rs32
   M2_mpy_sat_rnd_ll_s1_Rt32
   M2_mpyd_acc_hh_s0_Rs32
@@ -7019,28 +6894,20 @@
   M2_mpyu_nac_ll_s1_Rx32
   M2_mpyu_nac_ll_s1_Rs32
   M2_mpyu_nac_ll_s1_Rt32
-  M2_mpyu_hh_s0_Rd32
   M2_mpyu_hh_s0_Rs32
   M2_mpyu_hh_s0_Rt32
-  M2_mpyu_hh_s1_Rd32
   M2_mpyu_hh_s1_Rs32
   M2_mpyu_hh_s1_Rt32
-  M2_mpyu_hl_s0_Rd32
   M2_mpyu_hl_s0_Rs32
   M2_mpyu_hl_s0_Rt32
-  M2_mpyu_hl_s1_Rd32
   M2_mpyu_hl_s1_Rs32
   M2_mpyu_hl_s1_Rt32
-  M2_mpyu_lh_s0_Rd32
   M2_mpyu_lh_s0_Rs32
   M2_mpyu_lh_s0_Rt32
-  M2_mpyu_lh_s1_Rd32
   M2_mpyu_lh_s1_Rs32
   M2_mpyu_lh_s1_Rt32
-  M2_mpyu_ll_s0_Rd32
   M2_mpyu_ll_s0_Rs32
   M2_mpyu_ll_s0_Rt32
-  M2_mpyu_ll_s1_Rd32
   M2_mpyu_ll_s1_Rs32
   M2_mpyu_ll_s1_Rt32
   M2_mpyud_acc_hh_s0_Rs32
@@ -7091,9 +6958,7 @@
   M2_mpyud_ll_s0_Rt32
   M2_mpyud_ll_s1_Rs32
   M2_mpyud_ll_s1_Rt32
-  M2_mpysip_Rd32
   M2_mpysip_Rs32
-  M2_mpysin_Rd32
   M2_mpysin_Rs32
   M2_macsip_Rx32
   M2_macsip_Rs32
@@ -7111,22 +6976,16 @@
   M2_dpmpyuu_acc_s0_Rt32
   M2_dpmpyuu_nac_s0_Rs32
   M2_dpmpyuu_nac_s0_Rt32
-  M2_mpy_up_Rd32
   M2_mpy_up_Rs32
   M2_mpy_up_Rt32
-  M2_mpy_up_s1_Rd32
   M2_mpy_up_s1_Rs32
   M2_mpy_up_s1_Rt32
-  M2_mpy_up_s1_sat_Rd32
   M2_mpy_up_s1_sat_Rs32
   M2_mpy_up_s1_sat_Rt32
-  M2_mpyu_up_Rd32
   M2_mpyu_up_Rs32
   M2_mpyu_up_Rt32
-  M2_mpysu_up_Rd32
   M2_mpysu_up_Rs32
   M2_mpysu_up_Rt32
-  M2_dpmpyss_rnd_s0_Rd32
   M2_dpmpyss_rnd_s0_Rs32
   M2_dpmpyss_rnd_s0_Rt32
   M4_mac_up_s1_sat_Rx32
@@ -7135,7 +6994,6 @@
   M4_nac_up_s1_sat_Rx32
   M4_nac_up_s1_sat_Rs32
   M4_nac_up_s1_sat_Rt32
-  M2_mpyi_Rd32
   M2_mpyi_Rs32
   M2_mpyi_Rt32
   M2_maci_Rx32
@@ -7160,15 +7018,11 @@
   M4_mpyrr_addr_Ry32
   M4_mpyrr_addr_Ru32
   M4_mpyrr_addr_Rs32
-  M4_mpyri_addr_u2_Rd32
   M4_mpyri_addr_u2_Ru32
   M4_mpyri_addr_u2_Rs32
-  M4_mpyri_addr_Rd32
   M4_mpyri_addr_Ru32
   M4_mpyri_addr_Rs32
-  M4_mpyri_addi_Rd32
   M4_mpyri_addi_Rs32
-  M4_mpyrr_addi_Rd32
   M4_mpyrr_addi_Rs32
   M4_mpyrr_addi_Rt32
   M2_vmpy2s_s0_Rs32
@@ -7187,16 +7041,12 @@
   M2_vmac2su_s0_Rt32
   M2_vmac2su_s1_Rs32
   M2_vmac2su_s1_Rt32
-  M2_vmpy2s_s0pack_Rd32
   M2_vmpy2s_s0pack_Rs32
   M2_vmpy2s_s0pack_Rt32
-  M2_vmpy2s_s1pack_Rd32
   M2_vmpy2s_s1pack_Rs32
   M2_vmpy2s_s1pack_Rt32
   M2_vmac2_Rs32
   M2_vmac2_Rt32
-  M2_vdmpyrs_s0_Rd32
-  M2_vdmpyrs_s1_Rd32
   M5_vmpybuu_Rs32
   M5_vmpybuu_Rt32
   M5_vmpybsu_Rs32
@@ -7205,16 +7055,12 @@
   M5_vmacbuu_Rt32
   M5_vmacbsu_Rs32
   M5_vmacbsu_Rt32
-  M2_cmpyrs_s0_Rd32
   M2_cmpyrs_s0_Rs32
   M2_cmpyrs_s0_Rt32
-  M2_cmpyrs_s1_Rd32
   M2_cmpyrs_s1_Rs32
   M2_cmpyrs_s1_Rt32
-  M2_cmpyrsc_s0_Rd32
   M2_cmpyrsc_s0_Rs32
   M2_cmpyrsc_s0_Rt32
-  M2_cmpyrsc_s1_Rd32
   M2_cmpyrsc_s1_Rs32
   M2_cmpyrsc_s1_Rt32
   M2_cmacs_s0_Rs32
@@ -7241,18 +7087,12 @@
   M2_cnacsc_s0_Rt32
   M2_cnacsc_s1_Rs32
   M2_cnacsc_s1_Rt32
-  M2_vrcmpys_s1rp_h_Rd32
-  M2_vrcmpys_s1rp_l_Rd32
-  M2_hmmpyl_rs1_Rd32
   M2_hmmpyl_rs1_Rs32
   M2_hmmpyl_rs1_Rt32
-  M2_hmmpyh_rs1_Rd32
   M2_hmmpyh_rs1_Rs32
   M2_hmmpyh_rs1_Rt32
-  M2_hmmpyl_s1_Rd32
   M2_hmmpyl_s1_Rs32
   M2_hmmpyl_s1_Rt32
-  M2_hmmpyh_s1_Rd32
   M2_hmmpyh_s1_Rs32
   M2_hmmpyh_s1_Rt32
   M2_cmaci_s0_Rs32
@@ -7263,13 +7103,9 @@
   M2_cmpyi_s0_Rt32
   M2_cmpyr_s0_Rs32
   M2_cmpyr_s0_Rt32
-  M4_cmpyi_wh_Rd32
   M4_cmpyi_wh_Rt32
-  M4_cmpyr_wh_Rd32
   M4_cmpyr_wh_Rt32
-  M4_cmpyi_whc_Rd32
   M4_cmpyi_whc_Rt32
-  M4_cmpyr_whc_Rd32
   M4_cmpyr_whc_Rt32
   S2_vcrotate_Rt32
   S4_vrcrotate_acc_Rt32
@@ -7284,290 +7120,178 @@
   M4_pmpyw_acc_Rt32
   M4_vpmpyh_acc_Rs32
   M4_vpmpyh_acc_Rt32
-  M7_wcmpyrw_Rd32
-  M7_wcmpyrwc_Rd32
-  M7_wcmpyiw_Rd32
-  M7_wcmpyiwc_Rd32
-  M7_wcmpyrw_rnd_Rd32
-  M7_wcmpyrwc_rnd_Rd32
-  M7_wcmpyiw_rnd_Rd32
-  M7_wcmpyiwc_rnd_Rd32
-  A2_add_Rd32
   A2_add_Rs32
   A2_add_Rt32
-  A2_sub_Rd32
   A2_sub_Rt32
   A2_sub_Rs32
-  A2_paddt_Rd32
   A2_paddt_Rs32
   A2_paddt_Rt32
-  A2_paddf_Rd32
   A2_paddf_Rs32
   A2_paddf_Rt32
-  A2_paddtnew_Rd32
   A2_paddtnew_Rs32
   A2_paddtnew_Rt32
-  A2_paddfnew_Rd32
   A2_paddfnew_Rs32
   A2_paddfnew_Rt32
-  A2_psubt_Rd32
   A2_psubt_Rt32
   A2_psubt_Rs32
-  A2_psubf_Rd32
   A2_psubf_Rt32
   A2_psubf_Rs32
-  A2_psubtnew_Rd32
   A2_psubtnew_Rt32
   A2_psubtnew_Rs32
-  A2_psubfnew_Rd32
   A2_psubfnew_Rt32
   A2_psubfnew_Rs32
-  A2_paddit_Rd32
   A2_paddit_Rs32
-  A2_paddif_Rd32
   A2_paddif_Rs32
-  A2_padditnew_Rd32
   A2_padditnew_Rs32
-  A2_paddifnew_Rd32
   A2_paddifnew_Rs32
-  A2_pxort_Rd32
   A2_pxort_Rs32
   A2_pxort_Rt32
-  A2_pxorf_Rd32
   A2_pxorf_Rs32
   A2_pxorf_Rt32
-  A2_pxortnew_Rd32
   A2_pxortnew_Rs32
   A2_pxortnew_Rt32
-  A2_pxorfnew_Rd32
   A2_pxorfnew_Rs32
   A2_pxorfnew_Rt32
-  A2_pandt_Rd32
   A2_pandt_Rs32
   A2_pandt_Rt32
-  A2_pandf_Rd32
   A2_pandf_Rs32
   A2_pandf_Rt32
-  A2_pandtnew_Rd32
   A2_pandtnew_Rs32
   A2_pandtnew_Rt32
-  A2_pandfnew_Rd32
   A2_pandfnew_Rs32
   A2_pandfnew_Rt32
-  A2_port_Rd32
   A2_port_Rs32
   A2_port_Rt32
-  A2_porf_Rd32
   A2_porf_Rs32
   A2_porf_Rt32
-  A2_portnew_Rd32
   A2_portnew_Rs32
   A2_portnew_Rt32
-  A2_porfnew_Rd32
   A2_porfnew_Rs32
   A2_porfnew_Rt32
-  A4_psxtbt_Rd32
   A4_psxtbt_Rs32
-  A4_psxtbf_Rd32
   A4_psxtbf_Rs32
-  A4_psxtbtnew_Rd32
   A4_psxtbtnew_Rs32
-  A4_psxtbfnew_Rd32
   A4_psxtbfnew_Rs32
-  A4_pzxtbt_Rd32
   A4_pzxtbt_Rs32
-  A4_pzxtbf_Rd32
   A4_pzxtbf_Rs32
-  A4_pzxtbtnew_Rd32
   A4_pzxtbtnew_Rs32
-  A4_pzxtbfnew_Rd32
   A4_pzxtbfnew_Rs32
-  A4_psxtht_Rd32
   A4_psxtht_Rs32
-  A4_psxthf_Rd32
   A4_psxthf_Rs32
-  A4_psxthtnew_Rd32
   A4_psxthtnew_Rs32
-  A4_psxthfnew_Rd32
   A4_psxthfnew_Rs32
-  A4_pzxtht_Rd32
   A4_pzxtht_Rs32
-  A4_pzxthf_Rd32
   A4_pzxthf_Rs32
-  A4_pzxthtnew_Rd32
   A4_pzxthtnew_Rs32
-  A4_pzxthfnew_Rd32
   A4_pzxthfnew_Rs32
-  A4_paslht_Rd32
   A4_paslht_Rs32
-  A4_paslhf_Rd32
   A4_paslhf_Rs32
-  A4_paslhtnew_Rd32
   A4_paslhtnew_Rs32
-  A4_paslhfnew_Rd32
   A4_paslhfnew_Rs32
-  A4_pasrht_Rd32
   A4_pasrht_Rs32
-  A4_pasrhf_Rd32
   A4_pasrhf_Rs32
-  A4_pasrhtnew_Rd32
   A4_pasrhtnew_Rs32
-  A4_pasrhfnew_Rd32
   A4_pasrhfnew_Rs32
-  A2_addsat_Rd32
   A2_addsat_Rs32
   A2_addsat_Rt32
-  A2_subsat_Rd32
   A2_subsat_Rt32
   A2_subsat_Rs32
-  A2_addi_Rd32
   A2_addi_Rs32
-  C4_addipc_Rd32
-  A2_addh_l16_ll_Rd32
   A2_addh_l16_ll_Rt32
   A2_addh_l16_ll_Rs32
-  A2_addh_l16_hl_Rd32
   A2_addh_l16_hl_Rt32
   A2_addh_l16_hl_Rs32
-  A2_addh_l16_sat_ll_Rd32
   A2_addh_l16_sat_ll_Rt32
   A2_addh_l16_sat_ll_Rs32
-  A2_addh_l16_sat_hl_Rd32
   A2_addh_l16_sat_hl_Rt32
   A2_addh_l16_sat_hl_Rs32
-  A2_subh_l16_ll_Rd32
   A2_subh_l16_ll_Rt32
   A2_subh_l16_ll_Rs32
-  A2_subh_l16_hl_Rd32
   A2_subh_l16_hl_Rt32
   A2_subh_l16_hl_Rs32
-  A2_subh_l16_sat_ll_Rd32
   A2_subh_l16_sat_ll_Rt32
   A2_subh_l16_sat_ll_Rs32
-  A2_subh_l16_sat_hl_Rd32
   A2_subh_l16_sat_hl_Rt32
   A2_subh_l16_sat_hl_Rs32
-  A2_addh_h16_ll_Rd32
   A2_addh_h16_ll_Rt32
   A2_addh_h16_ll_Rs32
-  A2_addh_h16_lh_Rd32
   A2_addh_h16_lh_Rt32
   A2_addh_h16_lh_Rs32
-  A2_addh_h16_hl_Rd32
   A2_addh_h16_hl_Rt32
   A2_addh_h16_hl_Rs32
-  A2_addh_h16_hh_Rd32
   A2_addh_h16_hh_Rt32
   A2_addh_h16_hh_Rs32
-  A2_addh_h16_sat_ll_Rd32
   A2_addh_h16_sat_ll_Rt32
   A2_addh_h16_sat_ll_Rs32
-  A2_addh_h16_sat_lh_Rd32
   A2_addh_h16_sat_lh_Rt32
   A2_addh_h16_sat_lh_Rs32
-  A2_addh_h16_sat_hl_Rd32
   A2_addh_h16_sat_hl_Rt32
   A2_addh_h16_sat_hl_Rs32
-  A2_addh_h16_sat_hh_Rd32
   A2_addh_h16_sat_hh_Rt32
   A2_addh_h16_sat_hh_Rs32
-  A2_subh_h16_ll_Rd32
   A2_subh_h16_ll_Rt32
   A2_subh_h16_ll_Rs32
-  A2_subh_h16_lh_Rd32
   A2_subh_h16_lh_Rt32
   A2_subh_h16_lh_Rs32
-  A2_subh_h16_hl_Rd32
   A2_subh_h16_hl_Rt32
   A2_subh_h16_hl_Rs32
-  A2_subh_h16_hh_Rd32
   A2_subh_h16_hh_Rt32
   A2_subh_h16_hh_Rs32
-  A2_subh_h16_sat_ll_Rd32
   A2_subh_h16_sat_ll_Rt32
   A2_subh_h16_sat_ll_Rs32
-  A2_subh_h16_sat_lh_Rd32
   A2_subh_h16_sat_lh_Rt32
   A2_subh_h16_sat_lh_Rs32
-  A2_subh_h16_sat_hl_Rd32
   A2_subh_h16_sat_hl_Rt32
   A2_subh_h16_sat_hl_Rs32
-  A2_subh_h16_sat_hh_Rd32
   A2_subh_h16_sat_hh_Rt32
   A2_subh_h16_sat_hh_Rs32
-  A2_aslh_Rd32
   A2_aslh_Rs32
-  A2_asrh_Rd32
   A2_asrh_Rs32
-  A2_negsat_Rd32
   A2_negsat_Rs32
-  A2_abs_Rd32
   A2_abs_Rs32
-  A2_abssat_Rd32
   A2_abssat_Rs32
-  A2_max_Rd32
   A2_max_Rs32
   A2_max_Rt32
-  A2_maxu_Rd32
   A2_maxu_Rs32
   A2_maxu_Rt32
-  A2_min_Rd32
   A2_min_Rt32
   A2_min_Rs32
-  A2_minu_Rd32
   A2_minu_Rt32
   A2_minu_Rs32
-  A2_tfr_Rd32
   A2_tfr_Rs32
-  A2_tfrsi_Rd32
-  A2_sxtb_Rd32
   A2_sxtb_Rs32
-  A2_zxth_Rd32
   A2_zxth_Rs32
-  A2_sxth_Rd32
   A2_sxth_Rs32
   A2_combinew_Rs32
   A2_combinew_Rt32
   A4_combineri_Rs32
   A4_combineir_Rs32
-  A2_combine_hh_Rd32
   A2_combine_hh_Rt32
   A2_combine_hh_Rs32
-  A2_combine_hl_Rd32
   A2_combine_hl_Rt32
   A2_combine_hl_Rs32
-  A2_combine_lh_Rd32
   A2_combine_lh_Rt32
   A2_combine_lh_Rs32
-  A2_combine_ll_Rd32
   A2_combine_ll_Rt32
   A2_combine_ll_Rs32
   A2_tfril_Rx32
   A2_tfrih_Rx32
-  A2_tfrcrr_Rd32
   A2_tfrrcr_Rs32
-  A2_and_Rd32
   A2_and_Rs32
   A2_and_Rt32
-  A2_or_Rd32
   A2_or_Rs32
   A2_or_Rt32
-  A2_xor_Rd32
   A2_xor_Rs32
   A2_xor_Rt32
   M2_xor_xacc_Rx32
   M2_xor_xacc_Rs32
   M2_xor_xacc_Rt32
-  A4_andn_Rd32
   A4_andn_Rt32
   A4_andn_Rs32
-  A4_orn_Rd32
   A4_orn_Rt32
   A4_orn_Rs32
-  S4_addaddi_Rd32
   S4_addaddi_Rs32
   S4_addaddi_Ru32
-  S4_subaddi_Rd32
   S4_subaddi_Rs32
   S4_subaddi_Ru32
   M4_and_and_Rx32
@@ -7609,70 +7333,42 @@
   M4_xor_andn_Rx32
   M4_xor_andn_Rs32
   M4_xor_andn_Rt32
-  A2_subri_Rd32
   A2_subri_Rs32
-  A2_andir_Rd32
   A2_andir_Rs32
-  A2_orir_Rd32
   A2_orir_Rs32
   A2_sxtw_Rs32
-  A2_sat_Rd32
-  A2_roundsat_Rd32
-  A2_sath_Rd32
   A2_sath_Rs32
-  A2_satuh_Rd32
   A2_satuh_Rs32
-  A2_satub_Rd32
   A2_satub_Rs32
-  A2_satb_Rd32
   A2_satb_Rs32
-  A5_vaddhubs_Rd32
-  A2_svavgh_Rd32
   A2_svavgh_Rs32
   A2_svavgh_Rt32
-  A2_svavghs_Rd32
   A2_svavghs_Rs32
   A2_svavghs_Rt32
-  A2_svnavgh_Rd32
   A2_svnavgh_Rt32
   A2_svnavgh_Rs32
-  A2_svaddh_Rd32
   A2_svaddh_Rs32
   A2_svaddh_Rt32
-  A2_svaddhs_Rd32
   A2_svaddhs_Rs32
   A2_svaddhs_Rt32
-  A2_svadduhs_Rd32
   A2_svadduhs_Rs32
   A2_svadduhs_Rt32
-  A2_svsubh_Rd32
   A2_svsubh_Rt32
   A2_svsubh_Rs32
-  A2_svsubhs_Rd32
   A2_svsubhs_Rt32
   A2_svsubhs_Rs32
-  A2_svsubuhs_Rd32
   A2_svsubuhs_Rt32
   A2_svsubuhs_Rs32
-  M2_vraddh_Rd32
-  M2_vradduh_Rd32
-  A4_round_ri_Rd32
   A4_round_ri_Rs32
-  A4_round_rr_Rd32
   A4_round_rr_Rs32
   A4_round_rr_Rt32
-  A4_round_ri_sat_Rd32
   A4_round_ri_sat_Rs32
-  A4_round_rr_sat_Rd32
   A4_round_rr_sat_Rs32
   A4_round_rr_sat_Rt32
-  A4_cround_ri_Rd32
   A4_cround_ri_Rs32
-  A4_cround_rr_Rd32
   A4_cround_rr_Rs32
   A4_cround_rr_Rt32
   A7_croundd_rr_Rt32
-  A7_clip_Rd32
   A7_clip_Rs32
   A4_vrminh_Ru32
   A4_vrmaxh_Ru32
@@ -7682,16 +7378,12 @@
   A4_vrmaxw_Ru32
   A4_vrminuw_Ru32
   A4_vrmaxuw_Ru32
-  A4_modwrapu_Rd32
   A4_modwrapu_Rs32
   A4_modwrapu_Rt32
-  F2_sfadd_Rd32
   F2_sfadd_Rs32
   F2_sfadd_Rt32
-  F2_sfsub_Rd32
   F2_sfsub_Rs32
   F2_sfsub_Rt32
-  F2_sfmpy_Rd32
   F2_sfmpy_Rs32
   F2_sfmpy_Rt32
   F2_sffma_Rx32
@@ -7717,64 +7409,38 @@
   F2_sfcmpge_Rt32
   F2_sfcmpuo_Rs32
   F2_sfcmpuo_Rt32
-  F2_sfmax_Rd32
   F2_sfmax_Rs32
   F2_sfmax_Rt32
-  F2_sfmin_Rd32
   F2_sfmin_Rs32
   F2_sfmin_Rt32
   F2_sfclass_Rs32
-  F2_sfimm_p_Rd32
-  F2_sfimm_n_Rd32
-  F2_sfrecipa_Rd32
   F2_sfrecipa_Rs32
   F2_sfrecipa_Rt32
-  F2_sffixupn_Rd32
   F2_sffixupn_Rs32
   F2_sffixupn_Rt32
-  F2_sffixupd_Rd32
   F2_sffixupd_Rs32
   F2_sffixupd_Rt32
-  F2_sfinvsqrta_Rd32
   F2_sfinvsqrta_Rs32
-  F2_sffixupr_Rd32
   F2_sffixupr_Rs32
   F2_conv_sf2df_Rs32
-  F2_conv_df2sf_Rd32
-  F2_conv_uw2sf_Rd32
   F2_conv_uw2sf_Rs32
   F2_conv_uw2df_Rs32
-  F2_conv_w2sf_Rd32
   F2_conv_w2sf_Rs32
   F2_conv_w2df_Rs32
-  F2_conv_ud2sf_Rd32
-  F2_conv_d2sf_Rd32
-  F2_conv_sf2uw_Rd32
   F2_conv_sf2uw_Rs32
-  F2_conv_sf2w_Rd32
   F2_conv_sf2w_Rs32
   F2_conv_sf2ud_Rs32
   F2_conv_sf2d_Rs32
-  F2_conv_df2uw_Rd32
-  F2_conv_df2w_Rd32
-  F2_conv_sf2uw_chop_Rd32
   F2_conv_sf2uw_chop_Rs32
-  F2_conv_sf2w_chop_Rd32
   F2_conv_sf2w_chop_Rs32
   F2_conv_sf2ud_chop_Rs32
   F2_conv_sf2d_chop_Rs32
-  F2_conv_df2uw_chop_Rd32
-  F2_conv_df2w_chop_Rd32
-  S2_asr_r_r_Rd32
   S2_asr_r_r_Rs32
   S2_asr_r_r_Rt32
-  S2_asl_r_r_Rd32
   S2_asl_r_r_Rs32
   S2_asl_r_r_Rt32
-  S2_lsr_r_r_Rd32
   S2_lsr_r_r_Rs32
   S2_lsr_r_r_Rt32
-  S2_lsl_r_r_Rd32
   S2_lsl_r_r_Rs32
   S2_lsl_r_r_Rt32
   S2_asr_r_p_Rt32
@@ -7849,19 +7515,13 @@
   S2_asl_r_p_xor_Rt32
   S2_lsr_r_p_xor_Rt32
   S2_lsl_r_p_xor_Rt32
-  S2_asr_r_r_sat_Rd32
   S2_asr_r_r_sat_Rs32
   S2_asr_r_r_sat_Rt32
-  S2_asl_r_r_sat_Rd32
   S2_asl_r_r_sat_Rs32
   S2_asl_r_r_sat_Rt32
-  S2_asr_i_r_Rd32
   S2_asr_i_r_Rs32
-  S2_lsr_i_r_Rd32
   S2_lsr_i_r_Rs32
-  S2_asl_i_r_Rd32
   S2_asl_i_r_Rs32
-  S6_rol_i_r_Rd32
   S6_rol_i_r_Rs32
   S2_asr_i_r_acc_Rx32
   S2_asr_i_r_acc_Rs32
@@ -7901,13 +7561,9 @@
   S2_asl_i_r_or_Rs32
   S6_rol_i_r_or_Rx32
   S6_rol_i_r_or_Rs32
-  S2_asl_i_r_sat_Rd32
   S2_asl_i_r_sat_Rs32
-  S2_asr_i_r_rnd_Rd32
   S2_asr_i_r_rnd_Rs32
-  S4_lsli_Rd32
   S4_lsli_Rt32
-  S2_addasl_rrri_Rd32
   S2_addasl_rrri_Rt32
   S2_addasl_rrri_Rs32
   S4_andi_asl_ri_Rx32
@@ -7919,7 +7575,6 @@
   S4_addi_lsr_ri_Rx32
   S4_subi_lsr_ri_Rx32
   S2_vsplatrh_Rs32
-  S2_vsplatrb_Rd32
   S2_vsplatrb_Rs32
   S6_vsplatrbp_Rs32
   S2_insert_Rx32
@@ -7935,123 +7590,72 @@
   A4_bitspliti_Rs32
   A4_bitsplit_Rs32
   A4_bitsplit_Rt32
-  S4_extract_Rd32
   S4_extract_Rs32
-  S2_extractu_Rd32
   S2_extractu_Rs32
-  S2_mask_Rd32
   S2_insert_rp_Rx32
   S2_insert_rp_Rs32
-  S4_extract_rp_Rd32
   S4_extract_rp_Rs32
-  S2_extractu_rp_Rd32
   S2_extractu_rp_Rs32
   S2_tstbit_i_Rs32
   S4_ntstbit_i_Rs32
-  S2_setbit_i_Rd32
   S2_setbit_i_Rs32
-  S2_togglebit_i_Rd32
   S2_togglebit_i_Rs32
-  S2_clrbit_i_Rd32
   S2_clrbit_i_Rs32
   S2_tstbit_r_Rs32
   S2_tstbit_r_Rt32
   S4_ntstbit_r_Rs32
   S4_ntstbit_r_Rt32
-  S2_setbit_r_Rd32
   S2_setbit_r_Rs32
   S2_setbit_r_Rt32
-  S2_togglebit_r_Rd32
   S2_togglebit_r_Rs32
   S2_togglebit_r_Rt32
-  S2_clrbit_r_Rd32
   S2_clrbit_r_Rs32
   S2_clrbit_r_Rt32
   S2_asr_r_vh_Rt32
-  S5_asrhub_rnd_sat_Rd32
-  S5_asrhub_sat_Rd32
   S2_asl_r_vh_Rt32
   S2_lsr_r_vh_Rt32
   S2_lsl_r_vh_Rt32
-  S2_asr_i_svw_trun_Rd32
-  S2_asr_r_svw_trun_Rd32
   S2_asr_r_svw_trun_Rt32
   S2_asr_r_vw_Rt32
   S2_asl_r_vw_Rt32
   S2_lsr_r_vw_Rt32
   S2_lsl_r_vw_Rt32
-  S2_vrndpackwh_Rd32
-  S2_vrndpackwhs_Rd32
   S2_vsxtbh_Rs32
   S2_vzxtbh_Rs32
-  S2_vsathub_Rd32
-  S2_svsathub_Rd32
   S2_svsathub_Rs32
-  S2_svsathb_Rd32
   S2_svsathb_Rs32
-  S2_vsathb_Rd32
-  S2_vtrunohb_Rd32
-  S2_vtrunehb_Rd32
   S2_vsxthw_Rs32
   S2_vzxthw_Rs32
-  S2_vsatwh_Rd32
-  S2_vsatwuh_Rd32
   S2_packhl_Rs32
   S2_packhl_Rt32
-  A2_swiz_Rd32
   A2_swiz_Rs32
-  S5_popcountp_Rd32
-  S4_parity_Rd32
   S4_parity_Rs32
   S4_parity_Rt32
-  S2_parityp_Rd32
-  S2_clbnorm_Rd32
   S2_clbnorm_Rs32
-  S4_clbaddi_Rd32
   S4_clbaddi_Rs32
-  S4_clbpnorm_Rd32
-  S4_clbpaddi_Rd32
-  S2_clb_Rd32
   S2_clb_Rs32
-  S2_cl0_Rd32
   S2_cl0_Rs32
-  S2_cl1_Rd32
   S2_cl1_Rs32
-  S2_clbp_Rd32
-  S2_cl0p_Rd32
-  S2_cl1p_Rd32
-  S2_brev_Rd32
   S2_brev_Rs32
-  S2_ct0_Rd32
   S2_ct0_Rs32
-  S2_ct1_Rd32
   S2_ct1_Rs32
-  S2_ct0p_Rd32
-  S2_ct1p_Rd32
   J2_trap1_Rx32
   Y2_swi_Rs32
   Y2_cswi_Rs32
   Y2_ciad_Rs32
   Y4_siad_Rs32
-  Y2_iassignr_Rd32
   Y2_iassignr_Rs32
   Y2_iassignw_Rs32
-  Y2_getimask_Rd32
   Y2_getimask_Rs32
   Y2_setimask_Rs32
   Y2_tlbw_Rt32
-  Y5_ctlbw_Rd32
   Y5_ctlbw_Rt32
-  Y5_tlboc_Rd32
   Y2_tlbr_Rs32
-  Y2_tlbp_Rd32
   Y2_tlbp_Rs32
   Y5_tlbasidi_Rs32
   Y2_crswap0_Rx32
   Y4_crswap1_Rx32
-  Y2_tfrscrr_Rd32
   Y2_tfrsrcr_Rs32
-  G4_tfrgcrr_Rd32
   G4_tfrgrcr_Rs32
   Y2_setprio_Rs32
   Y6_diag_Rs32
@@ -8061,13 +7665,11 @@
   Y2_start_Rs32
   Y2_wait_Rs32
   Y2_resume_Rs32
-  Y2_ictagr_Rd32
   Y2_ictagr_Rs32
   Y2_ictagw_Rs32
   Y2_ictagw_Rt32
   Y2_icdataw_Rs32
   Y2_icdataw_Rt32
-  Y2_icdatar_Rd32
   Y2_icdatar_Rs32
   Y2_icinva_Rs32
   Y2_icinvidx_Rs32
@@ -8079,13 +7681,11 @@
   Y2_dccleaninvidx_Rs32
   Y2_dcinva_Rs32
   Y2_dcinvidx_Rs32
-  Y2_dctagr_Rd32
   Y2_dctagr_Rs32
   Y2_dctagw_Rs32
   Y2_dctagw_Rt32
   Y4_l2tagw_Rs32
   Y4_l2tagw_Rt32
-  Y4_l2tagr_Rd32
   Y4_l2tagr_Rs32
   Y2_l2cleaninvidx_Rs32
   Y5_l2cleanidx_Rs32
@@ -8103,30 +7703,483 @@
 ];
 
 attach variables [
-  L2_loadrd_io_Rdd32
-  L4_loadrd_ur_Rdd32
-  L4_loadrd_ap_Rdd32
-  L2_loadrd_pr_Rdd32
-  L2_loadrd_pbr_Rdd32
-  L2_loadrd_pi_Rdd32
-  L2_loadrd_pci_Rdd32
-  L2_loadrd_pcr_Rdd32
-  L2_loadbzw4_io_Rdd32
-  L4_loadbzw4_ur_Rdd32
-  L4_loadbzw4_ap_Rdd32
-  L2_loadbzw4_pr_Rdd32
-  L2_loadbzw4_pbr_Rdd32
-  L2_loadbzw4_pi_Rdd32
-  L2_loadbzw4_pci_Rdd32
-  L2_loadbzw4_pcr_Rdd32
-  L2_loadbsw4_io_Rdd32
-  L4_loadbsw4_ur_Rdd32
-  L4_loadbsw4_ap_Rdd32
-  L2_loadbsw4_pr_Rdd32
-  L2_loadbsw4_pbr_Rdd32
-  L2_loadbsw4_pi_Rdd32
-  L2_loadbsw4_pci_Rdd32
-  L2_loadbsw4_pcr_Rdd32
+  L2_loadrub_io_Rd32
+  L4_loadrub_ur_Rd32
+  L4_loadrub_ap_Rd32
+  L2_loadrub_pr_Rd32
+  L2_loadrub_pbr_Rd32
+  L2_loadrub_pi_Rd32
+  L2_loadrub_pci_Rd32
+  L2_loadrub_pcr_Rd32
+  L2_loadrb_io_Rd32
+  L4_loadrb_ur_Rd32
+  L4_loadrb_ap_Rd32
+  L2_loadrb_pr_Rd32
+  L2_loadrb_pbr_Rd32
+  L2_loadrb_pi_Rd32
+  L2_loadrb_pci_Rd32
+  L2_loadrb_pcr_Rd32
+  L2_loadruh_io_Rd32
+  L4_loadruh_ur_Rd32
+  L4_loadruh_ap_Rd32
+  L2_loadruh_pr_Rd32
+  L2_loadruh_pbr_Rd32
+  L2_loadruh_pi_Rd32
+  L2_loadruh_pci_Rd32
+  L2_loadruh_pcr_Rd32
+  L2_loadrh_io_Rd32
+  L4_loadrh_ur_Rd32
+  L4_loadrh_ap_Rd32
+  L2_loadrh_pr_Rd32
+  L2_loadrh_pbr_Rd32
+  L2_loadrh_pi_Rd32
+  L2_loadrh_pci_Rd32
+  L2_loadrh_pcr_Rd32
+  L2_loadri_io_Rd32
+  L4_loadri_ur_Rd32
+  L4_loadri_ap_Rd32
+  L2_loadri_pr_Rd32
+  L2_loadri_pbr_Rd32
+  L2_loadri_pi_Rd32
+  L2_loadri_pci_Rd32
+  L2_loadri_pcr_Rd32
+  L2_loadbzw2_io_Rd32
+  L4_loadbzw2_ur_Rd32
+  L4_loadbzw2_ap_Rd32
+  L2_loadbzw2_pr_Rd32
+  L2_loadbzw2_pbr_Rd32
+  L2_loadbzw2_pi_Rd32
+  L2_loadbzw2_pci_Rd32
+  L2_loadbzw2_pcr_Rd32
+  L2_loadbsw2_io_Rd32
+  L4_loadbsw2_ur_Rd32
+  L4_loadbsw2_ap_Rd32
+  L2_loadbsw2_pr_Rd32
+  L2_loadbsw2_pbr_Rd32
+  L2_loadbsw2_pi_Rd32
+  L2_loadbsw2_pci_Rd32
+  L2_loadbsw2_pcr_Rd32
+  L2_loadw_locked_Rd32
+  L4_loadw_phys_Rd32
+  L4_loadrub_rr_Rd32
+  L2_ploadrubt_io_Rd32
+  L2_ploadrubt_pi_Rd32
+  L2_ploadrubf_io_Rd32
+  L2_ploadrubf_pi_Rd32
+  L2_ploadrubtnew_io_Rd32
+  L2_ploadrubfnew_io_Rd32
+  L4_ploadrubt_rr_Rd32
+  L4_ploadrubf_rr_Rd32
+  L4_ploadrubtnew_rr_Rd32
+  L4_ploadrubfnew_rr_Rd32
+  L2_ploadrubtnew_pi_Rd32
+  L2_ploadrubfnew_pi_Rd32
+  L4_ploadrubt_abs_Rd32
+  L4_ploadrubf_abs_Rd32
+  L4_ploadrubtnew_abs_Rd32
+  L4_ploadrubfnew_abs_Rd32
+  L4_loadrb_rr_Rd32
+  L2_ploadrbt_io_Rd32
+  L2_ploadrbt_pi_Rd32
+  L2_ploadrbf_io_Rd32
+  L2_ploadrbf_pi_Rd32
+  L2_ploadrbtnew_io_Rd32
+  L2_ploadrbfnew_io_Rd32
+  L4_ploadrbt_rr_Rd32
+  L4_ploadrbf_rr_Rd32
+  L4_ploadrbtnew_rr_Rd32
+  L4_ploadrbfnew_rr_Rd32
+  L2_ploadrbtnew_pi_Rd32
+  L2_ploadrbfnew_pi_Rd32
+  L4_ploadrbt_abs_Rd32
+  L4_ploadrbf_abs_Rd32
+  L4_ploadrbtnew_abs_Rd32
+  L4_ploadrbfnew_abs_Rd32
+  L4_loadruh_rr_Rd32
+  L2_ploadruht_io_Rd32
+  L2_ploadruht_pi_Rd32
+  L2_ploadruhf_io_Rd32
+  L2_ploadruhf_pi_Rd32
+  L2_ploadruhtnew_io_Rd32
+  L2_ploadruhfnew_io_Rd32
+  L4_ploadruht_rr_Rd32
+  L4_ploadruhf_rr_Rd32
+  L4_ploadruhtnew_rr_Rd32
+  L4_ploadruhfnew_rr_Rd32
+  L2_ploadruhtnew_pi_Rd32
+  L2_ploadruhfnew_pi_Rd32
+  L4_ploadruht_abs_Rd32
+  L4_ploadruhf_abs_Rd32
+  L4_ploadruhtnew_abs_Rd32
+  L4_ploadruhfnew_abs_Rd32
+  L4_loadrh_rr_Rd32
+  L2_ploadrht_io_Rd32
+  L2_ploadrht_pi_Rd32
+  L2_ploadrhf_io_Rd32
+  L2_ploadrhf_pi_Rd32
+  L2_ploadrhtnew_io_Rd32
+  L2_ploadrhfnew_io_Rd32
+  L4_ploadrht_rr_Rd32
+  L4_ploadrhf_rr_Rd32
+  L4_ploadrhtnew_rr_Rd32
+  L4_ploadrhfnew_rr_Rd32
+  L2_ploadrhtnew_pi_Rd32
+  L2_ploadrhfnew_pi_Rd32
+  L4_ploadrht_abs_Rd32
+  L4_ploadrhf_abs_Rd32
+  L4_ploadrhtnew_abs_Rd32
+  L4_ploadrhfnew_abs_Rd32
+  L4_loadri_rr_Rd32
+  L2_ploadrit_io_Rd32
+  L2_ploadrit_pi_Rd32
+  L2_ploadrif_io_Rd32
+  L2_ploadrif_pi_Rd32
+  L2_ploadritnew_io_Rd32
+  L2_ploadrifnew_io_Rd32
+  L4_ploadrit_rr_Rd32
+  L4_ploadrif_rr_Rd32
+  L4_ploadritnew_rr_Rd32
+  L4_ploadrifnew_rr_Rd32
+  L2_ploadritnew_pi_Rd32
+  L2_ploadrifnew_pi_Rd32
+  L4_ploadrit_abs_Rd32
+  L4_ploadrif_abs_Rd32
+  L4_ploadritnew_abs_Rd32
+  L4_ploadrifnew_abs_Rd32
+  L2_loadrubgp_Rd32
+  L2_loadrbgp_Rd32
+  L2_loadruhgp_Rd32
+  L2_loadrhgp_Rd32
+  L2_loadrigp_Rd32
+  A4_rcmpeqi_Rd32
+  A4_rcmpneqi_Rd32
+  A4_rcmpeq_Rd32
+  A4_rcmpneq_Rd32
+  C2_vitpack_Rd32
+  C2_mux_Rd32
+  C2_cmovenewit_Rd32
+  C2_cmovenewif_Rd32
+  C2_cmoveit_Rd32
+  C2_cmoveif_Rd32
+  C2_muxii_Rd32
+  C2_muxir_Rd32
+  C2_muxri_Rd32
+  C2_tfrpr_Rd32
+  M2_mpy_hh_s0_Rd32
+  M2_mpy_hh_s1_Rd32
+  M2_mpy_hl_s0_Rd32
+  M2_mpy_hl_s1_Rd32
+  M2_mpy_lh_s0_Rd32
+  M2_mpy_lh_s1_Rd32
+  M2_mpy_ll_s0_Rd32
+  M2_mpy_ll_s1_Rd32
+  M2_mpy_sat_hh_s0_Rd32
+  M2_mpy_sat_hh_s1_Rd32
+  M2_mpy_sat_hl_s0_Rd32
+  M2_mpy_sat_hl_s1_Rd32
+  M2_mpy_sat_lh_s0_Rd32
+  M2_mpy_sat_lh_s1_Rd32
+  M2_mpy_sat_ll_s0_Rd32
+  M2_mpy_sat_ll_s1_Rd32
+  M2_mpy_rnd_hh_s0_Rd32
+  M2_mpy_rnd_hh_s1_Rd32
+  M2_mpy_rnd_hl_s0_Rd32
+  M2_mpy_rnd_hl_s1_Rd32
+  M2_mpy_rnd_lh_s0_Rd32
+  M2_mpy_rnd_lh_s1_Rd32
+  M2_mpy_rnd_ll_s0_Rd32
+  M2_mpy_rnd_ll_s1_Rd32
+  M2_mpy_sat_rnd_hh_s0_Rd32
+  M2_mpy_sat_rnd_hh_s1_Rd32
+  M2_mpy_sat_rnd_hl_s0_Rd32
+  M2_mpy_sat_rnd_hl_s1_Rd32
+  M2_mpy_sat_rnd_lh_s0_Rd32
+  M2_mpy_sat_rnd_lh_s1_Rd32
+  M2_mpy_sat_rnd_ll_s0_Rd32
+  M2_mpy_sat_rnd_ll_s1_Rd32
+  M2_mpyu_hh_s0_Rd32
+  M2_mpyu_hh_s1_Rd32
+  M2_mpyu_hl_s0_Rd32
+  M2_mpyu_hl_s1_Rd32
+  M2_mpyu_lh_s0_Rd32
+  M2_mpyu_lh_s1_Rd32
+  M2_mpyu_ll_s0_Rd32
+  M2_mpyu_ll_s1_Rd32
+  M2_mpysip_Rd32
+  M2_mpysin_Rd32
+  M2_mpy_up_Rd32
+  M2_mpy_up_s1_Rd32
+  M2_mpy_up_s1_sat_Rd32
+  M2_mpyu_up_Rd32
+  M2_mpysu_up_Rd32
+  M2_dpmpyss_rnd_s0_Rd32
+  M2_mpyi_Rd32
+  M4_mpyri_addr_u2_Rd32
+  M4_mpyri_addr_Rd32
+  M4_mpyri_addi_Rd32
+  M4_mpyrr_addi_Rd32
+  M2_vmpy2s_s0pack_Rd32
+  M2_vmpy2s_s1pack_Rd32
+  M2_vdmpyrs_s0_Rd32
+  M2_vdmpyrs_s1_Rd32
+  M2_cmpyrs_s0_Rd32
+  M2_cmpyrs_s1_Rd32
+  M2_cmpyrsc_s0_Rd32
+  M2_cmpyrsc_s1_Rd32
+  M2_vrcmpys_s1rp_h_Rd32
+  M2_vrcmpys_s1rp_l_Rd32
+  M2_hmmpyl_rs1_Rd32
+  M2_hmmpyh_rs1_Rd32
+  M2_hmmpyl_s1_Rd32
+  M2_hmmpyh_s1_Rd32
+  M4_cmpyi_wh_Rd32
+  M4_cmpyr_wh_Rd32
+  M4_cmpyi_whc_Rd32
+  M4_cmpyr_whc_Rd32
+  M7_wcmpyrw_Rd32
+  M7_wcmpyrwc_Rd32
+  M7_wcmpyiw_Rd32
+  M7_wcmpyiwc_Rd32
+  M7_wcmpyrw_rnd_Rd32
+  M7_wcmpyrwc_rnd_Rd32
+  M7_wcmpyiw_rnd_Rd32
+  M7_wcmpyiwc_rnd_Rd32
+  A2_add_Rd32
+  A2_sub_Rd32
+  A2_paddt_Rd32
+  A2_paddf_Rd32
+  A2_paddtnew_Rd32
+  A2_paddfnew_Rd32
+  A2_psubt_Rd32
+  A2_psubf_Rd32
+  A2_psubtnew_Rd32
+  A2_psubfnew_Rd32
+  A2_paddit_Rd32
+  A2_paddif_Rd32
+  A2_padditnew_Rd32
+  A2_paddifnew_Rd32
+  A2_pxort_Rd32
+  A2_pxorf_Rd32
+  A2_pxortnew_Rd32
+  A2_pxorfnew_Rd32
+  A2_pandt_Rd32
+  A2_pandf_Rd32
+  A2_pandtnew_Rd32
+  A2_pandfnew_Rd32
+  A2_port_Rd32
+  A2_porf_Rd32
+  A2_portnew_Rd32
+  A2_porfnew_Rd32
+  A4_psxtbt_Rd32
+  A4_psxtbf_Rd32
+  A4_psxtbtnew_Rd32
+  A4_psxtbfnew_Rd32
+  A4_pzxtbt_Rd32
+  A4_pzxtbf_Rd32
+  A4_pzxtbtnew_Rd32
+  A4_pzxtbfnew_Rd32
+  A4_psxtht_Rd32
+  A4_psxthf_Rd32
+  A4_psxthtnew_Rd32
+  A4_psxthfnew_Rd32
+  A4_pzxtht_Rd32
+  A4_pzxthf_Rd32
+  A4_pzxthtnew_Rd32
+  A4_pzxthfnew_Rd32
+  A4_paslht_Rd32
+  A4_paslhf_Rd32
+  A4_paslhtnew_Rd32
+  A4_paslhfnew_Rd32
+  A4_pasrht_Rd32
+  A4_pasrhf_Rd32
+  A4_pasrhtnew_Rd32
+  A4_pasrhfnew_Rd32
+  A2_addsat_Rd32
+  A2_subsat_Rd32
+  A2_addi_Rd32
+  C4_addipc_Rd32
+  A2_addh_l16_ll_Rd32
+  A2_addh_l16_hl_Rd32
+  A2_addh_l16_sat_ll_Rd32
+  A2_addh_l16_sat_hl_Rd32
+  A2_subh_l16_ll_Rd32
+  A2_subh_l16_hl_Rd32
+  A2_subh_l16_sat_ll_Rd32
+  A2_subh_l16_sat_hl_Rd32
+  A2_addh_h16_ll_Rd32
+  A2_addh_h16_lh_Rd32
+  A2_addh_h16_hl_Rd32
+  A2_addh_h16_hh_Rd32
+  A2_addh_h16_sat_ll_Rd32
+  A2_addh_h16_sat_lh_Rd32
+  A2_addh_h16_sat_hl_Rd32
+  A2_addh_h16_sat_hh_Rd32
+  A2_subh_h16_ll_Rd32
+  A2_subh_h16_lh_Rd32
+  A2_subh_h16_hl_Rd32
+  A2_subh_h16_hh_Rd32
+  A2_subh_h16_sat_ll_Rd32
+  A2_subh_h16_sat_lh_Rd32
+  A2_subh_h16_sat_hl_Rd32
+  A2_subh_h16_sat_hh_Rd32
+  A2_aslh_Rd32
+  A2_asrh_Rd32
+  A2_negsat_Rd32
+  A2_abs_Rd32
+  A2_abssat_Rd32
+  A2_max_Rd32
+  A2_maxu_Rd32
+  A2_min_Rd32
+  A2_minu_Rd32
+  A2_tfr_Rd32
+  A2_tfrsi_Rd32
+  A2_sxtb_Rd32
+  A2_zxth_Rd32
+  A2_sxth_Rd32
+  A2_combine_hh_Rd32
+  A2_combine_hl_Rd32
+  A2_combine_lh_Rd32
+  A2_combine_ll_Rd32
+  A2_tfrcrr_Rd32
+  A2_and_Rd32
+  A2_or_Rd32
+  A2_xor_Rd32
+  A4_andn_Rd32
+  A4_orn_Rd32
+  S4_addaddi_Rd32
+  S4_subaddi_Rd32
+  A2_subri_Rd32
+  A2_andir_Rd32
+  A2_orir_Rd32
+  A2_sat_Rd32
+  A2_roundsat_Rd32
+  A2_sath_Rd32
+  A2_satuh_Rd32
+  A2_satub_Rd32
+  A2_satb_Rd32
+  A5_vaddhubs_Rd32
+  A2_svavgh_Rd32
+  A2_svavghs_Rd32
+  A2_svnavgh_Rd32
+  A2_svaddh_Rd32
+  A2_svaddhs_Rd32
+  A2_svadduhs_Rd32
+  A2_svsubh_Rd32
+  A2_svsubhs_Rd32
+  A2_svsubuhs_Rd32
+  M2_vraddh_Rd32
+  M2_vradduh_Rd32
+  A4_round_ri_Rd32
+  A4_round_rr_Rd32
+  A4_round_ri_sat_Rd32
+  A4_round_rr_sat_Rd32
+  A4_cround_ri_Rd32
+  A4_cround_rr_Rd32
+  A7_clip_Rd32
+  A4_modwrapu_Rd32
+  F2_sfadd_Rd32
+  F2_sfsub_Rd32
+  F2_sfmpy_Rd32
+  F2_sfmax_Rd32
+  F2_sfmin_Rd32
+  F2_sfimm_p_Rd32
+  F2_sfimm_n_Rd32
+  F2_sfrecipa_Rd32
+  F2_sffixupn_Rd32
+  F2_sffixupd_Rd32
+  F2_sfinvsqrta_Rd32
+  F2_sffixupr_Rd32
+  F2_conv_df2sf_Rd32
+  F2_conv_uw2sf_Rd32
+  F2_conv_w2sf_Rd32
+  F2_conv_ud2sf_Rd32
+  F2_conv_d2sf_Rd32
+  F2_conv_sf2uw_Rd32
+  F2_conv_sf2w_Rd32
+  F2_conv_df2uw_Rd32
+  F2_conv_df2w_Rd32
+  F2_conv_sf2uw_chop_Rd32
+  F2_conv_sf2w_chop_Rd32
+  F2_conv_df2uw_chop_Rd32
+  F2_conv_df2w_chop_Rd32
+  S2_asr_r_r_Rd32
+  S2_asl_r_r_Rd32
+  S2_lsr_r_r_Rd32
+  S2_lsl_r_r_Rd32
+  S2_asr_r_r_sat_Rd32
+  S2_asl_r_r_sat_Rd32
+  S2_asr_i_r_Rd32
+  S2_lsr_i_r_Rd32
+  S2_asl_i_r_Rd32
+  S6_rol_i_r_Rd32
+  S2_asl_i_r_sat_Rd32
+  S2_asr_i_r_rnd_Rd32
+  S4_lsli_Rd32
+  S2_addasl_rrri_Rd32
+  S2_vsplatrb_Rd32
+  S4_extract_Rd32
+  S2_extractu_Rd32
+  S2_mask_Rd32
+  S4_extract_rp_Rd32
+  S2_extractu_rp_Rd32
+  S2_setbit_i_Rd32
+  S2_togglebit_i_Rd32
+  S2_clrbit_i_Rd32
+  S2_setbit_r_Rd32
+  S2_togglebit_r_Rd32
+  S2_clrbit_r_Rd32
+  S5_asrhub_rnd_sat_Rd32
+  S5_asrhub_sat_Rd32
+  S2_asr_i_svw_trun_Rd32
+  S2_asr_r_svw_trun_Rd32
+  S2_vrndpackwh_Rd32
+  S2_vrndpackwhs_Rd32
+  S2_vsathub_Rd32
+  S2_svsathub_Rd32
+  S2_svsathb_Rd32
+  S2_vsathb_Rd32
+  S2_vtrunohb_Rd32
+  S2_vtrunehb_Rd32
+  S2_vsatwh_Rd32
+  S2_vsatwuh_Rd32
+  A2_swiz_Rd32
+  S5_popcountp_Rd32
+  S4_parity_Rd32
+  S2_parityp_Rd32
+  S2_clbnorm_Rd32
+  S4_clbaddi_Rd32
+  S4_clbpnorm_Rd32
+  S4_clbpaddi_Rd32
+  S2_clb_Rd32
+  S2_cl0_Rd32
+  S2_cl1_Rd32
+  S2_clbp_Rd32
+  S2_cl0p_Rd32
+  S2_cl1p_Rd32
+  S2_brev_Rd32
+  S2_ct0_Rd32
+  S2_ct1_Rd32
+  S2_ct0p_Rd32
+  S2_ct1p_Rd32
+  Y2_iassignr_Rd32
+  Y2_getimask_Rd32
+  Y5_ctlbw_Rd32
+  Y5_tlboc_Rd32
+  Y2_tlbp_Rd32
+  Y2_tfrscrr_Rd32
+  G4_tfrgcrr_Rd32
+  Y2_ictagr_Rd32
+  Y2_icdatar_Rd32
+  Y2_dctagr_Rd32
+  Y4_l2tagr_Rd32
+] [
+  D_R0  D_R1  D_R2  D_R3  D_R4  D_R5  D_R6  D_R7
+  D_R8  D_R9  D_R10 D_R11 D_R12 D_R13 D_R14 D_R15
+  D_R16 D_R17 D_R18 D_R19 D_R20 D_R21 D_R22 D_R23
+  D_R24 D_R25 D_R26 D_R27 D_R28 D_R29 D_R30 D_R31
+];
+
+attach variables [
   L2_loadalignh_io_Ryy32
   L4_loadalignh_ur_Ryy32
   L4_loadalignh_ap_Ryy32
@@ -8151,33 +8204,7 @@
   S2_storerd_pbr_Rtt32
   S2_storerd_pci_Rtt32
   S2_storerd_pcr_Rtt32
-  L2_deallocframe_Rdd32
-  L4_return_Rdd32
-  L4_return_t_Rdd32
-  L4_return_f_Rdd32
-  L4_return_tnew_pt_Rdd32
-  L4_return_fnew_pt_Rdd32
-  L4_return_tnew_pnt_Rdd32
-  L4_return_fnew_pnt_Rdd32
-  L4_loadd_locked_Rdd32
   S4_stored_locked_Rtt32
-  L4_loadrd_rr_Rdd32
-  L2_ploadrdt_io_Rdd32
-  L2_ploadrdt_pi_Rdd32
-  L2_ploadrdf_io_Rdd32
-  L2_ploadrdf_pi_Rdd32
-  L2_ploadrdtnew_io_Rdd32
-  L2_ploadrdfnew_io_Rdd32
-  L4_ploadrdt_rr_Rdd32
-  L4_ploadrdf_rr_Rdd32
-  L4_ploadrdtnew_rr_Rdd32
-  L4_ploadrdfnew_rr_Rdd32
-  L2_ploadrdtnew_pi_Rdd32
-  L2_ploadrdfnew_pi_Rdd32
-  L4_ploadrdt_abs_Rdd32
-  L4_ploadrdf_abs_Rdd32
-  L4_ploadrdtnew_abs_Rdd32
-  L4_ploadrdfnew_abs_Rdd32
   S4_storerd_rr_Rtt32
   S2_pstorerdt_io_Rtt32
   S2_pstorerdt_pi_Rtt32
@@ -8195,7 +8222,6 @@
   S4_pstorerdf_abs_Rtt32
   S4_pstorerdtnew_abs_Rtt32
   S4_pstorerdfnew_abs_Rtt32
-  L2_loadrdgp_Rdd32
   S2_storerdgp_Rtt32
   C2_cmpeqp_Rss32
   C2_cmpeqp_Rtt32
@@ -8203,14 +8229,8 @@
   C2_cmpgtp_Rtt32
   C2_cmpgtup_Rss32
   C2_cmpgtup_Rtt32
-  C2_ccombinewnewt_Rdd32
-  C2_ccombinewnewf_Rdd32
-  C2_ccombinewt_Rdd32
-  C2_ccombinewf_Rdd32
-  C2_vmux_Rdd32
   C2_vmux_Rss32
   C2_vmux_Rtt32
-  C2_mask_Rdd32
   A2_vcmpbeq_Rss32
   A2_vcmpbeq_Rtt32
   A4_vcmpbeqi_Rss32
@@ -8263,22 +8283,6 @@
   M2_mpyd_nac_lh_s1_Rxx32
   M2_mpyd_nac_ll_s0_Rxx32
   M2_mpyd_nac_ll_s1_Rxx32
-  M2_mpyd_hh_s0_Rdd32
-  M2_mpyd_hh_s1_Rdd32
-  M2_mpyd_hl_s0_Rdd32
-  M2_mpyd_hl_s1_Rdd32
-  M2_mpyd_lh_s0_Rdd32
-  M2_mpyd_lh_s1_Rdd32
-  M2_mpyd_ll_s0_Rdd32
-  M2_mpyd_ll_s1_Rdd32
-  M2_mpyd_rnd_hh_s0_Rdd32
-  M2_mpyd_rnd_hh_s1_Rdd32
-  M2_mpyd_rnd_hl_s0_Rdd32
-  M2_mpyd_rnd_hl_s1_Rdd32
-  M2_mpyd_rnd_lh_s0_Rdd32
-  M2_mpyd_rnd_lh_s1_Rdd32
-  M2_mpyd_rnd_ll_s0_Rdd32
-  M2_mpyd_rnd_ll_s1_Rdd32
   M2_mpyud_acc_hh_s0_Rxx32
   M2_mpyud_acc_hh_s1_Rxx32
   M2_mpyud_acc_hl_s0_Rxx32
@@ -8295,33 +8299,17 @@
   M2_mpyud_nac_lh_s1_Rxx32
   M2_mpyud_nac_ll_s0_Rxx32
   M2_mpyud_nac_ll_s1_Rxx32
-  M2_mpyud_hh_s0_Rdd32
-  M2_mpyud_hh_s1_Rdd32
-  M2_mpyud_hl_s0_Rdd32
-  M2_mpyud_hl_s1_Rdd32
-  M2_mpyud_lh_s0_Rdd32
-  M2_mpyud_lh_s1_Rdd32
-  M2_mpyud_ll_s0_Rdd32
-  M2_mpyud_ll_s1_Rdd32
-  M2_dpmpyss_s0_Rdd32
   M2_dpmpyss_acc_s0_Rxx32
   M2_dpmpyss_nac_s0_Rxx32
-  M2_dpmpyuu_s0_Rdd32
   M2_dpmpyuu_acc_s0_Rxx32
   M2_dpmpyuu_nac_s0_Rxx32
-  M2_vmpy2s_s0_Rdd32
-  M2_vmpy2s_s1_Rdd32
   M2_vmac2s_s0_Rxx32
   M2_vmac2s_s1_Rxx32
-  M2_vmpy2su_s0_Rdd32
-  M2_vmpy2su_s1_Rdd32
   M2_vmac2su_s0_Rxx32
   M2_vmac2su_s1_Rxx32
   M2_vmac2_Rxx32
-  M2_vmpy2es_s0_Rdd32
   M2_vmpy2es_s0_Rss32
   M2_vmpy2es_s0_Rtt32
-  M2_vmpy2es_s1_Rdd32
   M2_vmpy2es_s1_Rss32
   M2_vmpy2es_s1_Rtt32
   M2_vmac2es_s0_Rxx32
@@ -8336,30 +8324,24 @@
   M2_vrmac_s0_Rxx32
   M2_vrmac_s0_Rss32
   M2_vrmac_s0_Rtt32
-  M2_vrmpy_s0_Rdd32
   M2_vrmpy_s0_Rss32
   M2_vrmpy_s0_Rtt32
   M2_vdmpyrs_s0_Rss32
   M2_vdmpyrs_s0_Rtt32
   M2_vdmpyrs_s1_Rss32
   M2_vdmpyrs_s1_Rtt32
-  M5_vrmpybuu_Rdd32
   M5_vrmpybuu_Rss32
   M5_vrmpybuu_Rtt32
   M5_vrmacbuu_Rxx32
   M5_vrmacbuu_Rss32
   M5_vrmacbuu_Rtt32
-  M5_vrmpybsu_Rdd32
   M5_vrmpybsu_Rss32
   M5_vrmpybsu_Rtt32
   M5_vrmacbsu_Rxx32
   M5_vrmacbsu_Rss32
   M5_vrmacbsu_Rtt32
-  M5_vmpybuu_Rdd32
-  M5_vmpybsu_Rdd32
   M5_vmacbuu_Rxx32
   M5_vmacbsu_Rxx32
-  M5_vdmpybsu_Rdd32
   M5_vdmpybsu_Rss32
   M5_vdmpybsu_Rtt32
   M5_vdmacbsu_Rxx32
@@ -8371,28 +8353,20 @@
   M2_vdmacs_s1_Rxx32
   M2_vdmacs_s1_Rss32
   M2_vdmacs_s1_Rtt32
-  M2_vdmpys_s0_Rdd32
   M2_vdmpys_s0_Rss32
   M2_vdmpys_s0_Rtt32
-  M2_vdmpys_s1_Rdd32
   M2_vdmpys_s1_Rss32
   M2_vdmpys_s1_Rtt32
   M2_cmacs_s0_Rxx32
   M2_cmacs_s1_Rxx32
   M2_cmacsc_s0_Rxx32
   M2_cmacsc_s1_Rxx32
-  M2_cmpys_s0_Rdd32
-  M2_cmpys_s1_Rdd32
-  M2_cmpysc_s0_Rdd32
-  M2_cmpysc_s1_Rdd32
   M2_cnacs_s0_Rxx32
   M2_cnacs_s1_Rxx32
   M2_cnacsc_s0_Rxx32
   M2_cnacsc_s1_Rxx32
-  M2_vrcmpys_s1_h_Rdd32
   M2_vrcmpys_s1_h_Rss32
   M2_vrcmpys_s1_h_Rtt32
-  M2_vrcmpys_s1_l_Rdd32
   M2_vrcmpys_s1_l_Rss32
   M2_vrcmpys_s1_l_Rtt32
   M2_vrcmpys_acc_s1_h_Rxx32
@@ -8417,16 +8391,12 @@
   M2_mmachs_s1_Rxx32
   M2_mmachs_s1_Rss32
   M2_mmachs_s1_Rtt32
-  M2_mmpyl_s0_Rdd32
   M2_mmpyl_s0_Rss32
   M2_mmpyl_s0_Rtt32
-  M2_mmpyl_s1_Rdd32
   M2_mmpyl_s1_Rss32
   M2_mmpyl_s1_Rtt32
-  M2_mmpyh_s0_Rdd32
   M2_mmpyh_s0_Rss32
   M2_mmpyh_s0_Rtt32
-  M2_mmpyh_s1_Rdd32
   M2_mmpyh_s1_Rss32
   M2_mmpyh_s1_Rtt32
   M2_mmacls_rs0_Rxx32
@@ -8441,22 +8411,16 @@
   M2_mmachs_rs1_Rxx32
   M2_mmachs_rs1_Rss32
   M2_mmachs_rs1_Rtt32
-  M2_mmpyl_rs0_Rdd32
   M2_mmpyl_rs0_Rss32
   M2_mmpyl_rs0_Rtt32
-  M2_mmpyl_rs1_Rdd32
   M2_mmpyl_rs1_Rss32
   M2_mmpyl_rs1_Rtt32
-  M2_mmpyh_rs0_Rdd32
   M2_mmpyh_rs0_Rss32
   M2_mmpyh_rs0_Rtt32
-  M2_mmpyh_rs1_Rdd32
   M2_mmpyh_rs1_Rss32
   M2_mmpyh_rs1_Rtt32
-  M4_vrmpyeh_s0_Rdd32
   M4_vrmpyeh_s0_Rss32
   M4_vrmpyeh_s0_Rtt32
-  M4_vrmpyeh_s1_Rdd32
   M4_vrmpyeh_s1_Rss32
   M4_vrmpyeh_s1_Rtt32
   M4_vrmpyeh_acc_s0_Rxx32
@@ -8465,10 +8429,8 @@
   M4_vrmpyeh_acc_s1_Rxx32
   M4_vrmpyeh_acc_s1_Rss32
   M4_vrmpyeh_acc_s1_Rtt32
-  M4_vrmpyoh_s0_Rdd32
   M4_vrmpyoh_s0_Rss32
   M4_vrmpyoh_s0_Rtt32
-  M4_vrmpyoh_s1_Rdd32
   M4_vrmpyoh_s1_Rss32
   M4_vrmpyoh_s1_Rtt32
   M4_vrmpyoh_acc_s0_Rxx32
@@ -8489,16 +8451,12 @@
   M2_mmacuhs_s1_Rxx32
   M2_mmacuhs_s1_Rss32
   M2_mmacuhs_s1_Rtt32
-  M2_mmpyul_s0_Rdd32
   M2_mmpyul_s0_Rss32
   M2_mmpyul_s0_Rtt32
-  M2_mmpyul_s1_Rdd32
   M2_mmpyul_s1_Rss32
   M2_mmpyul_s1_Rtt32
-  M2_mmpyuh_s0_Rdd32
   M2_mmpyuh_s0_Rss32
   M2_mmpyuh_s0_Rtt32
-  M2_mmpyuh_s1_Rdd32
   M2_mmpyuh_s1_Rss32
   M2_mmpyuh_s1_Rtt32
   M2_mmaculs_rs0_Rxx32
@@ -8513,16 +8471,12 @@
   M2_mmacuhs_rs1_Rxx32
   M2_mmacuhs_rs1_Rss32
   M2_mmacuhs_rs1_Rtt32
-  M2_mmpyul_rs0_Rdd32
   M2_mmpyul_rs0_Rss32
   M2_mmpyul_rs0_Rtt32
-  M2_mmpyul_rs1_Rdd32
   M2_mmpyul_rs1_Rss32
   M2_mmpyul_rs1_Rtt32
-  M2_mmpyuh_rs0_Rdd32
   M2_mmpyuh_rs0_Rss32
   M2_mmpyuh_rs0_Rtt32
-  M2_mmpyuh_rs1_Rdd32
   M2_mmpyuh_rs1_Rss32
   M2_mmpyuh_rs1_Rtt32
   M2_vrcmaci_s0_Rxx32
@@ -8539,34 +8493,24 @@
   M2_vrcmacr_s0c_Rtt32
   M2_cmaci_s0_Rxx32
   M2_cmacr_s0_Rxx32
-  M2_vrcmpyi_s0_Rdd32
   M2_vrcmpyi_s0_Rss32
   M2_vrcmpyi_s0_Rtt32
-  M2_vrcmpyr_s0_Rdd32
   M2_vrcmpyr_s0_Rss32
   M2_vrcmpyr_s0_Rtt32
-  M2_vrcmpyi_s0c_Rdd32
   M2_vrcmpyi_s0c_Rss32
   M2_vrcmpyi_s0c_Rtt32
-  M2_vrcmpyr_s0c_Rdd32
   M2_vrcmpyr_s0c_Rss32
   M2_vrcmpyr_s0c_Rtt32
-  M2_cmpyi_s0_Rdd32
-  M2_cmpyr_s0_Rdd32
   M4_cmpyi_wh_Rss32
   M4_cmpyr_wh_Rss32
   M4_cmpyi_whc_Rss32
   M4_cmpyr_whc_Rss32
-  M2_vcmpy_s0_sat_i_Rdd32
   M2_vcmpy_s0_sat_i_Rss32
   M2_vcmpy_s0_sat_i_Rtt32
-  M2_vcmpy_s0_sat_r_Rdd32
   M2_vcmpy_s0_sat_r_Rss32
   M2_vcmpy_s0_sat_r_Rtt32
-  M2_vcmpy_s1_sat_i_Rdd32
   M2_vcmpy_s1_sat_i_Rss32
   M2_vcmpy_s1_sat_i_Rtt32
-  M2_vcmpy_s1_sat_r_Rdd32
   M2_vcmpy_s1_sat_r_Rss32
   M2_vcmpy_s1_sat_r_Rtt32
   M2_vcmac_s0_sat_i_Rxx32
@@ -8575,39 +8519,30 @@
   M2_vcmac_s0_sat_r_Rxx32
   M2_vcmac_s0_sat_r_Rss32
   M2_vcmac_s0_sat_r_Rtt32
-  S2_vcrotate_Rdd32
   S2_vcrotate_Rss32
   S4_vrcrotate_acc_Rxx32
   S4_vrcrotate_acc_Rss32
-  S4_vrcrotate_Rdd32
   S4_vrcrotate_Rss32
-  S2_vcnegh_Rdd32
   S2_vcnegh_Rss32
   S2_vrcnegh_Rxx32
   S2_vrcnegh_Rss32
-  M4_pmpyw_Rdd32
-  M4_vpmpyh_Rdd32
   M4_pmpyw_acc_Rxx32
   M4_vpmpyh_acc_Rxx32
-  M7_dcmpyrw_Rdd32
   M7_dcmpyrw_Rss32
   M7_dcmpyrw_Rtt32
   M7_dcmpyrw_acc_Rxx32
   M7_dcmpyrw_acc_Rss32
   M7_dcmpyrw_acc_Rtt32
-  M7_dcmpyrwc_Rdd32
   M7_dcmpyrwc_Rss32
   M7_dcmpyrwc_Rtt32
   M7_dcmpyrwc_acc_Rxx32
   M7_dcmpyrwc_acc_Rss32
   M7_dcmpyrwc_acc_Rtt32
-  M7_dcmpyiw_Rdd32
   M7_dcmpyiw_Rss32
   M7_dcmpyiw_Rtt32
   M7_dcmpyiw_acc_Rxx32
   M7_dcmpyiw_acc_Rss32
   M7_dcmpyiw_acc_Rtt32
-  M7_dcmpyiwc_Rdd32
   M7_dcmpyiwc_Rss32
   M7_dcmpyiwc_Rtt32
   M7_dcmpyiwc_acc_Rxx32
@@ -8629,117 +8564,76 @@
   M7_wcmpyiw_rnd_Rtt32
   M7_wcmpyiwc_rnd_Rss32
   M7_wcmpyiwc_rnd_Rtt32
-  A2_addp_Rdd32
   A2_addp_Rss32
   A2_addp_Rtt32
-  A2_addpsat_Rdd32
   A2_addpsat_Rss32
   A2_addpsat_Rtt32
-  A2_addspl_Rdd32
   A2_addspl_Rss32
   A2_addspl_Rtt32
-  A2_addsph_Rdd32
   A2_addsph_Rss32
   A2_addsph_Rtt32
-  A2_subp_Rdd32
   A2_subp_Rtt32
   A2_subp_Rss32
-  A4_addp_c_Rdd32
   A4_addp_c_Rss32
   A4_addp_c_Rtt32
-  A4_subp_c_Rdd32
   A4_subp_c_Rss32
   A4_subp_c_Rtt32
-  A2_vconj_Rdd32
   A2_vconj_Rss32
-  A2_negp_Rdd32
   A2_negp_Rss32
-  A2_absp_Rdd32
   A2_absp_Rss32
-  A2_maxp_Rdd32
   A2_maxp_Rss32
   A2_maxp_Rtt32
-  A2_maxup_Rdd32
   A2_maxup_Rss32
   A2_maxup_Rtt32
-  A2_minp_Rdd32
   A2_minp_Rtt32
   A2_minp_Rss32
-  A2_minup_Rdd32
   A2_minup_Rtt32
   A2_minup_Rss32
-  A2_combinew_Rdd32
-  A4_combineri_Rdd32
-  A4_combineir_Rdd32
-  A2_combineii_Rdd32
-  A4_combineii_Rdd32
-  A4_tfrcpp_Rdd32
   A4_tfrpcp_Rss32
   M4_xor_xacc_Rxx32
   M4_xor_xacc_Rss32
   M4_xor_xacc_Rtt32
-  A4_andnp_Rdd32
   A4_andnp_Rtt32
   A4_andnp_Rss32
-  A4_ornp_Rdd32
   A4_ornp_Rtt32
   A4_ornp_Rss32
-  A2_andp_Rdd32
   A2_andp_Rss32
   A2_andp_Rtt32
-  A2_orp_Rdd32
   A2_orp_Rss32
   A2_orp_Rtt32
-  A2_xorp_Rdd32
   A2_xorp_Rss32
   A2_xorp_Rtt32
-  A2_notp_Rdd32
   A2_notp_Rss32
-  A2_sxtw_Rdd32
   A2_sat_Rss32
   A2_roundsat_Rss32
-  A2_vaddub_Rdd32
   A2_vaddub_Rss32
   A2_vaddub_Rtt32
-  A2_vaddubs_Rdd32
   A2_vaddubs_Rss32
   A2_vaddubs_Rtt32
-  A2_vaddh_Rdd32
   A2_vaddh_Rss32
   A2_vaddh_Rtt32
-  A2_vaddhs_Rdd32
   A2_vaddhs_Rss32
   A2_vaddhs_Rtt32
-  A2_vadduhs_Rdd32
   A2_vadduhs_Rss32
   A2_vadduhs_Rtt32
   A5_vaddhubs_Rss32
   A5_vaddhubs_Rtt32
-  A2_vaddw_Rdd32
   A2_vaddw_Rss32
   A2_vaddw_Rtt32
-  A2_vaddws_Rdd32
   A2_vaddws_Rss32
   A2_vaddws_Rtt32
-  S4_vxaddsubw_Rdd32
   S4_vxaddsubw_Rss32
   S4_vxaddsubw_Rtt32
-  S4_vxsubaddw_Rdd32
   S4_vxsubaddw_Rss32
   S4_vxsubaddw_Rtt32
-  S4_vxaddsubh_Rdd32
   S4_vxaddsubh_Rss32
   S4_vxaddsubh_Rtt32
-  S4_vxsubaddh_Rdd32
   S4_vxsubaddh_Rss32
   S4_vxsubaddh_Rtt32
-  S4_vxaddsubhr_Rdd32
   S4_vxaddsubhr_Rss32
   S4_vxaddsubhr_Rtt32
-  S4_vxsubaddhr_Rdd32
   S4_vxsubaddhr_Rss32
   S4_vxsubaddhr_Rtt32
-  A2_vraddub_Rdd32
   A2_vraddub_Rss32
   A2_vraddub_Rtt32
   A2_vraddub_acc_Rxx32
@@ -8749,112 +8643,75 @@
   M2_vraddh_Rtt32
   M2_vradduh_Rss32
   M2_vradduh_Rtt32
-  A2_vsubub_Rdd32
   A2_vsubub_Rtt32
   A2_vsubub_Rss32
-  A2_vsububs_Rdd32
   A2_vsububs_Rtt32
   A2_vsububs_Rss32
-  A2_vsubh_Rdd32
   A2_vsubh_Rtt32
   A2_vsubh_Rss32
-  A2_vsubhs_Rdd32
   A2_vsubhs_Rtt32
   A2_vsubhs_Rss32
-  A2_vsubuhs_Rdd32
   A2_vsubuhs_Rtt32
   A2_vsubuhs_Rss32
-  A2_vsubw_Rdd32
   A2_vsubw_Rtt32
   A2_vsubw_Rss32
-  A2_vsubws_Rdd32
   A2_vsubws_Rtt32
   A2_vsubws_Rss32
-  A2_vabsh_Rdd32
   A2_vabsh_Rss32
-  A2_vabshsat_Rdd32
   A2_vabshsat_Rss32
-  A2_vabsw_Rdd32
   A2_vabsw_Rss32
-  A2_vabswsat_Rdd32
   A2_vabswsat_Rss32
-  M2_vabsdiffw_Rdd32
   M2_vabsdiffw_Rtt32
   M2_vabsdiffw_Rss32
-  M2_vabsdiffh_Rdd32
   M2_vabsdiffh_Rtt32
   M2_vabsdiffh_Rss32
-  M6_vabsdiffb_Rdd32
   M6_vabsdiffb_Rtt32
   M6_vabsdiffb_Rss32
-  M6_vabsdiffub_Rdd32
   M6_vabsdiffub_Rtt32
   M6_vabsdiffub_Rss32
-  A2_vrsadub_Rdd32
   A2_vrsadub_Rss32
   A2_vrsadub_Rtt32
   A2_vrsadub_acc_Rxx32
   A2_vrsadub_acc_Rss32
   A2_vrsadub_acc_Rtt32
-  A2_vavgub_Rdd32
   A2_vavgub_Rss32
   A2_vavgub_Rtt32
-  A2_vavguh_Rdd32
   A2_vavguh_Rss32
   A2_vavguh_Rtt32
-  A2_vavgh_Rdd32
   A2_vavgh_Rss32
   A2_vavgh_Rtt32
-  A2_vnavgh_Rdd32
   A2_vnavgh_Rtt32
   A2_vnavgh_Rss32
-  A2_vavgw_Rdd32
   A2_vavgw_Rss32
   A2_vavgw_Rtt32
-  A2_vnavgw_Rdd32
   A2_vnavgw_Rtt32
   A2_vnavgw_Rss32
-  A2_vavgwr_Rdd32
   A2_vavgwr_Rss32
   A2_vavgwr_Rtt32
-  A2_vnavgwr_Rdd32
   A2_vnavgwr_Rtt32
   A2_vnavgwr_Rss32
-  A2_vavgwcr_Rdd32
   A2_vavgwcr_Rss32
   A2_vavgwcr_Rtt32
-  A2_vnavgwcr_Rdd32
   A2_vnavgwcr_Rtt32
   A2_vnavgwcr_Rss32
-  A2_vavghcr_Rdd32
   A2_vavghcr_Rss32
   A2_vavghcr_Rtt32
-  A2_vnavghcr_Rdd32
   A2_vnavghcr_Rtt32
   A2_vnavghcr_Rss32
-  A2_vavguw_Rdd32
   A2_vavguw_Rss32
   A2_vavguw_Rtt32
-  A2_vavguwr_Rdd32
   A2_vavguwr_Rss32
   A2_vavguwr_Rtt32
-  A2_vavgubr_Rdd32
   A2_vavgubr_Rss32
   A2_vavgubr_Rtt32
-  A2_vavguhr_Rdd32
   A2_vavguhr_Rss32
   A2_vavguhr_Rtt32
-  A2_vavghr_Rdd32
   A2_vavghr_Rss32
   A2_vavghr_Rtt32
-  A2_vnavghr_Rdd32
   A2_vnavghr_Rtt32
   A2_vnavghr_Rss32
-  A7_croundd_ri_Rdd32
   A7_croundd_ri_Rss32
-  A7_croundd_rr_Rdd32
   A7_croundd_rr_Rss32
-  A7_vclip_Rdd32
   A7_vclip_Rss32
   A4_vrminh_Rxx32
   A4_vrminh_Rss32
@@ -8872,64 +8729,45 @@
   A4_vrminuw_Rss32
   A4_vrmaxuw_Rxx32
   A4_vrmaxuw_Rss32
-  A2_vminb_Rdd32
   A2_vminb_Rtt32
   A2_vminb_Rss32
-  A2_vmaxb_Rdd32
   A2_vmaxb_Rtt32
   A2_vmaxb_Rss32
-  A2_vminub_Rdd32
   A2_vminub_Rtt32
   A2_vminub_Rss32
-  A2_vmaxub_Rdd32
   A2_vmaxub_Rtt32
   A2_vmaxub_Rss32
-  A2_vminh_Rdd32
   A2_vminh_Rtt32
   A2_vminh_Rss32
-  A2_vmaxh_Rdd32
   A2_vmaxh_Rtt32
   A2_vmaxh_Rss32
-  A2_vminuh_Rdd32
   A2_vminuh_Rtt32
   A2_vminuh_Rss32
-  A2_vmaxuh_Rdd32
   A2_vmaxuh_Rtt32
   A2_vmaxuh_Rss32
-  A2_vminw_Rdd32
   A2_vminw_Rtt32
   A2_vminw_Rss32
-  A2_vmaxw_Rdd32
   A2_vmaxw_Rtt32
   A2_vmaxw_Rss32
-  A2_vminuw_Rdd32
   A2_vminuw_Rtt32
   A2_vminuw_Rss32
-  A2_vmaxuw_Rdd32
   A2_vmaxuw_Rtt32
   A2_vmaxuw_Rss32
   A5_ACS_Rxx32
   A5_ACS_Rss32
   A5_ACS_Rtt32
-  A6_vminub_RdP_Rdd32
   A6_vminub_RdP_Rtt32
   A6_vminub_RdP_Rss32
-  F2_dfadd_Rdd32
   F2_dfadd_Rss32
   F2_dfadd_Rtt32
-  F2_dfsub_Rdd32
   F2_dfsub_Rss32
   F2_dfsub_Rtt32
-  F2_dfmax_Rdd32
   F2_dfmax_Rss32
   F2_dfmax_Rtt32
-  F2_dfmin_Rdd32
   F2_dfmin_Rss32
   F2_dfmin_Rtt32
-  F2_dfmpyfix_Rdd32
   F2_dfmpyfix_Rss32
   F2_dfmpyfix_Rtt32
-  F2_dfmpyll_Rdd32
   F2_dfmpyll_Rss32
   F2_dfmpyll_Rtt32
   F2_dfmpylh_Rxx32
@@ -8947,41 +8785,22 @@
   F2_dfcmpuo_Rss32
   F2_dfcmpuo_Rtt32
   F2_dfclass_Rss32
-  F2_dfimm_p_Rdd32
-  F2_dfimm_n_Rdd32
-  F2_conv_sf2df_Rdd32
   F2_conv_df2sf_Rss32
-  F2_conv_uw2df_Rdd32
-  F2_conv_w2df_Rdd32
   F2_conv_ud2sf_Rss32
-  F2_conv_ud2df_Rdd32
   F2_conv_ud2df_Rss32
   F2_conv_d2sf_Rss32
-  F2_conv_d2df_Rdd32
   F2_conv_d2df_Rss32
-  F2_conv_sf2ud_Rdd32
-  F2_conv_sf2d_Rdd32
   F2_conv_df2uw_Rss32
   F2_conv_df2w_Rss32
-  F2_conv_df2ud_Rdd32
   F2_conv_df2ud_Rss32
-  F2_conv_df2d_Rdd32
   F2_conv_df2d_Rss32
-  F2_conv_sf2ud_chop_Rdd32
-  F2_conv_sf2d_chop_Rdd32
   F2_conv_df2uw_chop_Rss32
   F2_conv_df2w_chop_Rss32
-  F2_conv_df2ud_chop_Rdd32
   F2_conv_df2ud_chop_Rss32
-  F2_conv_df2d_chop_Rdd32
   F2_conv_df2d_chop_Rss32
-  S2_asr_r_p_Rdd32
   S2_asr_r_p_Rss32
-  S2_asl_r_p_Rdd32
   S2_asl_r_p_Rss32
-  S2_lsr_r_p_Rdd32
   S2_lsr_r_p_Rss32
-  S2_lsl_r_p_Rdd32
   S2_lsl_r_p_Rss32
   S2_asr_r_p_acc_Rxx32
   S2_asr_r_p_acc_Rss32
@@ -9023,13 +8842,9 @@
   S2_lsr_r_p_xor_Rss32
   S2_lsl_r_p_xor_Rxx32
   S2_lsl_r_p_xor_Rss32
-  S2_asr_i_p_Rdd32
   S2_asr_i_p_Rss32
-  S2_lsr_i_p_Rdd32
   S2_lsr_i_p_Rss32
-  S2_asl_i_p_Rdd32
   S2_asl_i_p_Rss32
-  S6_rol_i_p_Rdd32
   S6_rol_i_p_Rss32
   S2_asr_i_p_acc_Rxx32
   S2_asr_i_p_acc_Rss32
@@ -9069,29 +8884,18 @@
   S2_asl_i_p_or_Rss32
   S6_rol_i_p_or_Rxx32
   S6_rol_i_p_or_Rss32
-  S2_asr_i_p_rnd_Rdd32
   S2_asr_i_p_rnd_Rss32
-  S2_valignib_Rdd32
   S2_valignib_Rtt32
   S2_valignib_Rss32
-  S2_valignrb_Rdd32
   S2_valignrb_Rtt32
   S2_valignrb_Rss32
-  S2_vspliceib_Rdd32
   S2_vspliceib_Rss32
   S2_vspliceib_Rtt32
-  S2_vsplicerb_Rdd32
   S2_vsplicerb_Rss32
   S2_vsplicerb_Rtt32
-  S2_vsplatrh_Rdd32
-  S6_vsplatrbp_Rdd32
-  A4_bitspliti_Rdd32
-  A4_bitsplit_Rdd32
   S2_insertp_Rxx32
   S2_insertp_Rss32
-  S4_extractp_Rdd32
   S4_extractp_Rss32
-  S2_extractup_Rdd32
   S2_extractup_Rss32
   S2_insert_rp_Rtt32
   S4_extract_rp_Rtt32
@@ -9099,121 +8903,79 @@
   S2_insertp_rp_Rxx32
   S2_insertp_rp_Rss32
   S2_insertp_rp_Rtt32
-  S4_extractp_rp_Rdd32
   S4_extractp_rp_Rss32
   S4_extractp_rp_Rtt32
-  S2_extractup_rp_Rdd32
   S2_extractup_rp_Rss32
   S2_extractup_rp_Rtt32
-  S2_asr_i_vh_Rdd32
   S2_asr_i_vh_Rss32
-  S2_lsr_i_vh_Rdd32
   S2_lsr_i_vh_Rss32
-  S2_asl_i_vh_Rdd32
   S2_asl_i_vh_Rss32
-  S2_asr_r_vh_Rdd32
   S2_asr_r_vh_Rss32
   S5_asrhub_rnd_sat_Rss32
   S5_asrhub_sat_Rss32
-  S5_vasrhrnd_Rdd32
   S5_vasrhrnd_Rss32
-  S2_asl_r_vh_Rdd32
   S2_asl_r_vh_Rss32
-  S2_lsr_r_vh_Rdd32
   S2_lsr_r_vh_Rss32
-  S2_lsl_r_vh_Rdd32
   S2_lsl_r_vh_Rss32
-  S2_asr_i_vw_Rdd32
   S2_asr_i_vw_Rss32
   S2_asr_i_svw_trun_Rss32
   S2_asr_r_svw_trun_Rss32
-  S2_lsr_i_vw_Rdd32
   S2_lsr_i_vw_Rss32
-  S2_asl_i_vw_Rdd32
   S2_asl_i_vw_Rss32
-  S2_asr_r_vw_Rdd32
   S2_asr_r_vw_Rss32
-  S2_asl_r_vw_Rdd32
   S2_asl_r_vw_Rss32
-  S2_lsr_r_vw_Rdd32
   S2_lsr_r_vw_Rss32
-  S2_lsl_r_vw_Rdd32
   S2_lsl_r_vw_Rss32
   S2_vrndpackwh_Rss32
   S2_vrndpackwhs_Rss32
-  S2_vsxtbh_Rdd32
-  S2_vzxtbh_Rdd32
   S2_vsathub_Rss32
   S2_vsathb_Rss32
   S2_vtrunohb_Rss32
-  S2_vtrunewh_Rdd32
   S2_vtrunewh_Rss32
   S2_vtrunewh_Rtt32
-  S2_vtrunowh_Rdd32
   S2_vtrunowh_Rss32
   S2_vtrunowh_Rtt32
   S2_vtrunehb_Rss32
-  S6_vtrunehb_ppp_Rdd32
   S6_vtrunehb_ppp_Rss32
   S6_vtrunehb_ppp_Rtt32
-  S6_vtrunohb_ppp_Rdd32
   S6_vtrunohb_ppp_Rss32
   S6_vtrunohb_ppp_Rtt32
-  S2_vsxthw_Rdd32
-  S2_vzxthw_Rdd32
   S2_vsatwh_Rss32
   S2_vsatwuh_Rss32
-  S2_packhl_Rdd32
-  S2_vsathub_nopack_Rdd32
   S2_vsathub_nopack_Rss32
-  S2_vsathb_nopack_Rdd32
   S2_vsathb_nopack_Rss32
-  S2_vsatwh_nopack_Rdd32
   S2_vsatwh_nopack_Rss32
-  S2_vsatwuh_nopack_Rdd32
   S2_vsatwuh_nopack_Rss32
-  S2_shuffob_Rdd32
   S2_shuffob_Rtt32
   S2_shuffob_Rss32
-  S2_shuffeb_Rdd32
   S2_shuffeb_Rss32
   S2_shuffeb_Rtt32
-  S2_shuffoh_Rdd32
   S2_shuffoh_Rtt32
   S2_shuffoh_Rss32
-  S2_shuffeh_Rdd32
   S2_shuffeh_Rss32
   S2_shuffeh_Rtt32
   S5_popcountp_Rss32
   S2_parityp_Rss32
   S2_parityp_Rtt32
-  S2_lfsp_Rdd32
   S2_lfsp_Rss32
   S2_lfsp_Rtt32
   S4_clbpnorm_Rss32
   S4_clbpaddi_Rss32
-  S2_cabacdecbin_Rdd32
   S2_cabacdecbin_Rss32
   S2_cabacdecbin_Rtt32
   S2_clbp_Rss32
   S2_cl0p_Rss32
   S2_cl1p_Rss32
-  S2_brevp_Rdd32
   S2_brevp_Rss32
   S2_ct0p_Rss32
   S2_ct1p_Rss32
-  S2_interleave_Rdd32
   S2_interleave_Rss32
-  S2_deinterleave_Rdd32
   S2_deinterleave_Rss32
   Y2_tlbw_Rss32
   Y5_ctlbw_Rss32
   Y5_tlboc_Rss32
-  Y2_tlbr_Rdd32
   Y4_crswap10_Rxx32
-  Y4_tfrscpp_Rdd32
   Y4_tfrspcp_Rss32
-  G4_tfrgcpp_Rdd32
   G4_tfrgpcp_Rss32
   Y6_diag0_Rss32
   Y6_diag0_Rtt32
@@ -9230,6 +8992,329 @@
 ];
 
 attach variables [
+  L2_loadrd_io_Rdd32
+  L4_loadrd_ur_Rdd32
+  L4_loadrd_ap_Rdd32
+  L2_loadrd_pr_Rdd32
+  L2_loadrd_pbr_Rdd32
+  L2_loadrd_pi_Rdd32
+  L2_loadrd_pci_Rdd32
+  L2_loadrd_pcr_Rdd32
+  L2_loadbzw4_io_Rdd32
+  L4_loadbzw4_ur_Rdd32
+  L4_loadbzw4_ap_Rdd32
+  L2_loadbzw4_pr_Rdd32
+  L2_loadbzw4_pbr_Rdd32
+  L2_loadbzw4_pi_Rdd32
+  L2_loadbzw4_pci_Rdd32
+  L2_loadbzw4_pcr_Rdd32
+  L2_loadbsw4_io_Rdd32
+  L4_loadbsw4_ur_Rdd32
+  L4_loadbsw4_ap_Rdd32
+  L2_loadbsw4_pr_Rdd32
+  L2_loadbsw4_pbr_Rdd32
+  L2_loadbsw4_pi_Rdd32
+  L2_loadbsw4_pci_Rdd32
+  L2_loadbsw4_pcr_Rdd32
+  L2_deallocframe_Rdd32
+  L4_return_Rdd32
+  L4_return_t_Rdd32
+  L4_return_f_Rdd32
+  L4_return_tnew_pt_Rdd32
+  L4_return_fnew_pt_Rdd32
+  L4_return_tnew_pnt_Rdd32
+  L4_return_fnew_pnt_Rdd32
+  L4_loadd_locked_Rdd32
+  L4_loadrd_rr_Rdd32
+  L2_ploadrdt_io_Rdd32
+  L2_ploadrdt_pi_Rdd32
+  L2_ploadrdf_io_Rdd32
+  L2_ploadrdf_pi_Rdd32
+  L2_ploadrdtnew_io_Rdd32
+  L2_ploadrdfnew_io_Rdd32
+  L4_ploadrdt_rr_Rdd32
+  L4_ploadrdf_rr_Rdd32
+  L4_ploadrdtnew_rr_Rdd32
+  L4_ploadrdfnew_rr_Rdd32
+  L2_ploadrdtnew_pi_Rdd32
+  L2_ploadrdfnew_pi_Rdd32
+  L4_ploadrdt_abs_Rdd32
+  L4_ploadrdf_abs_Rdd32
+  L4_ploadrdtnew_abs_Rdd32
+  L4_ploadrdfnew_abs_Rdd32
+  L2_loadrdgp_Rdd32
+  C2_ccombinewnewt_Rdd32
+  C2_ccombinewnewf_Rdd32
+  C2_ccombinewt_Rdd32
+  C2_ccombinewf_Rdd32
+  C2_vmux_Rdd32
+  C2_mask_Rdd32
+  M2_mpyd_hh_s0_Rdd32
+  M2_mpyd_hh_s1_Rdd32
+  M2_mpyd_hl_s0_Rdd32
+  M2_mpyd_hl_s1_Rdd32
+  M2_mpyd_lh_s0_Rdd32
+  M2_mpyd_lh_s1_Rdd32
+  M2_mpyd_ll_s0_Rdd32
+  M2_mpyd_ll_s1_Rdd32
+  M2_mpyd_rnd_hh_s0_Rdd32
+  M2_mpyd_rnd_hh_s1_Rdd32
+  M2_mpyd_rnd_hl_s0_Rdd32
+  M2_mpyd_rnd_hl_s1_Rdd32
+  M2_mpyd_rnd_lh_s0_Rdd32
+  M2_mpyd_rnd_lh_s1_Rdd32
+  M2_mpyd_rnd_ll_s0_Rdd32
+  M2_mpyd_rnd_ll_s1_Rdd32
+  M2_mpyud_hh_s0_Rdd32
+  M2_mpyud_hh_s1_Rdd32
+  M2_mpyud_hl_s0_Rdd32
+  M2_mpyud_hl_s1_Rdd32
+  M2_mpyud_lh_s0_Rdd32
+  M2_mpyud_lh_s1_Rdd32
+  M2_mpyud_ll_s0_Rdd32
+  M2_mpyud_ll_s1_Rdd32
+  M2_dpmpyss_s0_Rdd32
+  M2_dpmpyuu_s0_Rdd32
+  M2_vmpy2s_s0_Rdd32
+  M2_vmpy2s_s1_Rdd32
+  M2_vmpy2su_s0_Rdd32
+  M2_vmpy2su_s1_Rdd32
+  M2_vmpy2es_s0_Rdd32
+  M2_vmpy2es_s1_Rdd32
+  M2_vrmpy_s0_Rdd32
+  M5_vrmpybuu_Rdd32
+  M5_vrmpybsu_Rdd32
+  M5_vmpybuu_Rdd32
+  M5_vmpybsu_Rdd32
+  M5_vdmpybsu_Rdd32
+  M2_vdmpys_s0_Rdd32
+  M2_vdmpys_s1_Rdd32
+  M2_cmpys_s0_Rdd32
+  M2_cmpys_s1_Rdd32
+  M2_cmpysc_s0_Rdd32
+  M2_cmpysc_s1_Rdd32
+  M2_vrcmpys_s1_h_Rdd32
+  M2_vrcmpys_s1_l_Rdd32
+  M2_mmpyl_s0_Rdd32
+  M2_mmpyl_s1_Rdd32
+  M2_mmpyh_s0_Rdd32
+  M2_mmpyh_s1_Rdd32
+  M2_mmpyl_rs0_Rdd32
+  M2_mmpyl_rs1_Rdd32
+  M2_mmpyh_rs0_Rdd32
+  M2_mmpyh_rs1_Rdd32
+  M4_vrmpyeh_s0_Rdd32
+  M4_vrmpyeh_s1_Rdd32
+  M4_vrmpyoh_s0_Rdd32
+  M4_vrmpyoh_s1_Rdd32
+  M2_mmpyul_s0_Rdd32
+  M2_mmpyul_s1_Rdd32
+  M2_mmpyuh_s0_Rdd32
+  M2_mmpyuh_s1_Rdd32
+  M2_mmpyul_rs0_Rdd32
+  M2_mmpyul_rs1_Rdd32
+  M2_mmpyuh_rs0_Rdd32
+  M2_mmpyuh_rs1_Rdd32
+  M2_vrcmpyi_s0_Rdd32
+  M2_vrcmpyr_s0_Rdd32
+  M2_vrcmpyi_s0c_Rdd32
+  M2_vrcmpyr_s0c_Rdd32
+  M2_cmpyi_s0_Rdd32
+  M2_cmpyr_s0_Rdd32
+  M2_vcmpy_s0_sat_i_Rdd32
+  M2_vcmpy_s0_sat_r_Rdd32
+  M2_vcmpy_s1_sat_i_Rdd32
+  M2_vcmpy_s1_sat_r_Rdd32
+  S2_vcrotate_Rdd32
+  S4_vrcrotate_Rdd32
+  S2_vcnegh_Rdd32
+  M4_pmpyw_Rdd32
+  M4_vpmpyh_Rdd32
+  M7_dcmpyrw_Rdd32
+  M7_dcmpyrwc_Rdd32
+  M7_dcmpyiw_Rdd32
+  M7_dcmpyiwc_Rdd32
+  A2_addp_Rdd32
+  A2_addpsat_Rdd32
+  A2_addspl_Rdd32
+  A2_addsph_Rdd32
+  A2_subp_Rdd32
+  A4_addp_c_Rdd32
+  A4_subp_c_Rdd32
+  A2_vconj_Rdd32
+  A2_negp_Rdd32
+  A2_absp_Rdd32
+  A2_maxp_Rdd32
+  A2_maxup_Rdd32
+  A2_minp_Rdd32
+  A2_minup_Rdd32
+  A2_combinew_Rdd32
+  A4_combineri_Rdd32
+  A4_combineir_Rdd32
+  A2_combineii_Rdd32
+  A4_combineii_Rdd32
+  A4_tfrcpp_Rdd32
+  A4_andnp_Rdd32
+  A4_ornp_Rdd32
+  A2_andp_Rdd32
+  A2_orp_Rdd32
+  A2_xorp_Rdd32
+  A2_notp_Rdd32
+  A2_sxtw_Rdd32
+  A2_vaddub_Rdd32
+  A2_vaddubs_Rdd32
+  A2_vaddh_Rdd32
+  A2_vaddhs_Rdd32
+  A2_vadduhs_Rdd32
+  A2_vaddw_Rdd32
+  A2_vaddws_Rdd32
+  S4_vxaddsubw_Rdd32
+  S4_vxsubaddw_Rdd32
+  S4_vxaddsubh_Rdd32
+  S4_vxsubaddh_Rdd32
+  S4_vxaddsubhr_Rdd32
+  S4_vxsubaddhr_Rdd32
+  A2_vraddub_Rdd32
+  A2_vsubub_Rdd32
+  A2_vsububs_Rdd32
+  A2_vsubh_Rdd32
+  A2_vsubhs_Rdd32
+  A2_vsubuhs_Rdd32
+  A2_vsubw_Rdd32
+  A2_vsubws_Rdd32
+  A2_vabsh_Rdd32
+  A2_vabshsat_Rdd32
+  A2_vabsw_Rdd32
+  A2_vabswsat_Rdd32
+  M2_vabsdiffw_Rdd32
+  M2_vabsdiffh_Rdd32
+  M6_vabsdiffb_Rdd32
+  M6_vabsdiffub_Rdd32
+  A2_vrsadub_Rdd32
+  A2_vavgub_Rdd32
+  A2_vavguh_Rdd32
+  A2_vavgh_Rdd32
+  A2_vnavgh_Rdd32
+  A2_vavgw_Rdd32
+  A2_vnavgw_Rdd32
+  A2_vavgwr_Rdd32
+  A2_vnavgwr_Rdd32
+  A2_vavgwcr_Rdd32
+  A2_vnavgwcr_Rdd32
+  A2_vavghcr_Rdd32
+  A2_vnavghcr_Rdd32
+  A2_vavguw_Rdd32
+  A2_vavguwr_Rdd32
+  A2_vavgubr_Rdd32
+  A2_vavguhr_Rdd32
+  A2_vavghr_Rdd32
+  A2_vnavghr_Rdd32
+  A7_croundd_ri_Rdd32
+  A7_croundd_rr_Rdd32
+  A7_vclip_Rdd32
+  A2_vminb_Rdd32
+  A2_vmaxb_Rdd32
+  A2_vminub_Rdd32
+  A2_vmaxub_Rdd32
+  A2_vminh_Rdd32
+  A2_vmaxh_Rdd32
+  A2_vminuh_Rdd32
+  A2_vmaxuh_Rdd32
+  A2_vminw_Rdd32
+  A2_vmaxw_Rdd32
+  A2_vminuw_Rdd32
+  A2_vmaxuw_Rdd32
+  A6_vminub_RdP_Rdd32
+  F2_dfadd_Rdd32
+  F2_dfsub_Rdd32
+  F2_dfmax_Rdd32
+  F2_dfmin_Rdd32
+  F2_dfmpyfix_Rdd32
+  F2_dfmpyll_Rdd32
+  F2_dfimm_p_Rdd32
+  F2_dfimm_n_Rdd32
+  F2_conv_sf2df_Rdd32
+  F2_conv_uw2df_Rdd32
+  F2_conv_w2df_Rdd32
+  F2_conv_ud2df_Rdd32
+  F2_conv_d2df_Rdd32
+  F2_conv_sf2ud_Rdd32
+  F2_conv_sf2d_Rdd32
+  F2_conv_df2ud_Rdd32
+  F2_conv_df2d_Rdd32
+  F2_conv_sf2ud_chop_Rdd32
+  F2_conv_sf2d_chop_Rdd32
+  F2_conv_df2ud_chop_Rdd32
+  F2_conv_df2d_chop_Rdd32
+  S2_asr_r_p_Rdd32
+  S2_asl_r_p_Rdd32
+  S2_lsr_r_p_Rdd32
+  S2_lsl_r_p_Rdd32
+  S2_asr_i_p_Rdd32
+  S2_lsr_i_p_Rdd32
+  S2_asl_i_p_Rdd32
+  S6_rol_i_p_Rdd32
+  S2_asr_i_p_rnd_Rdd32
+  S2_valignib_Rdd32
+  S2_valignrb_Rdd32
+  S2_vspliceib_Rdd32
+  S2_vsplicerb_Rdd32
+  S2_vsplatrh_Rdd32
+  S6_vsplatrbp_Rdd32
+  A4_bitspliti_Rdd32
+  A4_bitsplit_Rdd32
+  S4_extractp_Rdd32
+  S2_extractup_Rdd32
+  S4_extractp_rp_Rdd32
+  S2_extractup_rp_Rdd32
+  S2_asr_i_vh_Rdd32
+  S2_lsr_i_vh_Rdd32
+  S2_asl_i_vh_Rdd32
+  S2_asr_r_vh_Rdd32
+  S5_vasrhrnd_Rdd32
+  S2_asl_r_vh_Rdd32
+  S2_lsr_r_vh_Rdd32
+  S2_lsl_r_vh_Rdd32
+  S2_asr_i_vw_Rdd32
+  S2_lsr_i_vw_Rdd32
+  S2_asl_i_vw_Rdd32
+  S2_asr_r_vw_Rdd32
+  S2_asl_r_vw_Rdd32
+  S2_lsr_r_vw_Rdd32
+  S2_lsl_r_vw_Rdd32
+  S2_vsxtbh_Rdd32
+  S2_vzxtbh_Rdd32
+  S2_vtrunewh_Rdd32
+  S2_vtrunowh_Rdd32
+  S6_vtrunehb_ppp_Rdd32
+  S6_vtrunohb_ppp_Rdd32
+  S2_vsxthw_Rdd32
+  S2_vzxthw_Rdd32
+  S2_packhl_Rdd32
+  S2_vsathub_nopack_Rdd32
+  S2_vsathb_nopack_Rdd32
+  S2_vsatwh_nopack_Rdd32
+  S2_vsatwuh_nopack_Rdd32
+  S2_shuffob_Rdd32
+  S2_shuffeb_Rdd32
+  S2_shuffoh_Rdd32
+  S2_shuffeh_Rdd32
+  S2_lfsp_Rdd32
+  S2_cabacdecbin_Rdd32
+  S2_brevp_Rdd32
+  S2_interleave_Rdd32
+  S2_deinterleave_Rdd32
+  Y2_tlbr_Rdd32
+  Y4_tfrscpp_Rdd32
+  G4_tfrgcpp_Rdd32
+] [
+  D_R1R0   _ D_R3R2   _ D_R5R4   _ D_R7R6   _
+  D_R9R8   _ D_R11R10 _ D_R13R12 _ D_R15R14 _
+  D_R17R16 _ D_R19R18 _ D_R21R20 _ D_R23R22 _
+  D_R25R24 _ D_R27R26 _ D_R29R28 _ D_R31R30 _
+];
+
+attach variables [
   J4_cmpeqi_tp0_jump_nt_Rs16
   J4_cmpeqi_fp0_jump_nt_Rs16
   J4_cmpeqi_tp0_jump_t_Rs16
@@ -9326,49 +9411,26 @@
   J4_cmpgtu_tp1_jump_t_Rt16
   J4_cmpgtu_fp1_jump_t_Rs16
   J4_cmpgtu_fp1_jump_t_Rt16
-  J4_jumpseti_Rd16
-  J4_jumpsetr_Rd16
   J4_jumpsetr_Rs16
   SA1_addi_Rx16
-  SA1_tfr_Rd16
   SA1_tfr_Rs16
-  SA1_seti_Rd16
-  SA1_setin1_Rd16
-  SA1_clrtnew_Rd16
-  SA1_clrfnew_Rd16
-  SA1_clrt_Rd16
-  SA1_clrf_Rd16
-  SA1_addsp_Rd16
-  SA1_inc_Rd16
   SA1_inc_Rs16
-  SA1_dec_Rd16
   SA1_dec_Rs16
   SA1_addrx_Rx16
   SA1_addrx_Rs16
-  SA1_zxtb_Rd16
   SA1_zxtb_Rs16
-  SA1_and1_Rd16
   SA1_and1_Rs16
-  SA1_sxtb_Rd16
   SA1_sxtb_Rs16
-  SA1_zxth_Rd16
   SA1_zxth_Rs16
-  SA1_sxth_Rd16
   SA1_sxth_Rs16
   SA1_combinezr_Rs16
   SA1_combinerz_Rs16
   SA1_cmpeqi_Rs16
-  SL1_loadri_io_Rd16
   SL1_loadri_io_Rs16
-  SL1_loadrub_io_Rd16
   SL1_loadrub_io_Rs16
-  SL2_loadrh_io_Rd16
   SL2_loadrh_io_Rs16
-  SL2_loadruh_io_Rd16
   SL2_loadruh_io_Rs16
-  SL2_loadrb_io_Rd16
   SL2_loadrb_io_Rs16
-  SL2_loadri_sp_Rd16
   SS1_storew_io_Rs16
   SS1_storew_io_Rt16
   SS1_storeb_io_Rs16
@@ -9386,6 +9448,35 @@
 ];
 
 attach variables [
+  J4_jumpseti_Rd16
+  J4_jumpsetr_Rd16
+  SA1_tfr_Rd16
+  SA1_seti_Rd16
+  SA1_setin1_Rd16
+  SA1_clrtnew_Rd16
+  SA1_clrfnew_Rd16
+  SA1_clrt_Rd16
+  SA1_clrf_Rd16
+  SA1_addsp_Rd16
+  SA1_inc_Rd16
+  SA1_dec_Rd16
+  SA1_zxtb_Rd16
+  SA1_and1_Rd16
+  SA1_sxtb_Rd16
+  SA1_zxth_Rd16
+  SA1_sxth_Rd16
+  SL1_loadri_io_Rd16
+  SL1_loadrub_io_Rd16
+  SL2_loadrh_io_Rd16
+  SL2_loadruh_io_Rd16
+  SL2_loadrb_io_Rd16
+  SL2_loadri_sp_Rd16
+] [
+  D_R0  D_R1  D_R2  D_R3  D_R4  D_R5  D_R6  D_R7
+  D_R16 D_R17 D_R18 D_R19 D_R20 D_R21 D_R22 D_R23
+];
+
+attach variables [
   SA1_combinezr_Rdd8
   SA1_combinerz_Rdd8
   SA1_combine0i_Rdd8
@@ -9395,13 +9486,12 @@
   SL2_loadrd_sp_Rdd8
   SS2_stored_sp_Rtt8
 ] [
-  R1R0    R3R2    R5R4    R7R6  
-  R17R16  R19R18  R21R20  R23R22
+  D_R1R0    D_R3R2    D_R5R4    D_R7R6
+  D_R17R16  D_R19R18  D_R21R20  D_R23R22
 ];
 
 attach variables [
   A2_tfrcrr_Cs32
-  A2_tfrrcr_Cd32
 ] [
   C0  C1  C2  C3  C4  C5  C6  C7
   C8  C9  C10 C11 C12 C13 C14 C15
@@ -9410,8 +9500,17 @@
 ];
 
 attach variables [
+  A2_tfrrcr_Cd32
+] [
+  D_C0  D_C1  D_C2  D_C3  D_C4  D_C5  D_C6  D_C7
+  D_C8  D_C9  D_C10 D_C11 D_C12 D_C13 D_C14 D_C15
+  D_C16 D_C17 D_C18 D_C19 D_C20 D_C21 D_C22 D_C23
+  D_C24 D_C25 D_C26 D_C27 D_C28 D_C29 D_C30 D_C31
+];
+
+
+attach variables [
   A4_tfrcpp_Css32
-  A4_tfrpcp_Cdd32
 ] [
   C1C0   _ C3C2   _ C5C4   _ C7C6   _
   C9C8   _ C11C10 _ C13C12 _ C15C14 _
@@ -9420,8 +9519,16 @@
 ];
 
 attach variables [
+  A4_tfrpcp_Cdd32
+] [
+  D_C1C0   _ D_C3C2   _ D_C5C4   _ D_C7C6   _
+  D_C9C8   _ D_C11C10 _ D_C13C12 _ D_C15C14 _
+  D_C17C16 _ D_C19C18 _ D_C21C20 _ D_C23C22 _
+  D_C25C24 _ D_C27C26 _ D_C29C28 _ D_C31C30 _
+];
+
+attach variables [
   G4_tfrgcrr_Gs32
-  G4_tfrgrcr_Gd32
 ] [
   G0  G1  G2  G3  G4  G5  G6  G7
   G8  G9  G10 G11 G12 G13 G14 G15
@@ -9430,8 +9537,17 @@
 ];
 
 attach variables [
+  G4_tfrgrcr_Gd32
+] [
+  D_G0  D_G1  D_G2  D_G3  D_G4  D_G5  D_G6  D_G7
+  D_G8  D_G9  D_G10 D_G11 D_G12 D_G13 D_G14 D_G15
+  D_G16 D_G17 D_G18 D_G19 D_G20 D_G21 D_G22 D_G23
+  D_G24 D_G25 D_G26 D_G27 D_G28 D_G29 D_G30 D_G31
+];
+
+
+attach variables [
   G4_tfrgcpp_Gss32
-  G4_tfrgpcp_Gdd32
 ] [
   G1G0   _ G3G2   _ G5G4   _ G7G6   _
   G9G8   _ G11G10 _ G13G12 _ G15G14 _
@@ -9440,10 +9556,19 @@
 ];
 
 attach variables [
+  G4_tfrgpcp_Gdd32
+] [
+  D_G1G0   _ D_G3G2   _ D_G5G4   _ D_G7G6   _
+  D_G9G8   _ D_G11G10 _ D_G13G12 _ D_G15G14 _
+  D_G17G16 _ D_G19G18 _ D_G21G20 _ D_G23G22 _
+  D_G25G24 _ D_G27G26 _ D_G29G28 _ D_G31G30 _
+];
+
+
+attach variables [
   Y2_tfrscrr_Ss128
-  Y2_tfrsrcr_Sd128
 ] [
-  S0   S1   S2   S3   S4   S5   S6   S7
+  SGP0   SGP1   S2   S3   S4   S5   S6   S7
   S8   S9   S10  S11  S12  S13  S14  S15
   S16  S17  S18  S19  S20  S21  S22  S23
   S24  S25  S26  S27  S28  S29  S30  S31
@@ -9462,10 +9587,30 @@
 ];
 
 attach variables [
+  Y2_tfrsrcr_Sd128
+] [
+  D_SGP0   D_SGP1   D_S2   D_S3   D_S4   D_S5   D_S6   D_S7
+  D_S8   D_S9   D_S10  D_S11  D_S12  D_S13  D_S14  D_S15
+  D_S16  D_S17  D_S18  D_S19  D_S20  D_S21  D_S22  D_S23
+  D_S24  D_S25  D_S26  D_S27  D_S28  D_S29  D_S30  D_S31
+  D_S32  D_S33  D_S34  D_S35  D_S36  D_S37  D_S38  D_S39
+  D_S40  D_S41  D_S42  D_S43  D_S44  D_S45  D_S46  D_S47
+  D_S48  D_S49  D_S50  D_S51  D_S52  D_S53  D_S54  D_S55
+  D_S56  D_S57  D_S58  D_S59  D_S60  D_S61  D_S62  D_S63
+  D_S64  D_S65  D_S66  D_S67  D_S68  D_S69  D_S70  D_S71
+  D_S72  D_S73  D_S74  D_S75  D_S76  D_S77  D_S78  D_S79
+  D_S80  D_S81  D_S82  D_S83  D_S84  D_S85  D_S86  D_S87
+  D_S88  D_S89  D_S90  D_S91  D_S92  D_S93  D_S94  D_S95
+  D_S96  D_S97  D_S98  D_S99  D_S100 D_S101 D_S102 D_S103
+  D_S104 D_S105 D_S106 D_S107 D_S108 D_S109 D_S110 D_S111
+  D_S112 D_S113 D_S114 D_S115 D_S116 D_S117 D_S118 D_S119
+  D_S120 D_S121 D_S122 D_S123 D_S124 D_S125 D_S126 D_S127
+];
+
+attach variables [
   Y4_tfrscpp_Sss128
-  Y4_tfrspcp_Sdd128
 ] [
-  S1S0      _ S3S2      _ S5S4      _ S7S6      _
+  SGP1SGP0  _ S3S2      _ S5S4      _ S7S6      _
   S9S8      _ S11S10    _ S13S12    _ S15S14    _
   S17S16    _ S19S18    _ S21S20    _ S23S22    _
   S25S24    _ S27S26    _ S29S28    _ S31S30    _
@@ -9484,6 +9629,27 @@
 ];
 
 attach variables [
+  Y4_tfrspcp_Sdd128
+] [
+  D_SGP1SGP0  _ D_S3S2      _ D_S5S4      _ D_S7S6      _
+  D_S9S8      _ D_S11S10    _ D_S13S12    _ D_S15S14    _
+  D_S17S16    _ D_S19S18    _ D_S21S20    _ D_S23S22    _
+  D_S25S24    _ D_S27S26    _ D_S29S28    _ D_S31S30    _
+  D_S33S32    _ D_S35S34    _ D_S37S36    _ D_S39S38    _
+  D_S41S40    _ D_S43S42    _ D_S45S44    _ D_S47S46    _
+  D_S49S48    _ D_S51S50    _ D_S53S52    _ D_S55S54    _
+  D_S57S56    _ D_S59S58    _ D_S61S60    _ D_S63S62    _
+  D_S65S64    _ D_S67S66    _ D_S69S68    _ D_S71S70    _
+  D_S73S72    _ D_S75S74    _ D_S77S76    _ D_S79S78    _
+  D_S81S80    _ D_S83S82    _ D_S85S84    _ D_S87S86    _
+  D_S89S88    _ D_S91S90    _ D_S93S92    _ D_S95S94    _
+  D_S97S96    _ D_S99S98    _ D_S101S100  _ D_S103S102  _
+  D_S105S104  _ D_S107S106  _ D_S109S108  _ D_S111S110  _
+  D_S113S112  _ D_S115S114  _ D_S117S116  _ D_S119S118  _
+  D_S121S120  _ D_S123S122  _ D_S125S124  _ D_S127S126  _
+];
+
+attach variables [
   J2_jumpt_Pu4
   J2_jumpf_Pu4
   J2_jumptpt_Pu4
@@ -9510,8 +9676,6 @@
   L4_return_fnew_pt_Pv4
   L4_return_tnew_pnt_Pv4
   L4_return_fnew_pnt_Pv4
-  S2_storew_locked_Pd4
-  S4_stored_locked_Pd4
   L2_ploadrubt_io_Pt4
   L2_ploadrubt_pi_Pt4
   L2_ploadrubf_io_Pt4
@@ -9748,79 +9912,42 @@
   S4_storeirif_io_Pv4
   S4_storeiritnew_io_Pv4
   S4_storeirifnew_io_Pv4
-  C2_cmpeq_Pd4
-  C2_cmpgt_Pd4
-  C2_cmpgtu_Pd4
-  C2_cmpeqp_Pd4
-  C2_cmpgtp_Pd4
-  C2_cmpgtup_Pd4
-  C2_bitsset_Pd4
-  C2_bitsclr_Pd4
-  C4_nbitsset_Pd4
-  C4_nbitsclr_Pd4
-  C2_cmpeqi_Pd4
-  C2_cmpgti_Pd4
-  C2_cmpgtui_Pd4
-  C2_bitsclri_Pd4
-  C4_nbitsclri_Pd4
-  C4_cmpneqi_Pd4
-  C4_cmpltei_Pd4
-  C4_cmplteui_Pd4
-  C4_cmpneq_Pd4
-  C4_cmplte_Pd4
-  C4_cmplteu_Pd4
-  C2_and_Pd4
   C2_and_Pt4
   C2_and_Ps4
-  C2_or_Pd4
   C2_or_Pt4
   C2_or_Ps4
-  C2_xor_Pd4
   C2_xor_Ps4
   C2_xor_Pt4
-  C2_andn_Pd4
   C2_andn_Pt4
   C2_andn_Ps4
-  C2_not_Pd4
   C2_not_Ps4
-  C2_orn_Pd4
   C2_orn_Pt4
   C2_orn_Ps4
-  C4_and_and_Pd4
   C4_and_and_Ps4
   C4_and_and_Pt4
   C4_and_and_Pu4
-  C4_and_or_Pd4
   C4_and_or_Ps4
   C4_and_or_Pt4
   C4_and_or_Pu4
-  C4_or_and_Pd4
   C4_or_and_Ps4
   C4_or_and_Pt4
   C4_or_and_Pu4
-  C4_or_or_Pd4
   C4_or_or_Ps4
   C4_or_or_Pt4
   C4_or_or_Pu4
-  C4_and_andn_Pd4
   C4_and_andn_Ps4
   C4_and_andn_Pt4
   C4_and_andn_Pu4
-  C4_and_orn_Pd4
   C4_and_orn_Ps4
   C4_and_orn_Pt4
   C4_and_orn_Pu4
-  C4_or_andn_Pd4
   C4_or_andn_Ps4
   C4_or_andn_Pt4
   C4_or_andn_Pu4
-  C4_or_orn_Pd4
   C4_or_orn_Ps4
   C4_or_orn_Pt4
   C4_or_orn_Pu4
-  C2_any8_Pd4
   C2_any8_Ps4
-  C2_all8_Pd4
   C2_all8_Ps4
   C2_vitpack_Ps4
   C2_vitpack_Pt4
@@ -9838,47 +9965,9 @@
   C2_muxri_Pu4
   C2_vmux_Pu4
   C2_mask_Pt4
-  A2_vcmpbeq_Pd4
-  A4_vcmpbeqi_Pd4
-  A4_vcmpbeq_any_Pd4
-  A6_vcmpbeq_notany_Pd4
-  A2_vcmpbgtu_Pd4
-  A4_vcmpbgtui_Pd4
-  A4_vcmpbgt_Pd4
-  A4_vcmpbgti_Pd4
-  A4_cmpbeq_Pd4
-  A4_cmpbeqi_Pd4
-  A4_cmpbgtu_Pd4
-  A4_cmpbgtui_Pd4
-  A4_cmpbgt_Pd4
-  A4_cmpbgti_Pd4
-  A2_vcmpheq_Pd4
-  A2_vcmphgt_Pd4
-  A2_vcmphgtu_Pd4
-  A4_vcmpheqi_Pd4
-  A4_vcmphgti_Pd4
-  A4_vcmphgtui_Pd4
-  A4_cmpheq_Pd4
-  A4_cmphgt_Pd4
-  A4_cmphgtu_Pd4
-  A4_cmpheqi_Pd4
-  A4_cmphgti_Pd4
-  A4_cmphgtui_Pd4
-  A2_vcmpweq_Pd4
-  A2_vcmpwgt_Pd4
-  A2_vcmpwgtu_Pd4
-  A4_vcmpweqi_Pd4
-  A4_vcmpwgti_Pd4
-  A4_vcmpwgtui_Pd4
-  A4_boundscheck_hi_Pd4
-  A4_boundscheck_lo_Pd4
-  A4_tlbmatch_Pd4
   C2_tfrpr_Ps4
-  C2_tfrrp_Pd4
-  C4_fastcorner9_Pd4
   C4_fastcorner9_Ps4
   C4_fastcorner9_Pt4
-  C4_fastcorner9_not_Pd4
   C4_fastcorner9_not_Ps4
   C4_fastcorner9_not_Pt4
   A2_paddt_Pu4
@@ -9934,31 +10023,115 @@
   A5_ACS_Pe4
   A6_vminub_RdP_Pe4
   F2_sffma_sc_Pu4
+  F2_sfrecipa_Pe4
+  F2_sfinvsqrta_Pe4
+  S2_valignrb_Pu4
+  S2_vsplicerb_Pu4
+  Y2_setimask_Pt4
+  Y2_setprio_Pt4
+] [
+  P0  P1  P2  P3
+];
+
+attach variables [
+  S2_storew_locked_Pd4
+  S4_stored_locked_Pd4
+  C2_cmpeq_Pd4
+  C2_cmpgt_Pd4
+  C2_cmpgtu_Pd4
+  C2_cmpeqp_Pd4
+  C2_cmpgtp_Pd4
+  C2_cmpgtup_Pd4
+  C2_bitsset_Pd4
+  C2_bitsclr_Pd4
+  C4_nbitsset_Pd4
+  C4_nbitsclr_Pd4
+  C2_cmpeqi_Pd4
+  C2_cmpgti_Pd4
+  C2_cmpgtui_Pd4
+  C2_bitsclri_Pd4
+  C4_nbitsclri_Pd4
+  C4_cmpneqi_Pd4
+  C4_cmpltei_Pd4
+  C4_cmplteui_Pd4
+  C4_cmpneq_Pd4
+  C4_cmplte_Pd4
+  C4_cmplteu_Pd4
+  C2_and_Pd4
+  C2_or_Pd4
+  C2_xor_Pd4
+  C2_andn_Pd4
+  C2_not_Pd4
+  C2_orn_Pd4
+  C4_and_and_Pd4
+  C4_and_or_Pd4
+  C4_or_and_Pd4
+  C4_or_or_Pd4
+  C4_and_andn_Pd4
+  C4_and_orn_Pd4
+  C4_or_andn_Pd4
+  C4_or_orn_Pd4
+  C2_any8_Pd4
+  C2_all8_Pd4
+  A2_vcmpbeq_Pd4
+  A4_vcmpbeqi_Pd4
+  A4_vcmpbeq_any_Pd4
+  A6_vcmpbeq_notany_Pd4
+  A2_vcmpbgtu_Pd4
+  A4_vcmpbgtui_Pd4
+  A4_vcmpbgt_Pd4
+  A4_vcmpbgti_Pd4
+  A4_cmpbeq_Pd4
+  A4_cmpbeqi_Pd4
+  A4_cmpbgtu_Pd4
+  A4_cmpbgtui_Pd4
+  A4_cmpbgt_Pd4
+  A4_cmpbgti_Pd4
+  A2_vcmpheq_Pd4
+  A2_vcmphgt_Pd4
+  A2_vcmphgtu_Pd4
+  A4_vcmpheqi_Pd4
+  A4_vcmphgti_Pd4
+  A4_vcmphgtui_Pd4
+  A4_cmpheq_Pd4
+  A4_cmphgt_Pd4
+  A4_cmphgtu_Pd4
+  A4_cmpheqi_Pd4
+  A4_cmphgti_Pd4
+  A4_cmphgtui_Pd4
+  A2_vcmpweq_Pd4
+  A2_vcmpwgt_Pd4
+  A2_vcmpwgtu_Pd4
+  A4_vcmpweqi_Pd4
+  A4_vcmpwgti_Pd4
+  A4_vcmpwgtui_Pd4
+  A4_boundscheck_hi_Pd4
+  A4_boundscheck_lo_Pd4
+  A4_tlbmatch_Pd4
+  C2_tfrrp_Pd4
+  C4_fastcorner9_Pd4
+  C4_fastcorner9_not_Pd4
   F2_sfcmpeq_Pd4
   F2_sfcmpgt_Pd4
   F2_sfcmpge_Pd4
   F2_sfcmpuo_Pd4
   F2_sfclass_Pd4
-  F2_sfrecipa_Pe4
-  F2_sfinvsqrta_Pe4
   F2_dfcmpeq_Pd4
   F2_dfcmpgt_Pd4
   F2_dfcmpge_Pd4
   F2_dfcmpuo_Pd4
   F2_dfclass_Pd4
-  S2_valignrb_Pu4
-  S2_vsplicerb_Pu4
   S2_tstbit_i_Pd4
   S4_ntstbit_i_Pd4
   S2_tstbit_r_Pd4
   S4_ntstbit_r_Pd4
-  Y2_setimask_Pt4
-  Y2_setprio_Pt4
   Y5_l2locka_Pd4
 ] [
-  P0  P1  P2  P3
+  D_P0 D_P1 D_P2 D_P3
 ];
 
+
+
 attach variables [
   L2_loadrub_pr_Mu2
   L2_loadrub_pbr_Mu2
@@ -10055,10 +10228,10 @@
   C2_ccombinewt_Rdd32_lo
   C2_ccombinewf_Rdd32_lo
 ] [
-  R0  _ R2  _ R4  _ R6  _
-  R8  _ R10 _ R12 _ R14 _
-  R16 _ R18 _ R20 _ R22 _
-  R24 _ R26 _ R28 _ R30 _
+  D_R0  _ D_R2  _ D_R4  _ D_R6  _
+  D_R8  _ D_R10 _ D_R12 _ D_R14 _
+  D_R16 _ D_R18 _ D_R20 _ D_R22 _
+  D_R24 _ D_R26 _ D_R28 _ D_R30 _
 ];
 
 attach variables [
@@ -10072,10 +10245,10 @@
   C2_ccombinewt_Rdd32_hi
   C2_ccombinewf_Rdd32_hi
 ] [
-  R1  _ R3  _ R5  _ R7  _
-  R9  _ R11 _ R13 _ R15 _
-  R17 _ R19 _ R21 _ R23 _
-  R25 _ R27 _ R29 _ R31 _
+  D_R1  _ D_R3  _ D_R5  _ D_R7  _
+  D_R9  _ D_R11 _ D_R13 _ D_R15 _
+  D_R17 _ D_R19 _ D_R21 _ D_R23 _
+  D_R25 _ D_R27 _ D_R29 _ D_R31 _
 ];
 attach variables [
   SA1_combinezr_Rdd8_lo
@@ -10085,8 +10258,8 @@
   SA1_combine2i_Rdd8_lo
   SA1_combine3i_Rdd8_lo
 ] [
-  R0   R2   R4   R6
-  R16  R18  R20  R22
+  D_R0   D_R2   D_R4   D_R6
+  D_R16  D_R18  D_R20  D_R22
 ];
 
 attach variables [
@@ -10097,8 +10270,8 @@
   SA1_combine2i_Rdd8_hi
   SA1_combine3i_Rdd8_hi
 ] [
-  R1   R3   R5   R7
-  R17  R19  R21  R23
+  D_R1   D_R3   D_R5   D_R7
+  D_R17  D_R19  D_R21  D_R23
 ];
 
 J2_jump_r22_2: reloc is                       J2_jump_r22_2_0 & J2_jump_r22_2_1 [ reloc = pkt_start + ((((J2_jump_r22_2_0 << 0) + (J2_jump_r22_2_1 << 13)) & 0b111111) | immext); ] { export *[ram]:4 reloc; }
@@ -12220,10 +12393,511 @@
 
 dotnewreg: reloc is hasnew = 1 [ reloc = dotnew * 4; ] { export *[register]:4 reloc; }
 
+# Rx/Rxx and Ry/Ryy destregs
+# Rx
+
+L2_loadrub_pr_Rx32d: reloc is L2_loadrub_pr_Rx32 [reloc = (L2_loadrub_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrub_pbr_Rx32d: reloc is L2_loadrub_pbr_Rx32 [reloc = (L2_loadrub_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrub_pi_Rx32d: reloc is L2_loadrub_pi_Rx32 [reloc = (L2_loadrub_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrub_pci_Rx32d: reloc is L2_loadrub_pci_Rx32 [reloc = (L2_loadrub_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrub_pcr_Rx32d: reloc is L2_loadrub_pcr_Rx32 [reloc = (L2_loadrub_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrb_pr_Rx32d: reloc is L2_loadrb_pr_Rx32 [reloc = (L2_loadrb_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrb_pbr_Rx32d: reloc is L2_loadrb_pbr_Rx32 [reloc = (L2_loadrb_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrb_pi_Rx32d: reloc is L2_loadrb_pi_Rx32 [reloc = (L2_loadrb_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrb_pci_Rx32d: reloc is L2_loadrb_pci_Rx32 [reloc = (L2_loadrb_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrb_pcr_Rx32d: reloc is L2_loadrb_pcr_Rx32 [reloc = (L2_loadrb_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadruh_pr_Rx32d: reloc is L2_loadruh_pr_Rx32 [reloc = (L2_loadruh_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadruh_pbr_Rx32d: reloc is L2_loadruh_pbr_Rx32 [reloc = (L2_loadruh_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadruh_pi_Rx32d: reloc is L2_loadruh_pi_Rx32 [reloc = (L2_loadruh_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadruh_pci_Rx32d: reloc is L2_loadruh_pci_Rx32 [reloc = (L2_loadruh_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadruh_pcr_Rx32d: reloc is L2_loadruh_pcr_Rx32 [reloc = (L2_loadruh_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrh_pr_Rx32d: reloc is L2_loadrh_pr_Rx32 [reloc = (L2_loadrh_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrh_pbr_Rx32d: reloc is L2_loadrh_pbr_Rx32 [reloc = (L2_loadrh_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrh_pi_Rx32d: reloc is L2_loadrh_pi_Rx32 [reloc = (L2_loadrh_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrh_pci_Rx32d: reloc is L2_loadrh_pci_Rx32 [reloc = (L2_loadrh_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrh_pcr_Rx32d: reloc is L2_loadrh_pcr_Rx32 [reloc = (L2_loadrh_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadri_pr_Rx32d: reloc is L2_loadri_pr_Rx32 [reloc = (L2_loadri_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadri_pbr_Rx32d: reloc is L2_loadri_pbr_Rx32 [reloc = (L2_loadri_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadri_pi_Rx32d: reloc is L2_loadri_pi_Rx32 [reloc = (L2_loadri_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadri_pci_Rx32d: reloc is L2_loadri_pci_Rx32 [reloc = (L2_loadri_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadri_pcr_Rx32d: reloc is L2_loadri_pcr_Rx32 [reloc = (L2_loadri_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrd_pr_Rx32d: reloc is L2_loadrd_pr_Rx32 [reloc = (L2_loadrd_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrd_pbr_Rx32d: reloc is L2_loadrd_pbr_Rx32 [reloc = (L2_loadrd_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrd_pi_Rx32d: reloc is L2_loadrd_pi_Rx32 [reloc = (L2_loadrd_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrd_pci_Rx32d: reloc is L2_loadrd_pci_Rx32 [reloc = (L2_loadrd_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadrd_pcr_Rx32d: reloc is L2_loadrd_pcr_Rx32 [reloc = (L2_loadrd_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw2_pr_Rx32d: reloc is L2_loadbzw2_pr_Rx32 [reloc = (L2_loadbzw2_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw2_pbr_Rx32d: reloc is L2_loadbzw2_pbr_Rx32 [reloc = (L2_loadbzw2_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw2_pi_Rx32d: reloc is L2_loadbzw2_pi_Rx32 [reloc = (L2_loadbzw2_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw2_pci_Rx32d: reloc is L2_loadbzw2_pci_Rx32 [reloc = (L2_loadbzw2_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw2_pcr_Rx32d: reloc is L2_loadbzw2_pcr_Rx32 [reloc = (L2_loadbzw2_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw4_pr_Rx32d: reloc is L2_loadbzw4_pr_Rx32 [reloc = (L2_loadbzw4_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw4_pbr_Rx32d: reloc is L2_loadbzw4_pbr_Rx32 [reloc = (L2_loadbzw4_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw4_pi_Rx32d: reloc is L2_loadbzw4_pi_Rx32 [reloc = (L2_loadbzw4_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw4_pci_Rx32d: reloc is L2_loadbzw4_pci_Rx32 [reloc = (L2_loadbzw4_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbzw4_pcr_Rx32d: reloc is L2_loadbzw4_pcr_Rx32 [reloc = (L2_loadbzw4_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw2_pr_Rx32d: reloc is L2_loadbsw2_pr_Rx32 [reloc = (L2_loadbsw2_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw2_pbr_Rx32d: reloc is L2_loadbsw2_pbr_Rx32 [reloc = (L2_loadbsw2_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw2_pi_Rx32d: reloc is L2_loadbsw2_pi_Rx32 [reloc = (L2_loadbsw2_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw2_pci_Rx32d: reloc is L2_loadbsw2_pci_Rx32 [reloc = (L2_loadbsw2_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw2_pcr_Rx32d: reloc is L2_loadbsw2_pcr_Rx32 [reloc = (L2_loadbsw2_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw4_pr_Rx32d: reloc is L2_loadbsw4_pr_Rx32 [reloc = (L2_loadbsw4_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw4_pbr_Rx32d: reloc is L2_loadbsw4_pbr_Rx32 [reloc = (L2_loadbsw4_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw4_pi_Rx32d: reloc is L2_loadbsw4_pi_Rx32 [reloc = (L2_loadbsw4_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw4_pci_Rx32d: reloc is L2_loadbsw4_pci_Rx32 [reloc = (L2_loadbsw4_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadbsw4_pcr_Rx32d: reloc is L2_loadbsw4_pcr_Rx32 [reloc = (L2_loadbsw4_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignh_pr_Rx32d: reloc is L2_loadalignh_pr_Rx32 [reloc = (L2_loadalignh_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignh_pbr_Rx32d: reloc is L2_loadalignh_pbr_Rx32 [reloc = (L2_loadalignh_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignh_pi_Rx32d: reloc is L2_loadalignh_pi_Rx32 [reloc = (L2_loadalignh_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignh_pci_Rx32d: reloc is L2_loadalignh_pci_Rx32 [reloc = (L2_loadalignh_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignh_pcr_Rx32d: reloc is L2_loadalignh_pcr_Rx32 [reloc = (L2_loadalignh_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignb_pr_Rx32d: reloc is L2_loadalignb_pr_Rx32 [reloc = (L2_loadalignb_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignb_pbr_Rx32d: reloc is L2_loadalignb_pbr_Rx32 [reloc = (L2_loadalignb_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignb_pi_Rx32d: reloc is L2_loadalignb_pi_Rx32 [reloc = (L2_loadalignb_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignb_pci_Rx32d: reloc is L2_loadalignb_pci_Rx32 [reloc = (L2_loadalignb_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_loadalignb_pcr_Rx32d: reloc is L2_loadalignb_pcr_Rx32 [reloc = (L2_loadalignb_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerb_pi_Rx32d: reloc is S2_storerb_pi_Rx32 [reloc = (S2_storerb_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerb_pr_Rx32d: reloc is S2_storerb_pr_Rx32 [reloc = (S2_storerb_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerb_pbr_Rx32d: reloc is S2_storerb_pbr_Rx32 [reloc = (S2_storerb_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerb_pci_Rx32d: reloc is S2_storerb_pci_Rx32 [reloc = (S2_storerb_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerb_pcr_Rx32d: reloc is S2_storerb_pcr_Rx32 [reloc = (S2_storerb_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerh_pi_Rx32d: reloc is S2_storerh_pi_Rx32 [reloc = (S2_storerh_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerh_pr_Rx32d: reloc is S2_storerh_pr_Rx32 [reloc = (S2_storerh_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerh_pbr_Rx32d: reloc is S2_storerh_pbr_Rx32 [reloc = (S2_storerh_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerh_pci_Rx32d: reloc is S2_storerh_pci_Rx32 [reloc = (S2_storerh_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerh_pcr_Rx32d: reloc is S2_storerh_pcr_Rx32 [reloc = (S2_storerh_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerf_pi_Rx32d: reloc is S2_storerf_pi_Rx32 [reloc = (S2_storerf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerf_pr_Rx32d: reloc is S2_storerf_pr_Rx32 [reloc = (S2_storerf_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerf_pbr_Rx32d: reloc is S2_storerf_pbr_Rx32 [reloc = (S2_storerf_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerf_pci_Rx32d: reloc is S2_storerf_pci_Rx32 [reloc = (S2_storerf_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerf_pcr_Rx32d: reloc is S2_storerf_pcr_Rx32 [reloc = (S2_storerf_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storeri_pi_Rx32d: reloc is S2_storeri_pi_Rx32 [reloc = (S2_storeri_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storeri_pr_Rx32d: reloc is S2_storeri_pr_Rx32 [reloc = (S2_storeri_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storeri_pbr_Rx32d: reloc is S2_storeri_pbr_Rx32 [reloc = (S2_storeri_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storeri_pci_Rx32d: reloc is S2_storeri_pci_Rx32 [reloc = (S2_storeri_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storeri_pcr_Rx32d: reloc is S2_storeri_pcr_Rx32 [reloc = (S2_storeri_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerd_pi_Rx32d: reloc is S2_storerd_pi_Rx32 [reloc = (S2_storerd_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerd_pr_Rx32d: reloc is S2_storerd_pr_Rx32 [reloc = (S2_storerd_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerd_pbr_Rx32d: reloc is S2_storerd_pbr_Rx32 [reloc = (S2_storerd_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerd_pci_Rx32d: reloc is S2_storerd_pci_Rx32 [reloc = (S2_storerd_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerd_pcr_Rx32d: reloc is S2_storerd_pcr_Rx32 [reloc = (S2_storerd_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerinew_pi_Rx32d: reloc is S2_storerinew_pi_Rx32 [reloc = (S2_storerinew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerinew_pr_Rx32d: reloc is S2_storerinew_pr_Rx32 [reloc = (S2_storerinew_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerinew_pbr_Rx32d: reloc is S2_storerinew_pbr_Rx32 [reloc = (S2_storerinew_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerinew_pci_Rx32d: reloc is S2_storerinew_pci_Rx32 [reloc = (S2_storerinew_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerinew_pcr_Rx32d: reloc is S2_storerinew_pcr_Rx32 [reloc = (S2_storerinew_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerbnew_pi_Rx32d: reloc is S2_storerbnew_pi_Rx32 [reloc = (S2_storerbnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerbnew_pr_Rx32d: reloc is S2_storerbnew_pr_Rx32 [reloc = (S2_storerbnew_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerbnew_pbr_Rx32d: reloc is S2_storerbnew_pbr_Rx32 [reloc = (S2_storerbnew_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerbnew_pci_Rx32d: reloc is S2_storerbnew_pci_Rx32 [reloc = (S2_storerbnew_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerbnew_pcr_Rx32d: reloc is S2_storerbnew_pcr_Rx32 [reloc = (S2_storerbnew_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerhnew_pi_Rx32d: reloc is S2_storerhnew_pi_Rx32 [reloc = (S2_storerhnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerhnew_pr_Rx32d: reloc is S2_storerhnew_pr_Rx32 [reloc = (S2_storerhnew_pr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerhnew_pbr_Rx32d: reloc is S2_storerhnew_pbr_Rx32 [reloc = (S2_storerhnew_pbr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerhnew_pci_Rx32d: reloc is S2_storerhnew_pci_Rx32 [reloc = (S2_storerhnew_pci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_storerhnew_pcr_Rx32d: reloc is S2_storerhnew_pcr_Rx32 [reloc = (S2_storerhnew_pcr_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_allocframe_Rx32d: reloc is S2_allocframe_Rx32 [reloc = (S2_allocframe_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrubt_pi_Rx32d: reloc is L2_ploadrubt_pi_Rx32 [reloc = (L2_ploadrubt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrubf_pi_Rx32d: reloc is L2_ploadrubf_pi_Rx32 [reloc = (L2_ploadrubf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrubtnew_pi_Rx32d: reloc is L2_ploadrubtnew_pi_Rx32 [reloc = (L2_ploadrubtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrubfnew_pi_Rx32d: reloc is L2_ploadrubfnew_pi_Rx32 [reloc = (L2_ploadrubfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrbt_pi_Rx32d: reloc is L2_ploadrbt_pi_Rx32 [reloc = (L2_ploadrbt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrbf_pi_Rx32d: reloc is L2_ploadrbf_pi_Rx32 [reloc = (L2_ploadrbf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrbtnew_pi_Rx32d: reloc is L2_ploadrbtnew_pi_Rx32 [reloc = (L2_ploadrbtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrbfnew_pi_Rx32d: reloc is L2_ploadrbfnew_pi_Rx32 [reloc = (L2_ploadrbfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadruht_pi_Rx32d: reloc is L2_ploadruht_pi_Rx32 [reloc = (L2_ploadruht_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadruhf_pi_Rx32d: reloc is L2_ploadruhf_pi_Rx32 [reloc = (L2_ploadruhf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadruhtnew_pi_Rx32d: reloc is L2_ploadruhtnew_pi_Rx32 [reloc = (L2_ploadruhtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadruhfnew_pi_Rx32d: reloc is L2_ploadruhfnew_pi_Rx32 [reloc = (L2_ploadruhfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrht_pi_Rx32d: reloc is L2_ploadrht_pi_Rx32 [reloc = (L2_ploadrht_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrhf_pi_Rx32d: reloc is L2_ploadrhf_pi_Rx32 [reloc = (L2_ploadrhf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrhtnew_pi_Rx32d: reloc is L2_ploadrhtnew_pi_Rx32 [reloc = (L2_ploadrhtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrhfnew_pi_Rx32d: reloc is L2_ploadrhfnew_pi_Rx32 [reloc = (L2_ploadrhfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrit_pi_Rx32d: reloc is L2_ploadrit_pi_Rx32 [reloc = (L2_ploadrit_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrif_pi_Rx32d: reloc is L2_ploadrif_pi_Rx32 [reloc = (L2_ploadrif_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadritnew_pi_Rx32d: reloc is L2_ploadritnew_pi_Rx32 [reloc = (L2_ploadritnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrifnew_pi_Rx32d: reloc is L2_ploadrifnew_pi_Rx32 [reloc = (L2_ploadrifnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrdt_pi_Rx32d: reloc is L2_ploadrdt_pi_Rx32 [reloc = (L2_ploadrdt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrdf_pi_Rx32d: reloc is L2_ploadrdf_pi_Rx32 [reloc = (L2_ploadrdf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrdtnew_pi_Rx32d: reloc is L2_ploadrdtnew_pi_Rx32 [reloc = (L2_ploadrdtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L2_ploadrdfnew_pi_Rx32d: reloc is L2_ploadrdfnew_pi_Rx32 [reloc = (L2_ploadrdfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbt_pi_Rx32d: reloc is S2_pstorerbt_pi_Rx32 [reloc = (S2_pstorerbt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbf_pi_Rx32d: reloc is S2_pstorerbf_pi_Rx32 [reloc = (S2_pstorerbf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbtnew_pi_Rx32d: reloc is S2_pstorerbtnew_pi_Rx32 [reloc = (S2_pstorerbtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbfnew_pi_Rx32d: reloc is S2_pstorerbfnew_pi_Rx32 [reloc = (S2_pstorerbfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerht_pi_Rx32d: reloc is S2_pstorerht_pi_Rx32 [reloc = (S2_pstorerht_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhf_pi_Rx32d: reloc is S2_pstorerhf_pi_Rx32 [reloc = (S2_pstorerhf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhtnew_pi_Rx32d: reloc is S2_pstorerhtnew_pi_Rx32 [reloc = (S2_pstorerhtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhfnew_pi_Rx32d: reloc is S2_pstorerhfnew_pi_Rx32 [reloc = (S2_pstorerhfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerft_pi_Rx32d: reloc is S2_pstorerft_pi_Rx32 [reloc = (S2_pstorerft_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerff_pi_Rx32d: reloc is S2_pstorerff_pi_Rx32 [reloc = (S2_pstorerff_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerftnew_pi_Rx32d: reloc is S2_pstorerftnew_pi_Rx32 [reloc = (S2_pstorerftnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerffnew_pi_Rx32d: reloc is S2_pstorerffnew_pi_Rx32 [reloc = (S2_pstorerffnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerit_pi_Rx32d: reloc is S2_pstorerit_pi_Rx32 [reloc = (S2_pstorerit_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerif_pi_Rx32d: reloc is S2_pstorerif_pi_Rx32 [reloc = (S2_pstorerif_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstoreritnew_pi_Rx32d: reloc is S2_pstoreritnew_pi_Rx32 [reloc = (S2_pstoreritnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerifnew_pi_Rx32d: reloc is S2_pstorerifnew_pi_Rx32 [reloc = (S2_pstorerifnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerdt_pi_Rx32d: reloc is S2_pstorerdt_pi_Rx32 [reloc = (S2_pstorerdt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerdf_pi_Rx32d: reloc is S2_pstorerdf_pi_Rx32 [reloc = (S2_pstorerdf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerdtnew_pi_Rx32d: reloc is S2_pstorerdtnew_pi_Rx32 [reloc = (S2_pstorerdtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerdfnew_pi_Rx32d: reloc is S2_pstorerdfnew_pi_Rx32 [reloc = (S2_pstorerdfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerinewt_pi_Rx32d: reloc is S2_pstorerinewt_pi_Rx32 [reloc = (S2_pstorerinewt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerinewf_pi_Rx32d: reloc is S2_pstorerinewf_pi_Rx32 [reloc = (S2_pstorerinewf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerinewtnew_pi_Rx32d: reloc is S2_pstorerinewtnew_pi_Rx32 [reloc = (S2_pstorerinewtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerinewfnew_pi_Rx32d: reloc is S2_pstorerinewfnew_pi_Rx32 [reloc = (S2_pstorerinewfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbnewt_pi_Rx32d: reloc is S2_pstorerbnewt_pi_Rx32 [reloc = (S2_pstorerbnewt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbnewf_pi_Rx32d: reloc is S2_pstorerbnewf_pi_Rx32 [reloc = (S2_pstorerbnewf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbnewtnew_pi_Rx32d: reloc is S2_pstorerbnewtnew_pi_Rx32 [reloc = (S2_pstorerbnewtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerbnewfnew_pi_Rx32d: reloc is S2_pstorerbnewfnew_pi_Rx32 [reloc = (S2_pstorerbnewfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhnewt_pi_Rx32d: reloc is S2_pstorerhnewt_pi_Rx32 [reloc = (S2_pstorerhnewt_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhnewf_pi_Rx32d: reloc is S2_pstorerhnewf_pi_Rx32 [reloc = (S2_pstorerhnewf_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhnewtnew_pi_Rx32d: reloc is S2_pstorerhnewtnew_pi_Rx32 [reloc = (S2_pstorerhnewtnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_pstorerhnewfnew_pi_Rx32d: reloc is S2_pstorerhnewfnew_pi_Rx32 [reloc = (S2_pstorerhnewfnew_pi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_hh_s0_Rx32d: reloc is M2_mpy_acc_hh_s0_Rx32 [reloc = (M2_mpy_acc_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_hh_s1_Rx32d: reloc is M2_mpy_acc_hh_s1_Rx32 [reloc = (M2_mpy_acc_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_hl_s0_Rx32d: reloc is M2_mpy_acc_hl_s0_Rx32 [reloc = (M2_mpy_acc_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_hl_s1_Rx32d: reloc is M2_mpy_acc_hl_s1_Rx32 [reloc = (M2_mpy_acc_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_lh_s0_Rx32d: reloc is M2_mpy_acc_lh_s0_Rx32 [reloc = (M2_mpy_acc_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_lh_s1_Rx32d: reloc is M2_mpy_acc_lh_s1_Rx32 [reloc = (M2_mpy_acc_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_ll_s0_Rx32d: reloc is M2_mpy_acc_ll_s0_Rx32 [reloc = (M2_mpy_acc_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_ll_s1_Rx32d: reloc is M2_mpy_acc_ll_s1_Rx32 [reloc = (M2_mpy_acc_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_hh_s0_Rx32d: reloc is M2_mpy_nac_hh_s0_Rx32 [reloc = (M2_mpy_nac_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_hh_s1_Rx32d: reloc is M2_mpy_nac_hh_s1_Rx32 [reloc = (M2_mpy_nac_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_hl_s0_Rx32d: reloc is M2_mpy_nac_hl_s0_Rx32 [reloc = (M2_mpy_nac_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_hl_s1_Rx32d: reloc is M2_mpy_nac_hl_s1_Rx32 [reloc = (M2_mpy_nac_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_lh_s0_Rx32d: reloc is M2_mpy_nac_lh_s0_Rx32 [reloc = (M2_mpy_nac_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_lh_s1_Rx32d: reloc is M2_mpy_nac_lh_s1_Rx32 [reloc = (M2_mpy_nac_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_ll_s0_Rx32d: reloc is M2_mpy_nac_ll_s0_Rx32 [reloc = (M2_mpy_nac_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_ll_s1_Rx32d: reloc is M2_mpy_nac_ll_s1_Rx32 [reloc = (M2_mpy_nac_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_hh_s0_Rx32d: reloc is M2_mpy_acc_sat_hh_s0_Rx32 [reloc = (M2_mpy_acc_sat_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_hh_s1_Rx32d: reloc is M2_mpy_acc_sat_hh_s1_Rx32 [reloc = (M2_mpy_acc_sat_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_hl_s0_Rx32d: reloc is M2_mpy_acc_sat_hl_s0_Rx32 [reloc = (M2_mpy_acc_sat_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_hl_s1_Rx32d: reloc is M2_mpy_acc_sat_hl_s1_Rx32 [reloc = (M2_mpy_acc_sat_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_lh_s0_Rx32d: reloc is M2_mpy_acc_sat_lh_s0_Rx32 [reloc = (M2_mpy_acc_sat_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_lh_s1_Rx32d: reloc is M2_mpy_acc_sat_lh_s1_Rx32 [reloc = (M2_mpy_acc_sat_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_ll_s0_Rx32d: reloc is M2_mpy_acc_sat_ll_s0_Rx32 [reloc = (M2_mpy_acc_sat_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_acc_sat_ll_s1_Rx32d: reloc is M2_mpy_acc_sat_ll_s1_Rx32 [reloc = (M2_mpy_acc_sat_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_hh_s0_Rx32d: reloc is M2_mpy_nac_sat_hh_s0_Rx32 [reloc = (M2_mpy_nac_sat_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_hh_s1_Rx32d: reloc is M2_mpy_nac_sat_hh_s1_Rx32 [reloc = (M2_mpy_nac_sat_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_hl_s0_Rx32d: reloc is M2_mpy_nac_sat_hl_s0_Rx32 [reloc = (M2_mpy_nac_sat_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_hl_s1_Rx32d: reloc is M2_mpy_nac_sat_hl_s1_Rx32 [reloc = (M2_mpy_nac_sat_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_lh_s0_Rx32d: reloc is M2_mpy_nac_sat_lh_s0_Rx32 [reloc = (M2_mpy_nac_sat_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_lh_s1_Rx32d: reloc is M2_mpy_nac_sat_lh_s1_Rx32 [reloc = (M2_mpy_nac_sat_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_ll_s0_Rx32d: reloc is M2_mpy_nac_sat_ll_s0_Rx32 [reloc = (M2_mpy_nac_sat_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpy_nac_sat_ll_s1_Rx32d: reloc is M2_mpy_nac_sat_ll_s1_Rx32 [reloc = (M2_mpy_nac_sat_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_hh_s0_Rx32d: reloc is M2_mpyu_acc_hh_s0_Rx32 [reloc = (M2_mpyu_acc_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_hh_s1_Rx32d: reloc is M2_mpyu_acc_hh_s1_Rx32 [reloc = (M2_mpyu_acc_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_hl_s0_Rx32d: reloc is M2_mpyu_acc_hl_s0_Rx32 [reloc = (M2_mpyu_acc_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_hl_s1_Rx32d: reloc is M2_mpyu_acc_hl_s1_Rx32 [reloc = (M2_mpyu_acc_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_lh_s0_Rx32d: reloc is M2_mpyu_acc_lh_s0_Rx32 [reloc = (M2_mpyu_acc_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_lh_s1_Rx32d: reloc is M2_mpyu_acc_lh_s1_Rx32 [reloc = (M2_mpyu_acc_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_ll_s0_Rx32d: reloc is M2_mpyu_acc_ll_s0_Rx32 [reloc = (M2_mpyu_acc_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_acc_ll_s1_Rx32d: reloc is M2_mpyu_acc_ll_s1_Rx32 [reloc = (M2_mpyu_acc_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_hh_s0_Rx32d: reloc is M2_mpyu_nac_hh_s0_Rx32 [reloc = (M2_mpyu_nac_hh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_hh_s1_Rx32d: reloc is M2_mpyu_nac_hh_s1_Rx32 [reloc = (M2_mpyu_nac_hh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_hl_s0_Rx32d: reloc is M2_mpyu_nac_hl_s0_Rx32 [reloc = (M2_mpyu_nac_hl_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_hl_s1_Rx32d: reloc is M2_mpyu_nac_hl_s1_Rx32 [reloc = (M2_mpyu_nac_hl_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_lh_s0_Rx32d: reloc is M2_mpyu_nac_lh_s0_Rx32 [reloc = (M2_mpyu_nac_lh_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_lh_s1_Rx32d: reloc is M2_mpyu_nac_lh_s1_Rx32 [reloc = (M2_mpyu_nac_lh_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_ll_s0_Rx32d: reloc is M2_mpyu_nac_ll_s0_Rx32 [reloc = (M2_mpyu_nac_ll_s0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mpyu_nac_ll_s1_Rx32d: reloc is M2_mpyu_nac_ll_s1_Rx32 [reloc = (M2_mpyu_nac_ll_s1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_macsip_Rx32d: reloc is M2_macsip_Rx32 [reloc = (M2_macsip_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_macsin_Rx32d: reloc is M2_macsin_Rx32 [reloc = (M2_macsin_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_mac_up_s1_sat_Rx32d: reloc is M4_mac_up_s1_sat_Rx32 [reloc = (M4_mac_up_s1_sat_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_nac_up_s1_sat_Rx32d: reloc is M4_nac_up_s1_sat_Rx32 [reloc = (M4_nac_up_s1_sat_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_maci_Rx32d: reloc is M2_maci_Rx32 [reloc = (M2_maci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_mnaci_Rx32d: reloc is M2_mnaci_Rx32 [reloc = (M2_mnaci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_acci_Rx32d: reloc is M2_acci_Rx32 [reloc = (M2_acci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_accii_Rx32d: reloc is M2_accii_Rx32 [reloc = (M2_accii_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_nacci_Rx32d: reloc is M2_nacci_Rx32 [reloc = (M2_nacci_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_naccii_Rx32d: reloc is M2_naccii_Rx32 [reloc = (M2_naccii_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_subacc_Rx32d: reloc is M2_subacc_Rx32 [reloc = (M2_subacc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+A2_tfril_Rx32d: reloc is A2_tfril_Rx32 [reloc = (A2_tfril_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+A2_tfrih_Rx32d: reloc is A2_tfrih_Rx32 [reloc = (A2_tfrih_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M2_xor_xacc_Rx32d: reloc is M2_xor_xacc_Rx32 [reloc = (M2_xor_xacc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_and_and_Rx32d: reloc is M4_and_and_Rx32 [reloc = (M4_and_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_and_andn_Rx32d: reloc is M4_and_andn_Rx32 [reloc = (M4_and_andn_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_and_or_Rx32d: reloc is M4_and_or_Rx32 [reloc = (M4_and_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_and_xor_Rx32d: reloc is M4_and_xor_Rx32 [reloc = (M4_and_xor_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_or_and_Rx32d: reloc is M4_or_and_Rx32 [reloc = (M4_or_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_or_andn_Rx32d: reloc is M4_or_andn_Rx32 [reloc = (M4_or_andn_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_or_or_Rx32d: reloc is M4_or_or_Rx32 [reloc = (M4_or_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_or_xor_Rx32d: reloc is M4_or_xor_Rx32 [reloc = (M4_or_xor_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_or_andix_Rx32d: reloc is S4_or_andix_Rx32 [reloc = (S4_or_andix_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_or_andi_Rx32d: reloc is S4_or_andi_Rx32 [reloc = (S4_or_andi_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_or_ori_Rx32d: reloc is S4_or_ori_Rx32 [reloc = (S4_or_ori_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_xor_and_Rx32d: reloc is M4_xor_and_Rx32 [reloc = (M4_xor_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_xor_or_Rx32d: reloc is M4_xor_or_Rx32 [reloc = (M4_xor_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+M4_xor_andn_Rx32d: reloc is M4_xor_andn_Rx32 [reloc = (M4_xor_andn_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+F2_sffma_Rx32d: reloc is F2_sffma_Rx32 [reloc = (F2_sffma_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+F2_sffma_sc_Rx32d: reloc is F2_sffma_sc_Rx32 [reloc = (F2_sffma_sc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+F2_sffms_Rx32d: reloc is F2_sffms_Rx32 [reloc = (F2_sffms_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+F2_sffma_lib_Rx32d: reloc is F2_sffma_lib_Rx32 [reloc = (F2_sffma_lib_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+F2_sffms_lib_Rx32d: reloc is F2_sffms_lib_Rx32 [reloc = (F2_sffms_lib_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_r_r_acc_Rx32d: reloc is S2_asr_r_r_acc_Rx32 [reloc = (S2_asr_r_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_r_r_acc_Rx32d: reloc is S2_asl_r_r_acc_Rx32 [reloc = (S2_asl_r_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_r_r_acc_Rx32d: reloc is S2_lsr_r_r_acc_Rx32 [reloc = (S2_lsr_r_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsl_r_r_acc_Rx32d: reloc is S2_lsl_r_r_acc_Rx32 [reloc = (S2_lsl_r_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_r_r_nac_Rx32d: reloc is S2_asr_r_r_nac_Rx32 [reloc = (S2_asr_r_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_r_r_nac_Rx32d: reloc is S2_asl_r_r_nac_Rx32 [reloc = (S2_asl_r_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_r_r_nac_Rx32d: reloc is S2_lsr_r_r_nac_Rx32 [reloc = (S2_lsr_r_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsl_r_r_nac_Rx32d: reloc is S2_lsl_r_r_nac_Rx32 [reloc = (S2_lsl_r_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_r_r_and_Rx32d: reloc is S2_asr_r_r_and_Rx32 [reloc = (S2_asr_r_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_r_r_and_Rx32d: reloc is S2_asl_r_r_and_Rx32 [reloc = (S2_asl_r_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_r_r_and_Rx32d: reloc is S2_lsr_r_r_and_Rx32 [reloc = (S2_lsr_r_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsl_r_r_and_Rx32d: reloc is S2_lsl_r_r_and_Rx32 [reloc = (S2_lsl_r_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_r_r_or_Rx32d: reloc is S2_asr_r_r_or_Rx32 [reloc = (S2_asr_r_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_r_r_or_Rx32d: reloc is S2_asl_r_r_or_Rx32 [reloc = (S2_asl_r_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_r_r_or_Rx32d: reloc is S2_lsr_r_r_or_Rx32 [reloc = (S2_lsr_r_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsl_r_r_or_Rx32d: reloc is S2_lsl_r_r_or_Rx32 [reloc = (S2_lsl_r_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_i_r_acc_Rx32d: reloc is S2_asr_i_r_acc_Rx32 [reloc = (S2_asr_i_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_i_r_acc_Rx32d: reloc is S2_lsr_i_r_acc_Rx32 [reloc = (S2_lsr_i_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_i_r_acc_Rx32d: reloc is S2_asl_i_r_acc_Rx32 [reloc = (S2_asl_i_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S6_rol_i_r_acc_Rx32d: reloc is S6_rol_i_r_acc_Rx32 [reloc = (S6_rol_i_r_acc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_i_r_nac_Rx32d: reloc is S2_asr_i_r_nac_Rx32 [reloc = (S2_asr_i_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_i_r_nac_Rx32d: reloc is S2_lsr_i_r_nac_Rx32 [reloc = (S2_lsr_i_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_i_r_nac_Rx32d: reloc is S2_asl_i_r_nac_Rx32 [reloc = (S2_asl_i_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S6_rol_i_r_nac_Rx32d: reloc is S6_rol_i_r_nac_Rx32 [reloc = (S6_rol_i_r_nac_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_i_r_xacc_Rx32d: reloc is S2_lsr_i_r_xacc_Rx32 [reloc = (S2_lsr_i_r_xacc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_i_r_xacc_Rx32d: reloc is S2_asl_i_r_xacc_Rx32 [reloc = (S2_asl_i_r_xacc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S6_rol_i_r_xacc_Rx32d: reloc is S6_rol_i_r_xacc_Rx32 [reloc = (S6_rol_i_r_xacc_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_i_r_and_Rx32d: reloc is S2_asr_i_r_and_Rx32 [reloc = (S2_asr_i_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_i_r_and_Rx32d: reloc is S2_lsr_i_r_and_Rx32 [reloc = (S2_lsr_i_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_i_r_and_Rx32d: reloc is S2_asl_i_r_and_Rx32 [reloc = (S2_asl_i_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S6_rol_i_r_and_Rx32d: reloc is S6_rol_i_r_and_Rx32 [reloc = (S6_rol_i_r_and_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asr_i_r_or_Rx32d: reloc is S2_asr_i_r_or_Rx32 [reloc = (S2_asr_i_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_lsr_i_r_or_Rx32d: reloc is S2_lsr_i_r_or_Rx32 [reloc = (S2_lsr_i_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_asl_i_r_or_Rx32d: reloc is S2_asl_i_r_or_Rx32 [reloc = (S2_asl_i_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S6_rol_i_r_or_Rx32d: reloc is S6_rol_i_r_or_Rx32 [reloc = (S6_rol_i_r_or_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_andi_asl_ri_Rx32d: reloc is S4_andi_asl_ri_Rx32 [reloc = (S4_andi_asl_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_ori_asl_ri_Rx32d: reloc is S4_ori_asl_ri_Rx32 [reloc = (S4_ori_asl_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_addi_asl_ri_Rx32d: reloc is S4_addi_asl_ri_Rx32 [reloc = (S4_addi_asl_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_subi_asl_ri_Rx32d: reloc is S4_subi_asl_ri_Rx32 [reloc = (S4_subi_asl_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_andi_lsr_ri_Rx32d: reloc is S4_andi_lsr_ri_Rx32 [reloc = (S4_andi_lsr_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_ori_lsr_ri_Rx32d: reloc is S4_ori_lsr_ri_Rx32 [reloc = (S4_ori_lsr_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_addi_lsr_ri_Rx32d: reloc is S4_addi_lsr_ri_Rx32 [reloc = (S4_addi_lsr_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_subi_lsr_ri_Rx32d: reloc is S4_subi_lsr_ri_Rx32 [reloc = (S4_subi_lsr_ri_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_insert_Rx32d: reloc is S2_insert_Rx32 [reloc = (S2_insert_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_tableidxb_Rx32d: reloc is S2_tableidxb_Rx32 [reloc = (S2_tableidxb_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_tableidxh_Rx32d: reloc is S2_tableidxh_Rx32 [reloc = (S2_tableidxh_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_tableidxw_Rx32d: reloc is S2_tableidxw_Rx32 [reloc = (S2_tableidxw_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_tableidxd_Rx32d: reloc is S2_tableidxd_Rx32 [reloc = (S2_tableidxd_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S2_insert_rp_Rx32d: reloc is S2_insert_rp_Rx32 [reloc = (S2_insert_rp_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+J2_trap1_Rx32d: reloc is J2_trap1_Rx32 [reloc = (J2_trap1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+Y2_crswap0_Rx32d: reloc is Y2_crswap0_Rx32 [reloc = (Y2_crswap0_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+Y4_crswap1_Rx32d: reloc is Y4_crswap1_Rx32 [reloc = (Y4_crswap1_Rx32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+SA1_addi_Rx16d: reloc is SA1_addi_Rx16 [reloc = (SA1_addi_Rx16 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+SA1_addrx_Rx16d: reloc is SA1_addrx_Rx16 [reloc = (SA1_addrx_Rx16 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+
+# Rxx
+
+M2_mpyd_acc_hh_s0_Rxx32d: reloc is M2_mpyd_acc_hh_s0_Rxx32 [reloc = (M2_mpyd_acc_hh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_hh_s1_Rxx32d: reloc is M2_mpyd_acc_hh_s1_Rxx32 [reloc = (M2_mpyd_acc_hh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_hl_s0_Rxx32d: reloc is M2_mpyd_acc_hl_s0_Rxx32 [reloc = (M2_mpyd_acc_hl_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_hl_s1_Rxx32d: reloc is M2_mpyd_acc_hl_s1_Rxx32 [reloc = (M2_mpyd_acc_hl_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_lh_s0_Rxx32d: reloc is M2_mpyd_acc_lh_s0_Rxx32 [reloc = (M2_mpyd_acc_lh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_lh_s1_Rxx32d: reloc is M2_mpyd_acc_lh_s1_Rxx32 [reloc = (M2_mpyd_acc_lh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_ll_s0_Rxx32d: reloc is M2_mpyd_acc_ll_s0_Rxx32 [reloc = (M2_mpyd_acc_ll_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_acc_ll_s1_Rxx32d: reloc is M2_mpyd_acc_ll_s1_Rxx32 [reloc = (M2_mpyd_acc_ll_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_hh_s0_Rxx32d: reloc is M2_mpyd_nac_hh_s0_Rxx32 [reloc = (M2_mpyd_nac_hh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_hh_s1_Rxx32d: reloc is M2_mpyd_nac_hh_s1_Rxx32 [reloc = (M2_mpyd_nac_hh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_hl_s0_Rxx32d: reloc is M2_mpyd_nac_hl_s0_Rxx32 [reloc = (M2_mpyd_nac_hl_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_hl_s1_Rxx32d: reloc is M2_mpyd_nac_hl_s1_Rxx32 [reloc = (M2_mpyd_nac_hl_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_lh_s0_Rxx32d: reloc is M2_mpyd_nac_lh_s0_Rxx32 [reloc = (M2_mpyd_nac_lh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_lh_s1_Rxx32d: reloc is M2_mpyd_nac_lh_s1_Rxx32 [reloc = (M2_mpyd_nac_lh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_ll_s0_Rxx32d: reloc is M2_mpyd_nac_ll_s0_Rxx32 [reloc = (M2_mpyd_nac_ll_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyd_nac_ll_s1_Rxx32d: reloc is M2_mpyd_nac_ll_s1_Rxx32 [reloc = (M2_mpyd_nac_ll_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_hh_s0_Rxx32d: reloc is M2_mpyud_acc_hh_s0_Rxx32 [reloc = (M2_mpyud_acc_hh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_hh_s1_Rxx32d: reloc is M2_mpyud_acc_hh_s1_Rxx32 [reloc = (M2_mpyud_acc_hh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_hl_s0_Rxx32d: reloc is M2_mpyud_acc_hl_s0_Rxx32 [reloc = (M2_mpyud_acc_hl_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_hl_s1_Rxx32d: reloc is M2_mpyud_acc_hl_s1_Rxx32 [reloc = (M2_mpyud_acc_hl_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_lh_s0_Rxx32d: reloc is M2_mpyud_acc_lh_s0_Rxx32 [reloc = (M2_mpyud_acc_lh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_lh_s1_Rxx32d: reloc is M2_mpyud_acc_lh_s1_Rxx32 [reloc = (M2_mpyud_acc_lh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_ll_s0_Rxx32d: reloc is M2_mpyud_acc_ll_s0_Rxx32 [reloc = (M2_mpyud_acc_ll_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_acc_ll_s1_Rxx32d: reloc is M2_mpyud_acc_ll_s1_Rxx32 [reloc = (M2_mpyud_acc_ll_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_hh_s0_Rxx32d: reloc is M2_mpyud_nac_hh_s0_Rxx32 [reloc = (M2_mpyud_nac_hh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_hh_s1_Rxx32d: reloc is M2_mpyud_nac_hh_s1_Rxx32 [reloc = (M2_mpyud_nac_hh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_hl_s0_Rxx32d: reloc is M2_mpyud_nac_hl_s0_Rxx32 [reloc = (M2_mpyud_nac_hl_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_hl_s1_Rxx32d: reloc is M2_mpyud_nac_hl_s1_Rxx32 [reloc = (M2_mpyud_nac_hl_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_lh_s0_Rxx32d: reloc is M2_mpyud_nac_lh_s0_Rxx32 [reloc = (M2_mpyud_nac_lh_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_lh_s1_Rxx32d: reloc is M2_mpyud_nac_lh_s1_Rxx32 [reloc = (M2_mpyud_nac_lh_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_ll_s0_Rxx32d: reloc is M2_mpyud_nac_ll_s0_Rxx32 [reloc = (M2_mpyud_nac_ll_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mpyud_nac_ll_s1_Rxx32d: reloc is M2_mpyud_nac_ll_s1_Rxx32 [reloc = (M2_mpyud_nac_ll_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_dpmpyss_acc_s0_Rxx32d: reloc is M2_dpmpyss_acc_s0_Rxx32 [reloc = (M2_dpmpyss_acc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_dpmpyss_nac_s0_Rxx32d: reloc is M2_dpmpyss_nac_s0_Rxx32 [reloc = (M2_dpmpyss_nac_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_dpmpyuu_acc_s0_Rxx32d: reloc is M2_dpmpyuu_acc_s0_Rxx32 [reloc = (M2_dpmpyuu_acc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_dpmpyuu_nac_s0_Rxx32d: reloc is M2_dpmpyuu_nac_s0_Rxx32 [reloc = (M2_dpmpyuu_nac_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2s_s0_Rxx32d: reloc is M2_vmac2s_s0_Rxx32 [reloc = (M2_vmac2s_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2s_s1_Rxx32d: reloc is M2_vmac2s_s1_Rxx32 [reloc = (M2_vmac2s_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2su_s0_Rxx32d: reloc is M2_vmac2su_s0_Rxx32 [reloc = (M2_vmac2su_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2su_s1_Rxx32d: reloc is M2_vmac2su_s1_Rxx32 [reloc = (M2_vmac2su_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2_Rxx32d: reloc is M2_vmac2_Rxx32 [reloc = (M2_vmac2_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2es_s0_Rxx32d: reloc is M2_vmac2es_s0_Rxx32 [reloc = (M2_vmac2es_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2es_s1_Rxx32d: reloc is M2_vmac2es_s1_Rxx32 [reloc = (M2_vmac2es_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vmac2es_Rxx32d: reloc is M2_vmac2es_Rxx32 [reloc = (M2_vmac2es_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrmac_s0_Rxx32d: reloc is M2_vrmac_s0_Rxx32 [reloc = (M2_vrmac_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M5_vrmacbuu_Rxx32d: reloc is M5_vrmacbuu_Rxx32 [reloc = (M5_vrmacbuu_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M5_vrmacbsu_Rxx32d: reloc is M5_vrmacbsu_Rxx32 [reloc = (M5_vrmacbsu_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M5_vmacbuu_Rxx32d: reloc is M5_vmacbuu_Rxx32 [reloc = (M5_vmacbuu_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M5_vmacbsu_Rxx32d: reloc is M5_vmacbsu_Rxx32 [reloc = (M5_vmacbsu_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M5_vdmacbsu_Rxx32d: reloc is M5_vdmacbsu_Rxx32 [reloc = (M5_vdmacbsu_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vdmacs_s0_Rxx32d: reloc is M2_vdmacs_s0_Rxx32 [reloc = (M2_vdmacs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vdmacs_s1_Rxx32d: reloc is M2_vdmacs_s1_Rxx32 [reloc = (M2_vdmacs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmacs_s0_Rxx32d: reloc is M2_cmacs_s0_Rxx32 [reloc = (M2_cmacs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmacs_s1_Rxx32d: reloc is M2_cmacs_s1_Rxx32 [reloc = (M2_cmacs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmacsc_s0_Rxx32d: reloc is M2_cmacsc_s0_Rxx32 [reloc = (M2_cmacsc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmacsc_s1_Rxx32d: reloc is M2_cmacsc_s1_Rxx32 [reloc = (M2_cmacsc_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cnacs_s0_Rxx32d: reloc is M2_cnacs_s0_Rxx32 [reloc = (M2_cnacs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cnacs_s1_Rxx32d: reloc is M2_cnacs_s1_Rxx32 [reloc = (M2_cnacs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cnacsc_s0_Rxx32d: reloc is M2_cnacsc_s0_Rxx32 [reloc = (M2_cnacsc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cnacsc_s1_Rxx32d: reloc is M2_cnacsc_s1_Rxx32 [reloc = (M2_cnacsc_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmpys_acc_s1_h_Rxx32d: reloc is M2_vrcmpys_acc_s1_h_Rxx32 [reloc = (M2_vrcmpys_acc_s1_h_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmpys_acc_s1_l_Rxx32d: reloc is M2_vrcmpys_acc_s1_l_Rxx32 [reloc = (M2_vrcmpys_acc_s1_l_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacls_s0_Rxx32d: reloc is M2_mmacls_s0_Rxx32 [reloc = (M2_mmacls_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacls_s1_Rxx32d: reloc is M2_mmacls_s1_Rxx32 [reloc = (M2_mmacls_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmachs_s0_Rxx32d: reloc is M2_mmachs_s0_Rxx32 [reloc = (M2_mmachs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmachs_s1_Rxx32d: reloc is M2_mmachs_s1_Rxx32 [reloc = (M2_mmachs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacls_rs0_Rxx32d: reloc is M2_mmacls_rs0_Rxx32 [reloc = (M2_mmacls_rs0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacls_rs1_Rxx32d: reloc is M2_mmacls_rs1_Rxx32 [reloc = (M2_mmacls_rs1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmachs_rs0_Rxx32d: reloc is M2_mmachs_rs0_Rxx32 [reloc = (M2_mmachs_rs0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmachs_rs1_Rxx32d: reloc is M2_mmachs_rs1_Rxx32 [reloc = (M2_mmachs_rs1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_vrmpyeh_acc_s0_Rxx32d: reloc is M4_vrmpyeh_acc_s0_Rxx32 [reloc = (M4_vrmpyeh_acc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_vrmpyeh_acc_s1_Rxx32d: reloc is M4_vrmpyeh_acc_s1_Rxx32 [reloc = (M4_vrmpyeh_acc_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_vrmpyoh_acc_s0_Rxx32d: reloc is M4_vrmpyoh_acc_s0_Rxx32 [reloc = (M4_vrmpyoh_acc_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_vrmpyoh_acc_s1_Rxx32d: reloc is M4_vrmpyoh_acc_s1_Rxx32 [reloc = (M4_vrmpyoh_acc_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmaculs_s0_Rxx32d: reloc is M2_mmaculs_s0_Rxx32 [reloc = (M2_mmaculs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmaculs_s1_Rxx32d: reloc is M2_mmaculs_s1_Rxx32 [reloc = (M2_mmaculs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacuhs_s0_Rxx32d: reloc is M2_mmacuhs_s0_Rxx32 [reloc = (M2_mmacuhs_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacuhs_s1_Rxx32d: reloc is M2_mmacuhs_s1_Rxx32 [reloc = (M2_mmacuhs_s1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmaculs_rs0_Rxx32d: reloc is M2_mmaculs_rs0_Rxx32 [reloc = (M2_mmaculs_rs0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmaculs_rs1_Rxx32d: reloc is M2_mmaculs_rs1_Rxx32 [reloc = (M2_mmaculs_rs1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacuhs_rs0_Rxx32d: reloc is M2_mmacuhs_rs0_Rxx32 [reloc = (M2_mmacuhs_rs0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_mmacuhs_rs1_Rxx32d: reloc is M2_mmacuhs_rs1_Rxx32 [reloc = (M2_mmacuhs_rs1_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmaci_s0_Rxx32d: reloc is M2_vrcmaci_s0_Rxx32 [reloc = (M2_vrcmaci_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmacr_s0_Rxx32d: reloc is M2_vrcmacr_s0_Rxx32 [reloc = (M2_vrcmacr_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmaci_s0c_Rxx32d: reloc is M2_vrcmaci_s0c_Rxx32 [reloc = (M2_vrcmaci_s0c_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vrcmacr_s0c_Rxx32d: reloc is M2_vrcmacr_s0c_Rxx32 [reloc = (M2_vrcmacr_s0c_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmaci_s0_Rxx32d: reloc is M2_cmaci_s0_Rxx32 [reloc = (M2_cmaci_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_cmacr_s0_Rxx32d: reloc is M2_cmacr_s0_Rxx32 [reloc = (M2_cmacr_s0_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vcmac_s0_sat_i_Rxx32d: reloc is M2_vcmac_s0_sat_i_Rxx32 [reloc = (M2_vcmac_s0_sat_i_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M2_vcmac_s0_sat_r_Rxx32d: reloc is M2_vcmac_s0_sat_r_Rxx32 [reloc = (M2_vcmac_s0_sat_r_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S4_vrcrotate_acc_Rxx32d: reloc is S4_vrcrotate_acc_Rxx32 [reloc = (S4_vrcrotate_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_vrcnegh_Rxx32d: reloc is S2_vrcnegh_Rxx32 [reloc = (S2_vrcnegh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_pmpyw_acc_Rxx32d: reloc is M4_pmpyw_acc_Rxx32 [reloc = (M4_pmpyw_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_vpmpyh_acc_Rxx32d: reloc is M4_vpmpyh_acc_Rxx32 [reloc = (M4_vpmpyh_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M7_dcmpyrw_acc_Rxx32d: reloc is M7_dcmpyrw_acc_Rxx32 [reloc = (M7_dcmpyrw_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M7_dcmpyrwc_acc_Rxx32d: reloc is M7_dcmpyrwc_acc_Rxx32 [reloc = (M7_dcmpyrwc_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M7_dcmpyiw_acc_Rxx32d: reloc is M7_dcmpyiw_acc_Rxx32 [reloc = (M7_dcmpyiw_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M7_dcmpyiwc_acc_Rxx32d: reloc is M7_dcmpyiwc_acc_Rxx32 [reloc = (M7_dcmpyiwc_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+M4_xor_xacc_Rxx32d: reloc is M4_xor_xacc_Rxx32 [reloc = (M4_xor_xacc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A2_vraddub_acc_Rxx32d: reloc is A2_vraddub_acc_Rxx32 [reloc = (A2_vraddub_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A2_vrsadub_acc_Rxx32d: reloc is A2_vrsadub_acc_Rxx32 [reloc = (A2_vrsadub_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrminh_Rxx32d: reloc is A4_vrminh_Rxx32 [reloc = (A4_vrminh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrmaxh_Rxx32d: reloc is A4_vrmaxh_Rxx32 [reloc = (A4_vrmaxh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrminuh_Rxx32d: reloc is A4_vrminuh_Rxx32 [reloc = (A4_vrminuh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrmaxuh_Rxx32d: reloc is A4_vrmaxuh_Rxx32 [reloc = (A4_vrmaxuh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrminw_Rxx32d: reloc is A4_vrminw_Rxx32 [reloc = (A4_vrminw_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrmaxw_Rxx32d: reloc is A4_vrmaxw_Rxx32 [reloc = (A4_vrmaxw_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrminuw_Rxx32d: reloc is A4_vrminuw_Rxx32 [reloc = (A4_vrminuw_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A4_vrmaxuw_Rxx32d: reloc is A4_vrmaxuw_Rxx32 [reloc = (A4_vrmaxuw_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+A5_ACS_Rxx32d: reloc is A5_ACS_Rxx32 [reloc = (A5_ACS_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+F2_dfmpylh_Rxx32d: reloc is F2_dfmpylh_Rxx32 [reloc = (F2_dfmpylh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+F2_dfmpyhh_Rxx32d: reloc is F2_dfmpyhh_Rxx32 [reloc = (F2_dfmpyhh_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_r_p_acc_Rxx32d: reloc is S2_asr_r_p_acc_Rxx32 [reloc = (S2_asr_r_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_r_p_acc_Rxx32d: reloc is S2_asl_r_p_acc_Rxx32 [reloc = (S2_asl_r_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_r_p_acc_Rxx32d: reloc is S2_lsr_r_p_acc_Rxx32 [reloc = (S2_lsr_r_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsl_r_p_acc_Rxx32d: reloc is S2_lsl_r_p_acc_Rxx32 [reloc = (S2_lsl_r_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_r_p_nac_Rxx32d: reloc is S2_asr_r_p_nac_Rxx32 [reloc = (S2_asr_r_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_r_p_nac_Rxx32d: reloc is S2_asl_r_p_nac_Rxx32 [reloc = (S2_asl_r_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_r_p_nac_Rxx32d: reloc is S2_lsr_r_p_nac_Rxx32 [reloc = (S2_lsr_r_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsl_r_p_nac_Rxx32d: reloc is S2_lsl_r_p_nac_Rxx32 [reloc = (S2_lsl_r_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_r_p_and_Rxx32d: reloc is S2_asr_r_p_and_Rxx32 [reloc = (S2_asr_r_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_r_p_and_Rxx32d: reloc is S2_asl_r_p_and_Rxx32 [reloc = (S2_asl_r_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_r_p_and_Rxx32d: reloc is S2_lsr_r_p_and_Rxx32 [reloc = (S2_lsr_r_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsl_r_p_and_Rxx32d: reloc is S2_lsl_r_p_and_Rxx32 [reloc = (S2_lsl_r_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_r_p_or_Rxx32d: reloc is S2_asr_r_p_or_Rxx32 [reloc = (S2_asr_r_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_r_p_or_Rxx32d: reloc is S2_asl_r_p_or_Rxx32 [reloc = (S2_asl_r_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_r_p_or_Rxx32d: reloc is S2_lsr_r_p_or_Rxx32 [reloc = (S2_lsr_r_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsl_r_p_or_Rxx32d: reloc is S2_lsl_r_p_or_Rxx32 [reloc = (S2_lsl_r_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_r_p_xor_Rxx32d: reloc is S2_asr_r_p_xor_Rxx32 [reloc = (S2_asr_r_p_xor_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_r_p_xor_Rxx32d: reloc is S2_asl_r_p_xor_Rxx32 [reloc = (S2_asl_r_p_xor_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_r_p_xor_Rxx32d: reloc is S2_lsr_r_p_xor_Rxx32 [reloc = (S2_lsr_r_p_xor_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsl_r_p_xor_Rxx32d: reloc is S2_lsl_r_p_xor_Rxx32 [reloc = (S2_lsl_r_p_xor_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_i_p_acc_Rxx32d: reloc is S2_asr_i_p_acc_Rxx32 [reloc = (S2_asr_i_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_i_p_acc_Rxx32d: reloc is S2_lsr_i_p_acc_Rxx32 [reloc = (S2_lsr_i_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_i_p_acc_Rxx32d: reloc is S2_asl_i_p_acc_Rxx32 [reloc = (S2_asl_i_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S6_rol_i_p_acc_Rxx32d: reloc is S6_rol_i_p_acc_Rxx32 [reloc = (S6_rol_i_p_acc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_i_p_nac_Rxx32d: reloc is S2_asr_i_p_nac_Rxx32 [reloc = (S2_asr_i_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_i_p_nac_Rxx32d: reloc is S2_lsr_i_p_nac_Rxx32 [reloc = (S2_lsr_i_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_i_p_nac_Rxx32d: reloc is S2_asl_i_p_nac_Rxx32 [reloc = (S2_asl_i_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S6_rol_i_p_nac_Rxx32d: reloc is S6_rol_i_p_nac_Rxx32 [reloc = (S6_rol_i_p_nac_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_i_p_xacc_Rxx32d: reloc is S2_lsr_i_p_xacc_Rxx32 [reloc = (S2_lsr_i_p_xacc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_i_p_xacc_Rxx32d: reloc is S2_asl_i_p_xacc_Rxx32 [reloc = (S2_asl_i_p_xacc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S6_rol_i_p_xacc_Rxx32d: reloc is S6_rol_i_p_xacc_Rxx32 [reloc = (S6_rol_i_p_xacc_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_i_p_and_Rxx32d: reloc is S2_asr_i_p_and_Rxx32 [reloc = (S2_asr_i_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_i_p_and_Rxx32d: reloc is S2_lsr_i_p_and_Rxx32 [reloc = (S2_lsr_i_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_i_p_and_Rxx32d: reloc is S2_asl_i_p_and_Rxx32 [reloc = (S2_asl_i_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S6_rol_i_p_and_Rxx32d: reloc is S6_rol_i_p_and_Rxx32 [reloc = (S6_rol_i_p_and_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asr_i_p_or_Rxx32d: reloc is S2_asr_i_p_or_Rxx32 [reloc = (S2_asr_i_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_lsr_i_p_or_Rxx32d: reloc is S2_lsr_i_p_or_Rxx32 [reloc = (S2_lsr_i_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_asl_i_p_or_Rxx32d: reloc is S2_asl_i_p_or_Rxx32 [reloc = (S2_asl_i_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S6_rol_i_p_or_Rxx32d: reloc is S6_rol_i_p_or_Rxx32 [reloc = (S6_rol_i_p_or_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_insertp_Rxx32d: reloc is S2_insertp_Rxx32 [reloc = (S2_insertp_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+S2_insertp_rp_Rxx32d: reloc is S2_insertp_rp_Rxx32 [reloc = (S2_insertp_rp_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+Y4_crswap10_Rxx32d: reloc is Y4_crswap10_Rxx32 [reloc = (Y4_crswap10_Rxx32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+
+
+# Ryy
+
+L2_loadalignh_io_Ryy32d: reloc is L2_loadalignh_io_Ryy32 [reloc = (L2_loadalignh_io_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L4_loadalignh_ur_Ryy32d: reloc is L4_loadalignh_ur_Ryy32 [reloc = (L4_loadalignh_ur_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L4_loadalignh_ap_Ryy32d: reloc is L4_loadalignh_ap_Ryy32 [reloc = (L4_loadalignh_ap_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignh_pr_Ryy32d: reloc is L2_loadalignh_pr_Ryy32 [reloc = (L2_loadalignh_pr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignh_pbr_Ryy32d: reloc is L2_loadalignh_pbr_Ryy32 [reloc = (L2_loadalignh_pbr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignh_pi_Ryy32d: reloc is L2_loadalignh_pi_Ryy32 [reloc = (L2_loadalignh_pi_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignh_pci_Ryy32d: reloc is L2_loadalignh_pci_Ryy32 [reloc = (L2_loadalignh_pci_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignh_pcr_Ryy32d: reloc is L2_loadalignh_pcr_Ryy32 [reloc = (L2_loadalignh_pcr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_io_Ryy32d: reloc is L2_loadalignb_io_Ryy32 [reloc = (L2_loadalignb_io_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L4_loadalignb_ur_Ryy32d: reloc is L4_loadalignb_ur_Ryy32 [reloc = (L4_loadalignb_ur_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L4_loadalignb_ap_Ryy32d: reloc is L4_loadalignb_ap_Ryy32 [reloc = (L4_loadalignb_ap_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_pr_Ryy32d: reloc is L2_loadalignb_pr_Ryy32 [reloc = (L2_loadalignb_pr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_pbr_Ryy32d: reloc is L2_loadalignb_pbr_Ryy32 [reloc = (L2_loadalignb_pbr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_pi_Ryy32d: reloc is L2_loadalignb_pi_Ryy32 [reloc = (L2_loadalignb_pi_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_pci_Ryy32d: reloc is L2_loadalignb_pci_Ryy32 [reloc = (L2_loadalignb_pci_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+L2_loadalignb_pcr_Ryy32d: reloc is L2_loadalignb_pcr_Ryy32 [reloc = (L2_loadalignb_pcr_Ryy32 * 4) + $(DESTSTART);] { export *[register]:8 reloc; }
+
+# Ry
+
+M4_mpyrr_addr_Ry32d: reloc is M4_mpyrr_addr_Ry32 [reloc = (M4_mpyrr_addr_Ry32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+
+# Re
+
+L4_loadrub_ap_Re32d: reloc is L4_loadrub_ap_Re32	[reloc = (L4_loadrub_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadrb_ap_Re32d: reloc is L4_loadrb_ap_Re32	[reloc = (L4_loadrb_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadruh_ap_Re32d: reloc is L4_loadruh_ap_Re32	[reloc = (L4_loadruh_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadrh_ap_Re32d: reloc is L4_loadrh_ap_Re32	[reloc = (L4_loadrh_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadri_ap_Re32d: reloc is L4_loadri_ap_Re32	[reloc = (L4_loadri_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadrd_ap_Re32d: reloc is L4_loadrd_ap_Re32	[reloc = (L4_loadrd_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadbzw2_ap_Re32d: reloc is L4_loadbzw2_ap_Re32	[reloc = (L4_loadbzw2_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadbzw4_ap_Re32d: reloc is L4_loadbzw4_ap_Re32	[reloc = (L4_loadbzw4_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadbsw2_ap_Re32d: reloc is L4_loadbsw2_ap_Re32	[reloc = (L4_loadbsw2_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadbsw4_ap_Re32d: reloc is L4_loadbsw4_ap_Re32	[reloc = (L4_loadbsw4_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadalignh_ap_Re32d: reloc is L4_loadalignh_ap_Re32	[reloc = (L4_loadalignh_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+L4_loadalignb_ap_Re32d: reloc is L4_loadalignb_ap_Re32	[reloc = (L4_loadalignb_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerb_ap_Re32d: reloc is S4_storerb_ap_Re32	[reloc = (S4_storerb_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerh_ap_Re32d: reloc is S4_storerh_ap_Re32	[reloc = (S4_storerh_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerf_ap_Re32d: reloc is S4_storerf_ap_Re32	[reloc = (S4_storerf_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storeri_ap_Re32d: reloc is S4_storeri_ap_Re32	[reloc = (S4_storeri_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerd_ap_Re32d: reloc is S4_storerd_ap_Re32	[reloc = (S4_storerd_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerinew_ap_Re32d: reloc is S4_storerinew_ap_Re32	[reloc = (S4_storerinew_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerbnew_ap_Re32d: reloc is S4_storerbnew_ap_Re32	[reloc = (S4_storerbnew_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+S4_storerhnew_ap_Re32d: reloc is S4_storerhnew_ap_Re32	[reloc = (S4_storerhnew_ap_Re32 * 4) + $(DESTSTART);] { export *[register]:4 reloc; }
+
 :^instruction is instruction & phase = 0 & endloop=0 [ phase = 1; ] {
   build instruction;
 }
 
+
 :^instruction is instruction & phase = 0 & endloop=1 [ phase = 1; ] {
   build instruction;
   local tmp0:1;
@@ -12263,7 +12937,7 @@
 <t_branch_15>
   local tmp15:4;
   tmp15 = 255;
-  P3 = tmp15:1;
+  D_P3 = tmp15:1;
   goto <done_15>;
 <done_15>
 <done_9>
@@ -12275,7 +12949,7 @@
   tmp18 = zext(tmp16);
   local tmp19:4;
   tmp19 = tmp18 - tmp17;
-  C8[8,2] = tmp19;
+  D_C8[8,2] = tmp19;
   goto <done_3>;
 <done_3>
   local tmp20:4;
@@ -12287,12 +12961,12 @@
   if (tmp22) goto <t_branch_24>;
   goto <done_24>;
 <t_branch_24>
-  goto [C0];
   local tmp24:4;
   tmp24 = 1;
   local tmp25:4;
   tmp25 = C1 - tmp24;
-  C1 = tmp25;
+  D_C1 = tmp25;
+  goto [C0];
   goto <done_24>;
 <done_24>
 }
@@ -12308,12 +12982,12 @@
   if (tmp2) goto <t_branch_4>;
   goto <done_4>;
 <t_branch_4>
-  goto [C2];
   local tmp4:4;
   tmp4 = 1;
   local tmp5:4;
   tmp5 = C3 - tmp4;
-  C3 = tmp5;
+  D_C3 = tmp5;
+  goto [C2];
   goto <done_4>;
 <done_4>
 }
@@ -12357,7 +13031,7 @@
 <t_branch_15>
   local tmp15:4;
   tmp15 = 255;
-  P3 = tmp15:1;
+  D_P3 = tmp15:1;
   goto <done_15>;
 <done_15>
 <done_9>
@@ -12369,7 +13043,7 @@
   tmp18 = zext(tmp16);
   local tmp19:4;
   tmp19 = tmp18 - tmp17;
-  C8[8,2] = tmp19;
+  D_C8[8,2] = tmp19;
   goto <done_3>;
 <done_3>
   local tmp20:4;
@@ -12381,12 +13055,12 @@
   if (tmp22) goto <t_branch_24>;
   goto <f_branch_24>;
 <t_branch_24>
-  goto [C0];
   local tmp24:4;
   tmp24 = 1;
   local tmp25:4;
   tmp25 = C1 - tmp24;
-  C1 = tmp25;
+  D_C1 = tmp25;
+  goto [C0];
   goto <done_24>;
 <f_branch_24>
   local tmp26:4;
@@ -12398,12 +13072,12 @@
   if (tmp28) goto <t_branch_30>;
   goto <done_30>;
 <t_branch_30>
-  goto [C2];
   local tmp30:4;
   tmp30 = 1;
   local tmp31:4;
   tmp31 = C3 - tmp30;
-  C3 = tmp31;
+  D_C3 = tmp31;
+  goto [C2];
   goto <done_30>;
 <done_30>
 <done_24>
@@ -12763,7 +13437,7 @@
 :J4_cmpeqi_tp0_jump_nt J4_cmpeqi_tp0_jump_nt_Rs16 J4_cmpeqi_tp0_jump_nt_U5 J4_cmpeqi_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_nt_Rs16 & J4_cmpeqi_tp0_jump_nt_U5 & J4_cmpeqi_tp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp0_jump_nt_Rs16 == J4_cmpeqi_tp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -12779,7 +13453,7 @@
 :J4_cmpeqi_tp0_jump_nt_part1 J4_cmpeqi_tp0_jump_nt_Rs16 J4_cmpeqi_tp0_jump_nt_U5 J4_cmpeqi_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_nt_Rs16 & J4_cmpeqi_tp0_jump_nt_U5 & J4_cmpeqi_tp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp0_jump_nt_Rs16 == J4_cmpeqi_tp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeqi_tp0_jump_nt_part2 J4_cmpeqi_tp0_jump_nt_Rs16 J4_cmpeqi_tp0_jump_nt_U5 J4_cmpeqi_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_nt_Rs16 & J4_cmpeqi_tp0_jump_nt_U5 & J4_cmpeqi_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -12798,7 +13472,7 @@
 :J4_cmpeqi_fp0_jump_nt J4_cmpeqi_fp0_jump_nt_Rs16 J4_cmpeqi_fp0_jump_nt_U5 J4_cmpeqi_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_nt_Rs16 & J4_cmpeqi_fp0_jump_nt_U5 & J4_cmpeqi_fp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp0_jump_nt_Rs16 == J4_cmpeqi_fp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -12816,7 +13490,7 @@
 :J4_cmpeqi_fp0_jump_nt_part1 J4_cmpeqi_fp0_jump_nt_Rs16 J4_cmpeqi_fp0_jump_nt_U5 J4_cmpeqi_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_nt_Rs16 & J4_cmpeqi_fp0_jump_nt_U5 & J4_cmpeqi_fp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp0_jump_nt_Rs16 == J4_cmpeqi_fp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeqi_fp0_jump_nt_part2 J4_cmpeqi_fp0_jump_nt_Rs16 J4_cmpeqi_fp0_jump_nt_U5 J4_cmpeqi_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_nt_Rs16 & J4_cmpeqi_fp0_jump_nt_U5 & J4_cmpeqi_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -12837,7 +13511,7 @@
 :J4_cmpeqi_tp0_jump_t J4_cmpeqi_tp0_jump_t_Rs16 J4_cmpeqi_tp0_jump_t_U5 J4_cmpeqi_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_t_Rs16 & J4_cmpeqi_tp0_jump_t_U5 & J4_cmpeqi_tp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp0_jump_t_Rs16 == J4_cmpeqi_tp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -12853,7 +13527,7 @@
 :J4_cmpeqi_tp0_jump_t_part1 J4_cmpeqi_tp0_jump_t_Rs16 J4_cmpeqi_tp0_jump_t_U5 J4_cmpeqi_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_t_Rs16 & J4_cmpeqi_tp0_jump_t_U5 & J4_cmpeqi_tp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp0_jump_t_Rs16 == J4_cmpeqi_tp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeqi_tp0_jump_t_part2 J4_cmpeqi_tp0_jump_t_Rs16 J4_cmpeqi_tp0_jump_t_U5 J4_cmpeqi_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp0_jump_t_Rs16 & J4_cmpeqi_tp0_jump_t_U5 & J4_cmpeqi_tp0_jump_t_r9_2 & part2 = 1 {
@@ -12872,7 +13546,7 @@
 :J4_cmpeqi_fp0_jump_t J4_cmpeqi_fp0_jump_t_Rs16 J4_cmpeqi_fp0_jump_t_U5 J4_cmpeqi_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_t_Rs16 & J4_cmpeqi_fp0_jump_t_U5 & J4_cmpeqi_fp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp0_jump_t_Rs16 == J4_cmpeqi_fp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -12890,7 +13564,7 @@
 :J4_cmpeqi_fp0_jump_t_part1 J4_cmpeqi_fp0_jump_t_Rs16 J4_cmpeqi_fp0_jump_t_U5 J4_cmpeqi_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_t_Rs16 & J4_cmpeqi_fp0_jump_t_U5 & J4_cmpeqi_fp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp0_jump_t_Rs16 == J4_cmpeqi_fp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeqi_fp0_jump_t_part2 J4_cmpeqi_fp0_jump_t_Rs16 J4_cmpeqi_fp0_jump_t_U5 J4_cmpeqi_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp0_jump_t_Rs16 & J4_cmpeqi_fp0_jump_t_U5 & J4_cmpeqi_fp0_jump_t_r9_2 & part2 = 1 {
@@ -12911,7 +13585,7 @@
 :J4_cmpeqi_tp1_jump_nt J4_cmpeqi_tp1_jump_nt_Rs16 J4_cmpeqi_tp1_jump_nt_U5 J4_cmpeqi_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_nt_Rs16 & J4_cmpeqi_tp1_jump_nt_U5 & J4_cmpeqi_tp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp1_jump_nt_Rs16 == J4_cmpeqi_tp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -12927,7 +13601,7 @@
 :J4_cmpeqi_tp1_jump_nt_part1 J4_cmpeqi_tp1_jump_nt_Rs16 J4_cmpeqi_tp1_jump_nt_U5 J4_cmpeqi_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_nt_Rs16 & J4_cmpeqi_tp1_jump_nt_U5 & J4_cmpeqi_tp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp1_jump_nt_Rs16 == J4_cmpeqi_tp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeqi_tp1_jump_nt_part2 J4_cmpeqi_tp1_jump_nt_Rs16 J4_cmpeqi_tp1_jump_nt_U5 J4_cmpeqi_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_nt_Rs16 & J4_cmpeqi_tp1_jump_nt_U5 & J4_cmpeqi_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -12946,7 +13620,7 @@
 :J4_cmpeqi_fp1_jump_nt J4_cmpeqi_fp1_jump_nt_Rs16 J4_cmpeqi_fp1_jump_nt_U5 J4_cmpeqi_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_nt_Rs16 & J4_cmpeqi_fp1_jump_nt_U5 & J4_cmpeqi_fp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp1_jump_nt_Rs16 == J4_cmpeqi_fp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -12964,7 +13638,7 @@
 :J4_cmpeqi_fp1_jump_nt_part1 J4_cmpeqi_fp1_jump_nt_Rs16 J4_cmpeqi_fp1_jump_nt_U5 J4_cmpeqi_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_nt_Rs16 & J4_cmpeqi_fp1_jump_nt_U5 & J4_cmpeqi_fp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp1_jump_nt_Rs16 == J4_cmpeqi_fp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeqi_fp1_jump_nt_part2 J4_cmpeqi_fp1_jump_nt_Rs16 J4_cmpeqi_fp1_jump_nt_U5 J4_cmpeqi_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_nt_Rs16 & J4_cmpeqi_fp1_jump_nt_U5 & J4_cmpeqi_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -12985,7 +13659,7 @@
 :J4_cmpeqi_tp1_jump_t J4_cmpeqi_tp1_jump_t_Rs16 J4_cmpeqi_tp1_jump_t_U5 J4_cmpeqi_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_t_Rs16 & J4_cmpeqi_tp1_jump_t_U5 & J4_cmpeqi_tp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp1_jump_t_Rs16 == J4_cmpeqi_tp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13001,7 +13675,7 @@
 :J4_cmpeqi_tp1_jump_t_part1 J4_cmpeqi_tp1_jump_t_Rs16 J4_cmpeqi_tp1_jump_t_U5 J4_cmpeqi_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_t_Rs16 & J4_cmpeqi_tp1_jump_t_U5 & J4_cmpeqi_tp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_tp1_jump_t_Rs16 == J4_cmpeqi_tp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeqi_tp1_jump_t_part2 J4_cmpeqi_tp1_jump_t_Rs16 J4_cmpeqi_tp1_jump_t_U5 J4_cmpeqi_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_tp1_jump_t_Rs16 & J4_cmpeqi_tp1_jump_t_U5 & J4_cmpeqi_tp1_jump_t_r9_2 & part2 = 1 {
@@ -13020,7 +13694,7 @@
 :J4_cmpeqi_fp1_jump_t J4_cmpeqi_fp1_jump_t_Rs16 J4_cmpeqi_fp1_jump_t_U5 J4_cmpeqi_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_t_Rs16 & J4_cmpeqi_fp1_jump_t_U5 & J4_cmpeqi_fp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp1_jump_t_Rs16 == J4_cmpeqi_fp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13038,7 +13712,7 @@
 :J4_cmpeqi_fp1_jump_t_part1 J4_cmpeqi_fp1_jump_t_Rs16 J4_cmpeqi_fp1_jump_t_U5 J4_cmpeqi_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_t_Rs16 & J4_cmpeqi_fp1_jump_t_U5 & J4_cmpeqi_fp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeqi_fp1_jump_t_Rs16 == J4_cmpeqi_fp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeqi_fp1_jump_t_part2 J4_cmpeqi_fp1_jump_t_Rs16 J4_cmpeqi_fp1_jump_t_U5 J4_cmpeqi_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqi_fp1_jump_t_Rs16 & J4_cmpeqi_fp1_jump_t_U5 & J4_cmpeqi_fp1_jump_t_r9_2 & part2 = 1 {
@@ -13059,7 +13733,7 @@
 :J4_cmpgti_tp0_jump_nt J4_cmpgti_tp0_jump_nt_Rs16 J4_cmpgti_tp0_jump_nt_U5 J4_cmpgti_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_nt_Rs16 & J4_cmpgti_tp0_jump_nt_U5 & J4_cmpgti_tp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp0_jump_nt_Rs16 > J4_cmpgti_tp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -13075,7 +13749,7 @@
 :J4_cmpgti_tp0_jump_nt_part1 J4_cmpgti_tp0_jump_nt_Rs16 J4_cmpgti_tp0_jump_nt_U5 J4_cmpgti_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_nt_Rs16 & J4_cmpgti_tp0_jump_nt_U5 & J4_cmpgti_tp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp0_jump_nt_Rs16 > J4_cmpgti_tp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgti_tp0_jump_nt_part2 J4_cmpgti_tp0_jump_nt_Rs16 J4_cmpgti_tp0_jump_nt_U5 J4_cmpgti_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_nt_Rs16 & J4_cmpgti_tp0_jump_nt_U5 & J4_cmpgti_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -13094,7 +13768,7 @@
 :J4_cmpgti_fp0_jump_nt J4_cmpgti_fp0_jump_nt_Rs16 J4_cmpgti_fp0_jump_nt_U5 J4_cmpgti_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_nt_Rs16 & J4_cmpgti_fp0_jump_nt_U5 & J4_cmpgti_fp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp0_jump_nt_Rs16 > J4_cmpgti_fp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -13112,7 +13786,7 @@
 :J4_cmpgti_fp0_jump_nt_part1 J4_cmpgti_fp0_jump_nt_Rs16 J4_cmpgti_fp0_jump_nt_U5 J4_cmpgti_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_nt_Rs16 & J4_cmpgti_fp0_jump_nt_U5 & J4_cmpgti_fp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp0_jump_nt_Rs16 > J4_cmpgti_fp0_jump_nt_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgti_fp0_jump_nt_part2 J4_cmpgti_fp0_jump_nt_Rs16 J4_cmpgti_fp0_jump_nt_U5 J4_cmpgti_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_nt_Rs16 & J4_cmpgti_fp0_jump_nt_U5 & J4_cmpgti_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -13133,7 +13807,7 @@
 :J4_cmpgti_tp0_jump_t J4_cmpgti_tp0_jump_t_Rs16 J4_cmpgti_tp0_jump_t_U5 J4_cmpgti_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_t_Rs16 & J4_cmpgti_tp0_jump_t_U5 & J4_cmpgti_tp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp0_jump_t_Rs16 > J4_cmpgti_tp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -13149,7 +13823,7 @@
 :J4_cmpgti_tp0_jump_t_part1 J4_cmpgti_tp0_jump_t_Rs16 J4_cmpgti_tp0_jump_t_U5 J4_cmpgti_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_t_Rs16 & J4_cmpgti_tp0_jump_t_U5 & J4_cmpgti_tp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp0_jump_t_Rs16 > J4_cmpgti_tp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgti_tp0_jump_t_part2 J4_cmpgti_tp0_jump_t_Rs16 J4_cmpgti_tp0_jump_t_U5 J4_cmpgti_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp0_jump_t_Rs16 & J4_cmpgti_tp0_jump_t_U5 & J4_cmpgti_tp0_jump_t_r9_2 & part2 = 1 {
@@ -13168,7 +13842,7 @@
 :J4_cmpgti_fp0_jump_t J4_cmpgti_fp0_jump_t_Rs16 J4_cmpgti_fp0_jump_t_U5 J4_cmpgti_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_t_Rs16 & J4_cmpgti_fp0_jump_t_U5 & J4_cmpgti_fp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp0_jump_t_Rs16 > J4_cmpgti_fp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -13186,7 +13860,7 @@
 :J4_cmpgti_fp0_jump_t_part1 J4_cmpgti_fp0_jump_t_Rs16 J4_cmpgti_fp0_jump_t_U5 J4_cmpgti_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_t_Rs16 & J4_cmpgti_fp0_jump_t_U5 & J4_cmpgti_fp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp0_jump_t_Rs16 > J4_cmpgti_fp0_jump_t_U5;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgti_fp0_jump_t_part2 J4_cmpgti_fp0_jump_t_Rs16 J4_cmpgti_fp0_jump_t_U5 J4_cmpgti_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp0_jump_t_Rs16 & J4_cmpgti_fp0_jump_t_U5 & J4_cmpgti_fp0_jump_t_r9_2 & part2 = 1 {
@@ -13207,7 +13881,7 @@
 :J4_cmpgti_tp1_jump_nt J4_cmpgti_tp1_jump_nt_Rs16 J4_cmpgti_tp1_jump_nt_U5 J4_cmpgti_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_nt_Rs16 & J4_cmpgti_tp1_jump_nt_U5 & J4_cmpgti_tp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp1_jump_nt_Rs16 > J4_cmpgti_tp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13223,7 +13897,7 @@
 :J4_cmpgti_tp1_jump_nt_part1 J4_cmpgti_tp1_jump_nt_Rs16 J4_cmpgti_tp1_jump_nt_U5 J4_cmpgti_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_nt_Rs16 & J4_cmpgti_tp1_jump_nt_U5 & J4_cmpgti_tp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp1_jump_nt_Rs16 > J4_cmpgti_tp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgti_tp1_jump_nt_part2 J4_cmpgti_tp1_jump_nt_Rs16 J4_cmpgti_tp1_jump_nt_U5 J4_cmpgti_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_nt_Rs16 & J4_cmpgti_tp1_jump_nt_U5 & J4_cmpgti_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -13242,7 +13916,7 @@
 :J4_cmpgti_fp1_jump_nt J4_cmpgti_fp1_jump_nt_Rs16 J4_cmpgti_fp1_jump_nt_U5 J4_cmpgti_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_nt_Rs16 & J4_cmpgti_fp1_jump_nt_U5 & J4_cmpgti_fp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp1_jump_nt_Rs16 > J4_cmpgti_fp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13260,7 +13934,7 @@
 :J4_cmpgti_fp1_jump_nt_part1 J4_cmpgti_fp1_jump_nt_Rs16 J4_cmpgti_fp1_jump_nt_U5 J4_cmpgti_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_nt_Rs16 & J4_cmpgti_fp1_jump_nt_U5 & J4_cmpgti_fp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp1_jump_nt_Rs16 > J4_cmpgti_fp1_jump_nt_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgti_fp1_jump_nt_part2 J4_cmpgti_fp1_jump_nt_Rs16 J4_cmpgti_fp1_jump_nt_U5 J4_cmpgti_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_nt_Rs16 & J4_cmpgti_fp1_jump_nt_U5 & J4_cmpgti_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -13281,7 +13955,7 @@
 :J4_cmpgti_tp1_jump_t J4_cmpgti_tp1_jump_t_Rs16 J4_cmpgti_tp1_jump_t_U5 J4_cmpgti_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_t_Rs16 & J4_cmpgti_tp1_jump_t_U5 & J4_cmpgti_tp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp1_jump_t_Rs16 > J4_cmpgti_tp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13297,7 +13971,7 @@
 :J4_cmpgti_tp1_jump_t_part1 J4_cmpgti_tp1_jump_t_Rs16 J4_cmpgti_tp1_jump_t_U5 J4_cmpgti_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_t_Rs16 & J4_cmpgti_tp1_jump_t_U5 & J4_cmpgti_tp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_tp1_jump_t_Rs16 > J4_cmpgti_tp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgti_tp1_jump_t_part2 J4_cmpgti_tp1_jump_t_Rs16 J4_cmpgti_tp1_jump_t_U5 J4_cmpgti_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_tp1_jump_t_Rs16 & J4_cmpgti_tp1_jump_t_U5 & J4_cmpgti_tp1_jump_t_r9_2 & part2 = 1 {
@@ -13316,7 +13990,7 @@
 :J4_cmpgti_fp1_jump_t J4_cmpgti_fp1_jump_t_Rs16 J4_cmpgti_fp1_jump_t_U5 J4_cmpgti_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_t_Rs16 & J4_cmpgti_fp1_jump_t_U5 & J4_cmpgti_fp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp1_jump_t_Rs16 > J4_cmpgti_fp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -13334,7 +14008,7 @@
 :J4_cmpgti_fp1_jump_t_part1 J4_cmpgti_fp1_jump_t_Rs16 J4_cmpgti_fp1_jump_t_U5 J4_cmpgti_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_t_Rs16 & J4_cmpgti_fp1_jump_t_U5 & J4_cmpgti_fp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgti_fp1_jump_t_Rs16 > J4_cmpgti_fp1_jump_t_U5;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgti_fp1_jump_t_part2 J4_cmpgti_fp1_jump_t_Rs16 J4_cmpgti_fp1_jump_t_U5 J4_cmpgti_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgti_fp1_jump_t_Rs16 & J4_cmpgti_fp1_jump_t_U5 & J4_cmpgti_fp1_jump_t_r9_2 & part2 = 1 {
@@ -13357,7 +14031,7 @@
   tmp0 = J4_cmpgtui_tp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp0_jump_nt_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -13375,7 +14049,7 @@
   tmp0 = J4_cmpgtui_tp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp0_jump_nt_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtui_tp0_jump_nt_part2 J4_cmpgtui_tp0_jump_nt_Rs16 J4_cmpgtui_tp0_jump_nt_U5 J4_cmpgtui_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp0_jump_nt_Rs16 & J4_cmpgtui_tp0_jump_nt_U5 & J4_cmpgtui_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -13396,7 +14070,7 @@
   tmp0 = J4_cmpgtui_fp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp0_jump_nt_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -13416,7 +14090,7 @@
   tmp0 = J4_cmpgtui_fp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp0_jump_nt_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtui_fp0_jump_nt_part2 J4_cmpgtui_fp0_jump_nt_Rs16 J4_cmpgtui_fp0_jump_nt_U5 J4_cmpgtui_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp0_jump_nt_Rs16 & J4_cmpgtui_fp0_jump_nt_U5 & J4_cmpgtui_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -13439,7 +14113,7 @@
   tmp0 = J4_cmpgtui_tp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp0_jump_t_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -13457,7 +14131,7 @@
   tmp0 = J4_cmpgtui_tp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp0_jump_t_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtui_tp0_jump_t_part2 J4_cmpgtui_tp0_jump_t_Rs16 J4_cmpgtui_tp0_jump_t_U5 J4_cmpgtui_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp0_jump_t_Rs16 & J4_cmpgtui_tp0_jump_t_U5 & J4_cmpgtui_tp0_jump_t_r9_2 & part2 = 1 {
@@ -13478,7 +14152,7 @@
   tmp0 = J4_cmpgtui_fp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp0_jump_t_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -13498,7 +14172,7 @@
   tmp0 = J4_cmpgtui_fp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp0_jump_t_U5;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtui_fp0_jump_t_part2 J4_cmpgtui_fp0_jump_t_Rs16 J4_cmpgtui_fp0_jump_t_U5 J4_cmpgtui_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp0_jump_t_Rs16 & J4_cmpgtui_fp0_jump_t_U5 & J4_cmpgtui_fp0_jump_t_r9_2 & part2 = 1 {
@@ -13521,7 +14195,7 @@
   tmp0 = J4_cmpgtui_tp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp1_jump_nt_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -13539,7 +14213,7 @@
   tmp0 = J4_cmpgtui_tp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp1_jump_nt_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtui_tp1_jump_nt_part2 J4_cmpgtui_tp1_jump_nt_Rs16 J4_cmpgtui_tp1_jump_nt_U5 J4_cmpgtui_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp1_jump_nt_Rs16 & J4_cmpgtui_tp1_jump_nt_U5 & J4_cmpgtui_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -13560,7 +14234,7 @@
   tmp0 = J4_cmpgtui_fp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp1_jump_nt_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -13580,7 +14254,7 @@
   tmp0 = J4_cmpgtui_fp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp1_jump_nt_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtui_fp1_jump_nt_part2 J4_cmpgtui_fp1_jump_nt_Rs16 J4_cmpgtui_fp1_jump_nt_U5 J4_cmpgtui_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp1_jump_nt_Rs16 & J4_cmpgtui_fp1_jump_nt_U5 & J4_cmpgtui_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -13603,7 +14277,7 @@
   tmp0 = J4_cmpgtui_tp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp1_jump_t_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -13621,7 +14295,7 @@
   tmp0 = J4_cmpgtui_tp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_tp1_jump_t_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtui_tp1_jump_t_part2 J4_cmpgtui_tp1_jump_t_Rs16 J4_cmpgtui_tp1_jump_t_U5 J4_cmpgtui_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_tp1_jump_t_Rs16 & J4_cmpgtui_tp1_jump_t_U5 & J4_cmpgtui_tp1_jump_t_r9_2 & part2 = 1 {
@@ -13642,7 +14316,7 @@
   tmp0 = J4_cmpgtui_fp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp1_jump_t_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -13662,7 +14336,7 @@
   tmp0 = J4_cmpgtui_fp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtui_fp1_jump_t_U5;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtui_fp1_jump_t_part2 J4_cmpgtui_fp1_jump_t_Rs16 J4_cmpgtui_fp1_jump_t_U5 J4_cmpgtui_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtui_fp1_jump_t_Rs16 & J4_cmpgtui_fp1_jump_t_U5 & J4_cmpgtui_fp1_jump_t_r9_2 & part2 = 1 {
@@ -13687,7 +14361,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp0_jump_nt_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -13707,7 +14381,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp0_jump_nt_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpeqn1_tp0_jump_nt_part2 J4_cmpeqn1_tp0_jump_nt_Rs16 J4_cmpeqn1_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp0_jump_nt_Rs16 & J4_cmpeqn1_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -13730,7 +14404,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp0_jump_nt_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -13752,7 +14426,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp0_jump_nt_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpeqn1_fp0_jump_nt_part2 J4_cmpeqn1_fp0_jump_nt_Rs16 J4_cmpeqn1_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp0_jump_nt_Rs16 & J4_cmpeqn1_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -13777,7 +14451,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp0_jump_t_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -13797,7 +14471,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp0_jump_t_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpeqn1_tp0_jump_t_part2 J4_cmpeqn1_tp0_jump_t_Rs16 J4_cmpeqn1_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp0_jump_t_Rs16 & J4_cmpeqn1_tp0_jump_t_r9_2 & part2 = 1 {
@@ -13820,7 +14494,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp0_jump_t_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -13842,7 +14516,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp0_jump_t_Rs16 == tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpeqn1_fp0_jump_t_part2 J4_cmpeqn1_fp0_jump_t_Rs16 J4_cmpeqn1_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp0_jump_t_Rs16 & J4_cmpeqn1_fp0_jump_t_r9_2 & part2 = 1 {
@@ -13867,7 +14541,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp1_jump_nt_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -13887,7 +14561,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp1_jump_nt_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpeqn1_tp1_jump_nt_part2 J4_cmpeqn1_tp1_jump_nt_Rs16 J4_cmpeqn1_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp1_jump_nt_Rs16 & J4_cmpeqn1_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -13910,7 +14584,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp1_jump_nt_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -13932,7 +14606,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp1_jump_nt_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpeqn1_fp1_jump_nt_part2 J4_cmpeqn1_fp1_jump_nt_Rs16 J4_cmpeqn1_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp1_jump_nt_Rs16 & J4_cmpeqn1_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -13957,7 +14631,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp1_jump_t_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -13977,7 +14651,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_tp1_jump_t_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpeqn1_tp1_jump_t_part2 J4_cmpeqn1_tp1_jump_t_Rs16 J4_cmpeqn1_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_tp1_jump_t_Rs16 & J4_cmpeqn1_tp1_jump_t_r9_2 & part2 = 1 {
@@ -14000,7 +14674,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp1_jump_t_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -14022,7 +14696,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpeqn1_fp1_jump_t_Rs16 == tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpeqn1_fp1_jump_t_part2 J4_cmpeqn1_fp1_jump_t_Rs16 J4_cmpeqn1_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 0 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeqn1_fp1_jump_t_Rs16 & J4_cmpeqn1_fp1_jump_t_r9_2 & part2 = 1 {
@@ -14047,7 +14721,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp0_jump_nt_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -14067,7 +14741,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp0_jump_nt_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpgtn1_tp0_jump_nt_part2 J4_cmpgtn1_tp0_jump_nt_Rs16 J4_cmpgtn1_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp0_jump_nt_Rs16 & J4_cmpgtn1_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -14090,7 +14764,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp0_jump_nt_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -14112,7 +14786,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp0_jump_nt_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpgtn1_fp0_jump_nt_part2 J4_cmpgtn1_fp0_jump_nt_Rs16 J4_cmpgtn1_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp0_jump_nt_Rs16 & J4_cmpgtn1_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -14137,7 +14811,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp0_jump_t_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -14157,7 +14831,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp0_jump_t_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpgtn1_tp0_jump_t_part2 J4_cmpgtn1_tp0_jump_t_Rs16 J4_cmpgtn1_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp0_jump_t_Rs16 & J4_cmpgtn1_tp0_jump_t_r9_2 & part2 = 1 {
@@ -14180,7 +14854,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp0_jump_t_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P0);
   local tmp4:1;
@@ -14202,7 +14876,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp0_jump_t_Rs16 s> tmp1;
-  P0 = tmp2;
+  D_P0 = tmp2;
 }
 
 :J4_cmpgtn1_fp0_jump_t_part2 J4_cmpgtn1_fp0_jump_t_Rs16 J4_cmpgtn1_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp0_jump_t_Rs16 & J4_cmpgtn1_fp0_jump_t_r9_2 & part2 = 1 {
@@ -14227,7 +14901,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp1_jump_nt_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -14247,7 +14921,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp1_jump_nt_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpgtn1_tp1_jump_nt_part2 J4_cmpgtn1_tp1_jump_nt_Rs16 J4_cmpgtn1_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp1_jump_nt_Rs16 & J4_cmpgtn1_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -14270,7 +14944,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp1_jump_nt_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -14292,7 +14966,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp1_jump_nt_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpgtn1_fp1_jump_nt_part2 J4_cmpgtn1_fp1_jump_nt_Rs16 J4_cmpgtn1_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp1_jump_nt_Rs16 & J4_cmpgtn1_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -14317,7 +14991,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp1_jump_t_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -14337,7 +15011,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_tp1_jump_t_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpgtn1_tp1_jump_t_part2 J4_cmpgtn1_tp1_jump_t_Rs16 J4_cmpgtn1_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_tp1_jump_t_Rs16 & J4_cmpgtn1_tp1_jump_t_r9_2 & part2 = 1 {
@@ -14360,7 +15034,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp1_jump_t_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
   local tmp3:1;
   tmp3 = newreg(P1);
   local tmp4:1;
@@ -14382,7 +15056,7 @@
   tmp1 = - tmp0;
   local tmp2:1;
   tmp2 = J4_cmpgtn1_fp1_jump_t_Rs16 s> tmp1;
-  P1 = tmp2;
+  D_P1 = tmp2;
 }
 
 :J4_cmpgtn1_fp1_jump_t_part2 J4_cmpgtn1_fp1_jump_t_Rs16 J4_cmpgtn1_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtn1_fp1_jump_t_Rs16 & J4_cmpgtn1_fp1_jump_t_r9_2 & part2 = 1 {
@@ -14405,7 +15079,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp0_jump_nt_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -14423,7 +15097,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp0_jump_nt_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
 }
 
 :J4_tstbit0_tp0_jump_nt_part2 J4_tstbit0_tp0_jump_nt_Rs16 J4_tstbit0_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp0_jump_nt_Rs16 & J4_tstbit0_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -14444,7 +15118,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp0_jump_nt_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -14464,7 +15138,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp0_jump_nt_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
 }
 
 :J4_tstbit0_fp0_jump_nt_part2 J4_tstbit0_fp0_jump_nt_Rs16 J4_tstbit0_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp0_jump_nt_Rs16 & J4_tstbit0_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -14487,7 +15161,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp0_jump_t_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -14505,7 +15179,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp0_jump_t_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
 }
 
 :J4_tstbit0_tp0_jump_t_part2 J4_tstbit0_tp0_jump_t_Rs16 J4_tstbit0_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp0_jump_t_Rs16 & J4_tstbit0_tp0_jump_t_r9_2 & part2 = 1 {
@@ -14526,7 +15200,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp0_jump_t_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -14546,7 +15220,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp0_jump_t_Rs16 & tmp0;
-  P0 = tmp1:1;
+  D_P0 = tmp1:1;
 }
 
 :J4_tstbit0_fp0_jump_t_part2 J4_tstbit0_fp0_jump_t_Rs16 J4_tstbit0_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp0_jump_t_Rs16 & J4_tstbit0_fp0_jump_t_r9_2 & part2 = 1 {
@@ -14569,7 +15243,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp1_jump_nt_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -14587,7 +15261,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp1_jump_nt_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
 }
 
 :J4_tstbit0_tp1_jump_nt_part2 J4_tstbit0_tp1_jump_nt_Rs16 J4_tstbit0_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp1_jump_nt_Rs16 & J4_tstbit0_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -14608,7 +15282,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp1_jump_nt_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -14628,7 +15302,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp1_jump_nt_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
 }
 
 :J4_tstbit0_fp1_jump_nt_part2 J4_tstbit0_fp1_jump_nt_Rs16 J4_tstbit0_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp1_jump_nt_Rs16 & J4_tstbit0_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -14651,7 +15325,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp1_jump_t_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -14669,7 +15343,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_tp1_jump_t_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
 }
 
 :J4_tstbit0_tp1_jump_t_part2 J4_tstbit0_tp1_jump_t_Rs16 J4_tstbit0_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_tp1_jump_t_Rs16 & J4_tstbit0_tp1_jump_t_r9_2 & part2 = 1 {
@@ -14690,7 +15364,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp1_jump_t_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -14710,7 +15384,7 @@
   tmp0 = 1;
   local tmp1:4;
   tmp1 = J4_tstbit0_fp1_jump_t_Rs16 & tmp0;
-  P1 = tmp1:1;
+  D_P1 = tmp1:1;
 }
 
 :J4_tstbit0_fp1_jump_t_part2 J4_tstbit0_fp1_jump_t_Rs16 J4_tstbit0_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b8 = 1 & b9 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_tstbit0_fp1_jump_t_Rs16 & J4_tstbit0_fp1_jump_t_r9_2 & part2 = 1 {
@@ -14731,7 +15405,7 @@
 :J4_cmpeq_tp0_jump_nt J4_cmpeq_tp0_jump_nt_Rs16 J4_cmpeq_tp0_jump_nt_Rt16 J4_cmpeq_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_nt_Rs16 & J4_cmpeq_tp0_jump_nt_Rt16 & J4_cmpeq_tp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp0_jump_nt_Rs16 == J4_cmpeq_tp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -14747,7 +15421,7 @@
 :J4_cmpeq_tp0_jump_nt_part1 J4_cmpeq_tp0_jump_nt_Rs16 J4_cmpeq_tp0_jump_nt_Rt16 J4_cmpeq_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_nt_Rs16 & J4_cmpeq_tp0_jump_nt_Rt16 & J4_cmpeq_tp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp0_jump_nt_Rs16 == J4_cmpeq_tp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeq_tp0_jump_nt_part2 J4_cmpeq_tp0_jump_nt_Rs16 J4_cmpeq_tp0_jump_nt_Rt16 J4_cmpeq_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_nt_Rs16 & J4_cmpeq_tp0_jump_nt_Rt16 & J4_cmpeq_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -14766,7 +15440,7 @@
 :J4_cmpeq_fp0_jump_nt J4_cmpeq_fp0_jump_nt_Rs16 J4_cmpeq_fp0_jump_nt_Rt16 J4_cmpeq_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_nt_Rs16 & J4_cmpeq_fp0_jump_nt_Rt16 & J4_cmpeq_fp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp0_jump_nt_Rs16 == J4_cmpeq_fp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -14784,7 +15458,7 @@
 :J4_cmpeq_fp0_jump_nt_part1 J4_cmpeq_fp0_jump_nt_Rs16 J4_cmpeq_fp0_jump_nt_Rt16 J4_cmpeq_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_nt_Rs16 & J4_cmpeq_fp0_jump_nt_Rt16 & J4_cmpeq_fp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp0_jump_nt_Rs16 == J4_cmpeq_fp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeq_fp0_jump_nt_part2 J4_cmpeq_fp0_jump_nt_Rs16 J4_cmpeq_fp0_jump_nt_Rt16 J4_cmpeq_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_nt_Rs16 & J4_cmpeq_fp0_jump_nt_Rt16 & J4_cmpeq_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -14805,7 +15479,7 @@
 :J4_cmpeq_tp0_jump_t J4_cmpeq_tp0_jump_t_Rs16 J4_cmpeq_tp0_jump_t_Rt16 J4_cmpeq_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_t_Rs16 & J4_cmpeq_tp0_jump_t_Rt16 & J4_cmpeq_tp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp0_jump_t_Rs16 == J4_cmpeq_tp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -14821,7 +15495,7 @@
 :J4_cmpeq_tp0_jump_t_part1 J4_cmpeq_tp0_jump_t_Rs16 J4_cmpeq_tp0_jump_t_Rt16 J4_cmpeq_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_t_Rs16 & J4_cmpeq_tp0_jump_t_Rt16 & J4_cmpeq_tp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp0_jump_t_Rs16 == J4_cmpeq_tp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeq_tp0_jump_t_part2 J4_cmpeq_tp0_jump_t_Rs16 J4_cmpeq_tp0_jump_t_Rt16 J4_cmpeq_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp0_jump_t_Rs16 & J4_cmpeq_tp0_jump_t_Rt16 & J4_cmpeq_tp0_jump_t_r9_2 & part2 = 1 {
@@ -14840,7 +15514,7 @@
 :J4_cmpeq_fp0_jump_t J4_cmpeq_fp0_jump_t_Rs16 J4_cmpeq_fp0_jump_t_Rt16 J4_cmpeq_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_t_Rs16 & J4_cmpeq_fp0_jump_t_Rt16 & J4_cmpeq_fp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp0_jump_t_Rs16 == J4_cmpeq_fp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -14858,7 +15532,7 @@
 :J4_cmpeq_fp0_jump_t_part1 J4_cmpeq_fp0_jump_t_Rs16 J4_cmpeq_fp0_jump_t_Rt16 J4_cmpeq_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_t_Rs16 & J4_cmpeq_fp0_jump_t_Rt16 & J4_cmpeq_fp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp0_jump_t_Rs16 == J4_cmpeq_fp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpeq_fp0_jump_t_part2 J4_cmpeq_fp0_jump_t_Rs16 J4_cmpeq_fp0_jump_t_Rt16 J4_cmpeq_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp0_jump_t_Rs16 & J4_cmpeq_fp0_jump_t_Rt16 & J4_cmpeq_fp0_jump_t_r9_2 & part2 = 1 {
@@ -14879,7 +15553,7 @@
 :J4_cmpeq_tp1_jump_nt J4_cmpeq_tp1_jump_nt_Rs16 J4_cmpeq_tp1_jump_nt_Rt16 J4_cmpeq_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_nt_Rs16 & J4_cmpeq_tp1_jump_nt_Rt16 & J4_cmpeq_tp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp1_jump_nt_Rs16 == J4_cmpeq_tp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -14895,7 +15569,7 @@
 :J4_cmpeq_tp1_jump_nt_part1 J4_cmpeq_tp1_jump_nt_Rs16 J4_cmpeq_tp1_jump_nt_Rt16 J4_cmpeq_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_nt_Rs16 & J4_cmpeq_tp1_jump_nt_Rt16 & J4_cmpeq_tp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp1_jump_nt_Rs16 == J4_cmpeq_tp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeq_tp1_jump_nt_part2 J4_cmpeq_tp1_jump_nt_Rs16 J4_cmpeq_tp1_jump_nt_Rt16 J4_cmpeq_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_nt_Rs16 & J4_cmpeq_tp1_jump_nt_Rt16 & J4_cmpeq_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -14914,7 +15588,7 @@
 :J4_cmpeq_fp1_jump_nt J4_cmpeq_fp1_jump_nt_Rs16 J4_cmpeq_fp1_jump_nt_Rt16 J4_cmpeq_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_nt_Rs16 & J4_cmpeq_fp1_jump_nt_Rt16 & J4_cmpeq_fp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp1_jump_nt_Rs16 == J4_cmpeq_fp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -14932,7 +15606,7 @@
 :J4_cmpeq_fp1_jump_nt_part1 J4_cmpeq_fp1_jump_nt_Rs16 J4_cmpeq_fp1_jump_nt_Rt16 J4_cmpeq_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_nt_Rs16 & J4_cmpeq_fp1_jump_nt_Rt16 & J4_cmpeq_fp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp1_jump_nt_Rs16 == J4_cmpeq_fp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeq_fp1_jump_nt_part2 J4_cmpeq_fp1_jump_nt_Rs16 J4_cmpeq_fp1_jump_nt_Rt16 J4_cmpeq_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_nt_Rs16 & J4_cmpeq_fp1_jump_nt_Rt16 & J4_cmpeq_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -14953,7 +15627,7 @@
 :J4_cmpeq_tp1_jump_t J4_cmpeq_tp1_jump_t_Rs16 J4_cmpeq_tp1_jump_t_Rt16 J4_cmpeq_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_t_Rs16 & J4_cmpeq_tp1_jump_t_Rt16 & J4_cmpeq_tp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp1_jump_t_Rs16 == J4_cmpeq_tp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -14969,7 +15643,7 @@
 :J4_cmpeq_tp1_jump_t_part1 J4_cmpeq_tp1_jump_t_Rs16 J4_cmpeq_tp1_jump_t_Rt16 J4_cmpeq_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_t_Rs16 & J4_cmpeq_tp1_jump_t_Rt16 & J4_cmpeq_tp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_tp1_jump_t_Rs16 == J4_cmpeq_tp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeq_tp1_jump_t_part2 J4_cmpeq_tp1_jump_t_Rs16 J4_cmpeq_tp1_jump_t_Rt16 J4_cmpeq_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_tp1_jump_t_Rs16 & J4_cmpeq_tp1_jump_t_Rt16 & J4_cmpeq_tp1_jump_t_r9_2 & part2 = 1 {
@@ -14988,7 +15662,7 @@
 :J4_cmpeq_fp1_jump_t J4_cmpeq_fp1_jump_t_Rs16 J4_cmpeq_fp1_jump_t_Rt16 J4_cmpeq_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_t_Rs16 & J4_cmpeq_fp1_jump_t_Rt16 & J4_cmpeq_fp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp1_jump_t_Rs16 == J4_cmpeq_fp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -15006,7 +15680,7 @@
 :J4_cmpeq_fp1_jump_t_part1 J4_cmpeq_fp1_jump_t_Rs16 J4_cmpeq_fp1_jump_t_Rt16 J4_cmpeq_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_t_Rs16 & J4_cmpeq_fp1_jump_t_Rt16 & J4_cmpeq_fp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpeq_fp1_jump_t_Rs16 == J4_cmpeq_fp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpeq_fp1_jump_t_part2 J4_cmpeq_fp1_jump_t_Rs16 J4_cmpeq_fp1_jump_t_Rt16 J4_cmpeq_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpeq_fp1_jump_t_Rs16 & J4_cmpeq_fp1_jump_t_Rt16 & J4_cmpeq_fp1_jump_t_r9_2 & part2 = 1 {
@@ -15027,7 +15701,7 @@
 :J4_cmpgt_tp0_jump_nt J4_cmpgt_tp0_jump_nt_Rs16 J4_cmpgt_tp0_jump_nt_Rt16 J4_cmpgt_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_nt_Rs16 & J4_cmpgt_tp0_jump_nt_Rt16 & J4_cmpgt_tp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp0_jump_nt_Rs16 s> J4_cmpgt_tp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -15043,7 +15717,7 @@
 :J4_cmpgt_tp0_jump_nt_part1 J4_cmpgt_tp0_jump_nt_Rs16 J4_cmpgt_tp0_jump_nt_Rt16 J4_cmpgt_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_nt_Rs16 & J4_cmpgt_tp0_jump_nt_Rt16 & J4_cmpgt_tp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp0_jump_nt_Rs16 s> J4_cmpgt_tp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgt_tp0_jump_nt_part2 J4_cmpgt_tp0_jump_nt_Rs16 J4_cmpgt_tp0_jump_nt_Rt16 J4_cmpgt_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_nt_Rs16 & J4_cmpgt_tp0_jump_nt_Rt16 & J4_cmpgt_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -15062,7 +15736,7 @@
 :J4_cmpgt_fp0_jump_nt J4_cmpgt_fp0_jump_nt_Rs16 J4_cmpgt_fp0_jump_nt_Rt16 J4_cmpgt_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_nt_Rs16 & J4_cmpgt_fp0_jump_nt_Rt16 & J4_cmpgt_fp0_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp0_jump_nt_Rs16 s> J4_cmpgt_fp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -15080,7 +15754,7 @@
 :J4_cmpgt_fp0_jump_nt_part1 J4_cmpgt_fp0_jump_nt_Rs16 J4_cmpgt_fp0_jump_nt_Rt16 J4_cmpgt_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_nt_Rs16 & J4_cmpgt_fp0_jump_nt_Rt16 & J4_cmpgt_fp0_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp0_jump_nt_Rs16 s> J4_cmpgt_fp0_jump_nt_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgt_fp0_jump_nt_part2 J4_cmpgt_fp0_jump_nt_Rs16 J4_cmpgt_fp0_jump_nt_Rt16 J4_cmpgt_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_nt_Rs16 & J4_cmpgt_fp0_jump_nt_Rt16 & J4_cmpgt_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -15101,7 +15775,7 @@
 :J4_cmpgt_tp0_jump_t J4_cmpgt_tp0_jump_t_Rs16 J4_cmpgt_tp0_jump_t_Rt16 J4_cmpgt_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_t_Rs16 & J4_cmpgt_tp0_jump_t_Rt16 & J4_cmpgt_tp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp0_jump_t_Rs16 s> J4_cmpgt_tp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -15117,7 +15791,7 @@
 :J4_cmpgt_tp0_jump_t_part1 J4_cmpgt_tp0_jump_t_Rs16 J4_cmpgt_tp0_jump_t_Rt16 J4_cmpgt_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_t_Rs16 & J4_cmpgt_tp0_jump_t_Rt16 & J4_cmpgt_tp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp0_jump_t_Rs16 s> J4_cmpgt_tp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgt_tp0_jump_t_part2 J4_cmpgt_tp0_jump_t_Rs16 J4_cmpgt_tp0_jump_t_Rt16 J4_cmpgt_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp0_jump_t_Rs16 & J4_cmpgt_tp0_jump_t_Rt16 & J4_cmpgt_tp0_jump_t_r9_2 & part2 = 1 {
@@ -15136,7 +15810,7 @@
 :J4_cmpgt_fp0_jump_t J4_cmpgt_fp0_jump_t_Rs16 J4_cmpgt_fp0_jump_t_Rt16 J4_cmpgt_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_t_Rs16 & J4_cmpgt_fp0_jump_t_Rt16 & J4_cmpgt_fp0_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp0_jump_t_Rs16 s> J4_cmpgt_fp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P0);
   local tmp2:1;
@@ -15154,7 +15828,7 @@
 :J4_cmpgt_fp0_jump_t_part1 J4_cmpgt_fp0_jump_t_Rs16 J4_cmpgt_fp0_jump_t_Rt16 J4_cmpgt_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_t_Rs16 & J4_cmpgt_fp0_jump_t_Rt16 & J4_cmpgt_fp0_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp0_jump_t_Rs16 s> J4_cmpgt_fp0_jump_t_Rt16;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :J4_cmpgt_fp0_jump_t_part2 J4_cmpgt_fp0_jump_t_Rs16 J4_cmpgt_fp0_jump_t_Rt16 J4_cmpgt_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp0_jump_t_Rs16 & J4_cmpgt_fp0_jump_t_Rt16 & J4_cmpgt_fp0_jump_t_r9_2 & part2 = 1 {
@@ -15175,7 +15849,7 @@
 :J4_cmpgt_tp1_jump_nt J4_cmpgt_tp1_jump_nt_Rs16 J4_cmpgt_tp1_jump_nt_Rt16 J4_cmpgt_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_nt_Rs16 & J4_cmpgt_tp1_jump_nt_Rt16 & J4_cmpgt_tp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp1_jump_nt_Rs16 s> J4_cmpgt_tp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -15191,7 +15865,7 @@
 :J4_cmpgt_tp1_jump_nt_part1 J4_cmpgt_tp1_jump_nt_Rs16 J4_cmpgt_tp1_jump_nt_Rt16 J4_cmpgt_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_nt_Rs16 & J4_cmpgt_tp1_jump_nt_Rt16 & J4_cmpgt_tp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp1_jump_nt_Rs16 s> J4_cmpgt_tp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgt_tp1_jump_nt_part2 J4_cmpgt_tp1_jump_nt_Rs16 J4_cmpgt_tp1_jump_nt_Rt16 J4_cmpgt_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_nt_Rs16 & J4_cmpgt_tp1_jump_nt_Rt16 & J4_cmpgt_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -15210,7 +15884,7 @@
 :J4_cmpgt_fp1_jump_nt J4_cmpgt_fp1_jump_nt_Rs16 J4_cmpgt_fp1_jump_nt_Rt16 J4_cmpgt_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_nt_Rs16 & J4_cmpgt_fp1_jump_nt_Rt16 & J4_cmpgt_fp1_jump_nt_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp1_jump_nt_Rs16 s> J4_cmpgt_fp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -15228,7 +15902,7 @@
 :J4_cmpgt_fp1_jump_nt_part1 J4_cmpgt_fp1_jump_nt_Rs16 J4_cmpgt_fp1_jump_nt_Rt16 J4_cmpgt_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_nt_Rs16 & J4_cmpgt_fp1_jump_nt_Rt16 & J4_cmpgt_fp1_jump_nt_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp1_jump_nt_Rs16 s> J4_cmpgt_fp1_jump_nt_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgt_fp1_jump_nt_part2 J4_cmpgt_fp1_jump_nt_Rs16 J4_cmpgt_fp1_jump_nt_Rt16 J4_cmpgt_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_nt_Rs16 & J4_cmpgt_fp1_jump_nt_Rt16 & J4_cmpgt_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -15249,7 +15923,7 @@
 :J4_cmpgt_tp1_jump_t J4_cmpgt_tp1_jump_t_Rs16 J4_cmpgt_tp1_jump_t_Rt16 J4_cmpgt_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_t_Rs16 & J4_cmpgt_tp1_jump_t_Rt16 & J4_cmpgt_tp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp1_jump_t_Rs16 s> J4_cmpgt_tp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -15265,7 +15939,7 @@
 :J4_cmpgt_tp1_jump_t_part1 J4_cmpgt_tp1_jump_t_Rs16 J4_cmpgt_tp1_jump_t_Rt16 J4_cmpgt_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_t_Rs16 & J4_cmpgt_tp1_jump_t_Rt16 & J4_cmpgt_tp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_tp1_jump_t_Rs16 s> J4_cmpgt_tp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgt_tp1_jump_t_part2 J4_cmpgt_tp1_jump_t_Rs16 J4_cmpgt_tp1_jump_t_Rt16 J4_cmpgt_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_tp1_jump_t_Rs16 & J4_cmpgt_tp1_jump_t_Rt16 & J4_cmpgt_tp1_jump_t_r9_2 & part2 = 1 {
@@ -15284,7 +15958,7 @@
 :J4_cmpgt_fp1_jump_t J4_cmpgt_fp1_jump_t_Rs16 J4_cmpgt_fp1_jump_t_Rt16 J4_cmpgt_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_t_Rs16 & J4_cmpgt_fp1_jump_t_Rt16 & J4_cmpgt_fp1_jump_t_r9_2 & part1 = 0 & part2 = 0 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp1_jump_t_Rs16 s> J4_cmpgt_fp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
   local tmp1:1;
   tmp1 = newreg(P1);
   local tmp2:1;
@@ -15302,7 +15976,7 @@
 :J4_cmpgt_fp1_jump_t_part1 J4_cmpgt_fp1_jump_t_Rs16 J4_cmpgt_fp1_jump_t_Rt16 J4_cmpgt_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_t_Rs16 & J4_cmpgt_fp1_jump_t_Rt16 & J4_cmpgt_fp1_jump_t_r9_2 & part1 = 1 {
   local tmp0:1;
   tmp0 = J4_cmpgt_fp1_jump_t_Rs16 s> J4_cmpgt_fp1_jump_t_Rt16;
-  P1 = tmp0;
+  D_P1 = tmp0;
 }
 
 :J4_cmpgt_fp1_jump_t_part2 J4_cmpgt_fp1_jump_t_Rs16 J4_cmpgt_fp1_jump_t_Rt16 J4_cmpgt_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgt_fp1_jump_t_Rs16 & J4_cmpgt_fp1_jump_t_Rt16 & J4_cmpgt_fp1_jump_t_r9_2 & part2 = 1 {
@@ -15325,7 +15999,7 @@
   tmp0 = J4_cmpgtu_tp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp0_jump_nt_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -15343,7 +16017,7 @@
   tmp0 = J4_cmpgtu_tp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp0_jump_nt_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtu_tp0_jump_nt_part2 J4_cmpgtu_tp0_jump_nt_Rs16 J4_cmpgtu_tp0_jump_nt_Rt16 J4_cmpgtu_tp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp0_jump_nt_Rs16 & J4_cmpgtu_tp0_jump_nt_Rt16 & J4_cmpgtu_tp0_jump_nt_r9_2 & part2 = 1 {
@@ -15364,7 +16038,7 @@
   tmp0 = J4_cmpgtu_fp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp0_jump_nt_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -15384,7 +16058,7 @@
   tmp0 = J4_cmpgtu_fp0_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp0_jump_nt_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtu_fp0_jump_nt_part2 J4_cmpgtu_fp0_jump_nt_Rs16 J4_cmpgtu_fp0_jump_nt_Rt16 J4_cmpgtu_fp0_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp0_jump_nt_Rs16 & J4_cmpgtu_fp0_jump_nt_Rt16 & J4_cmpgtu_fp0_jump_nt_r9_2 & part2 = 1 {
@@ -15407,7 +16081,7 @@
   tmp0 = J4_cmpgtu_tp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp0_jump_t_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -15425,7 +16099,7 @@
   tmp0 = J4_cmpgtu_tp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp0_jump_t_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtu_tp0_jump_t_part2 J4_cmpgtu_tp0_jump_t_Rs16 J4_cmpgtu_tp0_jump_t_Rt16 J4_cmpgtu_tp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp0_jump_t_Rs16 & J4_cmpgtu_tp0_jump_t_Rt16 & J4_cmpgtu_tp0_jump_t_r9_2 & part2 = 1 {
@@ -15446,7 +16120,7 @@
   tmp0 = J4_cmpgtu_fp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp0_jump_t_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P0);
   local tmp3:1;
@@ -15466,7 +16140,7 @@
   tmp0 = J4_cmpgtu_fp0_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp0_jump_t_Rt16;
-  P0 = tmp1;
+  D_P0 = tmp1;
 }
 
 :J4_cmpgtu_fp0_jump_t_part2 J4_cmpgtu_fp0_jump_t_Rs16 J4_cmpgtu_fp0_jump_t_Rt16 J4_cmpgtu_fp0_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp0_jump_t_Rs16 & J4_cmpgtu_fp0_jump_t_Rt16 & J4_cmpgtu_fp0_jump_t_r9_2 & part2 = 1 {
@@ -15489,7 +16163,7 @@
   tmp0 = J4_cmpgtu_tp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp1_jump_nt_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -15507,7 +16181,7 @@
   tmp0 = J4_cmpgtu_tp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp1_jump_nt_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtu_tp1_jump_nt_part2 J4_cmpgtu_tp1_jump_nt_Rs16 J4_cmpgtu_tp1_jump_nt_Rt16 J4_cmpgtu_tp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp1_jump_nt_Rs16 & J4_cmpgtu_tp1_jump_nt_Rt16 & J4_cmpgtu_tp1_jump_nt_r9_2 & part2 = 1 {
@@ -15528,7 +16202,7 @@
   tmp0 = J4_cmpgtu_fp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp1_jump_nt_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -15548,7 +16222,7 @@
   tmp0 = J4_cmpgtu_fp1_jump_nt_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp1_jump_nt_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtu_fp1_jump_nt_part2 J4_cmpgtu_fp1_jump_nt_Rs16 J4_cmpgtu_fp1_jump_nt_Rt16 J4_cmpgtu_fp1_jump_nt_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp1_jump_nt_Rs16 & J4_cmpgtu_fp1_jump_nt_Rt16 & J4_cmpgtu_fp1_jump_nt_r9_2 & part2 = 1 {
@@ -15571,7 +16245,7 @@
   tmp0 = J4_cmpgtu_tp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp1_jump_t_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -15589,7 +16263,7 @@
   tmp0 = J4_cmpgtu_tp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_tp1_jump_t_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtu_tp1_jump_t_part2 J4_cmpgtu_tp1_jump_t_Rs16 J4_cmpgtu_tp1_jump_t_Rt16 J4_cmpgtu_tp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_tp1_jump_t_Rs16 & J4_cmpgtu_tp1_jump_t_Rt16 & J4_cmpgtu_tp1_jump_t_r9_2 & part2 = 1 {
@@ -15610,7 +16284,7 @@
   tmp0 = J4_cmpgtu_fp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp1_jump_t_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
   local tmp2:1;
   tmp2 = newreg(P1);
   local tmp3:1;
@@ -15630,7 +16304,7 @@
   tmp0 = J4_cmpgtu_fp1_jump_t_Rs16;
   local tmp1:1;
   tmp1 = tmp0 > J4_cmpgtu_fp1_jump_t_Rt16;
-  P1 = tmp1;
+  D_P1 = tmp1;
 }
 
 :J4_cmpgtu_fp1_jump_t_part2 J4_cmpgtu_fp1_jump_t_Rs16 J4_cmpgtu_fp1_jump_t_Rt16 J4_cmpgtu_fp1_jump_t_r9_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 0 & J4_cmpgtu_fp1_jump_t_Rs16 & J4_cmpgtu_fp1_jump_t_Rt16 & J4_cmpgtu_fp1_jump_t_r9_2 & part2 = 1 {
@@ -16579,95 +17253,95 @@
 }
 
 :J2_loop0r J2_loop0r_Rs32 J2_loop0r_r7_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop0r_Rs32 & J2_loop0r_r7_2 {
-  C0 = J2_loop0r_r7_2;
-  C1 = J2_loop0r_Rs32;
+  D_C0 = J2_loop0r_r7_2;
+  D_C1 = J2_loop0r_Rs32;
   local tmp0:4;
   tmp0 = 0;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
 }
 
 :J2_loop1r J2_loop1r_Rs32 J2_loop1r_r7_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop1r_Rs32 & J2_loop1r_r7_2 {
-  C2 = J2_loop1r_r7_2;
-  C3 = J2_loop1r_Rs32;
+  D_C2 = J2_loop1r_r7_2;
+  D_C3 = J2_loop1r_Rs32;
 }
 
 :J2_loop0i J2_loop0i_r7_2 J2_loop0i_U10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop0i_r7_2 & J2_loop0i_U10 {
-  C0 = J2_loop0i_r7_2;
-  C1 = J2_loop0i_U10;
+  D_C0 = J2_loop0i_r7_2;
+  D_C1 = J2_loop0i_U10;
   local tmp0:4;
   tmp0 = 0;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
 }
 
 :J2_loop1i J2_loop1i_r7_2 J2_loop1i_U10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_loop1i_r7_2 & J2_loop1i_U10 {
-  C2 = J2_loop1i_r7_2;
-  C3 = J2_loop1i_U10;
+  D_C2 = J2_loop1i_r7_2;
+  D_C3 = J2_loop1i_U10;
 }
 
 :J2_ploop1sr J2_ploop1sr_Rs32 J2_ploop1sr_r7_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop1sr_Rs32 & J2_ploop1sr_r7_2 {
-  C0 = J2_ploop1sr_r7_2;
-  C1 = J2_ploop1sr_Rs32;
+  D_C0 = J2_ploop1sr_r7_2;
+  D_C1 = J2_ploop1sr_Rs32;
   local tmp0:4;
   tmp0 = 1;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :J2_ploop1si J2_ploop1si_r7_2 J2_ploop1si_U10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop1si_r7_2 & J2_ploop1si_U10 {
-  C0 = J2_ploop1si_r7_2;
-  C1 = J2_ploop1si_U10;
+  D_C0 = J2_ploop1si_r7_2;
+  D_C1 = J2_ploop1si_U10;
   local tmp0:4;
   tmp0 = 1;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :J2_ploop2sr J2_ploop2sr_Rs32 J2_ploop2sr_r7_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop2sr_Rs32 & J2_ploop2sr_r7_2 {
-  C0 = J2_ploop2sr_r7_2;
-  C1 = J2_ploop2sr_Rs32;
+  D_C0 = J2_ploop2sr_r7_2;
+  D_C1 = J2_ploop2sr_Rs32;
   local tmp0:4;
   tmp0 = 2;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :J2_ploop2si J2_ploop2si_r7_2 J2_ploop2si_U10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop2si_r7_2 & J2_ploop2si_U10 {
-  C0 = J2_ploop2si_r7_2;
-  C1 = J2_ploop2si_U10;
+  D_C0 = J2_ploop2si_r7_2;
+  D_C1 = J2_ploop2si_U10;
   local tmp0:4;
   tmp0 = 2;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :J2_ploop3sr J2_ploop3sr_Rs32 J2_ploop3sr_r7_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop3sr_Rs32 & J2_ploop3sr_r7_2 {
-  C0 = J2_ploop3sr_r7_2;
-  C1 = J2_ploop3sr_Rs32;
+  D_C0 = J2_ploop3sr_r7_2;
+  D_C1 = J2_ploop3sr_Rs32;
   local tmp0:4;
   tmp0 = 3;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :J2_ploop3si J2_ploop3si_r7_2 J2_ploop3si_U10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & J2_ploop3si_r7_2 & J2_ploop3si_U10 {
-  C0 = J2_ploop3si_r7_2;
-  C1 = J2_ploop3si_U10;
+  D_C0 = J2_ploop3si_r7_2;
+  D_C1 = J2_ploop3si_U10;
   local tmp0:4;
   tmp0 = 3;
-  C8[8,2] = tmp0;
+  D_C8[8,2] = tmp0;
   local tmp1:4;
   tmp1 = 0;
-  P3 = tmp1:1;
+  D_P3 = tmp1:1;
 }
 
 :L2_loadrub_io L2_loadrub_io_Rd32 L2_loadrub_io_Rs32 L2_loadrub_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_io_Rd32 & L2_loadrub_io_Rs32 & L2_loadrub_io_s11_0 {
@@ -16692,55 +17366,55 @@
   L4_loadrub_ur_Rd32 = zext(tmp2);
 }
 
-:L4_loadrub_ap L4_loadrub_ap_Rd32 L4_loadrub_ap_Re32 L4_loadrub_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrub_ap_Rd32 & L4_loadrub_ap_Re32 & L4_loadrub_ap_U6 {
+:L4_loadrub_ap L4_loadrub_ap_Rd32 L4_loadrub_ap_Re32 L4_loadrub_ap_Re32d L4_loadrub_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrub_ap_Rd32 & L4_loadrub_ap_Re32 & L4_loadrub_ap_Re32d & L4_loadrub_ap_U6 {
   local EA:4;
   EA = L4_loadrub_ap_U6;
   local tmp0:1;
   tmp0 = *:1 EA;
   L4_loadrub_ap_Rd32 = zext(tmp0);
-  L4_loadrub_ap_Re32 = L4_loadrub_ap_U6;
+  L4_loadrub_ap_Re32d = L4_loadrub_ap_U6;
 }
 
-:L2_loadrub_pr L2_loadrub_pr_Rd32 L2_loadrub_pr_Rx32 L2_loadrub_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pr_Rd32 & L2_loadrub_pr_Rx32 & L2_loadrub_pr_Mu2 {
+:L2_loadrub_pr L2_loadrub_pr_Rd32 L2_loadrub_pr_Rx32 L2_loadrub_pr_Rx32d L2_loadrub_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pr_Rd32 & L2_loadrub_pr_Rx32 & L2_loadrub_pr_Rx32d & L2_loadrub_pr_Mu2 {
   local EA:4;
   EA = L2_loadrub_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadrub_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrub_pr_Rx32 + tmp0;
-  L2_loadrub_pr_Rx32 = tmp1;
+  L2_loadrub_pr_Rx32d = tmp1;
   local tmp2:1;
   tmp2 = *:1 EA;
   L2_loadrub_pr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrub_pbr L2_loadrub_pbr_Rd32 L2_loadrub_pbr_Rx32 L2_loadrub_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pbr_Rd32 & L2_loadrub_pbr_Rx32 & L2_loadrub_pbr_Mu2 {
+:L2_loadrub_pbr L2_loadrub_pbr_Rd32 L2_loadrub_pbr_Rx32 L2_loadrub_pbr_Rx32d L2_loadrub_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pbr_Rd32 & L2_loadrub_pbr_Rx32 & L2_loadrub_pbr_Rx32d & L2_loadrub_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadrub_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadrub_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrub_pbr_Rx32 + tmp0;
-  L2_loadrub_pbr_Rx32 = tmp1;
+  L2_loadrub_pbr_Rx32d = tmp1;
   local tmp2:1;
   tmp2 = *:1 EA;
   L2_loadrub_pbr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrub_pi L2_loadrub_pi_Rd32 L2_loadrub_pi_Rx32 L2_loadrub_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pi_Rd32 & L2_loadrub_pi_Rx32 & L2_loadrub_pi_s4_0 {
+:L2_loadrub_pi L2_loadrub_pi_Rd32 L2_loadrub_pi_Rx32 L2_loadrub_pi_Rx32d L2_loadrub_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pi_Rd32 & L2_loadrub_pi_Rx32 & L2_loadrub_pi_Rx32d & L2_loadrub_pi_s4_0 {
   local EA:4;
   EA = L2_loadrub_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadrub_pi_Rx32 + L2_loadrub_pi_s4_0;
-  L2_loadrub_pi_Rx32 = tmp0;
+  L2_loadrub_pi_Rx32d = tmp0;
   local tmp1:1;
   tmp1 = *:1 EA;
   L2_loadrub_pi_Rd32 = zext(tmp1);
 }
 
-:L2_loadrub_pci L2_loadrub_pci_Rd32 L2_loadrub_pci_Rx32 L2_loadrub_pci_Mu2 L2_loadrub_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pci_Rd32 & L2_loadrub_pci_Rx32 & L2_loadrub_pci_Mu2 & L2_loadrub_pci_s4_0 unimpl
+:L2_loadrub_pci L2_loadrub_pci_Rd32 L2_loadrub_pci_Rx32 L2_loadrub_pci_Rx32d L2_loadrub_pci_Mu2 L2_loadrub_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pci_Rd32 & L2_loadrub_pci_Rx32 & L2_loadrub_pci_Rx32d & L2_loadrub_pci_Mu2 & L2_loadrub_pci_s4_0 unimpl
 
-:L2_loadrub_pcr L2_loadrub_pcr_Rd32 L2_loadrub_pcr_Rx32 L2_loadrub_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pcr_Rd32 & L2_loadrub_pcr_Rx32 & L2_loadrub_pcr_Mu2 unimpl
+:L2_loadrub_pcr L2_loadrub_pcr_Rd32 L2_loadrub_pcr_Rx32 L2_loadrub_pcr_Rx32d L2_loadrub_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrub_pcr_Rd32 & L2_loadrub_pcr_Rx32 & L2_loadrub_pcr_Rx32d & L2_loadrub_pcr_Mu2 unimpl
 
 :L2_loadrb_io L2_loadrb_io_Rd32 L2_loadrb_io_Rs32 L2_loadrb_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_io_Rd32 & L2_loadrb_io_Rs32 & L2_loadrb_io_s11_0 {
   local EA:4;
@@ -16764,55 +17438,55 @@
   L4_loadrb_ur_Rd32 = zext(tmp2);
 }
 
-:L4_loadrb_ap L4_loadrb_ap_Rd32 L4_loadrb_ap_Re32 L4_loadrb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrb_ap_Rd32 & L4_loadrb_ap_Re32 & L4_loadrb_ap_U6 {
+:L4_loadrb_ap L4_loadrb_ap_Rd32 L4_loadrb_ap_Re32 L4_loadrb_ap_Re32d L4_loadrb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrb_ap_Rd32 & L4_loadrb_ap_Re32 & L4_loadrb_ap_Re32d & L4_loadrb_ap_U6 {
   local EA:4;
   EA = L4_loadrb_ap_U6;
   local tmp0:1;
   tmp0 = *:1 EA;
   L4_loadrb_ap_Rd32 = zext(tmp0);
-  L4_loadrb_ap_Re32 = L4_loadrb_ap_U6;
+  L4_loadrb_ap_Re32d = L4_loadrb_ap_U6;
 }
 
-:L2_loadrb_pr L2_loadrb_pr_Rd32 L2_loadrb_pr_Rx32 L2_loadrb_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pr_Rd32 & L2_loadrb_pr_Rx32 & L2_loadrb_pr_Mu2 {
+:L2_loadrb_pr L2_loadrb_pr_Rd32 L2_loadrb_pr_Rx32 L2_loadrb_pr_Rx32d L2_loadrb_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pr_Rd32 & L2_loadrb_pr_Rx32 & L2_loadrb_pr_Rx32d & L2_loadrb_pr_Mu2 {
   local EA:4;
   EA = L2_loadrb_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadrb_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrb_pr_Rx32 + tmp0;
-  L2_loadrb_pr_Rx32 = tmp1;
+  L2_loadrb_pr_Rx32d = tmp1;
   local tmp2:1;
   tmp2 = *:1 EA;
   L2_loadrb_pr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrb_pbr L2_loadrb_pbr_Rd32 L2_loadrb_pbr_Rx32 L2_loadrb_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pbr_Rd32 & L2_loadrb_pbr_Rx32 & L2_loadrb_pbr_Mu2 {
+:L2_loadrb_pbr L2_loadrb_pbr_Rd32 L2_loadrb_pbr_Rx32 L2_loadrb_pbr_Rx32d L2_loadrb_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pbr_Rd32 & L2_loadrb_pbr_Rx32 & L2_loadrb_pbr_Rx32d & L2_loadrb_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadrb_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadrb_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrb_pbr_Rx32 + tmp0;
-  L2_loadrb_pbr_Rx32 = tmp1;
+  L2_loadrb_pbr_Rx32d = tmp1;
   local tmp2:1;
   tmp2 = *:1 EA;
   L2_loadrb_pbr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrb_pi L2_loadrb_pi_Rd32 L2_loadrb_pi_Rx32 L2_loadrb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pi_Rd32 & L2_loadrb_pi_Rx32 & L2_loadrb_pi_s4_0 {
+:L2_loadrb_pi L2_loadrb_pi_Rd32 L2_loadrb_pi_Rx32 L2_loadrb_pi_Rx32d L2_loadrb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pi_Rd32 & L2_loadrb_pi_Rx32 & L2_loadrb_pi_Rx32d & L2_loadrb_pi_s4_0 {
   local EA:4;
   EA = L2_loadrb_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadrb_pi_Rx32 + L2_loadrb_pi_s4_0;
-  L2_loadrb_pi_Rx32 = tmp0;
+  L2_loadrb_pi_Rx32d = tmp0;
   local tmp1:1;
   tmp1 = *:1 EA;
   L2_loadrb_pi_Rd32 = zext(tmp1);
 }
 
-:L2_loadrb_pci L2_loadrb_pci_Rd32 L2_loadrb_pci_Rx32 L2_loadrb_pci_Mu2 L2_loadrb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pci_Rd32 & L2_loadrb_pci_Rx32 & L2_loadrb_pci_Mu2 & L2_loadrb_pci_s4_0 unimpl
+:L2_loadrb_pci L2_loadrb_pci_Rd32 L2_loadrb_pci_Rx32 L2_loadrb_pci_Rx32d L2_loadrb_pci_Mu2 L2_loadrb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pci_Rd32 & L2_loadrb_pci_Rx32 & L2_loadrb_pci_Rx32d & L2_loadrb_pci_Mu2 & L2_loadrb_pci_s4_0 unimpl
 
-:L2_loadrb_pcr L2_loadrb_pcr_Rd32 L2_loadrb_pcr_Rx32 L2_loadrb_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pcr_Rd32 & L2_loadrb_pcr_Rx32 & L2_loadrb_pcr_Mu2 unimpl
+:L2_loadrb_pcr L2_loadrb_pcr_Rd32 L2_loadrb_pcr_Rx32 L2_loadrb_pcr_Rx32d L2_loadrb_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrb_pcr_Rd32 & L2_loadrb_pcr_Rx32 & L2_loadrb_pcr_Rx32d & L2_loadrb_pcr_Mu2 unimpl
 
 :L2_loadruh_io L2_loadruh_io_Rd32 L2_loadruh_io_Rs32 L2_loadruh_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_io_Rd32 & L2_loadruh_io_Rs32 & L2_loadruh_io_s11_1 {
   local EA:4;
@@ -16836,55 +17510,55 @@
   L4_loadruh_ur_Rd32 = zext(tmp2);
 }
 
-:L4_loadruh_ap L4_loadruh_ap_Rd32 L4_loadruh_ap_Re32 L4_loadruh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadruh_ap_Rd32 & L4_loadruh_ap_Re32 & L4_loadruh_ap_U6 {
+:L4_loadruh_ap L4_loadruh_ap_Rd32 L4_loadruh_ap_Re32 L4_loadruh_ap_Re32d L4_loadruh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadruh_ap_Rd32 & L4_loadruh_ap_Re32 & L4_loadruh_ap_Re32d & L4_loadruh_ap_U6 {
   local EA:4;
   EA = L4_loadruh_ap_U6;
   local tmp0:2;
   tmp0 = *:2 EA;
   L4_loadruh_ap_Rd32 = zext(tmp0);
-  L4_loadruh_ap_Re32 = L4_loadruh_ap_U6;
+  L4_loadruh_ap_Re32d = L4_loadruh_ap_U6;
 }
 
-:L2_loadruh_pr L2_loadruh_pr_Rd32 L2_loadruh_pr_Rx32 L2_loadruh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pr_Rd32 & L2_loadruh_pr_Rx32 & L2_loadruh_pr_Mu2 {
+:L2_loadruh_pr L2_loadruh_pr_Rd32 L2_loadruh_pr_Rx32 L2_loadruh_pr_Rx32d L2_loadruh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pr_Rd32 & L2_loadruh_pr_Rx32 & L2_loadruh_pr_Rx32d & L2_loadruh_pr_Mu2 {
   local EA:4;
   EA = L2_loadruh_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadruh_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadruh_pr_Rx32 + tmp0;
-  L2_loadruh_pr_Rx32 = tmp1;
+  L2_loadruh_pr_Rx32d = tmp1;
   local tmp2:2;
   tmp2 = *:2 EA;
   L2_loadruh_pr_Rd32 = zext(tmp2);
 }
 
-:L2_loadruh_pbr L2_loadruh_pbr_Rd32 L2_loadruh_pbr_Rx32 L2_loadruh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pbr_Rd32 & L2_loadruh_pbr_Rx32 & L2_loadruh_pbr_Mu2 {
+:L2_loadruh_pbr L2_loadruh_pbr_Rd32 L2_loadruh_pbr_Rx32 L2_loadruh_pbr_Rx32d L2_loadruh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pbr_Rd32 & L2_loadruh_pbr_Rx32 & L2_loadruh_pbr_Rx32d & L2_loadruh_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadruh_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadruh_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadruh_pbr_Rx32 + tmp0;
-  L2_loadruh_pbr_Rx32 = tmp1;
+  L2_loadruh_pbr_Rx32d = tmp1;
   local tmp2:2;
   tmp2 = *:2 EA;
   L2_loadruh_pbr_Rd32 = zext(tmp2);
 }
 
-:L2_loadruh_pi L2_loadruh_pi_Rd32 L2_loadruh_pi_Rx32 L2_loadruh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pi_Rd32 & L2_loadruh_pi_Rx32 & L2_loadruh_pi_s4_1 {
+:L2_loadruh_pi L2_loadruh_pi_Rd32 L2_loadruh_pi_Rx32 L2_loadruh_pi_Rx32d L2_loadruh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pi_Rd32 & L2_loadruh_pi_Rx32 & L2_loadruh_pi_Rx32d & L2_loadruh_pi_s4_1 {
   local EA:4;
   EA = L2_loadruh_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadruh_pi_Rx32 + L2_loadruh_pi_s4_1;
-  L2_loadruh_pi_Rx32 = tmp0;
+  L2_loadruh_pi_Rx32d = tmp0;
   local tmp1:2;
   tmp1 = *:2 EA;
   L2_loadruh_pi_Rd32 = zext(tmp1);
 }
 
-:L2_loadruh_pci L2_loadruh_pci_Rd32 L2_loadruh_pci_Rx32 L2_loadruh_pci_Mu2 L2_loadruh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pci_Rd32 & L2_loadruh_pci_Rx32 & L2_loadruh_pci_Mu2 & L2_loadruh_pci_s4_1 unimpl
+:L2_loadruh_pci L2_loadruh_pci_Rd32 L2_loadruh_pci_Rx32 L2_loadruh_pci_Rx32d L2_loadruh_pci_Mu2 L2_loadruh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pci_Rd32 & L2_loadruh_pci_Rx32 & L2_loadruh_pci_Rx32d & L2_loadruh_pci_Mu2 & L2_loadruh_pci_s4_1 unimpl
 
-:L2_loadruh_pcr L2_loadruh_pcr_Rd32 L2_loadruh_pcr_Rx32 L2_loadruh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pcr_Rd32 & L2_loadruh_pcr_Rx32 & L2_loadruh_pcr_Mu2 unimpl
+:L2_loadruh_pcr L2_loadruh_pcr_Rd32 L2_loadruh_pcr_Rx32 L2_loadruh_pcr_Rx32d L2_loadruh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadruh_pcr_Rd32 & L2_loadruh_pcr_Rx32 & L2_loadruh_pcr_Rx32d & L2_loadruh_pcr_Mu2 unimpl
 
 :L2_loadrh_io L2_loadrh_io_Rd32 L2_loadrh_io_Rs32 L2_loadrh_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_io_Rd32 & L2_loadrh_io_Rs32 & L2_loadrh_io_s11_1 {
   local EA:4;
@@ -16908,55 +17582,55 @@
   L4_loadrh_ur_Rd32 = zext(tmp2);
 }
 
-:L4_loadrh_ap L4_loadrh_ap_Rd32 L4_loadrh_ap_Re32 L4_loadrh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrh_ap_Rd32 & L4_loadrh_ap_Re32 & L4_loadrh_ap_U6 {
+:L4_loadrh_ap L4_loadrh_ap_Rd32 L4_loadrh_ap_Re32 L4_loadrh_ap_Re32d L4_loadrh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrh_ap_Rd32 & L4_loadrh_ap_Re32 & L4_loadrh_ap_Re32d & L4_loadrh_ap_U6 {
   local EA:4;
   EA = L4_loadrh_ap_U6;
   local tmp0:2;
   tmp0 = *:2 EA;
   L4_loadrh_ap_Rd32 = zext(tmp0);
-  L4_loadrh_ap_Re32 = L4_loadrh_ap_U6;
+  L4_loadrh_ap_Re32d = L4_loadrh_ap_U6;
 }
 
-:L2_loadrh_pr L2_loadrh_pr_Rd32 L2_loadrh_pr_Rx32 L2_loadrh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pr_Rd32 & L2_loadrh_pr_Rx32 & L2_loadrh_pr_Mu2 {
+:L2_loadrh_pr L2_loadrh_pr_Rd32 L2_loadrh_pr_Rx32 L2_loadrh_pr_Rx32d L2_loadrh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pr_Rd32 & L2_loadrh_pr_Rx32 & L2_loadrh_pr_Rx32d & L2_loadrh_pr_Mu2 {
   local EA:4;
   EA = L2_loadrh_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadrh_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrh_pr_Rx32 + tmp0;
-  L2_loadrh_pr_Rx32 = tmp1;
+  L2_loadrh_pr_Rx32d = tmp1;
   local tmp2:2;
   tmp2 = *:2 EA;
   L2_loadrh_pr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrh_pbr L2_loadrh_pbr_Rd32 L2_loadrh_pbr_Rx32 L2_loadrh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pbr_Rd32 & L2_loadrh_pbr_Rx32 & L2_loadrh_pbr_Mu2 {
+:L2_loadrh_pbr L2_loadrh_pbr_Rd32 L2_loadrh_pbr_Rx32 L2_loadrh_pbr_Rx32d L2_loadrh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pbr_Rd32 & L2_loadrh_pbr_Rx32 & L2_loadrh_pbr_Rx32d & L2_loadrh_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadrh_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadrh_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrh_pbr_Rx32 + tmp0;
-  L2_loadrh_pbr_Rx32 = tmp1;
+  L2_loadrh_pbr_Rx32d = tmp1;
   local tmp2:2;
   tmp2 = *:2 EA;
   L2_loadrh_pbr_Rd32 = zext(tmp2);
 }
 
-:L2_loadrh_pi L2_loadrh_pi_Rd32 L2_loadrh_pi_Rx32 L2_loadrh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pi_Rd32 & L2_loadrh_pi_Rx32 & L2_loadrh_pi_s4_1 {
+:L2_loadrh_pi L2_loadrh_pi_Rd32 L2_loadrh_pi_Rx32 L2_loadrh_pi_Rx32d L2_loadrh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pi_Rd32 & L2_loadrh_pi_Rx32 & L2_loadrh_pi_Rx32d & L2_loadrh_pi_s4_1 {
   local EA:4;
   EA = L2_loadrh_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadrh_pi_Rx32 + L2_loadrh_pi_s4_1;
-  L2_loadrh_pi_Rx32 = tmp0;
+  L2_loadrh_pi_Rx32d = tmp0;
   local tmp1:2;
   tmp1 = *:2 EA;
   L2_loadrh_pi_Rd32 = zext(tmp1);
 }
 
-:L2_loadrh_pci L2_loadrh_pci_Rd32 L2_loadrh_pci_Rx32 L2_loadrh_pci_Mu2 L2_loadrh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pci_Rd32 & L2_loadrh_pci_Rx32 & L2_loadrh_pci_Mu2 & L2_loadrh_pci_s4_1 unimpl
+:L2_loadrh_pci L2_loadrh_pci_Rd32 L2_loadrh_pci_Rx32 L2_loadrh_pci_Rx32d L2_loadrh_pci_Mu2 L2_loadrh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pci_Rd32 & L2_loadrh_pci_Rx32 & L2_loadrh_pci_Rx32d & L2_loadrh_pci_Mu2 & L2_loadrh_pci_s4_1 unimpl
 
-:L2_loadrh_pcr L2_loadrh_pcr_Rd32 L2_loadrh_pcr_Rx32 L2_loadrh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pcr_Rd32 & L2_loadrh_pcr_Rx32 & L2_loadrh_pcr_Mu2 unimpl
+:L2_loadrh_pcr L2_loadrh_pcr_Rd32 L2_loadrh_pcr_Rx32 L2_loadrh_pcr_Rx32d L2_loadrh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrh_pcr_Rd32 & L2_loadrh_pcr_Rx32 & L2_loadrh_pcr_Rx32d & L2_loadrh_pcr_Mu2 unimpl
 
 :L2_loadri_io L2_loadri_io_Rd32 L2_loadri_io_Rs32 L2_loadri_io_s11_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_io_Rd32 & L2_loadri_io_Rs32 & L2_loadri_io_s11_2 {
   local EA:4;
@@ -16976,47 +17650,47 @@
   L4_loadri_ur_Rd32 = *:4 EA;
 }
 
-:L4_loadri_ap L4_loadri_ap_Rd32 L4_loadri_ap_Re32 L4_loadri_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadri_ap_Rd32 & L4_loadri_ap_Re32 & L4_loadri_ap_U6 {
+:L4_loadri_ap L4_loadri_ap_Rd32 L4_loadri_ap_Re32 L4_loadri_ap_Re32d L4_loadri_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadri_ap_Rd32 & L4_loadri_ap_Re32 & L4_loadri_ap_Re32d & L4_loadri_ap_U6 {
   local EA:4;
   EA = L4_loadri_ap_U6;
   L4_loadri_ap_Rd32 = *:4 EA;
-  L4_loadri_ap_Re32 = L4_loadri_ap_U6;
+  L4_loadri_ap_Re32d = L4_loadri_ap_U6;
 }
 
-:L2_loadri_pr L2_loadri_pr_Rd32 L2_loadri_pr_Rx32 L2_loadri_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pr_Rd32 & L2_loadri_pr_Rx32 & L2_loadri_pr_Mu2 {
+:L2_loadri_pr L2_loadri_pr_Rd32 L2_loadri_pr_Rx32 L2_loadri_pr_Rx32d L2_loadri_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pr_Rd32 & L2_loadri_pr_Rx32 & L2_loadri_pr_Rx32d & L2_loadri_pr_Mu2 {
   local EA:4;
   EA = L2_loadri_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadri_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadri_pr_Rx32 + tmp0;
-  L2_loadri_pr_Rx32 = tmp1;
+  L2_loadri_pr_Rx32d = tmp1;
   L2_loadri_pr_Rd32 = *:4 EA;
 }
 
-:L2_loadri_pbr L2_loadri_pbr_Rd32 L2_loadri_pbr_Rx32 L2_loadri_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pbr_Rd32 & L2_loadri_pbr_Rx32 & L2_loadri_pbr_Mu2 {
+:L2_loadri_pbr L2_loadri_pbr_Rd32 L2_loadri_pbr_Rx32 L2_loadri_pbr_Rx32d L2_loadri_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pbr_Rd32 & L2_loadri_pbr_Rx32 & L2_loadri_pbr_Rx32d & L2_loadri_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadri_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadri_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadri_pbr_Rx32 + tmp0;
-  L2_loadri_pbr_Rx32 = tmp1;
+  L2_loadri_pbr_Rx32d = tmp1;
   L2_loadri_pbr_Rd32 = *:4 EA;
 }
 
-:L2_loadri_pi L2_loadri_pi_Rd32 L2_loadri_pi_Rx32 L2_loadri_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pi_Rd32 & L2_loadri_pi_Rx32 & L2_loadri_pi_s4_2 {
+:L2_loadri_pi L2_loadri_pi_Rd32 L2_loadri_pi_Rx32 L2_loadri_pi_Rx32d L2_loadri_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pi_Rd32 & L2_loadri_pi_Rx32 & L2_loadri_pi_Rx32d & L2_loadri_pi_s4_2 {
   local EA:4;
   EA = L2_loadri_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadri_pi_Rx32 + L2_loadri_pi_s4_2;
-  L2_loadri_pi_Rx32 = tmp0;
+  L2_loadri_pi_Rx32d = tmp0;
   L2_loadri_pi_Rd32 = *:4 EA;
 }
 
-:L2_loadri_pci L2_loadri_pci_Rd32 L2_loadri_pci_Rx32 L2_loadri_pci_Mu2 L2_loadri_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pci_Rd32 & L2_loadri_pci_Rx32 & L2_loadri_pci_Mu2 & L2_loadri_pci_s4_2 unimpl
+:L2_loadri_pci L2_loadri_pci_Rd32 L2_loadri_pci_Rx32 L2_loadri_pci_Rx32d L2_loadri_pci_Mu2 L2_loadri_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pci_Rd32 & L2_loadri_pci_Rx32 & L2_loadri_pci_Rx32d & L2_loadri_pci_Mu2 & L2_loadri_pci_s4_2 unimpl
 
-:L2_loadri_pcr L2_loadri_pcr_Rd32 L2_loadri_pcr_Rx32 L2_loadri_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pcr_Rd32 & L2_loadri_pcr_Rx32 & L2_loadri_pcr_Mu2 unimpl
+:L2_loadri_pcr L2_loadri_pcr_Rd32 L2_loadri_pcr_Rx32 L2_loadri_pcr_Rx32d L2_loadri_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadri_pcr_Rd32 & L2_loadri_pcr_Rx32 & L2_loadri_pcr_Rx32d & L2_loadri_pcr_Mu2 unimpl
 
 :L2_loadrd_io L2_loadrd_io_Rdd32 L2_loadrd_io_Rs32 L2_loadrd_io_s11_3 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_io_Rdd32 & L2_loadrd_io_Rs32 & L2_loadrd_io_s11_3 {
   local EA:4;
@@ -17036,63 +17710,63 @@
   L4_loadrd_ur_Rdd32 = *:8 EA;
 }
 
-:L4_loadrd_ap L4_loadrd_ap_Rdd32 L4_loadrd_ap_Re32 L4_loadrd_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrd_ap_Rdd32 & L4_loadrd_ap_Re32 & L4_loadrd_ap_U6 {
+:L4_loadrd_ap L4_loadrd_ap_Rdd32 L4_loadrd_ap_Re32 L4_loadrd_ap_Re32d L4_loadrd_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadrd_ap_Rdd32 & L4_loadrd_ap_Re32 & L4_loadrd_ap_Re32d & L4_loadrd_ap_U6 {
   local EA:4;
   EA = L4_loadrd_ap_U6;
   L4_loadrd_ap_Rdd32 = *:8 EA;
-  L4_loadrd_ap_Re32 = L4_loadrd_ap_U6;
+  L4_loadrd_ap_Re32d = L4_loadrd_ap_U6;
 }
 
-:L2_loadrd_pr L2_loadrd_pr_Rdd32 L2_loadrd_pr_Rx32 L2_loadrd_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pr_Rdd32 & L2_loadrd_pr_Rx32 & L2_loadrd_pr_Mu2 {
+:L2_loadrd_pr L2_loadrd_pr_Rdd32 L2_loadrd_pr_Rx32 L2_loadrd_pr_Rx32d L2_loadrd_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pr_Rdd32 & L2_loadrd_pr_Rx32 & L2_loadrd_pr_Rx32d & L2_loadrd_pr_Mu2 {
   local EA:4;
   EA = L2_loadrd_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadrd_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrd_pr_Rx32 + tmp0;
-  L2_loadrd_pr_Rx32 = tmp1;
+  L2_loadrd_pr_Rx32d = tmp1;
   L2_loadrd_pr_Rdd32 = *:8 EA;
 }
 
-:L2_loadrd_pbr L2_loadrd_pbr_Rdd32 L2_loadrd_pbr_Rx32 L2_loadrd_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pbr_Rdd32 & L2_loadrd_pbr_Rx32 & L2_loadrd_pbr_Mu2 {
+:L2_loadrd_pbr L2_loadrd_pbr_Rdd32 L2_loadrd_pbr_Rx32 L2_loadrd_pbr_Rx32d L2_loadrd_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pbr_Rdd32 & L2_loadrd_pbr_Rx32 & L2_loadrd_pbr_Rx32d & L2_loadrd_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadrd_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadrd_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadrd_pbr_Rx32 + tmp0;
-  L2_loadrd_pbr_Rx32 = tmp1;
+  L2_loadrd_pbr_Rx32d = tmp1;
   L2_loadrd_pbr_Rdd32 = *:8 EA;
 }
 
-:L2_loadrd_pi L2_loadrd_pi_Rdd32 L2_loadrd_pi_Rx32 L2_loadrd_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pi_Rdd32 & L2_loadrd_pi_Rx32 & L2_loadrd_pi_s4_3 {
+:L2_loadrd_pi L2_loadrd_pi_Rdd32 L2_loadrd_pi_Rx32 L2_loadrd_pi_Rx32d L2_loadrd_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pi_Rdd32 & L2_loadrd_pi_Rx32 & L2_loadrd_pi_Rx32d & L2_loadrd_pi_s4_3 {
   local EA:4;
   EA = L2_loadrd_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadrd_pi_Rx32 + L2_loadrd_pi_s4_3;
-  L2_loadrd_pi_Rx32 = tmp0;
+  L2_loadrd_pi_Rx32d = tmp0;
   L2_loadrd_pi_Rdd32 = *:8 EA;
 }
 
-:L2_loadrd_pci L2_loadrd_pci_Rdd32 L2_loadrd_pci_Rx32 L2_loadrd_pci_Mu2 L2_loadrd_pci_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pci_Rdd32 & L2_loadrd_pci_Rx32 & L2_loadrd_pci_Mu2 & L2_loadrd_pci_s4_3 unimpl
+:L2_loadrd_pci L2_loadrd_pci_Rdd32 L2_loadrd_pci_Rx32 L2_loadrd_pci_Rx32d L2_loadrd_pci_Mu2 L2_loadrd_pci_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pci_Rdd32 & L2_loadrd_pci_Rx32 & L2_loadrd_pci_Rx32d & L2_loadrd_pci_Mu2 & L2_loadrd_pci_s4_3 unimpl
 
-:L2_loadrd_pcr L2_loadrd_pcr_Rdd32 L2_loadrd_pcr_Rx32 L2_loadrd_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pcr_Rdd32 & L2_loadrd_pcr_Rx32 & L2_loadrd_pcr_Mu2 unimpl
+:L2_loadrd_pcr L2_loadrd_pcr_Rdd32 L2_loadrd_pcr_Rx32 L2_loadrd_pcr_Rx32d L2_loadrd_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadrd_pcr_Rdd32 & L2_loadrd_pcr_Rx32 & L2_loadrd_pcr_Rx32d & L2_loadrd_pcr_Mu2 unimpl
 
 :L2_loadbzw2_io L2_loadbzw2_io_Rd32 L2_loadbzw2_io_Rs32 L2_loadbzw2_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_io_Rd32 & L2_loadbzw2_io_Rs32 & L2_loadbzw2_io_s11_1 unimpl
 
 :L4_loadbzw2_ur L4_loadbzw2_ur_Rd32 L4_loadbzw2_ur_Rt32 L4_loadbzw2_ur_u2 L4_loadbzw2_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw2_ur_Rd32 & L4_loadbzw2_ur_Rt32 & L4_loadbzw2_ur_u2 & L4_loadbzw2_ur_U6 unimpl
 
-:L4_loadbzw2_ap L4_loadbzw2_ap_Rd32 L4_loadbzw2_ap_Re32 L4_loadbzw2_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw2_ap_Rd32 & L4_loadbzw2_ap_Re32 & L4_loadbzw2_ap_U6 unimpl
+:L4_loadbzw2_ap L4_loadbzw2_ap_Rd32 L4_loadbzw2_ap_Re32 L4_loadbzw2_ap_Re32d L4_loadbzw2_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw2_ap_Rd32 & L4_loadbzw2_ap_Re32 & L4_loadbzw2_ap_Re32d & L4_loadbzw2_ap_U6 unimpl
 
-:L2_loadbzw2_pr L2_loadbzw2_pr_Rd32 L2_loadbzw2_pr_Rx32 L2_loadbzw2_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pr_Rd32 & L2_loadbzw2_pr_Rx32 & L2_loadbzw2_pr_Mu2 unimpl
+:L2_loadbzw2_pr L2_loadbzw2_pr_Rd32 L2_loadbzw2_pr_Rx32 L2_loadbzw2_pr_Rx32d L2_loadbzw2_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pr_Rd32 & L2_loadbzw2_pr_Rx32 & L2_loadbzw2_pr_Rx32d & L2_loadbzw2_pr_Mu2 unimpl
 
-:L2_loadbzw2_pbr L2_loadbzw2_pbr_Rd32 L2_loadbzw2_pbr_Rx32 L2_loadbzw2_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pbr_Rd32 & L2_loadbzw2_pbr_Rx32 & L2_loadbzw2_pbr_Mu2 unimpl
+:L2_loadbzw2_pbr L2_loadbzw2_pbr_Rd32 L2_loadbzw2_pbr_Rx32 L2_loadbzw2_pbr_Rx32d L2_loadbzw2_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pbr_Rd32 & L2_loadbzw2_pbr_Rx32 & L2_loadbzw2_pbr_Rx32d & L2_loadbzw2_pbr_Mu2 unimpl
 
-:L2_loadbzw2_pi L2_loadbzw2_pi_Rd32 L2_loadbzw2_pi_Rx32 L2_loadbzw2_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pi_Rd32 & L2_loadbzw2_pi_Rx32 & L2_loadbzw2_pi_s4_1 unimpl
+:L2_loadbzw2_pi L2_loadbzw2_pi_Rd32 L2_loadbzw2_pi_Rx32 L2_loadbzw2_pi_Rx32d L2_loadbzw2_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pi_Rd32 & L2_loadbzw2_pi_Rx32 & L2_loadbzw2_pi_Rx32d & L2_loadbzw2_pi_s4_1 unimpl
 
-:L2_loadbzw2_pci L2_loadbzw2_pci_Rd32 L2_loadbzw2_pci_Rx32 L2_loadbzw2_pci_Mu2 L2_loadbzw2_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pci_Rd32 & L2_loadbzw2_pci_Rx32 & L2_loadbzw2_pci_Mu2 & L2_loadbzw2_pci_s4_1 unimpl
+:L2_loadbzw2_pci L2_loadbzw2_pci_Rd32 L2_loadbzw2_pci_Rx32 L2_loadbzw2_pci_Rx32d L2_loadbzw2_pci_Mu2 L2_loadbzw2_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pci_Rd32 & L2_loadbzw2_pci_Rx32 & L2_loadbzw2_pci_Rx32d & L2_loadbzw2_pci_Mu2 & L2_loadbzw2_pci_s4_1 unimpl
 
-:L2_loadbzw2_pcr L2_loadbzw2_pcr_Rd32 L2_loadbzw2_pcr_Rx32 L2_loadbzw2_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pcr_Rd32 & L2_loadbzw2_pcr_Rx32 & L2_loadbzw2_pcr_Mu2 unimpl
+:L2_loadbzw2_pcr L2_loadbzw2_pcr_Rd32 L2_loadbzw2_pcr_Rx32 L2_loadbzw2_pcr_Rx32d L2_loadbzw2_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw2_pcr_Rd32 & L2_loadbzw2_pcr_Rx32 & L2_loadbzw2_pcr_Rx32d & L2_loadbzw2_pcr_Mu2 unimpl
 
 :L2_loadbzw4_io L2_loadbzw4_io_Rdd32 L2_loadbzw4_io_Rs32 L2_loadbzw4_io_s11_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_io_Rdd32 & L2_loadbzw4_io_Rs32 & L2_loadbzw4_io_s11_2 {
   local EA:4;
@@ -17524,7 +18198,7 @@
   L4_loadbzw4_ur_Rdd32 = tmp101;
 }
 
-:L4_loadbzw4_ap L4_loadbzw4_ap_Rdd32 L4_loadbzw4_ap_Re32 L4_loadbzw4_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw4_ap_Rdd32 & L4_loadbzw4_ap_Re32 & L4_loadbzw4_ap_U6 {
+:L4_loadbzw4_ap L4_loadbzw4_ap_Rdd32 L4_loadbzw4_ap_Re32 L4_loadbzw4_ap_Re32d L4_loadbzw4_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbzw4_ap_Rdd32 & L4_loadbzw4_ap_Re32 & L4_loadbzw4_ap_Re32d & L4_loadbzw4_ap_U6 {
   local EA:4;
   EA = L4_loadbzw4_ap_U6;
   local tmpV:4;
@@ -17734,17 +18408,17 @@
   local tmp99:8;
   tmp99 = tmp82 | tmp98;
   L4_loadbzw4_ap_Rdd32 = tmp99;
-  L4_loadbzw4_ap_Re32 = L4_loadbzw4_ap_U6;
+  L4_loadbzw4_ap_Re32d = L4_loadbzw4_ap_U6;
 }
 
-:L2_loadbzw4_pr L2_loadbzw4_pr_Rdd32 L2_loadbzw4_pr_Rx32 L2_loadbzw4_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pr_Rdd32 & L2_loadbzw4_pr_Rx32 & L2_loadbzw4_pr_Mu2 {
+:L2_loadbzw4_pr L2_loadbzw4_pr_Rdd32 L2_loadbzw4_pr_Rx32 L2_loadbzw4_pr_Rx32d L2_loadbzw4_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pr_Rdd32 & L2_loadbzw4_pr_Rx32 & L2_loadbzw4_pr_Rx32d & L2_loadbzw4_pr_Mu2 {
   local EA:4;
   EA = L2_loadbzw4_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadbzw4_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadbzw4_pr_Rx32 + tmp0;
-  L2_loadbzw4_pr_Rx32 = tmp1;
+  L2_loadbzw4_pr_Rx32d = tmp1;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -17954,14 +18628,14 @@
   L2_loadbzw4_pr_Rdd32 = tmp101;
 }
 
-:L2_loadbzw4_pbr L2_loadbzw4_pbr_Rdd32 L2_loadbzw4_pbr_Rx32 L2_loadbzw4_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pbr_Rdd32 & L2_loadbzw4_pbr_Rx32 & L2_loadbzw4_pbr_Mu2 {
+:L2_loadbzw4_pbr L2_loadbzw4_pbr_Rdd32 L2_loadbzw4_pbr_Rx32 L2_loadbzw4_pbr_Rx32d L2_loadbzw4_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pbr_Rdd32 & L2_loadbzw4_pbr_Rx32 & L2_loadbzw4_pbr_Rx32d & L2_loadbzw4_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadbzw4_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadbzw4_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadbzw4_pbr_Rx32 + tmp0;
-  L2_loadbzw4_pbr_Rx32 = tmp1;
+  L2_loadbzw4_pbr_Rx32d = tmp1;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -18171,12 +18845,12 @@
   L2_loadbzw4_pbr_Rdd32 = tmp101;
 }
 
-:L2_loadbzw4_pi L2_loadbzw4_pi_Rdd32 L2_loadbzw4_pi_Rx32 L2_loadbzw4_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pi_Rdd32 & L2_loadbzw4_pi_Rx32 & L2_loadbzw4_pi_s4_2 {
+:L2_loadbzw4_pi L2_loadbzw4_pi_Rdd32 L2_loadbzw4_pi_Rx32 L2_loadbzw4_pi_Rx32d L2_loadbzw4_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pi_Rdd32 & L2_loadbzw4_pi_Rx32 & L2_loadbzw4_pi_Rx32d & L2_loadbzw4_pi_s4_2 {
   local EA:4;
   EA = L2_loadbzw4_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadbzw4_pi_Rx32 + L2_loadbzw4_pi_s4_2;
-  L2_loadbzw4_pi_Rx32 = tmp0;
+  L2_loadbzw4_pi_Rx32d = tmp0;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -18386,25 +19060,25 @@
   L2_loadbzw4_pi_Rdd32 = tmp100;
 }
 
-:L2_loadbzw4_pci L2_loadbzw4_pci_Rdd32 L2_loadbzw4_pci_Rx32 L2_loadbzw4_pci_Mu2 L2_loadbzw4_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pci_Rdd32 & L2_loadbzw4_pci_Rx32 & L2_loadbzw4_pci_Mu2 & L2_loadbzw4_pci_s4_2 unimpl
+:L2_loadbzw4_pci L2_loadbzw4_pci_Rdd32 L2_loadbzw4_pci_Rx32 L2_loadbzw4_pci_Rx32d L2_loadbzw4_pci_Mu2 L2_loadbzw4_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pci_Rdd32 & L2_loadbzw4_pci_Rx32 & L2_loadbzw4_pci_Rx32d & L2_loadbzw4_pci_Mu2 & L2_loadbzw4_pci_s4_2 unimpl
 
-:L2_loadbzw4_pcr L2_loadbzw4_pcr_Rdd32 L2_loadbzw4_pcr_Rx32 L2_loadbzw4_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pcr_Rdd32 & L2_loadbzw4_pcr_Rx32 & L2_loadbzw4_pcr_Mu2 unimpl
+:L2_loadbzw4_pcr L2_loadbzw4_pcr_Rdd32 L2_loadbzw4_pcr_Rx32 L2_loadbzw4_pcr_Rx32d L2_loadbzw4_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbzw4_pcr_Rdd32 & L2_loadbzw4_pcr_Rx32 & L2_loadbzw4_pcr_Rx32d & L2_loadbzw4_pcr_Mu2 unimpl
 
 :L2_loadbsw2_io L2_loadbsw2_io_Rd32 L2_loadbsw2_io_Rs32 L2_loadbsw2_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_io_Rd32 & L2_loadbsw2_io_Rs32 & L2_loadbsw2_io_s11_1 unimpl
 
 :L4_loadbsw2_ur L4_loadbsw2_ur_Rd32 L4_loadbsw2_ur_Rt32 L4_loadbsw2_ur_u2 L4_loadbsw2_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw2_ur_Rd32 & L4_loadbsw2_ur_Rt32 & L4_loadbsw2_ur_u2 & L4_loadbsw2_ur_U6 unimpl
 
-:L4_loadbsw2_ap L4_loadbsw2_ap_Rd32 L4_loadbsw2_ap_Re32 L4_loadbsw2_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw2_ap_Rd32 & L4_loadbsw2_ap_Re32 & L4_loadbsw2_ap_U6 unimpl
+:L4_loadbsw2_ap L4_loadbsw2_ap_Rd32 L4_loadbsw2_ap_Re32 L4_loadbsw2_ap_Re32d L4_loadbsw2_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw2_ap_Rd32 & L4_loadbsw2_ap_Re32 & L4_loadbsw2_ap_Re32d & L4_loadbsw2_ap_U6 unimpl
 
-:L2_loadbsw2_pr L2_loadbsw2_pr_Rd32 L2_loadbsw2_pr_Rx32 L2_loadbsw2_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pr_Rd32 & L2_loadbsw2_pr_Rx32 & L2_loadbsw2_pr_Mu2 unimpl
+:L2_loadbsw2_pr L2_loadbsw2_pr_Rd32 L2_loadbsw2_pr_Rx32 L2_loadbsw2_pr_Rx32d L2_loadbsw2_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pr_Rd32 & L2_loadbsw2_pr_Rx32 & L2_loadbsw2_pr_Rx32d & L2_loadbsw2_pr_Mu2 unimpl
 
-:L2_loadbsw2_pbr L2_loadbsw2_pbr_Rd32 L2_loadbsw2_pbr_Rx32 L2_loadbsw2_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pbr_Rd32 & L2_loadbsw2_pbr_Rx32 & L2_loadbsw2_pbr_Mu2 unimpl
+:L2_loadbsw2_pbr L2_loadbsw2_pbr_Rd32 L2_loadbsw2_pbr_Rx32 L2_loadbsw2_pbr_Rx32d L2_loadbsw2_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pbr_Rd32 & L2_loadbsw2_pbr_Rx32 & L2_loadbsw2_pbr_Rx32d & L2_loadbsw2_pbr_Mu2 unimpl
 
-:L2_loadbsw2_pi L2_loadbsw2_pi_Rd32 L2_loadbsw2_pi_Rx32 L2_loadbsw2_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pi_Rd32 & L2_loadbsw2_pi_Rx32 & L2_loadbsw2_pi_s4_1 unimpl
+:L2_loadbsw2_pi L2_loadbsw2_pi_Rd32 L2_loadbsw2_pi_Rx32 L2_loadbsw2_pi_Rx32d L2_loadbsw2_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pi_Rd32 & L2_loadbsw2_pi_Rx32 & L2_loadbsw2_pi_Rx32d & L2_loadbsw2_pi_s4_1 unimpl
 
-:L2_loadbsw2_pci L2_loadbsw2_pci_Rd32 L2_loadbsw2_pci_Rx32 L2_loadbsw2_pci_Mu2 L2_loadbsw2_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pci_Rd32 & L2_loadbsw2_pci_Rx32 & L2_loadbsw2_pci_Mu2 & L2_loadbsw2_pci_s4_1 unimpl
+:L2_loadbsw2_pci L2_loadbsw2_pci_Rd32 L2_loadbsw2_pci_Rx32 L2_loadbsw2_pci_Rx32d L2_loadbsw2_pci_Mu2 L2_loadbsw2_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pci_Rd32 & L2_loadbsw2_pci_Rx32 & L2_loadbsw2_pci_Rx32d & L2_loadbsw2_pci_Mu2 & L2_loadbsw2_pci_s4_1 unimpl
 
-:L2_loadbsw2_pcr L2_loadbsw2_pcr_Rd32 L2_loadbsw2_pcr_Rx32 L2_loadbsw2_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pcr_Rd32 & L2_loadbsw2_pcr_Rx32 & L2_loadbsw2_pcr_Mu2 unimpl
+:L2_loadbsw2_pcr L2_loadbsw2_pcr_Rd32 L2_loadbsw2_pcr_Rx32 L2_loadbsw2_pcr_Rx32d L2_loadbsw2_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw2_pcr_Rd32 & L2_loadbsw2_pcr_Rx32 & L2_loadbsw2_pcr_Rx32d & L2_loadbsw2_pcr_Mu2 unimpl
 
 :L2_loadbsw4_io L2_loadbsw4_io_Rdd32 L2_loadbsw4_io_Rs32 L2_loadbsw4_io_s11_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_io_Rdd32 & L2_loadbsw4_io_Rs32 & L2_loadbsw4_io_s11_2 {
   local EA:4;
@@ -18836,7 +19510,7 @@
   L4_loadbsw4_ur_Rdd32 = tmp101;
 }
 
-:L4_loadbsw4_ap L4_loadbsw4_ap_Rdd32 L4_loadbsw4_ap_Re32 L4_loadbsw4_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw4_ap_Rdd32 & L4_loadbsw4_ap_Re32 & L4_loadbsw4_ap_U6 {
+:L4_loadbsw4_ap L4_loadbsw4_ap_Rdd32 L4_loadbsw4_ap_Re32 L4_loadbsw4_ap_Re32d L4_loadbsw4_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadbsw4_ap_Rdd32 & L4_loadbsw4_ap_Re32 & L4_loadbsw4_ap_Re32d & L4_loadbsw4_ap_U6 {
   local EA:4;
   EA = L4_loadbsw4_ap_U6;
   local tmpV:4;
@@ -19046,17 +19720,17 @@
   local tmp99:8;
   tmp99 = tmp82 | tmp98;
   L4_loadbsw4_ap_Rdd32 = tmp99;
-  L4_loadbsw4_ap_Re32 = L4_loadbsw4_ap_U6;
+  L4_loadbsw4_ap_Re32d = L4_loadbsw4_ap_U6;
 }
 
-:L2_loadbsw4_pr L2_loadbsw4_pr_Rdd32 L2_loadbsw4_pr_Rx32 L2_loadbsw4_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pr_Rdd32 & L2_loadbsw4_pr_Rx32 & L2_loadbsw4_pr_Mu2 {
+:L2_loadbsw4_pr L2_loadbsw4_pr_Rdd32 L2_loadbsw4_pr_Rx32 L2_loadbsw4_pr_Rx32d L2_loadbsw4_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pr_Rdd32 & L2_loadbsw4_pr_Rx32 & L2_loadbsw4_pr_Rx32d & L2_loadbsw4_pr_Mu2 {
   local EA:4;
   EA = L2_loadbsw4_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(L2_loadbsw4_pr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadbsw4_pr_Rx32 + tmp0;
-  L2_loadbsw4_pr_Rx32 = tmp1;
+  L2_loadbsw4_pr_Rx32d = tmp1;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -19266,14 +19940,14 @@
   L2_loadbsw4_pr_Rdd32 = tmp101;
 }
 
-:L2_loadbsw4_pbr L2_loadbsw4_pbr_Rdd32 L2_loadbsw4_pbr_Rx32 L2_loadbsw4_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pbr_Rdd32 & L2_loadbsw4_pbr_Rx32 & L2_loadbsw4_pbr_Mu2 {
+:L2_loadbsw4_pbr L2_loadbsw4_pbr_Rdd32 L2_loadbsw4_pbr_Rx32 L2_loadbsw4_pbr_Rx32d L2_loadbsw4_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pbr_Rdd32 & L2_loadbsw4_pbr_Rx32 & L2_loadbsw4_pbr_Rx32d & L2_loadbsw4_pbr_Mu2 {
   local EA:4;
   EA = brev(L2_loadbsw4_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(L2_loadbsw4_pbr_Mu2);
   local tmp1:4;
   tmp1 = L2_loadbsw4_pbr_Rx32 + tmp0;
-  L2_loadbsw4_pbr_Rx32 = tmp1;
+  L2_loadbsw4_pbr_Rx32d = tmp1;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -19483,12 +20157,12 @@
   L2_loadbsw4_pbr_Rdd32 = tmp101;
 }
 
-:L2_loadbsw4_pi L2_loadbsw4_pi_Rdd32 L2_loadbsw4_pi_Rx32 L2_loadbsw4_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pi_Rdd32 & L2_loadbsw4_pi_Rx32 & L2_loadbsw4_pi_s4_2 {
+:L2_loadbsw4_pi L2_loadbsw4_pi_Rdd32 L2_loadbsw4_pi_Rx32 L2_loadbsw4_pi_Rx32d L2_loadbsw4_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pi_Rdd32 & L2_loadbsw4_pi_Rx32 & L2_loadbsw4_pi_Rx32d & L2_loadbsw4_pi_s4_2 {
   local EA:4;
   EA = L2_loadbsw4_pi_Rx32;
   local tmp0:4;
   tmp0 = L2_loadbsw4_pi_Rx32 + L2_loadbsw4_pi_s4_2;
-  L2_loadbsw4_pi_Rx32 = tmp0;
+  L2_loadbsw4_pi_Rx32d = tmp0;
   local tmpV:4;
   local i:4;
   tmpV = *:4 EA;
@@ -19698,41 +20372,41 @@
   L2_loadbsw4_pi_Rdd32 = tmp100;
 }
 
-:L2_loadbsw4_pci L2_loadbsw4_pci_Rdd32 L2_loadbsw4_pci_Rx32 L2_loadbsw4_pci_Mu2 L2_loadbsw4_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pci_Rdd32 & L2_loadbsw4_pci_Rx32 & L2_loadbsw4_pci_Mu2 & L2_loadbsw4_pci_s4_2 unimpl
+:L2_loadbsw4_pci L2_loadbsw4_pci_Rdd32 L2_loadbsw4_pci_Rx32 L2_loadbsw4_pci_Rx32d L2_loadbsw4_pci_Mu2 L2_loadbsw4_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pci_Rdd32 & L2_loadbsw4_pci_Rx32 & L2_loadbsw4_pci_Rx32d & L2_loadbsw4_pci_Mu2 & L2_loadbsw4_pci_s4_2 unimpl
 
-:L2_loadbsw4_pcr L2_loadbsw4_pcr_Rdd32 L2_loadbsw4_pcr_Rx32 L2_loadbsw4_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pcr_Rdd32 & L2_loadbsw4_pcr_Rx32 & L2_loadbsw4_pcr_Mu2 unimpl
+:L2_loadbsw4_pcr L2_loadbsw4_pcr_Rdd32 L2_loadbsw4_pcr_Rx32 L2_loadbsw4_pcr_Rx32d L2_loadbsw4_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadbsw4_pcr_Rdd32 & L2_loadbsw4_pcr_Rx32 & L2_loadbsw4_pcr_Rx32d & L2_loadbsw4_pcr_Mu2 unimpl
 
-:L2_loadalignh_io L2_loadalignh_io_Ryy32 L2_loadalignh_io_Rs32 L2_loadalignh_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_io_Ryy32 & L2_loadalignh_io_Rs32 & L2_loadalignh_io_s11_1 unimpl
+:L2_loadalignh_io L2_loadalignh_io_Ryy32 L2_loadalignh_io_Ryy32d L2_loadalignh_io_Rs32 L2_loadalignh_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_io_Ryy32 & L2_loadalignh_io_Ryy32d & L2_loadalignh_io_Rs32 & L2_loadalignh_io_s11_1 unimpl
 
-:L4_loadalignh_ur L4_loadalignh_ur_Ryy32 L4_loadalignh_ur_Rt32 L4_loadalignh_ur_u2 L4_loadalignh_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ur_Ryy32 & L4_loadalignh_ur_Rt32 & L4_loadalignh_ur_u2 & L4_loadalignh_ur_U6 unimpl
+:L4_loadalignh_ur L4_loadalignh_ur_Ryy32 L4_loadalignh_ur_Ryy32d L4_loadalignh_ur_Rt32 L4_loadalignh_ur_u2 L4_loadalignh_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ur_Ryy32 & L4_loadalignh_ur_Ryy32d & L4_loadalignh_ur_Rt32 & L4_loadalignh_ur_u2 & L4_loadalignh_ur_U6 unimpl
 
-:L4_loadalignh_ap L4_loadalignh_ap_Ryy32 L4_loadalignh_ap_Re32 L4_loadalignh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ap_Ryy32 & L4_loadalignh_ap_Re32 & L4_loadalignh_ap_U6 unimpl
+:L4_loadalignh_ap L4_loadalignh_ap_Ryy32 L4_loadalignh_ap_Ryy32d L4_loadalignh_ap_Re32 L4_loadalignh_ap_Re32d L4_loadalignh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignh_ap_Ryy32 & L4_loadalignh_ap_Ryy32d & L4_loadalignh_ap_Re32 & L4_loadalignh_ap_Re32d & L4_loadalignh_ap_U6 unimpl
 
-:L2_loadalignh_pr L2_loadalignh_pr_Ryy32 L2_loadalignh_pr_Rx32 L2_loadalignh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pr_Ryy32 & L2_loadalignh_pr_Rx32 & L2_loadalignh_pr_Mu2 unimpl
+:L2_loadalignh_pr L2_loadalignh_pr_Ryy32 L2_loadalignh_pr_Ryy32d L2_loadalignh_pr_Rx32 L2_loadalignh_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pr_Ryy32 & L2_loadalignh_pr_Ryy32d & L2_loadalignh_pr_Rx32 & L2_loadalignh_pr_Mu2 unimpl
 
-:L2_loadalignh_pbr L2_loadalignh_pbr_Ryy32 L2_loadalignh_pbr_Rx32 L2_loadalignh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pbr_Ryy32 & L2_loadalignh_pbr_Rx32 & L2_loadalignh_pbr_Mu2 unimpl
+:L2_loadalignh_pbr L2_loadalignh_pbr_Ryy32 L2_loadalignh_pbr_Ryy32d L2_loadalignh_pbr_Rx32 L2_loadalignh_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pbr_Ryy32 & L2_loadalignh_pbr_Ryy32d & L2_loadalignh_pbr_Rx32 & L2_loadalignh_pbr_Mu2 unimpl
 
-:L2_loadalignh_pi L2_loadalignh_pi_Ryy32 L2_loadalignh_pi_Rx32 L2_loadalignh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pi_Ryy32 & L2_loadalignh_pi_Rx32 & L2_loadalignh_pi_s4_1 unimpl
+:L2_loadalignh_pi L2_loadalignh_pi_Ryy32 L2_loadalignh_pi_Ryy32d L2_loadalignh_pi_Rx32 L2_loadalignh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pi_Ryy32 & L2_loadalignh_pi_Ryy32d & L2_loadalignh_pi_Rx32 & L2_loadalignh_pi_s4_1 unimpl
 
-:L2_loadalignh_pci L2_loadalignh_pci_Ryy32 L2_loadalignh_pci_Rx32 L2_loadalignh_pci_Mu2 L2_loadalignh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pci_Ryy32 & L2_loadalignh_pci_Rx32 & L2_loadalignh_pci_Mu2 & L2_loadalignh_pci_s4_1 unimpl
+:L2_loadalignh_pci L2_loadalignh_pci_Ryy32 L2_loadalignh_pci_Ryy32d L2_loadalignh_pci_Rx32 L2_loadalignh_pci_Mu2 L2_loadalignh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pci_Ryy32 & L2_loadalignh_pci_Ryy32d & L2_loadalignh_pci_Rx32 & L2_loadalignh_pci_Mu2 & L2_loadalignh_pci_s4_1 unimpl
 
-:L2_loadalignh_pcr L2_loadalignh_pcr_Ryy32 L2_loadalignh_pcr_Rx32 L2_loadalignh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pcr_Ryy32 & L2_loadalignh_pcr_Rx32 & L2_loadalignh_pcr_Mu2 unimpl
+:L2_loadalignh_pcr L2_loadalignh_pcr_Ryy32 L2_loadalignh_pcr_Ryy32d L2_loadalignh_pcr_Rx32 L2_loadalignh_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignh_pcr_Ryy32 & L2_loadalignh_pcr_Ryy32d & L2_loadalignh_pcr_Rx32 & L2_loadalignh_pcr_Mu2 unimpl
 
-:L2_loadalignb_io L2_loadalignb_io_Ryy32 L2_loadalignb_io_Rs32 L2_loadalignb_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_io_Ryy32 & L2_loadalignb_io_Rs32 & L2_loadalignb_io_s11_0 unimpl
+:L2_loadalignb_io L2_loadalignb_io_Ryy32 L2_loadalignb_io_Ryy32d L2_loadalignb_io_Rs32 L2_loadalignb_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_io_Ryy32 & L2_loadalignb_io_Ryy32d & L2_loadalignb_io_Rs32 & L2_loadalignb_io_s11_0 unimpl
 
-:L4_loadalignb_ur L4_loadalignb_ur_Ryy32 L4_loadalignb_ur_Rt32 L4_loadalignb_ur_u2 L4_loadalignb_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ur_Ryy32 & L4_loadalignb_ur_Rt32 & L4_loadalignb_ur_u2 & L4_loadalignb_ur_U6 unimpl
+:L4_loadalignb_ur L4_loadalignb_ur_Ryy32 L4_loadalignb_ur_Ryy32d L4_loadalignb_ur_Rt32 L4_loadalignb_ur_u2 L4_loadalignb_ur_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ur_Ryy32 & L4_loadalignb_ur_Ryy32d & L4_loadalignb_ur_Rt32 & L4_loadalignb_ur_u2 & L4_loadalignb_ur_U6 unimpl
 
-:L4_loadalignb_ap L4_loadalignb_ap_Ryy32 L4_loadalignb_ap_Re32 L4_loadalignb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ap_Ryy32 & L4_loadalignb_ap_Re32 & L4_loadalignb_ap_U6 unimpl
+:L4_loadalignb_ap L4_loadalignb_ap_Ryy32 L4_loadalignb_ap_Ryy32d L4_loadalignb_ap_Re32 L4_loadalignb_ap_Re32d L4_loadalignb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b12 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_loadalignb_ap_Ryy32 & L4_loadalignb_ap_Ryy32d & L4_loadalignb_ap_Re32 & L4_loadalignb_ap_Re32d & L4_loadalignb_ap_U6 unimpl
 
-:L2_loadalignb_pr L2_loadalignb_pr_Ryy32 L2_loadalignb_pr_Rx32 L2_loadalignb_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pr_Ryy32 & L2_loadalignb_pr_Rx32 & L2_loadalignb_pr_Mu2 unimpl
+:L2_loadalignb_pr L2_loadalignb_pr_Ryy32 L2_loadalignb_pr_Ryy32d L2_loadalignb_pr_Rx32 L2_loadalignb_pr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pr_Ryy32 & L2_loadalignb_pr_Ryy32d & L2_loadalignb_pr_Rx32 & L2_loadalignb_pr_Mu2 unimpl
 
-:L2_loadalignb_pbr L2_loadalignb_pbr_Ryy32 L2_loadalignb_pbr_Rx32 L2_loadalignb_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pbr_Ryy32 & L2_loadalignb_pbr_Rx32 & L2_loadalignb_pbr_Mu2 unimpl
+:L2_loadalignb_pbr L2_loadalignb_pbr_Ryy32 L2_loadalignb_pbr_Ryy32d L2_loadalignb_pbr_Rx32 L2_loadalignb_pbr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pbr_Ryy32 & L2_loadalignb_pbr_Ryy32d & L2_loadalignb_pbr_Rx32 & L2_loadalignb_pbr_Mu2 unimpl
 
-:L2_loadalignb_pi L2_loadalignb_pi_Ryy32 L2_loadalignb_pi_Rx32 L2_loadalignb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pi_Ryy32 & L2_loadalignb_pi_Rx32 & L2_loadalignb_pi_s4_0 unimpl
+:L2_loadalignb_pi L2_loadalignb_pi_Ryy32 L2_loadalignb_pi_Ryy32d L2_loadalignb_pi_Rx32 L2_loadalignb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pi_Ryy32 & L2_loadalignb_pi_Ryy32d & L2_loadalignb_pi_Rx32 & L2_loadalignb_pi_s4_0 unimpl
 
-:L2_loadalignb_pci L2_loadalignb_pci_Ryy32 L2_loadalignb_pci_Rx32 L2_loadalignb_pci_Mu2 L2_loadalignb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pci_Ryy32 & L2_loadalignb_pci_Rx32 & L2_loadalignb_pci_Mu2 & L2_loadalignb_pci_s4_0 unimpl
+:L2_loadalignb_pci L2_loadalignb_pci_Ryy32 L2_loadalignb_pci_Ryy32d L2_loadalignb_pci_Rx32 L2_loadalignb_pci_Mu2 L2_loadalignb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b9 = 0 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pci_Ryy32 & L2_loadalignb_pci_Ryy32d & L2_loadalignb_pci_Rx32 & L2_loadalignb_pci_Mu2 & L2_loadalignb_pci_s4_0 unimpl
 
-:L2_loadalignb_pcr L2_loadalignb_pcr_Ryy32 L2_loadalignb_pcr_Rx32 L2_loadalignb_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pcr_Ryy32 & L2_loadalignb_pcr_Rx32 & L2_loadalignb_pcr_Mu2 unimpl
+:L2_loadalignb_pcr L2_loadalignb_pcr_Ryy32 L2_loadalignb_pcr_Ryy32d L2_loadalignb_pcr_Rx32 L2_loadalignb_pcr_Mu2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b9 = 1 & b12 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_loadalignb_pcr_Ryy32 & L2_loadalignb_pcr_Ryy32d & L2_loadalignb_pcr_Rx32 & L2_loadalignb_pcr_Mu2 unimpl
 
 :S2_storerb_io S2_storerb_io_Rs32 S2_storerb_io_Rt32 S2_storerb_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_io_Rs32 & S2_storerb_io_Rt32 & S2_storerb_io_s11_0 {
   local EA:4;
@@ -19756,12 +20430,12 @@
   *:1 EA = tmp1;
 }
 
-:S2_storerb_pi S2_storerb_pi_Rx32 S2_storerb_pi_Rt32 S2_storerb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pi_Rx32 & S2_storerb_pi_Rt32 & S2_storerb_pi_s4_0 {
+:S2_storerb_pi S2_storerb_pi_Rx32 S2_storerb_pi_Rx32d S2_storerb_pi_Rt32 S2_storerb_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pi_Rx32 & S2_storerb_pi_Rx32d & S2_storerb_pi_Rt32 & S2_storerb_pi_s4_0 {
   local EA:4;
   EA = S2_storerb_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerb_pi_Rx32 + S2_storerb_pi_s4_0;
-  S2_storerb_pi_Rx32 = tmp0;
+  S2_storerb_pi_Rx32d = tmp0;
   local tmp1:1;
   local tmp2:4;
   tmp2 = 0;
@@ -19779,7 +20453,7 @@
   *:1 EA = tmp1;
 }
 
-:S4_storerb_ap S4_storerb_ap_Re32 S4_storerb_ap_Rt32 S4_storerb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerb_ap_Re32 & S4_storerb_ap_Rt32 & S4_storerb_ap_U6 {
+:S4_storerb_ap S4_storerb_ap_Re32 S4_storerb_ap_Re32d S4_storerb_ap_Rt32 S4_storerb_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerb_ap_Re32 & S4_storerb_ap_Re32d & S4_storerb_ap_Rt32 & S4_storerb_ap_U6 {
   local EA:4;
   EA = S4_storerb_ap_U6;
   local tmp0:1;
@@ -19797,17 +20471,17 @@
   tmp6 = tmp4 & tmp5;
   tmp0 = tmp6:1;
   *:1 EA = tmp0;
-  S4_storerb_ap_Re32 = S4_storerb_ap_U6;
+  S4_storerb_ap_Re32d = S4_storerb_ap_U6;
 }
 
-:S2_storerb_pr S2_storerb_pr_Rx32 S2_storerb_pr_Mu2 S2_storerb_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pr_Rx32 & S2_storerb_pr_Mu2 & S2_storerb_pr_Rt32 {
+:S2_storerb_pr S2_storerb_pr_Rx32 S2_storerb_pr_Rx32d S2_storerb_pr_Mu2 S2_storerb_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pr_Rx32 & S2_storerb_pr_Rx32d & S2_storerb_pr_Mu2 & S2_storerb_pr_Rt32 {
   local EA:4;
   EA = S2_storerb_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerb_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerb_pr_Rx32 + tmp0;
-  S2_storerb_pr_Rx32 = tmp1;
+  S2_storerb_pr_Rx32d = tmp1;
   local tmp2:1;
   local tmp3:4;
   tmp3 = 0;
@@ -19849,14 +20523,14 @@
   *:1 EA = tmp2;
 }
 
-:S2_storerb_pbr S2_storerb_pbr_Rx32 S2_storerb_pbr_Mu2 S2_storerb_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pbr_Rx32 & S2_storerb_pbr_Mu2 & S2_storerb_pbr_Rt32 {
+:S2_storerb_pbr S2_storerb_pbr_Rx32 S2_storerb_pbr_Rx32d S2_storerb_pbr_Mu2 S2_storerb_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pbr_Rx32 & S2_storerb_pbr_Rx32d & S2_storerb_pbr_Mu2 & S2_storerb_pbr_Rt32 {
   local EA:4;
   EA = brev(S2_storerb_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerb_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerb_pbr_Rx32 + tmp0;
-  S2_storerb_pbr_Rx32 = tmp1;
+  S2_storerb_pbr_Rx32d = tmp1;
   local tmp2:1;
   local tmp3:4;
   tmp3 = 0;
@@ -19874,9 +20548,9 @@
   *:1 EA = tmp2;
 }
 
-:S2_storerb_pci S2_storerb_pci_Rx32 S2_storerb_pci_Mu2 S2_storerb_pci_Rt32 S2_storerb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pci_Rx32 & S2_storerb_pci_Mu2 & S2_storerb_pci_Rt32 & S2_storerb_pci_s4_0 unimpl
+:S2_storerb_pci S2_storerb_pci_Rx32 S2_storerb_pci_Rx32d S2_storerb_pci_Mu2 S2_storerb_pci_Rt32 S2_storerb_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pci_Rx32 & S2_storerb_pci_Rx32d & S2_storerb_pci_Mu2 & S2_storerb_pci_Rt32 & S2_storerb_pci_s4_0 unimpl
 
-:S2_storerb_pcr S2_storerb_pcr_Rx32 S2_storerb_pcr_Mu2 S2_storerb_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pcr_Rx32 & S2_storerb_pcr_Mu2 & S2_storerb_pcr_Rt32 unimpl
+:S2_storerb_pcr S2_storerb_pcr_Rx32 S2_storerb_pcr_Rx32d S2_storerb_pcr_Mu2 S2_storerb_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerb_pcr_Rx32 & S2_storerb_pcr_Rx32d & S2_storerb_pcr_Mu2 & S2_storerb_pcr_Rt32 unimpl
 
 :S2_storerh_io S2_storerh_io_Rs32 S2_storerh_io_Rt32 S2_storerh_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_io_Rs32 & S2_storerh_io_Rt32 & S2_storerh_io_s11_1 {
   local EA:4;
@@ -19900,12 +20574,12 @@
   *:2 EA = tmp1;
 }
 
-:S2_storerh_pi S2_storerh_pi_Rx32 S2_storerh_pi_Rt32 S2_storerh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pi_Rx32 & S2_storerh_pi_Rt32 & S2_storerh_pi_s4_1 {
+:S2_storerh_pi S2_storerh_pi_Rx32 S2_storerh_pi_Rx32d S2_storerh_pi_Rt32 S2_storerh_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pi_Rx32 & S2_storerh_pi_Rx32d & S2_storerh_pi_Rt32 & S2_storerh_pi_s4_1 {
   local EA:4;
   EA = S2_storerh_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerh_pi_Rx32 + S2_storerh_pi_s4_1;
-  S2_storerh_pi_Rx32 = tmp0;
+  S2_storerh_pi_Rx32d = tmp0;
   local tmp1:2;
   local tmp2:4;
   tmp2 = 0;
@@ -19923,7 +20597,7 @@
   *:2 EA = tmp1;
 }
 
-:S4_storerh_ap S4_storerh_ap_Re32 S4_storerh_ap_Rt32 S4_storerh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerh_ap_Re32 & S4_storerh_ap_Rt32 & S4_storerh_ap_U6 {
+:S4_storerh_ap S4_storerh_ap_Re32 S4_storerh_ap_Re32d S4_storerh_ap_Rt32 S4_storerh_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerh_ap_Re32 & S4_storerh_ap_Re32d & S4_storerh_ap_Rt32 & S4_storerh_ap_U6 {
   local EA:4;
   EA = S4_storerh_ap_U6;
   local tmp0:2;
@@ -19941,17 +20615,17 @@
   tmp6 = tmp4 & tmp5;
   tmp0 = tmp6:2;
   *:2 EA = tmp0;
-  S4_storerh_ap_Re32 = S4_storerh_ap_U6;
+  S4_storerh_ap_Re32d = S4_storerh_ap_U6;
 }
 
-:S2_storerh_pr S2_storerh_pr_Rx32 S2_storerh_pr_Mu2 S2_storerh_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pr_Rx32 & S2_storerh_pr_Mu2 & S2_storerh_pr_Rt32 {
+:S2_storerh_pr S2_storerh_pr_Rx32 S2_storerh_pr_Rx32d S2_storerh_pr_Mu2 S2_storerh_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pr_Rx32 & S2_storerh_pr_Rx32d & S2_storerh_pr_Mu2 & S2_storerh_pr_Rt32 {
   local EA:4;
   EA = S2_storerh_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerh_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerh_pr_Rx32 + tmp0;
-  S2_storerh_pr_Rx32 = tmp1;
+  S2_storerh_pr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = 0;
@@ -19993,14 +20667,14 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerh_pbr S2_storerh_pbr_Rx32 S2_storerh_pbr_Mu2 S2_storerh_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pbr_Rx32 & S2_storerh_pbr_Mu2 & S2_storerh_pbr_Rt32 {
+:S2_storerh_pbr S2_storerh_pbr_Rx32 S2_storerh_pbr_Rx32d S2_storerh_pbr_Mu2 S2_storerh_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pbr_Rx32 & S2_storerh_pbr_Rx32d & S2_storerh_pbr_Mu2 & S2_storerh_pbr_Rt32 {
   local EA:4;
   EA = brev(S2_storerh_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerh_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerh_pbr_Rx32 + tmp0;
-  S2_storerh_pbr_Rx32 = tmp1;
+  S2_storerh_pbr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = 0;
@@ -20018,9 +20692,9 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerh_pci S2_storerh_pci_Rx32 S2_storerh_pci_Mu2 S2_storerh_pci_Rt32 S2_storerh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pci_Rx32 & S2_storerh_pci_Mu2 & S2_storerh_pci_Rt32 & S2_storerh_pci_s4_1 unimpl
+:S2_storerh_pci S2_storerh_pci_Rx32 S2_storerh_pci_Rx32d S2_storerh_pci_Mu2 S2_storerh_pci_Rt32 S2_storerh_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pci_Rx32 & S2_storerh_pci_Rx32d & S2_storerh_pci_Mu2 & S2_storerh_pci_Rt32 & S2_storerh_pci_s4_1 unimpl
 
-:S2_storerh_pcr S2_storerh_pcr_Rx32 S2_storerh_pcr_Mu2 S2_storerh_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pcr_Rx32 & S2_storerh_pcr_Mu2 & S2_storerh_pcr_Rt32 unimpl
+:S2_storerh_pcr S2_storerh_pcr_Rx32 S2_storerh_pcr_Rx32d S2_storerh_pcr_Mu2 S2_storerh_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerh_pcr_Rx32 & S2_storerh_pcr_Rx32d & S2_storerh_pcr_Mu2 & S2_storerh_pcr_Rt32 unimpl
 
 :S2_storerf_io S2_storerf_io_Rs32 S2_storerf_io_Rt32 S2_storerf_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_io_Rs32 & S2_storerf_io_Rt32 & S2_storerf_io_s11_1 {
   local EA:4;
@@ -20044,12 +20718,12 @@
   *:2 EA = tmp1;
 }
 
-:S2_storerf_pi S2_storerf_pi_Rx32 S2_storerf_pi_Rt32 S2_storerf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pi_Rx32 & S2_storerf_pi_Rt32 & S2_storerf_pi_s4_1 {
+:S2_storerf_pi S2_storerf_pi_Rx32 S2_storerf_pi_Rx32d S2_storerf_pi_Rt32 S2_storerf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pi_Rx32 & S2_storerf_pi_Rx32d & S2_storerf_pi_Rt32 & S2_storerf_pi_s4_1 {
   local EA:4;
   EA = S2_storerf_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerf_pi_Rx32 + S2_storerf_pi_s4_1;
-  S2_storerf_pi_Rx32 = tmp0;
+  S2_storerf_pi_Rx32d = tmp0;
   local tmp1:2;
   local tmp2:4;
   tmp2 = 1;
@@ -20067,7 +20741,7 @@
   *:2 EA = tmp1;
 }
 
-:S4_storerf_ap S4_storerf_ap_Re32 S4_storerf_ap_Rt32 S4_storerf_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerf_ap_Re32 & S4_storerf_ap_Rt32 & S4_storerf_ap_U6 {
+:S4_storerf_ap S4_storerf_ap_Re32 S4_storerf_ap_Re32d S4_storerf_ap_Rt32 S4_storerf_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerf_ap_Re32 & S4_storerf_ap_Re32d & S4_storerf_ap_Rt32 & S4_storerf_ap_U6 {
   local EA:4;
   EA = S4_storerf_ap_U6;
   local tmp0:2;
@@ -20085,17 +20759,17 @@
   tmp6 = tmp4 & tmp5;
   tmp0 = tmp6:2;
   *:2 EA = tmp0;
-  S4_storerf_ap_Re32 = S4_storerf_ap_U6;
+  S4_storerf_ap_Re32d = S4_storerf_ap_U6;
 }
 
-:S2_storerf_pr S2_storerf_pr_Rx32 S2_storerf_pr_Mu2 S2_storerf_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pr_Rx32 & S2_storerf_pr_Mu2 & S2_storerf_pr_Rt32 {
+:S2_storerf_pr S2_storerf_pr_Rx32 S2_storerf_pr_Rx32d S2_storerf_pr_Mu2 S2_storerf_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pr_Rx32 & S2_storerf_pr_Rx32d & S2_storerf_pr_Mu2 & S2_storerf_pr_Rt32 {
   local EA:4;
   EA = S2_storerf_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerf_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerf_pr_Rx32 + tmp0;
-  S2_storerf_pr_Rx32 = tmp1;
+  S2_storerf_pr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = 1;
@@ -20137,14 +20811,14 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerf_pbr S2_storerf_pbr_Rx32 S2_storerf_pbr_Mu2 S2_storerf_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pbr_Rx32 & S2_storerf_pbr_Mu2 & S2_storerf_pbr_Rt32 {
+:S2_storerf_pbr S2_storerf_pbr_Rx32 S2_storerf_pbr_Mu2 S2_storerf_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pbr_Rx32 & S2_storerf_pbr_Rx32d & S2_storerf_pbr_Mu2 & S2_storerf_pbr_Rt32 {
   local EA:4;
   EA = brev(S2_storerf_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerf_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerf_pbr_Rx32 + tmp0;
-  S2_storerf_pbr_Rx32 = tmp1;
+  S2_storerf_pbr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = 1;
@@ -20162,9 +20836,9 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerf_pci S2_storerf_pci_Rx32 S2_storerf_pci_Mu2 S2_storerf_pci_Rt32 S2_storerf_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pci_Rx32 & S2_storerf_pci_Mu2 & S2_storerf_pci_Rt32 & S2_storerf_pci_s4_1 unimpl
+:S2_storerf_pci S2_storerf_pci_Rx32 S2_storerf_pci_Mu2 S2_storerf_pci_Rt32 S2_storerf_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pci_Rx32 & S2_storerf_pci_Rx32d & S2_storerf_pci_Mu2 & S2_storerf_pci_Rt32 & S2_storerf_pci_s4_1 unimpl
 
-:S2_storerf_pcr S2_storerf_pcr_Rx32 S2_storerf_pcr_Mu2 S2_storerf_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pcr_Rx32 & S2_storerf_pcr_Mu2 & S2_storerf_pcr_Rt32 unimpl
+:S2_storerf_pcr S2_storerf_pcr_Rx32 S2_storerf_pcr_Mu2 S2_storerf_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerf_pcr_Rx32 & S2_storerf_pcr_Rx32d & S2_storerf_pcr_Mu2 & S2_storerf_pcr_Rt32 unimpl
 
 :S2_storeri_io S2_storeri_io_Rs32 S2_storeri_io_Rt32 S2_storeri_io_s11_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_io_Rs32 & S2_storeri_io_Rt32 & S2_storeri_io_s11_2 {
   local EA:4;
@@ -20174,30 +20848,30 @@
   *:4 EA = S2_storeri_io_Rt32;
 }
 
-:S2_storeri_pi S2_storeri_pi_Rx32 S2_storeri_pi_Rt32 S2_storeri_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pi_Rx32 & S2_storeri_pi_Rt32 & S2_storeri_pi_s4_2 {
+:S2_storeri_pi S2_storeri_pi_Rx32 S2_storeri_pi_Rt32 S2_storeri_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pi_Rx32 & S2_storeri_pi_Rx32d & S2_storeri_pi_Rt32 & S2_storeri_pi_s4_2 {
   local EA:4;
   EA = S2_storeri_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storeri_pi_Rx32 + S2_storeri_pi_s4_2;
-  S2_storeri_pi_Rx32 = tmp0;
+  S2_storeri_pi_Rx32d = tmp0;
   *:4 EA = S2_storeri_pi_Rt32;
 }
 
-:S4_storeri_ap S4_storeri_ap_Re32 S4_storeri_ap_Rt32 S4_storeri_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storeri_ap_Re32 & S4_storeri_ap_Rt32 & S4_storeri_ap_U6 {
+:S4_storeri_ap S4_storeri_ap_Re32 S4_storeri_ap_Re32d S4_storeri_ap_Rt32 S4_storeri_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storeri_ap_Re32 & S4_storeri_ap_Re32d & S4_storeri_ap_Rt32 & S4_storeri_ap_U6 {
   local EA:4;
   EA = S4_storeri_ap_U6;
   *:4 EA = S4_storeri_ap_Rt32;
-  S4_storeri_ap_Re32 = S4_storeri_ap_U6;
+  S4_storeri_ap_Re32d = S4_storeri_ap_U6;
 }
 
-:S2_storeri_pr S2_storeri_pr_Rx32 S2_storeri_pr_Mu2 S2_storeri_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pr_Rx32 & S2_storeri_pr_Mu2 & S2_storeri_pr_Rt32 {
+:S2_storeri_pr S2_storeri_pr_Rx32 S2_storeri_pr_Mu2 S2_storeri_pr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pr_Rx32 & S2_storeri_pr_Rx32d & S2_storeri_pr_Mu2 & S2_storeri_pr_Rt32 {
   local EA:4;
   EA = S2_storeri_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storeri_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storeri_pr_Rx32 + tmp0;
-  S2_storeri_pr_Rx32 = tmp1;
+  S2_storeri_pr_Rx32d = tmp1;
   *:4 EA = S2_storeri_pr_Rt32;
 }
 
@@ -20211,20 +20885,20 @@
   *:4 EA = S4_storeri_ur_Rt32;
 }
 
-:S2_storeri_pbr S2_storeri_pbr_Rx32 S2_storeri_pbr_Mu2 S2_storeri_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pbr_Rx32 & S2_storeri_pbr_Mu2 & S2_storeri_pbr_Rt32 {
+:S2_storeri_pbr S2_storeri_pbr_Rx32 S2_storeri_pbr_Mu2 S2_storeri_pbr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pbr_Rx32 & S2_storeri_pbr_Rx32d & S2_storeri_pbr_Mu2 & S2_storeri_pbr_Rt32 {
   local EA:4;
   EA = brev(S2_storeri_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storeri_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storeri_pbr_Rx32 + tmp0;
-  S2_storeri_pbr_Rx32 = tmp1;
+  S2_storeri_pbr_Rx32d = tmp1;
   *:4 EA = S2_storeri_pbr_Rt32;
 }
 
-:S2_storeri_pci S2_storeri_pci_Rx32 S2_storeri_pci_Mu2 S2_storeri_pci_Rt32 S2_storeri_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pci_Rx32 & S2_storeri_pci_Mu2 & S2_storeri_pci_Rt32 & S2_storeri_pci_s4_2 unimpl
+:S2_storeri_pci S2_storeri_pci_Rx32 S2_storeri_pci_Mu2 S2_storeri_pci_Rt32 S2_storeri_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pci_Rx32 & S2_storeri_pci_Rx32d & S2_storeri_pci_Mu2 & S2_storeri_pci_Rt32 & S2_storeri_pci_s4_2 unimpl
 
-:S2_storeri_pcr S2_storeri_pcr_Rx32 S2_storeri_pcr_Mu2 S2_storeri_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pcr_Rx32 & S2_storeri_pcr_Mu2 & S2_storeri_pcr_Rt32 unimpl
+:S2_storeri_pcr S2_storeri_pcr_Rx32 S2_storeri_pcr_Mu2 S2_storeri_pcr_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storeri_pcr_Rx32 & S2_storeri_pcr_Rx32d & S2_storeri_pcr_Mu2 & S2_storeri_pcr_Rt32 unimpl
 
 :S2_storerd_io S2_storerd_io_Rs32 S2_storerd_io_Rtt32 S2_storerd_io_s11_3 is phase = 1 & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_io_Rs32 & S2_storerd_io_Rtt32 & S2_storerd_io_s11_3 {
   local EA:4;
@@ -20234,30 +20908,30 @@
   *:8 EA = S2_storerd_io_Rtt32;
 }
 
-:S2_storerd_pi S2_storerd_pi_Rx32 S2_storerd_pi_Rtt32 S2_storerd_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pi_Rx32 & S2_storerd_pi_Rtt32 & S2_storerd_pi_s4_3 {
+:S2_storerd_pi S2_storerd_pi_Rx32 S2_storerd_pi_Rtt32 S2_storerd_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pi_Rx32 & S2_storerd_pi_Rx32d & S2_storerd_pi_Rtt32 & S2_storerd_pi_s4_3 {
   local EA:4;
   EA = S2_storerd_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerd_pi_Rx32 + S2_storerd_pi_s4_3;
-  S2_storerd_pi_Rx32 = tmp0;
+  S2_storerd_pi_Rx32d = tmp0;
   *:8 EA = S2_storerd_pi_Rtt32;
 }
 
-:S4_storerd_ap S4_storerd_ap_Re32 S4_storerd_ap_Rtt32 S4_storerd_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerd_ap_Re32 & S4_storerd_ap_Rtt32 & S4_storerd_ap_U6 {
+:S4_storerd_ap S4_storerd_ap_Re32 S4_storerd_ap_Re32d S4_storerd_ap_Rtt32 S4_storerd_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerd_ap_Re32 & S4_storerd_ap_Re32d & S4_storerd_ap_Rtt32 & S4_storerd_ap_U6 {
   local EA:4;
   EA = S4_storerd_ap_U6;
   *:8 EA = S4_storerd_ap_Rtt32;
-  S4_storerd_ap_Re32 = S4_storerd_ap_U6;
+  S4_storerd_ap_Re32d = S4_storerd_ap_U6;
 }
 
-:S2_storerd_pr S2_storerd_pr_Rx32 S2_storerd_pr_Mu2 S2_storerd_pr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pr_Rx32 & S2_storerd_pr_Mu2 & S2_storerd_pr_Rtt32 {
+:S2_storerd_pr S2_storerd_pr_Rx32 S2_storerd_pr_Mu2 S2_storerd_pr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pr_Rx32 & S2_storerd_pr_Rx32d & S2_storerd_pr_Mu2 & S2_storerd_pr_Rtt32 {
   local EA:4;
   EA = S2_storerd_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerd_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerd_pr_Rx32 + tmp0;
-  S2_storerd_pr_Rx32 = tmp1;
+  S2_storerd_pr_Rx32d = tmp1;
   *:8 EA = S2_storerd_pr_Rtt32;
 }
 
@@ -20271,20 +20945,20 @@
   *:8 EA = S4_storerd_ur_Rtt32;
 }
 
-:S2_storerd_pbr S2_storerd_pbr_Rx32 S2_storerd_pbr_Mu2 S2_storerd_pbr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pbr_Rx32 & S2_storerd_pbr_Mu2 & S2_storerd_pbr_Rtt32 {
+:S2_storerd_pbr S2_storerd_pbr_Rx32 S2_storerd_pbr_Mu2 S2_storerd_pbr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pbr_Rx32 & S2_storerd_pbr_Rx32d & S2_storerd_pbr_Mu2 & S2_storerd_pbr_Rtt32 {
   local EA:4;
   EA = brev(S2_storerd_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerd_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerd_pbr_Rx32 + tmp0;
-  S2_storerd_pbr_Rx32 = tmp1;
+  S2_storerd_pbr_Rx32d = tmp1;
   *:8 EA = S2_storerd_pbr_Rtt32;
 }
 
-:S2_storerd_pci S2_storerd_pci_Rx32 S2_storerd_pci_Mu2 S2_storerd_pci_Rtt32 S2_storerd_pci_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pci_Rx32 & S2_storerd_pci_Mu2 & S2_storerd_pci_Rtt32 & S2_storerd_pci_s4_3 unimpl
+:S2_storerd_pci S2_storerd_pci_Rx32 S2_storerd_pci_Mu2 S2_storerd_pci_Rtt32 S2_storerd_pci_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pci_Rx32 & S2_storerd_pci_Rx32d & S2_storerd_pci_Mu2 & S2_storerd_pci_Rtt32 & S2_storerd_pci_s4_3 unimpl
 
-:S2_storerd_pcr S2_storerd_pcr_Rx32 S2_storerd_pcr_Mu2 S2_storerd_pcr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pcr_Rx32 & S2_storerd_pcr_Mu2 & S2_storerd_pcr_Rtt32 unimpl
+:S2_storerd_pcr S2_storerd_pcr_Rx32 S2_storerd_pcr_Mu2 S2_storerd_pcr_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerd_pcr_Rx32 & S2_storerd_pcr_Rx32d & S2_storerd_pcr_Mu2 & S2_storerd_pcr_Rtt32 unimpl
 
 :S2_storerinew_io S2_storerinew_io_Rs32 S2_storerinew_io_Nt8 S2_storerinew_io_s11_2 is phase = 1 & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_io_Rs32 & S2_storerinew_io_Nt8 & S2_storerinew_io_s11_2 & hasnew = 0                      unimpl
 
@@ -20298,40 +20972,40 @@
   *:4 EA = tmp1;
 }
 
-:S2_storerinew_pi S2_storerinew_pi_Rx32 S2_storerinew_pi_Nt8 S2_storerinew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & hasnew = 0                      unimpl
+:S2_storerinew_pi S2_storerinew_pi_Rx32 S2_storerinew_pi_Nt8 S2_storerinew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Rx32d & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & hasnew = 0                      unimpl
 
-:S2_storerinew_pi S2_storerinew_pi_Rx32 dotnewreg S2_storerinew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & dotnewreg {
+:S2_storerinew_pi S2_storerinew_pi_Rx32 dotnewreg S2_storerinew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pi_Rx32 & S2_storerinew_pi_Rx32d & S2_storerinew_pi_Nt8 & S2_storerinew_pi_s4_2 & dotnewreg {
   local EA:4;
   EA = S2_storerinew_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerinew_pi_Rx32 + S2_storerinew_pi_s4_2;
-  S2_storerinew_pi_Rx32 = tmp0;
+  S2_storerinew_pi_Rx32d = tmp0;
   local tmp1:4;
   tmp1 = newreg(dotnewreg);
   *:4 EA = tmp1;
 }
 
-:S4_storerinew_ap S4_storerinew_ap_Re32 S4_storerinew_ap_Nt8 S4_storerinew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & hasnew = 0                      unimpl
+:S4_storerinew_ap S4_storerinew_ap_Re32 S4_storerinew_ap_Re32d S4_storerinew_ap_Nt8 S4_storerinew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Re32d & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & hasnew = 0                      unimpl
 
-:S4_storerinew_ap S4_storerinew_ap_Re32 dotnewreg S4_storerinew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & dotnewreg {
+:S4_storerinew_ap S4_storerinew_ap_Re32 S4_storerinew_ap_Re32d dotnewreg S4_storerinew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerinew_ap_Re32 & S4_storerinew_ap_Re32d & S4_storerinew_ap_Nt8 & S4_storerinew_ap_U6 & dotnewreg {
   local EA:4;
   EA = S4_storerinew_ap_U6;
   local tmp0:4;
   tmp0 = newreg(dotnewreg);
   *:4 EA = tmp0;
-  S4_storerinew_ap_Re32 = S4_storerinew_ap_U6;
+  S4_storerinew_ap_Re32d = S4_storerinew_ap_U6;
 }
 
-:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 S2_storerinew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & hasnew = 0                      unimpl
+:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 S2_storerinew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Rx32d & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & dotnewreg {
+:S2_storerinew_pr S2_storerinew_pr_Rx32 S2_storerinew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pr_Rx32 & S2_storerinew_pr_Rx32d & S2_storerinew_pr_Mu2 & S2_storerinew_pr_Nt8 & dotnewreg {
   local EA:4;
   EA = S2_storerinew_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerinew_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerinew_pr_Rx32 + tmp0;
-  S2_storerinew_pr_Rx32 = tmp1;
+  S2_storerinew_pr_Rx32d = tmp1;
   local tmp2:4;
   tmp2 = newreg(dotnewreg);
   *:4 EA = tmp2;
@@ -20351,28 +21025,28 @@
   *:4 EA = tmp2;
 }
 
-:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 S2_storerinew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & hasnew = 0                      unimpl
+:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 S2_storerinew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Rx32d & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & dotnewreg {
+:S2_storerinew_pbr S2_storerinew_pbr_Rx32 S2_storerinew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pbr_Rx32 & S2_storerinew_pbr_Rx32d & S2_storerinew_pbr_Mu2 & S2_storerinew_pbr_Nt8 & dotnewreg {
   local EA:4;
   EA = brev(S2_storerinew_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerinew_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerinew_pbr_Rx32 + tmp0;
-  S2_storerinew_pbr_Rx32 = tmp1;
+  S2_storerinew_pbr_Rx32d = tmp1;
   local tmp2:4;
   tmp2 = newreg(dotnewreg);
   *:4 EA = tmp2;
 }
 
-:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 S2_storerinew_pci_Nt8 S2_storerinew_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & hasnew = 0                      unimpl
+:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 S2_storerinew_pci_Nt8 S2_storerinew_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Rx32d & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & hasnew = 0                      unimpl
 
-:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 dotnewreg S2_storerinew_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & dotnewreg unimpl
+:S2_storerinew_pci S2_storerinew_pci_Rx32 S2_storerinew_pci_Mu2 dotnewreg S2_storerinew_pci_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pci_Rx32 & S2_storerinew_pci_Rx32d & S2_storerinew_pci_Mu2 & S2_storerinew_pci_Nt8 & S2_storerinew_pci_s4_2 & dotnewreg unimpl
 
-:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Mu2 S2_storerinew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & hasnew = 0                      unimpl
+:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Mu2 S2_storerinew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Rx32d & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & dotnewreg unimpl
+:S2_storerinew_pcr S2_storerinew_pcr_Rx32 S2_storerinew_pcr_Rx32d S2_storerinew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerinew_pcr_Rx32 & S2_storerinew_pcr_Rx32d & S2_storerinew_pcr_Mu2 & S2_storerinew_pcr_Nt8 & dotnewreg unimpl
 
 :S2_storerbnew_io S2_storerbnew_io_Rs32 S2_storerbnew_io_Nt8 S2_storerbnew_io_s11_0 is phase = 1 & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_io_Rs32 & S2_storerbnew_io_Nt8 & S2_storerbnew_io_s11_0 & hasnew = 0                      unimpl
 
@@ -20400,14 +21074,14 @@
   *:1 EA = tmp1;
 }
 
-:S2_storerbnew_pi S2_storerbnew_pi_Rx32 S2_storerbnew_pi_Nt8 S2_storerbnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & hasnew = 0                      unimpl
+:S2_storerbnew_pi S2_storerbnew_pi_Rx32 S2_storerbnew_pi_Rx32d S2_storerbnew_pi_Nt8 S2_storerbnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Rx32d & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & hasnew = 0                      unimpl
 
-:S2_storerbnew_pi S2_storerbnew_pi_Rx32 dotnewreg S2_storerbnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & dotnewreg {
+:S2_storerbnew_pi S2_storerbnew_pi_Rx32 S2_storerbnew_pi_Rx32d dotnewreg S2_storerbnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pi_Rx32 & S2_storerbnew_pi_Rx32d & S2_storerbnew_pi_Nt8 & S2_storerbnew_pi_s4_0 & dotnewreg {
   local EA:4;
   EA = S2_storerbnew_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerbnew_pi_Rx32 + S2_storerbnew_pi_s4_0;
-  S2_storerbnew_pi_Rx32 = tmp0;
+  S2_storerbnew_pi_Rx32d = tmp0;
   local tmp1:1;
   local tmp2:4;
   tmp2 = newreg(dotnewreg);
@@ -20427,9 +21101,9 @@
   *:1 EA = tmp1;
 }
 
-:S4_storerbnew_ap S4_storerbnew_ap_Re32 S4_storerbnew_ap_Nt8 S4_storerbnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & hasnew = 0                      unimpl
+:S4_storerbnew_ap S4_storerbnew_ap_Re32 S4_storerbnew_ap_Re32d S4_storerbnew_ap_Nt8 S4_storerbnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Re32d & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & hasnew = 0                      unimpl
 
-:S4_storerbnew_ap S4_storerbnew_ap_Re32 dotnewreg S4_storerbnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & dotnewreg {
+:S4_storerbnew_ap S4_storerbnew_ap_Re32 S4_storerbnew_ap_Re32d dotnewreg S4_storerbnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerbnew_ap_Re32 & S4_storerbnew_ap_Re32d & S4_storerbnew_ap_Nt8 & S4_storerbnew_ap_U6 & dotnewreg {
   local EA:4;
   EA = S4_storerbnew_ap_U6;
   local tmp0:1;
@@ -20449,19 +21123,19 @@
   tmp7 = tmp5 & tmp6;
   tmp0 = tmp7:1;
   *:1 EA = tmp0;
-  S4_storerbnew_ap_Re32 = S4_storerbnew_ap_U6;
+  S4_storerbnew_ap_Re32d = S4_storerbnew_ap_U6;
 }
 
-:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Mu2 S2_storerbnew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & hasnew = 0                      unimpl
+:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Rx32d S2_storerbnew_pr_Mu2 S2_storerbnew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Rx32d & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & dotnewreg {
+:S2_storerbnew_pr S2_storerbnew_pr_Rx32 S2_storerbnew_pr_Rx32d S2_storerbnew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pr_Rx32 & S2_storerbnew_pr_Rx32d & S2_storerbnew_pr_Mu2 & S2_storerbnew_pr_Nt8 & dotnewreg {
   local EA:4;
   EA = S2_storerbnew_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerbnew_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerbnew_pr_Rx32 + tmp0;
-  S2_storerbnew_pr_Rx32 = tmp1;
+  S2_storerbnew_pr_Rx32d = tmp1;
   local tmp2:1;
   local tmp3:4;
   tmp3 = newreg(dotnewreg);
@@ -20509,16 +21183,16 @@
   *:1 EA = tmp2;
 }
 
-:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Mu2 S2_storerbnew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & hasnew = 0                      unimpl
+:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Rx32d S2_storerbnew_pbr_Mu2 S2_storerbnew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Rx32d & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & dotnewreg {
+:S2_storerbnew_pbr S2_storerbnew_pbr_Rx32 S2_storerbnew_pbr_Rx32d S2_storerbnew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pbr_Rx32 & S2_storerbnew_pbr_Rx32d & S2_storerbnew_pbr_Mu2 & S2_storerbnew_pbr_Nt8 & dotnewreg {
   local EA:4;
   EA = brev(S2_storerbnew_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerbnew_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerbnew_pbr_Rx32 + tmp0;
-  S2_storerbnew_pbr_Rx32 = tmp1;
+  S2_storerbnew_pbr_Rx32d = tmp1;
   local tmp2:1;
   local tmp3:4;
   tmp3 = newreg(dotnewreg);
@@ -20538,13 +21212,13 @@
   *:1 EA = tmp2;
 }
 
-:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Mu2 S2_storerbnew_pci_Nt8 S2_storerbnew_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & hasnew = 0                      unimpl
+:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Rx32d S2_storerbnew_pci_Mu2 S2_storerbnew_pci_Nt8 S2_storerbnew_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Rx32d & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & hasnew = 0                      unimpl
 
-:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Mu2 dotnewreg S2_storerbnew_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & dotnewreg unimpl
+:S2_storerbnew_pci S2_storerbnew_pci_Rx32 S2_storerbnew_pci_Rx32d S2_storerbnew_pci_Mu2 dotnewreg S2_storerbnew_pci_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pci_Rx32 & S2_storerbnew_pci_Rx32d & S2_storerbnew_pci_Mu2 & S2_storerbnew_pci_Nt8 & S2_storerbnew_pci_s4_0 & dotnewreg unimpl
 
-:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Mu2 S2_storerbnew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & hasnew = 0                      unimpl
+:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Rx32d S2_storerbnew_pcr_Mu2 S2_storerbnew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Rx32d & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & dotnewreg unimpl
+:S2_storerbnew_pcr S2_storerbnew_pcr_Rx32 S2_storerbnew_pcr_Rx32d S2_storerbnew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerbnew_pcr_Rx32 & S2_storerbnew_pcr_Rx32d & S2_storerbnew_pcr_Mu2 & S2_storerbnew_pcr_Nt8 & dotnewreg unimpl
 
 :S2_storerhnew_io S2_storerhnew_io_Rs32 S2_storerhnew_io_Nt8 S2_storerhnew_io_s11_1 is phase = 1 & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_io_Rs32 & S2_storerhnew_io_Nt8 & S2_storerhnew_io_s11_1 & hasnew = 0                      unimpl
 
@@ -20572,14 +21246,14 @@
   *:2 EA = tmp1;
 }
 
-:S2_storerhnew_pi S2_storerhnew_pi_Rx32 S2_storerhnew_pi_Nt8 S2_storerhnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & hasnew = 0                      unimpl
+:S2_storerhnew_pi S2_storerhnew_pi_Rx32 S2_storerhnew_pi_Rx32d S2_storerhnew_pi_Nt8 S2_storerhnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Rx32d & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & hasnew = 0                      unimpl
 
-:S2_storerhnew_pi S2_storerhnew_pi_Rx32 dotnewreg S2_storerhnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & dotnewreg {
+:S2_storerhnew_pi S2_storerhnew_pi_Rx32 S2_storerhnew_pi_Rx32d dotnewreg S2_storerhnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pi_Rx32 & S2_storerhnew_pi_Rx32d & S2_storerhnew_pi_Nt8 & S2_storerhnew_pi_s4_1 & dotnewreg {
   local EA:4;
   EA = S2_storerhnew_pi_Rx32;
   local tmp0:4;
   tmp0 = S2_storerhnew_pi_Rx32 + S2_storerhnew_pi_s4_1;
-  S2_storerhnew_pi_Rx32 = tmp0;
+  S2_storerhnew_pi_Rx32d = tmp0;
   local tmp1:2;
   local tmp2:4;
   tmp2 = newreg(dotnewreg);
@@ -20599,9 +21273,9 @@
   *:2 EA = tmp1;
 }
 
-:S4_storerhnew_ap S4_storerhnew_ap_Re32 S4_storerhnew_ap_Nt8 S4_storerhnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & hasnew = 0                      unimpl
+:S4_storerhnew_ap S4_storerhnew_ap_Re32 S4_storerhnew_ap_Re32d S4_storerhnew_ap_Nt8 S4_storerhnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Re32d & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & hasnew = 0                      unimpl
 
-:S4_storerhnew_ap S4_storerhnew_ap_Re32 dotnewreg S4_storerhnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & dotnewreg {
+:S4_storerhnew_ap S4_storerhnew_ap_Re32 S4_storerhnew_ap_Re32d dotnewreg S4_storerhnew_ap_U6 is phase = 1 & Parse != 0b00 & subinsn = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S4_storerhnew_ap_Re32 & S4_storerhnew_ap_Re32d & S4_storerhnew_ap_Nt8 & S4_storerhnew_ap_U6 & dotnewreg {
   local EA:4;
   EA = S4_storerhnew_ap_U6;
   local tmp0:2;
@@ -20621,19 +21295,19 @@
   tmp7 = tmp5 & tmp6;
   tmp0 = tmp7:2;
   *:2 EA = tmp0;
-  S4_storerhnew_ap_Re32 = S4_storerhnew_ap_U6;
+  S4_storerhnew_ap_Re32d = S4_storerhnew_ap_U6;
 }
 
-:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Mu2 S2_storerhnew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & hasnew = 0                      unimpl
+:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Rx32d S2_storerhnew_pr_Mu2 S2_storerhnew_pr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Rx32d & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & dotnewreg {
+:S2_storerhnew_pr S2_storerhnew_pr_Rx32 S2_storerhnew_pr_Rx32d S2_storerhnew_pr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pr_Rx32 & S2_storerhnew_pr_Rx32d & S2_storerhnew_pr_Mu2 & S2_storerhnew_pr_Nt8 & dotnewreg {
   local EA:4;
   EA = S2_storerhnew_pr_Rx32;
   local tmp0:4;
   tmp0 = zext(S2_storerhnew_pr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerhnew_pr_Rx32 + tmp0;
-  S2_storerhnew_pr_Rx32 = tmp1;
+  S2_storerhnew_pr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = newreg(dotnewreg);
@@ -20681,16 +21355,16 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Mu2 S2_storerhnew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & hasnew = 0                      unimpl
+:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Rx32d S2_storerhnew_pbr_Mu2 S2_storerhnew_pbr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Rx32d & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & dotnewreg {
+:S2_storerhnew_pbr S2_storerhnew_pbr_Rx32 S2_storerhnew_pbr_Rx32d S2_storerhnew_pbr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pbr_Rx32 & S2_storerhnew_pbr_Rx32d & S2_storerhnew_pbr_Mu2 & S2_storerhnew_pbr_Nt8 & dotnewreg {
   local EA:4;
   EA = brev(S2_storerhnew_pbr_Rx32);
   local tmp0:4;
   tmp0 = zext(S2_storerhnew_pbr_Mu2);
   local tmp1:4;
   tmp1 = S2_storerhnew_pbr_Rx32 + tmp0;
-  S2_storerhnew_pbr_Rx32 = tmp1;
+  S2_storerhnew_pbr_Rx32d = tmp1;
   local tmp2:2;
   local tmp3:4;
   tmp3 = newreg(dotnewreg);
@@ -20710,15 +21384,15 @@
   *:2 EA = tmp2;
 }
 
-:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Mu2 S2_storerhnew_pci_Nt8 S2_storerhnew_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & hasnew = 0                      unimpl
+:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Rx32d S2_storerhnew_pci_Mu2 S2_storerhnew_pci_Nt8 S2_storerhnew_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Rx32d & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & hasnew = 0                      unimpl
 
-:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Mu2 dotnewreg S2_storerhnew_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & dotnewreg unimpl
+:S2_storerhnew_pci S2_storerhnew_pci_Rx32 S2_storerhnew_pci_Rx32d S2_storerhnew_pci_Mu2 dotnewreg S2_storerhnew_pci_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pci_Rx32 & S2_storerhnew_pci_Rx32d & S2_storerhnew_pci_Mu2 & S2_storerhnew_pci_Nt8 & S2_storerhnew_pci_s4_1 & dotnewreg unimpl
 
-:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Mu2 S2_storerhnew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & hasnew = 0                      unimpl
+:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Rx32d S2_storerhnew_pcr_Mu2 S2_storerhnew_pcr_Nt8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Rx32d & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & hasnew = 0                      unimpl
 
-:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & dotnewreg unimpl
+:S2_storerhnew_pcr S2_storerhnew_pcr_Rx32 S2_storerhnew_pcr_Rx32d S2_storerhnew_pcr_Mu2 dotnewreg is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b1 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_storerhnew_pcr_Rx32 & S2_storerhnew_pcr_Rx32d & S2_storerhnew_pcr_Mu2 & S2_storerhnew_pcr_Nt8 & dotnewreg unimpl
 
-:S2_allocframe S2_allocframe_Rx32 S2_allocframe_u11_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_allocframe_Rx32 & S2_allocframe_u11_3 {
+:S2_allocframe S2_allocframe_Rx32 S2_allocframe_Rx32d S2_allocframe_u11_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_allocframe_Rx32 & S2_allocframe_Rx32d & S2_allocframe_u11_3 {
   local EA:4;
   local tmp0:4;
   tmp0 = 8;
@@ -20728,10 +21402,10 @@
   tmp2 = S2_allocframe_Rx32 + tmp1;
   EA = tmp2;
   *:8 EA = R31R30;
-  R30 = EA;
+  D_R30 = EA;
   local tmp3:4;
   tmp3 = EA - S2_allocframe_u11_3;
-  S2_allocframe_Rx32 = tmp3;
+  S2_allocframe_Rx32d = tmp3;
 }
 
 :L2_deallocframe L2_deallocframe_Rdd32 L2_deallocframe_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_deallocframe_Rdd32 & L2_deallocframe_Rs32 {
@@ -20744,7 +21418,7 @@
   tmp0 = 8;
   local tmp1:4;
   tmp1 = EA + tmp0;
-  R29 = tmp1;
+  D_R29 = tmp1;
 }
 
 :L4_return L4_return_Rdd32 L4_return_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b10 = 0 & b11 = 0 & b12 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L4_return_Rdd32 & L4_return_Rs32 {
@@ -20757,7 +21431,7 @@
   tmp0 = 8;
   local tmp1:4;
   tmp1 = EA + tmp0;
-  R29 = tmp1;
+  D_R29 = tmp1;
   local tmp2:8;
   local tmp3:4;
   local tmp4:4;
@@ -20794,7 +21468,7 @@
   tmp2 = 8;
   local tmp3:4;
   tmp3 = EA + tmp2;
-  R29 = tmp3;
+  D_R29 = tmp3;
   local tmp4:8;
   local tmp5:4;
   local tmp6:4;
@@ -20836,7 +21510,7 @@
   tmp3 = 8;
   local tmp4:4;
   tmp4 = EA + tmp3;
-  R29 = tmp4;
+  D_R29 = tmp4;
   local tmp5:8;
   local tmp6:4;
   local tmp7:4;
@@ -20878,7 +21552,7 @@
   tmp3 = 8;
   local tmp4:4;
   tmp4 = EA + tmp3;
-  R29 = tmp4;
+  D_R29 = tmp4;
   local tmp5:8;
   local tmp6:4;
   local tmp7:4;
@@ -20922,7 +21596,7 @@
   tmp4 = 8;
   local tmp5:4;
   tmp5 = EA + tmp4;
-  R29 = tmp5;
+  D_R29 = tmp5;
   local tmp6:8;
   local tmp7:4;
   local tmp8:4;
@@ -20964,7 +21638,7 @@
   tmp3 = 8;
   local tmp4:4;
   tmp4 = EA + tmp3;
-  R29 = tmp4;
+  D_R29 = tmp4;
   local tmp5:8;
   local tmp6:4;
   local tmp7:4;
@@ -21008,7 +21682,7 @@
   tmp4 = 8;
   local tmp5:4;
   tmp5 = EA + tmp4;
-  R29 = tmp5;
+  D_R29 = tmp5;
   local tmp6:8;
   local tmp7:4;
   local tmp8:4;
@@ -21097,7 +21771,7 @@
 <done_3>
 }
 
-:L2_ploadrubt_pi L2_ploadrubt_pi_Rd32 L2_ploadrubt_pi_Rx32 L2_ploadrubt_pi_Pt4 L2_ploadrubt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubt_pi_Rd32 & L2_ploadrubt_pi_Rx32 & L2_ploadrubt_pi_Pt4 & L2_ploadrubt_pi_s4_0 {
+:L2_ploadrubt_pi L2_ploadrubt_pi_Rd32 L2_ploadrubt_pi_Rx32 L2_ploadrubt_pi_Rx32d L2_ploadrubt_pi_Pt4 L2_ploadrubt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubt_pi_Rd32 & L2_ploadrubt_pi_Rx32 & L2_ploadrubt_pi_Rx32d & L2_ploadrubt_pi_Pt4 & L2_ploadrubt_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrubt_pi_Rx32;
   local tmp0:1;
@@ -21107,7 +21781,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadrubt_pi_Rx32 + L2_ploadrubt_pi_s4_0;
-  L2_ploadrubt_pi_Rx32 = tmp2;
+  L2_ploadrubt_pi_Rx32d = tmp2;
   local tmp3:1;
   tmp3 = *:1 EA;
   L2_ploadrubt_pi_Rd32 = zext(tmp3);
@@ -21136,7 +21810,7 @@
 <done_4>
 }
 
-:L2_ploadrubf_pi L2_ploadrubf_pi_Rd32 L2_ploadrubf_pi_Rx32 L2_ploadrubf_pi_Pt4 L2_ploadrubf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubf_pi_Rd32 & L2_ploadrubf_pi_Rx32 & L2_ploadrubf_pi_Pt4 & L2_ploadrubf_pi_s4_0 {
+:L2_ploadrubf_pi L2_ploadrubf_pi_Rd32 L2_ploadrubf_pi_Rx32 L2_ploadrubf_pi_Rx32d L2_ploadrubf_pi_Pt4 L2_ploadrubf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubf_pi_Rd32 & L2_ploadrubf_pi_Rx32 & L2_ploadrubf_pi_Rx32d & L2_ploadrubf_pi_Pt4 & L2_ploadrubf_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrubf_pi_Rx32;
   local tmp0:1;
@@ -21148,7 +21822,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrubf_pi_Rx32 + L2_ploadrubf_pi_s4_0;
-  L2_ploadrubf_pi_Rx32 = tmp3;
+  L2_ploadrubf_pi_Rx32d = tmp3;
   local tmp4:1;
   tmp4 = *:1 EA;
   L2_ploadrubf_pi_Rd32 = zext(tmp4);
@@ -21287,7 +21961,7 @@
 <done_6>
 }
 
-:L2_ploadrubtnew_pi L2_ploadrubtnew_pi_Rd32 L2_ploadrubtnew_pi_Rx32 L2_ploadrubtnew_pi_Pt4 L2_ploadrubtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubtnew_pi_Rd32 & L2_ploadrubtnew_pi_Rx32 & L2_ploadrubtnew_pi_Pt4 & L2_ploadrubtnew_pi_s4_0 {
+:L2_ploadrubtnew_pi L2_ploadrubtnew_pi_Rd32 L2_ploadrubtnew_pi_Rx32 L2_ploadrubtnew_pi_Rx32d L2_ploadrubtnew_pi_Pt4 L2_ploadrubtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubtnew_pi_Rd32 & L2_ploadrubtnew_pi_Rx32 & L2_ploadrubtnew_pi_Rx32d & L2_ploadrubtnew_pi_Pt4 & L2_ploadrubtnew_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrubtnew_pi_Rx32;
   local tmp0:1;
@@ -21299,7 +21973,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrubtnew_pi_Rx32 + L2_ploadrubtnew_pi_s4_0;
-  L2_ploadrubtnew_pi_Rx32 = tmp3;
+  L2_ploadrubtnew_pi_Rx32d = tmp3;
   local tmp4:1;
   tmp4 = *:1 EA;
   L2_ploadrubtnew_pi_Rd32 = zext(tmp4);
@@ -21308,7 +21982,7 @@
 <done_3>
 }
 
-:L2_ploadrubfnew_pi L2_ploadrubfnew_pi_Rd32 L2_ploadrubfnew_pi_Rx32 L2_ploadrubfnew_pi_Pt4 L2_ploadrubfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubfnew_pi_Rd32 & L2_ploadrubfnew_pi_Rx32 & L2_ploadrubfnew_pi_Pt4 & L2_ploadrubfnew_pi_s4_0 {
+:L2_ploadrubfnew_pi L2_ploadrubfnew_pi_Rd32 L2_ploadrubfnew_pi_Rx32 L2_ploadrubfnew_pi_Rx32d L2_ploadrubfnew_pi_Pt4 L2_ploadrubfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrubfnew_pi_Rd32 & L2_ploadrubfnew_pi_Rx32 & L2_ploadrubfnew_pi_Rx32d & L2_ploadrubfnew_pi_Pt4 & L2_ploadrubfnew_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrubfnew_pi_Rx32;
   local tmp0:1;
@@ -21322,7 +21996,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadrubfnew_pi_Rx32 + L2_ploadrubfnew_pi_s4_0;
-  L2_ploadrubfnew_pi_Rx32 = tmp4;
+  L2_ploadrubfnew_pi_Rx32d = tmp4;
   local tmp5:1;
   tmp5 = *:1 EA;
   L2_ploadrubfnew_pi_Rd32 = zext(tmp5);
@@ -21433,7 +22107,7 @@
 <done_3>
 }
 
-:L2_ploadrbt_pi L2_ploadrbt_pi_Rd32 L2_ploadrbt_pi_Rx32 L2_ploadrbt_pi_Pt4 L2_ploadrbt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbt_pi_Rd32 & L2_ploadrbt_pi_Rx32 & L2_ploadrbt_pi_Pt4 & L2_ploadrbt_pi_s4_0 {
+:L2_ploadrbt_pi L2_ploadrbt_pi_Rd32 L2_ploadrbt_pi_Rx32 L2_ploadrbt_pi_Rx32d L2_ploadrbt_pi_Pt4 L2_ploadrbt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbt_pi_Rd32 & L2_ploadrbt_pi_Rx32 & L2_ploadrbt_pi_Rx32d & L2_ploadrbt_pi_Pt4 & L2_ploadrbt_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrbt_pi_Rx32;
   local tmp0:1;
@@ -21443,7 +22117,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadrbt_pi_Rx32 + L2_ploadrbt_pi_s4_0;
-  L2_ploadrbt_pi_Rx32 = tmp2;
+  L2_ploadrbt_pi_Rx32d = tmp2;
   local tmp3:1;
   tmp3 = *:1 EA;
   L2_ploadrbt_pi_Rd32 = zext(tmp3);
@@ -21472,7 +22146,7 @@
 <done_4>
 }
 
-:L2_ploadrbf_pi L2_ploadrbf_pi_Rd32 L2_ploadrbf_pi_Rx32 L2_ploadrbf_pi_Pt4 L2_ploadrbf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbf_pi_Rd32 & L2_ploadrbf_pi_Rx32 & L2_ploadrbf_pi_Pt4 & L2_ploadrbf_pi_s4_0 {
+:L2_ploadrbf_pi L2_ploadrbf_pi_Rd32 L2_ploadrbf_pi_Rx32 L2_ploadrbf_pi_Rx32d L2_ploadrbf_pi_Pt4 L2_ploadrbf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbf_pi_Rd32 & L2_ploadrbf_pi_Rx32 & L2_ploadrbf_pi_Rx32d & L2_ploadrbf_pi_Pt4 & L2_ploadrbf_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrbf_pi_Rx32;
   local tmp0:1;
@@ -21484,7 +22158,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrbf_pi_Rx32 + L2_ploadrbf_pi_s4_0;
-  L2_ploadrbf_pi_Rx32 = tmp3;
+  L2_ploadrbf_pi_Rx32d = tmp3;
   local tmp4:1;
   tmp4 = *:1 EA;
   L2_ploadrbf_pi_Rd32 = zext(tmp4);
@@ -21623,7 +22297,7 @@
 <done_6>
 }
 
-:L2_ploadrbtnew_pi L2_ploadrbtnew_pi_Rd32 L2_ploadrbtnew_pi_Rx32 L2_ploadrbtnew_pi_Pt4 L2_ploadrbtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbtnew_pi_Rd32 & L2_ploadrbtnew_pi_Rx32 & L2_ploadrbtnew_pi_Pt4 & L2_ploadrbtnew_pi_s4_0 {
+:L2_ploadrbtnew_pi L2_ploadrbtnew_pi_Rd32 L2_ploadrbtnew_pi_Rx32 L2_ploadrbtnew_pi_Rx32d L2_ploadrbtnew_pi_Pt4 L2_ploadrbtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbtnew_pi_Rd32 & L2_ploadrbtnew_pi_Rx32 & L2_ploadrbtnew_pi_Rx32d & L2_ploadrbtnew_pi_Pt4 & L2_ploadrbtnew_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrbtnew_pi_Rx32;
   local tmp0:1;
@@ -21635,7 +22309,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrbtnew_pi_Rx32 + L2_ploadrbtnew_pi_s4_0;
-  L2_ploadrbtnew_pi_Rx32 = tmp3;
+  L2_ploadrbtnew_pi_Rx32d = tmp3;
   local tmp4:1;
   tmp4 = *:1 EA;
   L2_ploadrbtnew_pi_Rd32 = zext(tmp4);
@@ -21644,7 +22318,7 @@
 <done_3>
 }
 
-:L2_ploadrbfnew_pi L2_ploadrbfnew_pi_Rd32 L2_ploadrbfnew_pi_Rx32 L2_ploadrbfnew_pi_Pt4 L2_ploadrbfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbfnew_pi_Rd32 & L2_ploadrbfnew_pi_Rx32 & L2_ploadrbfnew_pi_Pt4 & L2_ploadrbfnew_pi_s4_0 {
+:L2_ploadrbfnew_pi L2_ploadrbfnew_pi_Rd32 L2_ploadrbfnew_pi_Rx32 L2_ploadrbfnew_pi_Rx32d L2_ploadrbfnew_pi_Pt4 L2_ploadrbfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrbfnew_pi_Rd32 & L2_ploadrbfnew_pi_Rx32 & L2_ploadrbfnew_pi_Rx32d & L2_ploadrbfnew_pi_Pt4 & L2_ploadrbfnew_pi_s4_0 {
   local EA:4;
   EA = L2_ploadrbfnew_pi_Rx32;
   local tmp0:1;
@@ -21658,7 +22332,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadrbfnew_pi_Rx32 + L2_ploadrbfnew_pi_s4_0;
-  L2_ploadrbfnew_pi_Rx32 = tmp4;
+  L2_ploadrbfnew_pi_Rx32d = tmp4;
   local tmp5:1;
   tmp5 = *:1 EA;
   L2_ploadrbfnew_pi_Rd32 = zext(tmp5);
@@ -21769,7 +22443,7 @@
 <done_3>
 }
 
-:L2_ploadruht_pi L2_ploadruht_pi_Rd32 L2_ploadruht_pi_Rx32 L2_ploadruht_pi_Pt4 L2_ploadruht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruht_pi_Rd32 & L2_ploadruht_pi_Rx32 & L2_ploadruht_pi_Pt4 & L2_ploadruht_pi_s4_1 {
+:L2_ploadruht_pi L2_ploadruht_pi_Rd32 L2_ploadruht_pi_Rx32 L2_ploadruht_pi_Rx32d L2_ploadruht_pi_Pt4 L2_ploadruht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruht_pi_Rd32 & L2_ploadruht_pi_Rx32 & L2_ploadruht_pi_Rx32d & L2_ploadruht_pi_Pt4 & L2_ploadruht_pi_s4_1 {
   local EA:4;
   EA = L2_ploadruht_pi_Rx32;
   local tmp0:1;
@@ -21779,7 +22453,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadruht_pi_Rx32 + L2_ploadruht_pi_s4_1;
-  L2_ploadruht_pi_Rx32 = tmp2;
+  L2_ploadruht_pi_Rx32d = tmp2;
   local tmp3:2;
   tmp3 = *:2 EA;
   L2_ploadruht_pi_Rd32 = zext(tmp3);
@@ -21808,7 +22482,7 @@
 <done_4>
 }
 
-:L2_ploadruhf_pi L2_ploadruhf_pi_Rd32 L2_ploadruhf_pi_Rx32 L2_ploadruhf_pi_Pt4 L2_ploadruhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhf_pi_Rd32 & L2_ploadruhf_pi_Rx32 & L2_ploadruhf_pi_Pt4 & L2_ploadruhf_pi_s4_1 {
+:L2_ploadruhf_pi L2_ploadruhf_pi_Rd32 L2_ploadruhf_pi_Rx32 L2_ploadruhf_pi_Rx32d L2_ploadruhf_pi_Pt4 L2_ploadruhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhf_pi_Rd32 & L2_ploadruhf_pi_Rx32 & L2_ploadruhf_pi_Rx32d & L2_ploadruhf_pi_Pt4 & L2_ploadruhf_pi_s4_1 {
   local EA:4;
   EA = L2_ploadruhf_pi_Rx32;
   local tmp0:1;
@@ -21820,7 +22494,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadruhf_pi_Rx32 + L2_ploadruhf_pi_s4_1;
-  L2_ploadruhf_pi_Rx32 = tmp3;
+  L2_ploadruhf_pi_Rx32d = tmp3;
   local tmp4:2;
   tmp4 = *:2 EA;
   L2_ploadruhf_pi_Rd32 = zext(tmp4);
@@ -21959,7 +22633,7 @@
 <done_6>
 }
 
-:L2_ploadruhtnew_pi L2_ploadruhtnew_pi_Rd32 L2_ploadruhtnew_pi_Rx32 L2_ploadruhtnew_pi_Pt4 L2_ploadruhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhtnew_pi_Rd32 & L2_ploadruhtnew_pi_Rx32 & L2_ploadruhtnew_pi_Pt4 & L2_ploadruhtnew_pi_s4_1 {
+:L2_ploadruhtnew_pi L2_ploadruhtnew_pi_Rd32 L2_ploadruhtnew_pi_Rx32 L2_ploadruhtnew_pi_Rx32d L2_ploadruhtnew_pi_Pt4 L2_ploadruhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhtnew_pi_Rd32 & L2_ploadruhtnew_pi_Rx32 & L2_ploadruhtnew_pi_Rx32d & L2_ploadruhtnew_pi_Pt4 & L2_ploadruhtnew_pi_s4_1 {
   local EA:4;
   EA = L2_ploadruhtnew_pi_Rx32;
   local tmp0:1;
@@ -21971,7 +22645,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadruhtnew_pi_Rx32 + L2_ploadruhtnew_pi_s4_1;
-  L2_ploadruhtnew_pi_Rx32 = tmp3;
+  L2_ploadruhtnew_pi_Rx32d = tmp3;
   local tmp4:2;
   tmp4 = *:2 EA;
   L2_ploadruhtnew_pi_Rd32 = zext(tmp4);
@@ -21980,7 +22654,7 @@
 <done_3>
 }
 
-:L2_ploadruhfnew_pi L2_ploadruhfnew_pi_Rd32 L2_ploadruhfnew_pi_Rx32 L2_ploadruhfnew_pi_Pt4 L2_ploadruhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhfnew_pi_Rd32 & L2_ploadruhfnew_pi_Rx32 & L2_ploadruhfnew_pi_Pt4 & L2_ploadruhfnew_pi_s4_1 {
+:L2_ploadruhfnew_pi L2_ploadruhfnew_pi_Rd32 L2_ploadruhfnew_pi_Rx32 L2_ploadruhfnew_pi_Rx32d L2_ploadruhfnew_pi_Pt4 L2_ploadruhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadruhfnew_pi_Rd32 & L2_ploadruhfnew_pi_Rx32 & L2_ploadruhfnew_pi_Rx32d & L2_ploadruhfnew_pi_Pt4 & L2_ploadruhfnew_pi_s4_1 {
   local EA:4;
   EA = L2_ploadruhfnew_pi_Rx32;
   local tmp0:1;
@@ -21994,7 +22668,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadruhfnew_pi_Rx32 + L2_ploadruhfnew_pi_s4_1;
-  L2_ploadruhfnew_pi_Rx32 = tmp4;
+  L2_ploadruhfnew_pi_Rx32d = tmp4;
   local tmp5:2;
   tmp5 = *:2 EA;
   L2_ploadruhfnew_pi_Rd32 = zext(tmp5);
@@ -22105,7 +22779,7 @@
 <done_3>
 }
 
-:L2_ploadrht_pi L2_ploadrht_pi_Rd32 L2_ploadrht_pi_Rx32 L2_ploadrht_pi_Pt4 L2_ploadrht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrht_pi_Rd32 & L2_ploadrht_pi_Rx32 & L2_ploadrht_pi_Pt4 & L2_ploadrht_pi_s4_1 {
+:L2_ploadrht_pi L2_ploadrht_pi_Rd32 L2_ploadrht_pi_Rx32 L2_ploadrht_pi_Rx32d L2_ploadrht_pi_Pt4 L2_ploadrht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrht_pi_Rd32 & L2_ploadrht_pi_Rx32 & L2_ploadrht_pi_Rx32d & L2_ploadrht_pi_Pt4 & L2_ploadrht_pi_s4_1 {
   local EA:4;
   EA = L2_ploadrht_pi_Rx32;
   local tmp0:1;
@@ -22115,7 +22789,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadrht_pi_Rx32 + L2_ploadrht_pi_s4_1;
-  L2_ploadrht_pi_Rx32 = tmp2;
+  L2_ploadrht_pi_Rx32d = tmp2;
   local tmp3:2;
   tmp3 = *:2 EA;
   L2_ploadrht_pi_Rd32 = zext(tmp3);
@@ -22144,7 +22818,7 @@
 <done_4>
 }
 
-:L2_ploadrhf_pi L2_ploadrhf_pi_Rd32 L2_ploadrhf_pi_Rx32 L2_ploadrhf_pi_Pt4 L2_ploadrhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhf_pi_Rd32 & L2_ploadrhf_pi_Rx32 & L2_ploadrhf_pi_Pt4 & L2_ploadrhf_pi_s4_1 {
+:L2_ploadrhf_pi L2_ploadrhf_pi_Rd32 L2_ploadrhf_pi_Rx32 L2_ploadrhf_pi_Rx32d L2_ploadrhf_pi_Pt4 L2_ploadrhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhf_pi_Rd32 & L2_ploadrhf_pi_Rx32 & L2_ploadrhf_pi_Rx32d & L2_ploadrhf_pi_Pt4 & L2_ploadrhf_pi_s4_1 {
   local EA:4;
   EA = L2_ploadrhf_pi_Rx32;
   local tmp0:1;
@@ -22156,7 +22830,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrhf_pi_Rx32 + L2_ploadrhf_pi_s4_1;
-  L2_ploadrhf_pi_Rx32 = tmp3;
+  L2_ploadrhf_pi_Rx32d = tmp3;
   local tmp4:2;
   tmp4 = *:2 EA;
   L2_ploadrhf_pi_Rd32 = zext(tmp4);
@@ -22295,7 +22969,7 @@
 <done_6>
 }
 
-:L2_ploadrhtnew_pi L2_ploadrhtnew_pi_Rd32 L2_ploadrhtnew_pi_Rx32 L2_ploadrhtnew_pi_Pt4 L2_ploadrhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhtnew_pi_Rd32 & L2_ploadrhtnew_pi_Rx32 & L2_ploadrhtnew_pi_Pt4 & L2_ploadrhtnew_pi_s4_1 {
+:L2_ploadrhtnew_pi L2_ploadrhtnew_pi_Rd32 L2_ploadrhtnew_pi_Rx32 L2_ploadrhtnew_pi_Rx32d L2_ploadrhtnew_pi_Pt4 L2_ploadrhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhtnew_pi_Rd32 & L2_ploadrhtnew_pi_Rx32 & L2_ploadrhtnew_pi_Rx32d & L2_ploadrhtnew_pi_Pt4 & L2_ploadrhtnew_pi_s4_1 {
   local EA:4;
   EA = L2_ploadrhtnew_pi_Rx32;
   local tmp0:1;
@@ -22307,7 +22981,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrhtnew_pi_Rx32 + L2_ploadrhtnew_pi_s4_1;
-  L2_ploadrhtnew_pi_Rx32 = tmp3;
+  L2_ploadrhtnew_pi_Rx32d = tmp3;
   local tmp4:2;
   tmp4 = *:2 EA;
   L2_ploadrhtnew_pi_Rd32 = zext(tmp4);
@@ -22316,7 +22990,7 @@
 <done_3>
 }
 
-:L2_ploadrhfnew_pi L2_ploadrhfnew_pi_Rd32 L2_ploadrhfnew_pi_Rx32 L2_ploadrhfnew_pi_Pt4 L2_ploadrhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhfnew_pi_Rd32 & L2_ploadrhfnew_pi_Rx32 & L2_ploadrhfnew_pi_Pt4 & L2_ploadrhfnew_pi_s4_1 {
+:L2_ploadrhfnew_pi L2_ploadrhfnew_pi_Rd32 L2_ploadrhfnew_pi_Rx32 L2_ploadrhfnew_pi_Rx32d L2_ploadrhfnew_pi_Pt4 L2_ploadrhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrhfnew_pi_Rd32 & L2_ploadrhfnew_pi_Rx32 & L2_ploadrhfnew_pi_Rx32d & L2_ploadrhfnew_pi_Pt4 & L2_ploadrhfnew_pi_s4_1 {
   local EA:4;
   EA = L2_ploadrhfnew_pi_Rx32;
   local tmp0:1;
@@ -22330,7 +23004,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadrhfnew_pi_Rx32 + L2_ploadrhfnew_pi_s4_1;
-  L2_ploadrhfnew_pi_Rx32 = tmp4;
+  L2_ploadrhfnew_pi_Rx32d = tmp4;
   local tmp5:2;
   tmp5 = *:2 EA;
   L2_ploadrhfnew_pi_Rd32 = zext(tmp5);
@@ -22437,7 +23111,7 @@
 <done_3>
 }
 
-:L2_ploadrit_pi L2_ploadrit_pi_Rd32 L2_ploadrit_pi_Rx32 L2_ploadrit_pi_Pt4 L2_ploadrit_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrit_pi_Rd32 & L2_ploadrit_pi_Rx32 & L2_ploadrit_pi_Pt4 & L2_ploadrit_pi_s4_2 {
+:L2_ploadrit_pi L2_ploadrit_pi_Rd32 L2_ploadrit_pi_Rx32 L2_ploadrit_pi_Rx32d L2_ploadrit_pi_Pt4 L2_ploadrit_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrit_pi_Rd32 & L2_ploadrit_pi_Rx32 & L2_ploadrit_pi_Rx32d & L2_ploadrit_pi_Pt4 & L2_ploadrit_pi_s4_2 {
   local EA:4;
   EA = L2_ploadrit_pi_Rx32;
   local tmp0:1;
@@ -22447,7 +23121,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadrit_pi_Rx32 + L2_ploadrit_pi_s4_2;
-  L2_ploadrit_pi_Rx32 = tmp2;
+  L2_ploadrit_pi_Rx32d = tmp2;
   L2_ploadrit_pi_Rd32 = *:4 EA;
   goto <done_2>;
 <f_branch_2>
@@ -22472,7 +23146,7 @@
 <done_4>
 }
 
-:L2_ploadrif_pi L2_ploadrif_pi_Rd32 L2_ploadrif_pi_Rx32 L2_ploadrif_pi_Pt4 L2_ploadrif_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrif_pi_Rd32 & L2_ploadrif_pi_Rx32 & L2_ploadrif_pi_Pt4 & L2_ploadrif_pi_s4_2 {
+:L2_ploadrif_pi L2_ploadrif_pi_Rd32 L2_ploadrif_pi_Rx32 L2_ploadrif_pi_Rx32d L2_ploadrif_pi_Pt4 L2_ploadrif_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrif_pi_Rd32 & L2_ploadrif_pi_Rx32 & L2_ploadrif_pi_Rx32d & L2_ploadrif_pi_Pt4 & L2_ploadrif_pi_s4_2 {
   local EA:4;
   EA = L2_ploadrif_pi_Rx32;
   local tmp0:1;
@@ -22484,7 +23158,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrif_pi_Rx32 + L2_ploadrif_pi_s4_2;
-  L2_ploadrif_pi_Rx32 = tmp3;
+  L2_ploadrif_pi_Rx32d = tmp3;
   L2_ploadrif_pi_Rd32 = *:4 EA;
   goto <done_3>;
 <f_branch_3>
@@ -22609,7 +23283,7 @@
 <done_6>
 }
 
-:L2_ploadritnew_pi L2_ploadritnew_pi_Rd32 L2_ploadritnew_pi_Rx32 L2_ploadritnew_pi_Pt4 L2_ploadritnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadritnew_pi_Rd32 & L2_ploadritnew_pi_Rx32 & L2_ploadritnew_pi_Pt4 & L2_ploadritnew_pi_s4_2 {
+:L2_ploadritnew_pi L2_ploadritnew_pi_Rd32 L2_ploadritnew_pi_Rx32 L2_ploadritnew_pi_Rx32d L2_ploadritnew_pi_Pt4 L2_ploadritnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadritnew_pi_Rd32 & L2_ploadritnew_pi_Rx32 & L2_ploadritnew_pi_Rx32d & L2_ploadritnew_pi_Pt4 & L2_ploadritnew_pi_s4_2 {
   local EA:4;
   EA = L2_ploadritnew_pi_Rx32;
   local tmp0:1;
@@ -22621,14 +23295,14 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadritnew_pi_Rx32 + L2_ploadritnew_pi_s4_2;
-  L2_ploadritnew_pi_Rx32 = tmp3;
+  L2_ploadritnew_pi_Rx32d = tmp3;
   L2_ploadritnew_pi_Rd32 = *:4 EA;
   goto <done_3>;
 <f_branch_3>
 <done_3>
 }
 
-:L2_ploadrifnew_pi L2_ploadrifnew_pi_Rd32 L2_ploadrifnew_pi_Rx32 L2_ploadrifnew_pi_Pt4 L2_ploadrifnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrifnew_pi_Rd32 & L2_ploadrifnew_pi_Rx32 & L2_ploadrifnew_pi_Pt4 & L2_ploadrifnew_pi_s4_2 {
+:L2_ploadrifnew_pi L2_ploadrifnew_pi_Rd32 L2_ploadrifnew_pi_Rx32 L2_ploadrifnew_pi_Rx32d L2_ploadrifnew_pi_Pt4 L2_ploadrifnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrifnew_pi_Rd32 & L2_ploadrifnew_pi_Rx32 & L2_ploadrifnew_pi_Rx32d & L2_ploadrifnew_pi_Pt4 & L2_ploadrifnew_pi_s4_2 {
   local EA:4;
   EA = L2_ploadrifnew_pi_Rx32;
   local tmp0:1;
@@ -22642,7 +23316,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadrifnew_pi_Rx32 + L2_ploadrifnew_pi_s4_2;
-  L2_ploadrifnew_pi_Rx32 = tmp4;
+  L2_ploadrifnew_pi_Rx32d = tmp4;
   L2_ploadrifnew_pi_Rd32 = *:4 EA;
   goto <done_4>;
 <f_branch_4>
@@ -22739,7 +23413,7 @@
 <done_3>
 }
 
-:L2_ploadrdt_pi L2_ploadrdt_pi_Rdd32 L2_ploadrdt_pi_Rx32 L2_ploadrdt_pi_Pt4 L2_ploadrdt_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdt_pi_Rdd32 & L2_ploadrdt_pi_Rx32 & L2_ploadrdt_pi_Pt4 & L2_ploadrdt_pi_s4_3 {
+:L2_ploadrdt_pi L2_ploadrdt_pi_Rdd32 L2_ploadrdt_pi_Rx32 L2_ploadrdt_pi_Rx32d L2_ploadrdt_pi_Pt4 L2_ploadrdt_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdt_pi_Rdd32 & L2_ploadrdt_pi_Rx32 & L2_ploadrdt_pi_Rx32d & L2_ploadrdt_pi_Pt4 & L2_ploadrdt_pi_s4_3 {
   local EA:4;
   EA = L2_ploadrdt_pi_Rx32;
   local tmp0:1;
@@ -22749,7 +23423,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = L2_ploadrdt_pi_Rx32 + L2_ploadrdt_pi_s4_3;
-  L2_ploadrdt_pi_Rx32 = tmp2;
+  L2_ploadrdt_pi_Rx32d = tmp2;
   L2_ploadrdt_pi_Rdd32 = *:8 EA;
   goto <done_2>;
 <f_branch_2>
@@ -22774,7 +23448,7 @@
 <done_4>
 }
 
-:L2_ploadrdf_pi L2_ploadrdf_pi_Rdd32 L2_ploadrdf_pi_Rx32 L2_ploadrdf_pi_Pt4 L2_ploadrdf_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdf_pi_Rdd32 & L2_ploadrdf_pi_Rx32 & L2_ploadrdf_pi_Pt4 & L2_ploadrdf_pi_s4_3 {
+:L2_ploadrdf_pi L2_ploadrdf_pi_Rdd32 L2_ploadrdf_pi_Rx32 L2_ploadrdf_pi_Rx32d L2_ploadrdf_pi_Pt4 L2_ploadrdf_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdf_pi_Rdd32 & L2_ploadrdf_pi_Rx32 & L2_ploadrdf_pi_Rx32d & L2_ploadrdf_pi_Pt4 & L2_ploadrdf_pi_s4_3 {
   local EA:4;
   EA = L2_ploadrdf_pi_Rx32;
   local tmp0:1;
@@ -22786,7 +23460,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrdf_pi_Rx32 + L2_ploadrdf_pi_s4_3;
-  L2_ploadrdf_pi_Rx32 = tmp3;
+  L2_ploadrdf_pi_Rx32d = tmp3;
   L2_ploadrdf_pi_Rdd32 = *:8 EA;
   goto <done_3>;
 <f_branch_3>
@@ -22911,7 +23585,7 @@
 <done_6>
 }
 
-:L2_ploadrdtnew_pi L2_ploadrdtnew_pi_Rdd32 L2_ploadrdtnew_pi_Rx32 L2_ploadrdtnew_pi_Pt4 L2_ploadrdtnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdtnew_pi_Rdd32 & L2_ploadrdtnew_pi_Rx32 & L2_ploadrdtnew_pi_Pt4 & L2_ploadrdtnew_pi_s4_3 {
+:L2_ploadrdtnew_pi L2_ploadrdtnew_pi_Rdd32 L2_ploadrdtnew_pi_Rx32 L2_ploadrdtnew_pi_Rx32d L2_ploadrdtnew_pi_Pt4 L2_ploadrdtnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdtnew_pi_Rdd32 & L2_ploadrdtnew_pi_Rx32 & L2_ploadrdtnew_pi_Rx32d & L2_ploadrdtnew_pi_Pt4 & L2_ploadrdtnew_pi_s4_3 {
   local EA:4;
   EA = L2_ploadrdtnew_pi_Rx32;
   local tmp0:1;
@@ -22923,14 +23597,14 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = L2_ploadrdtnew_pi_Rx32 + L2_ploadrdtnew_pi_s4_3;
-  L2_ploadrdtnew_pi_Rx32 = tmp3;
+  L2_ploadrdtnew_pi_Rx32d = tmp3;
   L2_ploadrdtnew_pi_Rdd32 = *:8 EA;
   goto <done_3>;
 <f_branch_3>
 <done_3>
 }
 
-:L2_ploadrdfnew_pi L2_ploadrdfnew_pi_Rdd32 L2_ploadrdfnew_pi_Rx32 L2_ploadrdfnew_pi_Pt4 L2_ploadrdfnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdfnew_pi_Rdd32 & L2_ploadrdfnew_pi_Rx32 & L2_ploadrdfnew_pi_Pt4 & L2_ploadrdfnew_pi_s4_3 {
+:L2_ploadrdfnew_pi L2_ploadrdfnew_pi_Rdd32 L2_ploadrdfnew_pi_Rx32 L2_ploadrdfnew_pi_Rx32d L2_ploadrdfnew_pi_Pt4 L2_ploadrdfnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b11 = 1 & b12 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 0 & b31 = 1 & L2_ploadrdfnew_pi_Rdd32 & L2_ploadrdfnew_pi_Rx32 & L2_ploadrdfnew_pi_Rx32d & L2_ploadrdfnew_pi_Pt4 & L2_ploadrdfnew_pi_s4_3 {
   local EA:4;
   EA = L2_ploadrdfnew_pi_Rx32;
   local tmp0:1;
@@ -22944,7 +23618,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = L2_ploadrdfnew_pi_Rx32 + L2_ploadrdfnew_pi_s4_3;
-  L2_ploadrdfnew_pi_Rx32 = tmp4;
+  L2_ploadrdfnew_pi_Rx32d = tmp4;
   L2_ploadrdfnew_pi_Rdd32 = *:8 EA;
   goto <done_4>;
 <f_branch_4>
@@ -23069,7 +23743,7 @@
 <done_3>
 }
 
-:S2_pstorerbt_pi S2_pstorerbt_pi_Rx32 S2_pstorerbt_pi_Pv4 S2_pstorerbt_pi_Rt32 S2_pstorerbt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbt_pi_Rx32 & S2_pstorerbt_pi_Pv4 & S2_pstorerbt_pi_Rt32 & S2_pstorerbt_pi_s4_0 {
+:S2_pstorerbt_pi S2_pstorerbt_pi_Rx32 S2_pstorerbt_pi_Rx32d S2_pstorerbt_pi_Pv4 S2_pstorerbt_pi_Rt32 S2_pstorerbt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbt_pi_Rx32 & S2_pstorerbt_pi_Rx32d & S2_pstorerbt_pi_Pv4 & S2_pstorerbt_pi_Rt32 & S2_pstorerbt_pi_s4_0 {
   local EA:4;
   EA = S2_pstorerbt_pi_Rx32;
   local tmp0:1;
@@ -23079,7 +23753,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerbt_pi_Rx32 + S2_pstorerbt_pi_s4_0;
-  S2_pstorerbt_pi_Rx32 = tmp2;
+  S2_pstorerbt_pi_Rx32d = tmp2;
   local tmp3:1;
   local tmp4:4;
   tmp4 = 0;
@@ -23132,7 +23806,7 @@
 <done_4>
 }
 
-:S2_pstorerbf_pi S2_pstorerbf_pi_Rx32 S2_pstorerbf_pi_Pv4 S2_pstorerbf_pi_Rt32 S2_pstorerbf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbf_pi_Rx32 & S2_pstorerbf_pi_Pv4 & S2_pstorerbf_pi_Rt32 & S2_pstorerbf_pi_s4_0 {
+:S2_pstorerbf_pi S2_pstorerbf_pi_Rx32 S2_pstorerbf_pi_Rx32d S2_pstorerbf_pi_Pv4 S2_pstorerbf_pi_Rt32 S2_pstorerbf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbf_pi_Rx32 & S2_pstorerbf_pi_Rx32d & S2_pstorerbf_pi_Pv4 & S2_pstorerbf_pi_Rt32 & S2_pstorerbf_pi_s4_0 {
   local EA:4;
   EA = S2_pstorerbf_pi_Rx32;
   local tmp0:1;
@@ -23144,7 +23818,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerbf_pi_Rx32 + S2_pstorerbf_pi_s4_0;
-  S2_pstorerbf_pi_Rx32 = tmp3;
+  S2_pstorerbf_pi_Rx32d = tmp3;
   local tmp4:1;
   local tmp5:4;
   tmp5 = 0;
@@ -23367,7 +24041,7 @@
 <done_6>
 }
 
-:S2_pstorerbtnew_pi S2_pstorerbtnew_pi_Rx32 S2_pstorerbtnew_pi_Pv4 S2_pstorerbtnew_pi_Rt32 S2_pstorerbtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbtnew_pi_Rx32 & S2_pstorerbtnew_pi_Pv4 & S2_pstorerbtnew_pi_Rt32 & S2_pstorerbtnew_pi_s4_0 {
+:S2_pstorerbtnew_pi S2_pstorerbtnew_pi_Rx32 S2_pstorerbtnew_pi_Rx32d S2_pstorerbtnew_pi_Pv4 S2_pstorerbtnew_pi_Rt32 S2_pstorerbtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbtnew_pi_Rx32 & S2_pstorerbtnew_pi_Rx32d & S2_pstorerbtnew_pi_Pv4 & S2_pstorerbtnew_pi_Rt32 & S2_pstorerbtnew_pi_s4_0 {
   local EA:4;
   EA = S2_pstorerbtnew_pi_Rx32;
   local tmp0:1;
@@ -23379,7 +24053,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerbtnew_pi_Rx32 + S2_pstorerbtnew_pi_s4_0;
-  S2_pstorerbtnew_pi_Rx32 = tmp3;
+  S2_pstorerbtnew_pi_Rx32d = tmp3;
   local tmp4:1;
   local tmp5:4;
   tmp5 = 0;
@@ -23400,7 +24074,7 @@
 <done_3>
 }
 
-:S2_pstorerbfnew_pi S2_pstorerbfnew_pi_Rx32 S2_pstorerbfnew_pi_Pv4 S2_pstorerbfnew_pi_Rt32 S2_pstorerbfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbfnew_pi_Rx32 & S2_pstorerbfnew_pi_Pv4 & S2_pstorerbfnew_pi_Rt32 & S2_pstorerbfnew_pi_s4_0 {
+:S2_pstorerbfnew_pi S2_pstorerbfnew_pi_Rx32 S2_pstorerbfnew_pi_Rx32d S2_pstorerbfnew_pi_Pv4 S2_pstorerbfnew_pi_Rt32 S2_pstorerbfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbfnew_pi_Rx32 & S2_pstorerbfnew_pi_Rx32d & S2_pstorerbfnew_pi_Pv4 & S2_pstorerbfnew_pi_Rt32 & S2_pstorerbfnew_pi_s4_0 {
   local EA:4;
   EA = S2_pstorerbfnew_pi_Rx32;
   local tmp0:1;
@@ -23414,7 +24088,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerbfnew_pi_Rx32 + S2_pstorerbfnew_pi_s4_0;
-  S2_pstorerbfnew_pi_Rx32 = tmp4;
+  S2_pstorerbfnew_pi_Rx32d = tmp4;
   local tmp5:1;
   local tmp6:4;
   tmp6 = 0;
@@ -23609,7 +24283,7 @@
 <done_3>
 }
 
-:S2_pstorerht_pi S2_pstorerht_pi_Rx32 S2_pstorerht_pi_Pv4 S2_pstorerht_pi_Rt32 S2_pstorerht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerht_pi_Rx32 & S2_pstorerht_pi_Pv4 & S2_pstorerht_pi_Rt32 & S2_pstorerht_pi_s4_1 {
+:S2_pstorerht_pi S2_pstorerht_pi_Rx32 S2_pstorerht_pi_Rx32d S2_pstorerht_pi_Pv4 S2_pstorerht_pi_Rt32 S2_pstorerht_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerht_pi_Rx32 & S2_pstorerht_pi_Rx32d & S2_pstorerht_pi_Pv4 & S2_pstorerht_pi_Rt32 & S2_pstorerht_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerht_pi_Rx32;
   local tmp0:1;
@@ -23619,7 +24293,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerht_pi_Rx32 + S2_pstorerht_pi_s4_1;
-  S2_pstorerht_pi_Rx32 = tmp2;
+  S2_pstorerht_pi_Rx32d = tmp2;
   local tmp3:2;
   local tmp4:4;
   tmp4 = 0;
@@ -23672,7 +24346,7 @@
 <done_4>
 }
 
-:S2_pstorerhf_pi S2_pstorerhf_pi_Rx32 S2_pstorerhf_pi_Pv4 S2_pstorerhf_pi_Rt32 S2_pstorerhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhf_pi_Rx32 & S2_pstorerhf_pi_Pv4 & S2_pstorerhf_pi_Rt32 & S2_pstorerhf_pi_s4_1 {
+:S2_pstorerhf_pi S2_pstorerhf_pi_Rx32 S2_pstorerhf_pi_Rx32d S2_pstorerhf_pi_Pv4 S2_pstorerhf_pi_Rt32 S2_pstorerhf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhf_pi_Rx32 & S2_pstorerhf_pi_Rx32d & S2_pstorerhf_pi_Pv4 & S2_pstorerhf_pi_Rt32 & S2_pstorerhf_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerhf_pi_Rx32;
   local tmp0:1;
@@ -23684,7 +24358,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerhf_pi_Rx32 + S2_pstorerhf_pi_s4_1;
-  S2_pstorerhf_pi_Rx32 = tmp3;
+  S2_pstorerhf_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = 0;
@@ -23907,7 +24581,7 @@
 <done_6>
 }
 
-:S2_pstorerhtnew_pi S2_pstorerhtnew_pi_Rx32 S2_pstorerhtnew_pi_Pv4 S2_pstorerhtnew_pi_Rt32 S2_pstorerhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhtnew_pi_Rx32 & S2_pstorerhtnew_pi_Pv4 & S2_pstorerhtnew_pi_Rt32 & S2_pstorerhtnew_pi_s4_1 {
+:S2_pstorerhtnew_pi S2_pstorerhtnew_pi_Rx32 S2_pstorerhtnew_pi_Rx32d S2_pstorerhtnew_pi_Pv4 S2_pstorerhtnew_pi_Rt32 S2_pstorerhtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhtnew_pi_Rx32 & S2_pstorerhtnew_pi_Rx32d & S2_pstorerhtnew_pi_Pv4 & S2_pstorerhtnew_pi_Rt32 & S2_pstorerhtnew_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerhtnew_pi_Rx32;
   local tmp0:1;
@@ -23919,7 +24593,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerhtnew_pi_Rx32 + S2_pstorerhtnew_pi_s4_1;
-  S2_pstorerhtnew_pi_Rx32 = tmp3;
+  S2_pstorerhtnew_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = 0;
@@ -23940,7 +24614,7 @@
 <done_3>
 }
 
-:S2_pstorerhfnew_pi S2_pstorerhfnew_pi_Rx32 S2_pstorerhfnew_pi_Pv4 S2_pstorerhfnew_pi_Rt32 S2_pstorerhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhfnew_pi_Rx32 & S2_pstorerhfnew_pi_Pv4 & S2_pstorerhfnew_pi_Rt32 & S2_pstorerhfnew_pi_s4_1 {
+:S2_pstorerhfnew_pi S2_pstorerhfnew_pi_Rx32 S2_pstorerhfnew_pi_Rx32d S2_pstorerhfnew_pi_Pv4 S2_pstorerhfnew_pi_Rt32 S2_pstorerhfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhfnew_pi_Rx32 & S2_pstorerhfnew_pi_Rx32d & S2_pstorerhfnew_pi_Pv4 & S2_pstorerhfnew_pi_Rt32 & S2_pstorerhfnew_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerhfnew_pi_Rx32;
   local tmp0:1;
@@ -23954,7 +24628,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerhfnew_pi_Rx32 + S2_pstorerhfnew_pi_s4_1;
-  S2_pstorerhfnew_pi_Rx32 = tmp4;
+  S2_pstorerhfnew_pi_Rx32d = tmp4;
   local tmp5:2;
   local tmp6:4;
   tmp6 = 0;
@@ -24149,7 +24823,7 @@
 <done_3>
 }
 
-:S2_pstorerft_pi S2_pstorerft_pi_Rx32 S2_pstorerft_pi_Pv4 S2_pstorerft_pi_Rt32 S2_pstorerft_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerft_pi_Rx32 & S2_pstorerft_pi_Pv4 & S2_pstorerft_pi_Rt32 & S2_pstorerft_pi_s4_1 {
+:S2_pstorerft_pi S2_pstorerft_pi_Rx32 S2_pstorerft_pi_Rx32d S2_pstorerft_pi_Pv4 S2_pstorerft_pi_Rt32 S2_pstorerft_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerft_pi_Rx32 & S2_pstorerft_pi_Rx32d & S2_pstorerft_pi_Pv4 & S2_pstorerft_pi_Rt32 & S2_pstorerft_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerft_pi_Rx32;
   local tmp0:1;
@@ -24159,7 +24833,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerft_pi_Rx32 + S2_pstorerft_pi_s4_1;
-  S2_pstorerft_pi_Rx32 = tmp2;
+  S2_pstorerft_pi_Rx32d = tmp2;
   local tmp3:2;
   local tmp4:4;
   tmp4 = 1;
@@ -24212,7 +24886,7 @@
 <done_4>
 }
 
-:S2_pstorerff_pi S2_pstorerff_pi_Rx32 S2_pstorerff_pi_Pv4 S2_pstorerff_pi_Rt32 S2_pstorerff_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerff_pi_Rx32 & S2_pstorerff_pi_Pv4 & S2_pstorerff_pi_Rt32 & S2_pstorerff_pi_s4_1 {
+:S2_pstorerff_pi S2_pstorerff_pi_Rx32 S2_pstorerff_pi_Rx32d S2_pstorerff_pi_Pv4 S2_pstorerff_pi_Rt32 S2_pstorerff_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerff_pi_Rx32 & S2_pstorerff_pi_Rx32d & S2_pstorerff_pi_Pv4 & S2_pstorerff_pi_Rt32 & S2_pstorerff_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerff_pi_Rx32;
   local tmp0:1;
@@ -24224,7 +24898,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerff_pi_Rx32 + S2_pstorerff_pi_s4_1;
-  S2_pstorerff_pi_Rx32 = tmp3;
+  S2_pstorerff_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = 1;
@@ -24447,7 +25121,7 @@
 <done_6>
 }
 
-:S2_pstorerftnew_pi S2_pstorerftnew_pi_Rx32 S2_pstorerftnew_pi_Pv4 S2_pstorerftnew_pi_Rt32 S2_pstorerftnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerftnew_pi_Rx32 & S2_pstorerftnew_pi_Pv4 & S2_pstorerftnew_pi_Rt32 & S2_pstorerftnew_pi_s4_1 {
+:S2_pstorerftnew_pi S2_pstorerftnew_pi_Rx32 S2_pstorerftnew_pi_Rx32d S2_pstorerftnew_pi_Pv4 S2_pstorerftnew_pi_Rt32 S2_pstorerftnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerftnew_pi_Rx32 & S2_pstorerftnew_pi_Rx32d & S2_pstorerftnew_pi_Pv4 & S2_pstorerftnew_pi_Rt32 & S2_pstorerftnew_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerftnew_pi_Rx32;
   local tmp0:1;
@@ -24459,7 +25133,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerftnew_pi_Rx32 + S2_pstorerftnew_pi_s4_1;
-  S2_pstorerftnew_pi_Rx32 = tmp3;
+  S2_pstorerftnew_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = 1;
@@ -24480,7 +25154,7 @@
 <done_3>
 }
 
-:S2_pstorerffnew_pi S2_pstorerffnew_pi_Rx32 S2_pstorerffnew_pi_Pv4 S2_pstorerffnew_pi_Rt32 S2_pstorerffnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerffnew_pi_Rx32 & S2_pstorerffnew_pi_Pv4 & S2_pstorerffnew_pi_Rt32 & S2_pstorerffnew_pi_s4_1 {
+:S2_pstorerffnew_pi S2_pstorerffnew_pi_Rx32 S2_pstorerffnew_pi_Rx32d S2_pstorerffnew_pi_Pv4 S2_pstorerffnew_pi_Rt32 S2_pstorerffnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerffnew_pi_Rx32 & S2_pstorerffnew_pi_Rx32d & S2_pstorerffnew_pi_Pv4 & S2_pstorerffnew_pi_Rt32 & S2_pstorerffnew_pi_s4_1 {
   local EA:4;
   EA = S2_pstorerffnew_pi_Rx32;
   local tmp0:1;
@@ -24494,7 +25168,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerffnew_pi_Rx32 + S2_pstorerffnew_pi_s4_1;
-  S2_pstorerffnew_pi_Rx32 = tmp4;
+  S2_pstorerffnew_pi_Rx32d = tmp4;
   local tmp5:2;
   local tmp6:4;
   tmp6 = 1;
@@ -24661,7 +25335,7 @@
 <done_3>
 }
 
-:S2_pstorerit_pi S2_pstorerit_pi_Rx32 S2_pstorerit_pi_Pv4 S2_pstorerit_pi_Rt32 S2_pstorerit_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerit_pi_Rx32 & S2_pstorerit_pi_Pv4 & S2_pstorerit_pi_Rt32 & S2_pstorerit_pi_s4_2 {
+:S2_pstorerit_pi S2_pstorerit_pi_Rx32 S2_pstorerit_pi_Rx32d S2_pstorerit_pi_Pv4 S2_pstorerit_pi_Rt32 S2_pstorerit_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerit_pi_Rx32 & S2_pstorerit_pi_Rx32d & S2_pstorerit_pi_Pv4 & S2_pstorerit_pi_Rt32 & S2_pstorerit_pi_s4_2 {
   local EA:4;
   EA = S2_pstorerit_pi_Rx32;
   local tmp0:1;
@@ -24671,7 +25345,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerit_pi_Rx32 + S2_pstorerit_pi_s4_2;
-  S2_pstorerit_pi_Rx32 = tmp2;
+  S2_pstorerit_pi_Rx32d = tmp2;
   *:4 EA = S2_pstorerit_pi_Rt32;
   goto <done_2>;
 <f_branch_2>
@@ -24696,7 +25370,7 @@
 <done_4>
 }
 
-:S2_pstorerif_pi S2_pstorerif_pi_Rx32 S2_pstorerif_pi_Pv4 S2_pstorerif_pi_Rt32 S2_pstorerif_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerif_pi_Rx32 & S2_pstorerif_pi_Pv4 & S2_pstorerif_pi_Rt32 & S2_pstorerif_pi_s4_2 {
+:S2_pstorerif_pi S2_pstorerif_pi_Rx32 S2_pstorerif_pi_Rx32d S2_pstorerif_pi_Pv4 S2_pstorerif_pi_Rt32 S2_pstorerif_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerif_pi_Rx32 & S2_pstorerif_pi_Rx32d & S2_pstorerif_pi_Pv4 & S2_pstorerif_pi_Rt32 & S2_pstorerif_pi_s4_2 {
   local EA:4;
   EA = S2_pstorerif_pi_Rx32;
   local tmp0:1;
@@ -24708,7 +25382,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerif_pi_Rx32 + S2_pstorerif_pi_s4_2;
-  S2_pstorerif_pi_Rx32 = tmp3;
+  S2_pstorerif_pi_Rx32d = tmp3;
   *:4 EA = S2_pstorerif_pi_Rt32;
   goto <done_3>;
 <f_branch_3>
@@ -24833,7 +25507,7 @@
 <done_6>
 }
 
-:S2_pstoreritnew_pi S2_pstoreritnew_pi_Rx32 S2_pstoreritnew_pi_Pv4 S2_pstoreritnew_pi_Rt32 S2_pstoreritnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstoreritnew_pi_Rx32 & S2_pstoreritnew_pi_Pv4 & S2_pstoreritnew_pi_Rt32 & S2_pstoreritnew_pi_s4_2 {
+:S2_pstoreritnew_pi S2_pstoreritnew_pi_Rx32 S2_pstoreritnew_pi_Rx32d S2_pstoreritnew_pi_Pv4 S2_pstoreritnew_pi_Rt32 S2_pstoreritnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstoreritnew_pi_Rx32 & S2_pstoreritnew_pi_Rx32d & S2_pstoreritnew_pi_Pv4 & S2_pstoreritnew_pi_Rt32 & S2_pstoreritnew_pi_s4_2 {
   local EA:4;
   EA = S2_pstoreritnew_pi_Rx32;
   local tmp0:1;
@@ -24845,14 +25519,14 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstoreritnew_pi_Rx32 + S2_pstoreritnew_pi_s4_2;
-  S2_pstoreritnew_pi_Rx32 = tmp3;
+  S2_pstoreritnew_pi_Rx32d = tmp3;
   *:4 EA = S2_pstoreritnew_pi_Rt32;
   goto <done_3>;
 <f_branch_3>
 <done_3>
 }
 
-:S2_pstorerifnew_pi S2_pstorerifnew_pi_Rx32 S2_pstorerifnew_pi_Pv4 S2_pstorerifnew_pi_Rt32 S2_pstorerifnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerifnew_pi_Rx32 & S2_pstorerifnew_pi_Pv4 & S2_pstorerifnew_pi_Rt32 & S2_pstorerifnew_pi_s4_2 {
+:S2_pstorerifnew_pi S2_pstorerifnew_pi_Rx32 S2_pstorerifnew_pi_Rx32d S2_pstorerifnew_pi_Pv4 S2_pstorerifnew_pi_Rt32 S2_pstorerifnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerifnew_pi_Rx32 & S2_pstorerifnew_pi_Rx32d & S2_pstorerifnew_pi_Pv4 & S2_pstorerifnew_pi_Rt32 & S2_pstorerifnew_pi_s4_2 {
   local EA:4;
   EA = S2_pstorerifnew_pi_Rx32;
   local tmp0:1;
@@ -24866,7 +25540,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerifnew_pi_Rx32 + S2_pstorerifnew_pi_s4_2;
-  S2_pstorerifnew_pi_Rx32 = tmp4;
+  S2_pstorerifnew_pi_Rx32d = tmp4;
   *:4 EA = S2_pstorerifnew_pi_Rt32;
   goto <done_4>;
 <f_branch_4>
@@ -24963,7 +25637,7 @@
 <done_3>
 }
 
-:S2_pstorerdt_pi S2_pstorerdt_pi_Rx32 S2_pstorerdt_pi_Pv4 S2_pstorerdt_pi_Rtt32 S2_pstorerdt_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdt_pi_Rx32 & S2_pstorerdt_pi_Pv4 & S2_pstorerdt_pi_Rtt32 & S2_pstorerdt_pi_s4_3 {
+:S2_pstorerdt_pi S2_pstorerdt_pi_Rx32 S2_pstorerdt_pi_Rx32d S2_pstorerdt_pi_Pv4 S2_pstorerdt_pi_Rtt32 S2_pstorerdt_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdt_pi_Rx32 & S2_pstorerdt_pi_Rx32d & S2_pstorerdt_pi_Pv4 & S2_pstorerdt_pi_Rtt32 & S2_pstorerdt_pi_s4_3 {
   local EA:4;
   EA = S2_pstorerdt_pi_Rx32;
   local tmp0:1;
@@ -24973,7 +25647,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerdt_pi_Rx32 + S2_pstorerdt_pi_s4_3;
-  S2_pstorerdt_pi_Rx32 = tmp2;
+  S2_pstorerdt_pi_Rx32d = tmp2;
   *:8 EA = S2_pstorerdt_pi_Rtt32;
   goto <done_2>;
 <f_branch_2>
@@ -24998,7 +25672,7 @@
 <done_4>
 }
 
-:S2_pstorerdf_pi S2_pstorerdf_pi_Rx32 S2_pstorerdf_pi_Pv4 S2_pstorerdf_pi_Rtt32 S2_pstorerdf_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdf_pi_Rx32 & S2_pstorerdf_pi_Pv4 & S2_pstorerdf_pi_Rtt32 & S2_pstorerdf_pi_s4_3 {
+:S2_pstorerdf_pi S2_pstorerdf_pi_Rx32 S2_pstorerdf_pi_Rx32d S2_pstorerdf_pi_Pv4 S2_pstorerdf_pi_Rtt32 S2_pstorerdf_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdf_pi_Rx32 & S2_pstorerdf_pi_Rx32d & S2_pstorerdf_pi_Pv4 & S2_pstorerdf_pi_Rtt32 & S2_pstorerdf_pi_s4_3 {
   local EA:4;
   EA = S2_pstorerdf_pi_Rx32;
   local tmp0:1;
@@ -25010,7 +25684,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerdf_pi_Rx32 + S2_pstorerdf_pi_s4_3;
-  S2_pstorerdf_pi_Rx32 = tmp3;
+  S2_pstorerdf_pi_Rx32d = tmp3;
   *:8 EA = S2_pstorerdf_pi_Rtt32;
   goto <done_3>;
 <f_branch_3>
@@ -25135,7 +25809,7 @@
 <done_6>
 }
 
-:S2_pstorerdtnew_pi S2_pstorerdtnew_pi_Rx32 S2_pstorerdtnew_pi_Pv4 S2_pstorerdtnew_pi_Rtt32 S2_pstorerdtnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdtnew_pi_Rx32 & S2_pstorerdtnew_pi_Pv4 & S2_pstorerdtnew_pi_Rtt32 & S2_pstorerdtnew_pi_s4_3 {
+:S2_pstorerdtnew_pi S2_pstorerdtnew_pi_Rx32 S2_pstorerdtnew_pi_Rx32d S2_pstorerdtnew_pi_Pv4 S2_pstorerdtnew_pi_Rtt32 S2_pstorerdtnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdtnew_pi_Rx32 & S2_pstorerdtnew_pi_Rx32d & S2_pstorerdtnew_pi_Pv4 & S2_pstorerdtnew_pi_Rtt32 & S2_pstorerdtnew_pi_s4_3 {
   local EA:4;
   EA = S2_pstorerdtnew_pi_Rx32;
   local tmp0:1;
@@ -25147,14 +25821,14 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerdtnew_pi_Rx32 + S2_pstorerdtnew_pi_s4_3;
-  S2_pstorerdtnew_pi_Rx32 = tmp3;
+  S2_pstorerdtnew_pi_Rx32d = tmp3;
   *:8 EA = S2_pstorerdtnew_pi_Rtt32;
   goto <done_3>;
 <f_branch_3>
 <done_3>
 }
 
-:S2_pstorerdfnew_pi S2_pstorerdfnew_pi_Rx32 S2_pstorerdfnew_pi_Pv4 S2_pstorerdfnew_pi_Rtt32 S2_pstorerdfnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdfnew_pi_Rx32 & S2_pstorerdfnew_pi_Pv4 & S2_pstorerdfnew_pi_Rtt32 & S2_pstorerdfnew_pi_s4_3 {
+:S2_pstorerdfnew_pi S2_pstorerdfnew_pi_Rx32 S2_pstorerdfnew_pi_Rx32d S2_pstorerdfnew_pi_Pv4 S2_pstorerdfnew_pi_Rtt32 S2_pstorerdfnew_pi_s4_3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b13 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerdfnew_pi_Rx32 & S2_pstorerdfnew_pi_Rx32d & S2_pstorerdfnew_pi_Pv4 & S2_pstorerdfnew_pi_Rtt32 & S2_pstorerdfnew_pi_s4_3 {
   local EA:4;
   EA = S2_pstorerdfnew_pi_Rx32;
   local tmp0:1;
@@ -25168,7 +25842,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerdfnew_pi_Rx32 + S2_pstorerdfnew_pi_s4_3;
-  S2_pstorerdfnew_pi_Rx32 = tmp4;
+  S2_pstorerdfnew_pi_Rx32d = tmp4;
   *:8 EA = S2_pstorerdfnew_pi_Rtt32;
   goto <done_4>;
 <f_branch_4>
@@ -25273,9 +25947,9 @@
 <done_3>
 }
 
-:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Pv4 S2_pstorerinewt_pi_Nt8 S2_pstorerinewt_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & hasnew = 0                      unimpl
+:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Rx32d S2_pstorerinewt_pi_Pv4 S2_pstorerinewt_pi_Nt8 S2_pstorerinewt_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Rx32d & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & hasnew = 0                      unimpl
 
-:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Pv4 dotnewreg S2_pstorerinewt_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & dotnewreg {
+:S2_pstorerinewt_pi S2_pstorerinewt_pi_Rx32 S2_pstorerinewt_pi_Rx32d S2_pstorerinewt_pi_Pv4 dotnewreg S2_pstorerinewt_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewt_pi_Rx32 & S2_pstorerinewt_pi_Rx32d & S2_pstorerinewt_pi_Pv4 & S2_pstorerinewt_pi_Nt8 & S2_pstorerinewt_pi_s4_2 & dotnewreg {
   local EA:4;
   EA = S2_pstorerinewt_pi_Rx32;
   local tmp0:1;
@@ -25285,7 +25959,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerinewt_pi_Rx32 + S2_pstorerinewt_pi_s4_2;
-  S2_pstorerinewt_pi_Rx32 = tmp2;
+  S2_pstorerinewt_pi_Rx32d = tmp2;
   local tmp3:4;
   tmp3 = newreg(dotnewreg);
   *:4 EA = tmp3;
@@ -25316,9 +25990,9 @@
 <done_4>
 }
 
-:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Pv4 S2_pstorerinewf_pi_Nt8 S2_pstorerinewf_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & hasnew = 0                      unimpl
+:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Rx32d S2_pstorerinewf_pi_Pv4 S2_pstorerinewf_pi_Nt8 S2_pstorerinewf_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Rx32d & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & hasnew = 0                      unimpl
 
-:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Pv4 dotnewreg S2_pstorerinewf_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & dotnewreg {
+:S2_pstorerinewf_pi S2_pstorerinewf_pi_Rx32 S2_pstorerinewf_pi_Rx32d S2_pstorerinewf_pi_Pv4 dotnewreg S2_pstorerinewf_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewf_pi_Rx32 & S2_pstorerinewf_pi_Rx32d & S2_pstorerinewf_pi_Pv4 & S2_pstorerinewf_pi_Nt8 & S2_pstorerinewf_pi_s4_2 & dotnewreg {
   local EA:4;
   EA = S2_pstorerinewf_pi_Rx32;
   local tmp0:1;
@@ -25330,7 +26004,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerinewf_pi_Rx32 + S2_pstorerinewf_pi_s4_2;
-  S2_pstorerinewf_pi_Rx32 = tmp3;
+  S2_pstorerinewf_pi_Rx32d = tmp3;
   local tmp4:4;
   tmp4 = newreg(dotnewreg);
   *:4 EA = tmp4;
@@ -25481,9 +26155,9 @@
 <done_6>
 }
 
-:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Pv4 S2_pstorerinewtnew_pi_Nt8 S2_pstorerinewtnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & hasnew = 0                      unimpl
+:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Rx32d S2_pstorerinewtnew_pi_Pv4 S2_pstorerinewtnew_pi_Nt8 S2_pstorerinewtnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Rx32d & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & hasnew = 0                      unimpl
 
-:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Pv4 dotnewreg S2_pstorerinewtnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & dotnewreg {
+:S2_pstorerinewtnew_pi S2_pstorerinewtnew_pi_Rx32 S2_pstorerinewtnew_pi_Rx32d S2_pstorerinewtnew_pi_Pv4 dotnewreg S2_pstorerinewtnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewtnew_pi_Rx32 & S2_pstorerinewtnew_pi_Rx32d & S2_pstorerinewtnew_pi_Pv4 & S2_pstorerinewtnew_pi_Nt8 & S2_pstorerinewtnew_pi_s4_2 & dotnewreg {
   local EA:4;
   EA = S2_pstorerinewtnew_pi_Rx32;
   local tmp0:1;
@@ -25495,7 +26169,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerinewtnew_pi_Rx32 + S2_pstorerinewtnew_pi_s4_2;
-  S2_pstorerinewtnew_pi_Rx32 = tmp3;
+  S2_pstorerinewtnew_pi_Rx32d = tmp3;
   local tmp4:4;
   tmp4 = newreg(dotnewreg);
   *:4 EA = tmp4;
@@ -25504,9 +26178,9 @@
 <done_3>
 }
 
-:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Pv4 S2_pstorerinewfnew_pi_Nt8 S2_pstorerinewfnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & hasnew = 0                      unimpl
+:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Rx32d S2_pstorerinewfnew_pi_Pv4 S2_pstorerinewfnew_pi_Nt8 S2_pstorerinewfnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Rx32d & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & hasnew = 0                      unimpl
 
-:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Pv4 dotnewreg S2_pstorerinewfnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & dotnewreg {
+:S2_pstorerinewfnew_pi S2_pstorerinewfnew_pi_Rx32 S2_pstorerinewfnew_pi_Rx32d S2_pstorerinewfnew_pi_Pv4 dotnewreg S2_pstorerinewfnew_pi_s4_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerinewfnew_pi_Rx32 & S2_pstorerinewfnew_pi_Rx32d & S2_pstorerinewfnew_pi_Pv4 & S2_pstorerinewfnew_pi_Nt8 & S2_pstorerinewfnew_pi_s4_2 & dotnewreg {
   local EA:4;
   EA = S2_pstorerinewfnew_pi_Rx32;
   local tmp0:1;
@@ -25520,7 +26194,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerinewfnew_pi_Rx32 + S2_pstorerinewfnew_pi_s4_2;
-  S2_pstorerinewfnew_pi_Rx32 = tmp4;
+  S2_pstorerinewfnew_pi_Rx32d = tmp4;
   local tmp5:4;
   tmp5 = newreg(dotnewreg);
   *:4 EA = tmp5;
@@ -25671,9 +26345,9 @@
 <done_3>
 }
 
-:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Pv4 S2_pstorerbnewt_pi_Nt8 S2_pstorerbnewt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & hasnew = 0                      unimpl
+:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Rx32d S2_pstorerbnewt_pi_Pv4 S2_pstorerbnewt_pi_Nt8 S2_pstorerbnewt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Rx32d & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & hasnew = 0                      unimpl
 
-:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Pv4 dotnewreg S2_pstorerbnewt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & dotnewreg {
+:S2_pstorerbnewt_pi S2_pstorerbnewt_pi_Rx32 S2_pstorerbnewt_pi_Rx32d S2_pstorerbnewt_pi_Pv4 dotnewreg S2_pstorerbnewt_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewt_pi_Rx32 & S2_pstorerbnewt_pi_Rx32d & S2_pstorerbnewt_pi_Pv4 & S2_pstorerbnewt_pi_Nt8 & S2_pstorerbnewt_pi_s4_0 & dotnewreg {
   local EA:4;
   EA = S2_pstorerbnewt_pi_Rx32;
   local tmp0:1;
@@ -25683,7 +26357,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerbnewt_pi_Rx32 + S2_pstorerbnewt_pi_s4_0;
-  S2_pstorerbnewt_pi_Rx32 = tmp2;
+  S2_pstorerbnewt_pi_Rx32d = tmp2;
   local tmp3:1;
   local tmp4:4;
   tmp4 = newreg(dotnewreg);
@@ -25742,9 +26416,9 @@
 <done_4>
 }
 
-:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Pv4 S2_pstorerbnewf_pi_Nt8 S2_pstorerbnewf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & hasnew = 0                      unimpl
+:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Rx32d S2_pstorerbnewf_pi_Pv4 S2_pstorerbnewf_pi_Nt8 S2_pstorerbnewf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Rx32d & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & hasnew = 0                      unimpl
 
-:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Pv4 dotnewreg S2_pstorerbnewf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & dotnewreg {
+:S2_pstorerbnewf_pi S2_pstorerbnewf_pi_Rx32 S2_pstorerbnewf_pi_Rx32d S2_pstorerbnewf_pi_Pv4 dotnewreg S2_pstorerbnewf_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewf_pi_Rx32 & S2_pstorerbnewf_pi_Rx32d & S2_pstorerbnewf_pi_Pv4 & S2_pstorerbnewf_pi_Nt8 & S2_pstorerbnewf_pi_s4_0 & dotnewreg {
   local EA:4;
   EA = S2_pstorerbnewf_pi_Rx32;
   local tmp0:1;
@@ -25756,7 +26430,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerbnewf_pi_Rx32 + S2_pstorerbnewf_pi_s4_0;
-  S2_pstorerbnewf_pi_Rx32 = tmp3;
+  S2_pstorerbnewf_pi_Rx32d = tmp3;
   local tmp4:1;
   local tmp5:4;
   tmp5 = newreg(dotnewreg);
@@ -26005,9 +26679,9 @@
 <done_6>
 }
 
-:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Pv4 S2_pstorerbnewtnew_pi_Nt8 S2_pstorerbnewtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & hasnew = 0                      unimpl
+:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Rx32d S2_pstorerbnewtnew_pi_Pv4 S2_pstorerbnewtnew_pi_Nt8 S2_pstorerbnewtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Rx32d & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & hasnew = 0                      unimpl
 
-:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Pv4 dotnewreg S2_pstorerbnewtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & dotnewreg {
+:S2_pstorerbnewtnew_pi S2_pstorerbnewtnew_pi_Rx32 S2_pstorerbnewtnew_pi_Rx32d S2_pstorerbnewtnew_pi_Pv4 dotnewreg S2_pstorerbnewtnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewtnew_pi_Rx32 & S2_pstorerbnewtnew_pi_Rx32d & S2_pstorerbnewtnew_pi_Pv4 & S2_pstorerbnewtnew_pi_Nt8 & S2_pstorerbnewtnew_pi_s4_0 & dotnewreg {
   local EA:4;
   EA = S2_pstorerbnewtnew_pi_Rx32;
   local tmp0:1;
@@ -26019,7 +26693,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerbnewtnew_pi_Rx32 + S2_pstorerbnewtnew_pi_s4_0;
-  S2_pstorerbnewtnew_pi_Rx32 = tmp3;
+  S2_pstorerbnewtnew_pi_Rx32d = tmp3;
   local tmp4:1;
   local tmp5:4;
   tmp5 = newreg(dotnewreg);
@@ -26042,9 +26716,9 @@
 <done_3>
 }
 
-:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Pv4 S2_pstorerbnewfnew_pi_Nt8 S2_pstorerbnewfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & hasnew = 0                      unimpl
+:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Rx32d S2_pstorerbnewfnew_pi_Pv4 S2_pstorerbnewfnew_pi_Nt8 S2_pstorerbnewfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Rx32d & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & hasnew = 0                      unimpl
 
-:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Pv4 dotnewreg S2_pstorerbnewfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & dotnewreg {
+:S2_pstorerbnewfnew_pi S2_pstorerbnewfnew_pi_Rx32 S2_pstorerbnewfnew_pi_Rx32d S2_pstorerbnewfnew_pi_Pv4 dotnewreg S2_pstorerbnewfnew_pi_s4_0 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 0 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerbnewfnew_pi_Rx32 & S2_pstorerbnewfnew_pi_Rx32d & S2_pstorerbnewfnew_pi_Pv4 & S2_pstorerbnewfnew_pi_Nt8 & S2_pstorerbnewfnew_pi_s4_0 & dotnewreg {
   local EA:4;
   EA = S2_pstorerbnewfnew_pi_Rx32;
   local tmp0:1;
@@ -26058,7 +26732,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerbnewfnew_pi_Rx32 + S2_pstorerbnewfnew_pi_s4_0;
-  S2_pstorerbnewfnew_pi_Rx32 = tmp4;
+  S2_pstorerbnewfnew_pi_Rx32d = tmp4;
   local tmp5:1;
   local tmp6:4;
   tmp6 = newreg(dotnewreg);
@@ -26279,9 +26953,9 @@
 <done_3>
 }
 
-:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Pv4 S2_pstorerhnewt_pi_Nt8 S2_pstorerhnewt_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & hasnew = 0                      unimpl
+:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Rx32d S2_pstorerhnewt_pi_Pv4 S2_pstorerhnewt_pi_Nt8 S2_pstorerhnewt_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Rx32d & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & hasnew = 0                      unimpl
 
-:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Pv4 dotnewreg S2_pstorerhnewt_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & dotnewreg {
+:S2_pstorerhnewt_pi S2_pstorerhnewt_pi_Rx32 S2_pstorerhnewt_pi_Rx32d S2_pstorerhnewt_pi_Pv4 dotnewreg S2_pstorerhnewt_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewt_pi_Rx32 & S2_pstorerhnewt_pi_Rx32d & S2_pstorerhnewt_pi_Pv4 & S2_pstorerhnewt_pi_Nt8 & S2_pstorerhnewt_pi_s4_1 & dotnewreg {
   local EA:4;
   EA = S2_pstorerhnewt_pi_Rx32;
   local tmp0:1;
@@ -26291,7 +26965,7 @@
 <t_branch_2>
   local tmp2:4;
   tmp2 = S2_pstorerhnewt_pi_Rx32 + S2_pstorerhnewt_pi_s4_1;
-  S2_pstorerhnewt_pi_Rx32 = tmp2;
+  S2_pstorerhnewt_pi_Rx32d = tmp2;
   local tmp3:2;
   local tmp4:4;
   tmp4 = newreg(dotnewreg);
@@ -26350,9 +27024,9 @@
 <done_4>
 }
 
-:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Pv4 S2_pstorerhnewf_pi_Nt8 S2_pstorerhnewf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & hasnew = 0                      unimpl
+:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Rx32d S2_pstorerhnewf_pi_Pv4 S2_pstorerhnewf_pi_Nt8 S2_pstorerhnewf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Rx32d & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & hasnew = 0                      unimpl
 
-:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Pv4 dotnewreg S2_pstorerhnewf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & dotnewreg {
+:S2_pstorerhnewf_pi S2_pstorerhnewf_pi_Rx32 S2_pstorerhnewf_pi_Rx32d S2_pstorerhnewf_pi_Pv4 dotnewreg S2_pstorerhnewf_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 0 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewf_pi_Rx32 & S2_pstorerhnewf_pi_Rx32d & S2_pstorerhnewf_pi_Pv4 & S2_pstorerhnewf_pi_Nt8 & S2_pstorerhnewf_pi_s4_1 & dotnewreg {
   local EA:4;
   EA = S2_pstorerhnewf_pi_Rx32;
   local tmp0:1;
@@ -26364,7 +27038,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerhnewf_pi_Rx32 + S2_pstorerhnewf_pi_s4_1;
-  S2_pstorerhnewf_pi_Rx32 = tmp3;
+  S2_pstorerhnewf_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = newreg(dotnewreg);
@@ -26613,9 +27287,9 @@
 <done_6>
 }
 
-:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Pv4 S2_pstorerhnewtnew_pi_Nt8 S2_pstorerhnewtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & hasnew = 0                      unimpl
+:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Rx32d S2_pstorerhnewtnew_pi_Pv4 S2_pstorerhnewtnew_pi_Nt8 S2_pstorerhnewtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Rx32d & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & hasnew = 0                      unimpl
 
-:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Pv4 dotnewreg S2_pstorerhnewtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & dotnewreg {
+:S2_pstorerhnewtnew_pi S2_pstorerhnewtnew_pi_Rx32 S2_pstorerhnewtnew_pi_Rx32d S2_pstorerhnewtnew_pi_Pv4 dotnewreg S2_pstorerhnewtnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 0 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewtnew_pi_Rx32 & S2_pstorerhnewtnew_pi_Rx32d & S2_pstorerhnewtnew_pi_Pv4 & S2_pstorerhnewtnew_pi_Nt8 & S2_pstorerhnewtnew_pi_s4_1 & dotnewreg {
   local EA:4;
   EA = S2_pstorerhnewtnew_pi_Rx32;
   local tmp0:1;
@@ -26627,7 +27301,7 @@
 <t_branch_3>
   local tmp3:4;
   tmp3 = S2_pstorerhnewtnew_pi_Rx32 + S2_pstorerhnewtnew_pi_s4_1;
-  S2_pstorerhnewtnew_pi_Rx32 = tmp3;
+  S2_pstorerhnewtnew_pi_Rx32d = tmp3;
   local tmp4:2;
   local tmp5:4;
   tmp5 = newreg(dotnewreg);
@@ -26650,9 +27324,9 @@
 <done_3>
 }
 
-:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Pv4 S2_pstorerhnewfnew_pi_Nt8 S2_pstorerhnewfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & hasnew = 0                      unimpl
+:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Rx32d S2_pstorerhnewfnew_pi_Pv4 S2_pstorerhnewfnew_pi_Nt8 S2_pstorerhnewfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Rx32d & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & hasnew = 0                      unimpl
 
-:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Pv4 dotnewreg S2_pstorerhnewfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & dotnewreg {
+:S2_pstorerhnewfnew_pi S2_pstorerhnewfnew_pi_Rx32 S2_pstorerhnewfnew_pi_Rx32d S2_pstorerhnewfnew_pi_Pv4 dotnewreg S2_pstorerhnewfnew_pi_s4_1 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b2 = 1 & b7 = 1 & b11 = 1 & b12 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 0 & b31 = 1 & S2_pstorerhnewfnew_pi_Rx32 & S2_pstorerhnewfnew_pi_Rx32d & S2_pstorerhnewfnew_pi_Pv4 & S2_pstorerhnewfnew_pi_Nt8 & S2_pstorerhnewfnew_pi_s4_1 & dotnewreg {
   local EA:4;
   EA = S2_pstorerhnewfnew_pi_Rx32;
   local tmp0:1;
@@ -26666,7 +27340,7 @@
 <t_branch_4>
   local tmp4:4;
   tmp4 = S2_pstorerhnewfnew_pi_Rx32 + S2_pstorerhnewfnew_pi_s4_1;
-  S2_pstorerhnewfnew_pi_Rx32 = tmp4;
+  S2_pstorerhnewfnew_pi_Rx32d = tmp4;
   local tmp5:2;
   local tmp6:4;
   tmp6 = newreg(dotnewreg);
@@ -38028,69 +38702,69 @@
   C4_fastcorner9_not_Pd4 = tmp2;
 }
 
-:M2_mpy_acc_hh_s0 M2_mpy_acc_hh_s0_Rx32 M2_mpy_acc_hh_s0_Rs32 M2_mpy_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s0_Rx32 & M2_mpy_acc_hh_s0_Rs32 & M2_mpy_acc_hh_s0_Rt32 unimpl
+:M2_mpy_acc_hh_s0 M2_mpy_acc_hh_s0_Rx32 M2_mpy_acc_hh_s0_Rx32d M2_mpy_acc_hh_s0_Rs32 M2_mpy_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s0_Rx32 & M2_mpy_acc_hh_s0_Rx32d & M2_mpy_acc_hh_s0_Rs32 & M2_mpy_acc_hh_s0_Rt32 unimpl
 
-:M2_mpy_acc_hh_s1 M2_mpy_acc_hh_s1_Rx32 M2_mpy_acc_hh_s1_Rs32 M2_mpy_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s1_Rx32 & M2_mpy_acc_hh_s1_Rs32 & M2_mpy_acc_hh_s1_Rt32 unimpl
+:M2_mpy_acc_hh_s1 M2_mpy_acc_hh_s1_Rx32 M2_mpy_acc_hh_s1_Rx32d M2_mpy_acc_hh_s1_Rs32 M2_mpy_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hh_s1_Rx32 & M2_mpy_acc_hh_s1_Rx32d & M2_mpy_acc_hh_s1_Rs32 & M2_mpy_acc_hh_s1_Rt32 unimpl
 
-:M2_mpy_acc_hl_s0 M2_mpy_acc_hl_s0_Rx32 M2_mpy_acc_hl_s0_Rs32 M2_mpy_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s0_Rx32 & M2_mpy_acc_hl_s0_Rs32 & M2_mpy_acc_hl_s0_Rt32 unimpl
+:M2_mpy_acc_hl_s0 M2_mpy_acc_hl_s0_Rx32 M2_mpy_acc_hl_s0_Rx32d M2_mpy_acc_hl_s0_Rs32 M2_mpy_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s0_Rx32 & M2_mpy_acc_hl_s0_Rx32d & M2_mpy_acc_hl_s0_Rs32 & M2_mpy_acc_hl_s0_Rt32 unimpl
 
-:M2_mpy_acc_hl_s1 M2_mpy_acc_hl_s1_Rx32 M2_mpy_acc_hl_s1_Rs32 M2_mpy_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s1_Rx32 & M2_mpy_acc_hl_s1_Rs32 & M2_mpy_acc_hl_s1_Rt32 unimpl
+:M2_mpy_acc_hl_s1 M2_mpy_acc_hl_s1_Rx32 M2_mpy_acc_hl_s1_Rx32d M2_mpy_acc_hl_s1_Rs32 M2_mpy_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_hl_s1_Rx32 & M2_mpy_acc_hl_s1_Rx32d & M2_mpy_acc_hl_s1_Rs32 & M2_mpy_acc_hl_s1_Rt32 unimpl
 
-:M2_mpy_acc_lh_s0 M2_mpy_acc_lh_s0_Rx32 M2_mpy_acc_lh_s0_Rs32 M2_mpy_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s0_Rx32 & M2_mpy_acc_lh_s0_Rs32 & M2_mpy_acc_lh_s0_Rt32 unimpl
+:M2_mpy_acc_lh_s0 M2_mpy_acc_lh_s0_Rx32 M2_mpy_acc_lh_s0_Rx32d M2_mpy_acc_lh_s0_Rs32 M2_mpy_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s0_Rx32 & M2_mpy_acc_lh_s0_Rx32d & M2_mpy_acc_lh_s0_Rs32 & M2_mpy_acc_lh_s0_Rt32 unimpl
 
-:M2_mpy_acc_lh_s1 M2_mpy_acc_lh_s1_Rx32 M2_mpy_acc_lh_s1_Rs32 M2_mpy_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s1_Rx32 & M2_mpy_acc_lh_s1_Rs32 & M2_mpy_acc_lh_s1_Rt32 unimpl
+:M2_mpy_acc_lh_s1 M2_mpy_acc_lh_s1_Rx32 M2_mpy_acc_lh_s1_Rx32d M2_mpy_acc_lh_s1_Rs32 M2_mpy_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_lh_s1_Rx32 & M2_mpy_acc_lh_s1_Rx32d & M2_mpy_acc_lh_s1_Rs32 & M2_mpy_acc_lh_s1_Rt32 unimpl
 
-:M2_mpy_acc_ll_s0 M2_mpy_acc_ll_s0_Rx32 M2_mpy_acc_ll_s0_Rs32 M2_mpy_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s0_Rx32 & M2_mpy_acc_ll_s0_Rs32 & M2_mpy_acc_ll_s0_Rt32 unimpl
+:M2_mpy_acc_ll_s0 M2_mpy_acc_ll_s0_Rx32 M2_mpy_acc_ll_s0_Rx32d M2_mpy_acc_ll_s0_Rs32 M2_mpy_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s0_Rx32 & M2_mpy_acc_ll_s0_Rx32d & M2_mpy_acc_ll_s0_Rs32 & M2_mpy_acc_ll_s0_Rt32 unimpl
 
-:M2_mpy_acc_ll_s1 M2_mpy_acc_ll_s1_Rx32 M2_mpy_acc_ll_s1_Rs32 M2_mpy_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s1_Rx32 & M2_mpy_acc_ll_s1_Rs32 & M2_mpy_acc_ll_s1_Rt32 unimpl
+:M2_mpy_acc_ll_s1 M2_mpy_acc_ll_s1_Rx32 M2_mpy_acc_ll_s1_Rx32d M2_mpy_acc_ll_s1_Rs32 M2_mpy_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_ll_s1_Rx32 & M2_mpy_acc_ll_s1_Rx32d & M2_mpy_acc_ll_s1_Rs32 & M2_mpy_acc_ll_s1_Rt32 unimpl
 
-:M2_mpy_nac_hh_s0 M2_mpy_nac_hh_s0_Rx32 M2_mpy_nac_hh_s0_Rs32 M2_mpy_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s0_Rx32 & M2_mpy_nac_hh_s0_Rs32 & M2_mpy_nac_hh_s0_Rt32 unimpl
+:M2_mpy_nac_hh_s0 M2_mpy_nac_hh_s0_Rx32 M2_mpy_nac_hh_s0_Rx32d M2_mpy_nac_hh_s0_Rs32 M2_mpy_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s0_Rx32 & M2_mpy_nac_hh_s0_Rx32d & M2_mpy_nac_hh_s0_Rs32 & M2_mpy_nac_hh_s0_Rt32 unimpl
 
-:M2_mpy_nac_hh_s1 M2_mpy_nac_hh_s1_Rx32 M2_mpy_nac_hh_s1_Rs32 M2_mpy_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s1_Rx32 & M2_mpy_nac_hh_s1_Rs32 & M2_mpy_nac_hh_s1_Rt32 unimpl
+:M2_mpy_nac_hh_s1 M2_mpy_nac_hh_s1_Rx32 M2_mpy_nac_hh_s1_Rx32d M2_mpy_nac_hh_s1_Rs32 M2_mpy_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hh_s1_Rx32 & M2_mpy_nac_hh_s1_Rx32d & M2_mpy_nac_hh_s1_Rs32 & M2_mpy_nac_hh_s1_Rt32 unimpl
 
-:M2_mpy_nac_hl_s0 M2_mpy_nac_hl_s0_Rx32 M2_mpy_nac_hl_s0_Rs32 M2_mpy_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s0_Rx32 & M2_mpy_nac_hl_s0_Rs32 & M2_mpy_nac_hl_s0_Rt32 unimpl
+:M2_mpy_nac_hl_s0 M2_mpy_nac_hl_s0_Rx32 M2_mpy_nac_hl_s0_Rx32d M2_mpy_nac_hl_s0_Rs32 M2_mpy_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s0_Rx32 & M2_mpy_nac_hl_s0_Rx32d & M2_mpy_nac_hl_s0_Rs32 & M2_mpy_nac_hl_s0_Rt32 unimpl
 
-:M2_mpy_nac_hl_s1 M2_mpy_nac_hl_s1_Rx32 M2_mpy_nac_hl_s1_Rs32 M2_mpy_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s1_Rx32 & M2_mpy_nac_hl_s1_Rs32 & M2_mpy_nac_hl_s1_Rt32 unimpl
+:M2_mpy_nac_hl_s1 M2_mpy_nac_hl_s1_Rx32 M2_mpy_nac_hl_s1_Rx32d M2_mpy_nac_hl_s1_Rs32 M2_mpy_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_hl_s1_Rx32 & M2_mpy_nac_hl_s1_Rx32d & M2_mpy_nac_hl_s1_Rs32 & M2_mpy_nac_hl_s1_Rt32 unimpl
 
-:M2_mpy_nac_lh_s0 M2_mpy_nac_lh_s0_Rx32 M2_mpy_nac_lh_s0_Rs32 M2_mpy_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s0_Rx32 & M2_mpy_nac_lh_s0_Rs32 & M2_mpy_nac_lh_s0_Rt32 unimpl
+:M2_mpy_nac_lh_s0 M2_mpy_nac_lh_s0_Rx32 M2_mpy_nac_lh_s0_Rx32d M2_mpy_nac_lh_s0_Rs32 M2_mpy_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s0_Rx32 & M2_mpy_nac_lh_s0_Rx32d & M2_mpy_nac_lh_s0_Rs32 & M2_mpy_nac_lh_s0_Rt32 unimpl
 
-:M2_mpy_nac_lh_s1 M2_mpy_nac_lh_s1_Rx32 M2_mpy_nac_lh_s1_Rs32 M2_mpy_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s1_Rx32 & M2_mpy_nac_lh_s1_Rs32 & M2_mpy_nac_lh_s1_Rt32 unimpl
+:M2_mpy_nac_lh_s1 M2_mpy_nac_lh_s1_Rx32 M2_mpy_nac_lh_s1_Rx32d M2_mpy_nac_lh_s1_Rs32 M2_mpy_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_lh_s1_Rx32 & M2_mpy_nac_lh_s1_Rx32d & M2_mpy_nac_lh_s1_Rs32 & M2_mpy_nac_lh_s1_Rt32 unimpl
 
-:M2_mpy_nac_ll_s0 M2_mpy_nac_ll_s0_Rx32 M2_mpy_nac_ll_s0_Rs32 M2_mpy_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s0_Rx32 & M2_mpy_nac_ll_s0_Rs32 & M2_mpy_nac_ll_s0_Rt32 unimpl
+:M2_mpy_nac_ll_s0 M2_mpy_nac_ll_s0_Rx32 M2_mpy_nac_ll_s0_Rx32d M2_mpy_nac_ll_s0_Rs32 M2_mpy_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s0_Rx32 & M2_mpy_nac_ll_s0_Rx32d & M2_mpy_nac_ll_s0_Rs32 & M2_mpy_nac_ll_s0_Rt32 unimpl
 
-:M2_mpy_nac_ll_s1 M2_mpy_nac_ll_s1_Rx32 M2_mpy_nac_ll_s1_Rs32 M2_mpy_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s1_Rx32 & M2_mpy_nac_ll_s1_Rs32 & M2_mpy_nac_ll_s1_Rt32 unimpl
+:M2_mpy_nac_ll_s1 M2_mpy_nac_ll_s1_Rx32 M2_mpy_nac_ll_s1_Rx32d M2_mpy_nac_ll_s1_Rs32 M2_mpy_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_ll_s1_Rx32 & M2_mpy_nac_ll_s1_Rx32d & M2_mpy_nac_ll_s1_Rs32 & M2_mpy_nac_ll_s1_Rt32 unimpl
 
-:M2_mpy_acc_sat_hh_s0 M2_mpy_acc_sat_hh_s0_Rx32 M2_mpy_acc_sat_hh_s0_Rs32 M2_mpy_acc_sat_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s0_Rx32 & M2_mpy_acc_sat_hh_s0_Rs32 & M2_mpy_acc_sat_hh_s0_Rt32 unimpl
+:M2_mpy_acc_sat_hh_s0 M2_mpy_acc_sat_hh_s0_Rx32 M2_mpy_acc_sat_hh_s0_Rx32d M2_mpy_acc_sat_hh_s0_Rs32 M2_mpy_acc_sat_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s0_Rx32 & M2_mpy_acc_sat_hh_s0_Rx32d & M2_mpy_acc_sat_hh_s0_Rs32 & M2_mpy_acc_sat_hh_s0_Rt32 unimpl
 
-:M2_mpy_acc_sat_hh_s1 M2_mpy_acc_sat_hh_s1_Rx32 M2_mpy_acc_sat_hh_s1_Rs32 M2_mpy_acc_sat_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s1_Rx32 & M2_mpy_acc_sat_hh_s1_Rs32 & M2_mpy_acc_sat_hh_s1_Rt32 unimpl
+:M2_mpy_acc_sat_hh_s1 M2_mpy_acc_sat_hh_s1_Rx32 M2_mpy_acc_sat_hh_s1_Rx32d M2_mpy_acc_sat_hh_s1_Rs32 M2_mpy_acc_sat_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hh_s1_Rx32 & M2_mpy_acc_sat_hh_s1_Rx32d & M2_mpy_acc_sat_hh_s1_Rs32 & M2_mpy_acc_sat_hh_s1_Rt32 unimpl
 
-:M2_mpy_acc_sat_hl_s0 M2_mpy_acc_sat_hl_s0_Rx32 M2_mpy_acc_sat_hl_s0_Rs32 M2_mpy_acc_sat_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s0_Rx32 & M2_mpy_acc_sat_hl_s0_Rs32 & M2_mpy_acc_sat_hl_s0_Rt32 unimpl
+:M2_mpy_acc_sat_hl_s0 M2_mpy_acc_sat_hl_s0_Rx32 M2_mpy_acc_sat_hl_s0_Rx32d M2_mpy_acc_sat_hl_s0_Rs32 M2_mpy_acc_sat_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s0_Rx32 & M2_mpy_acc_sat_hl_s0_Rx32d & M2_mpy_acc_sat_hl_s0_Rs32 & M2_mpy_acc_sat_hl_s0_Rt32 unimpl
 
-:M2_mpy_acc_sat_hl_s1 M2_mpy_acc_sat_hl_s1_Rx32 M2_mpy_acc_sat_hl_s1_Rs32 M2_mpy_acc_sat_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s1_Rx32 & M2_mpy_acc_sat_hl_s1_Rs32 & M2_mpy_acc_sat_hl_s1_Rt32 unimpl
+:M2_mpy_acc_sat_hl_s1 M2_mpy_acc_sat_hl_s1_Rx32 M2_mpy_acc_sat_hl_s1_Rx32d M2_mpy_acc_sat_hl_s1_Rs32 M2_mpy_acc_sat_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_hl_s1_Rx32 & M2_mpy_acc_sat_hl_s1_Rx32d & M2_mpy_acc_sat_hl_s1_Rs32 & M2_mpy_acc_sat_hl_s1_Rt32 unimpl
 
-:M2_mpy_acc_sat_lh_s0 M2_mpy_acc_sat_lh_s0_Rx32 M2_mpy_acc_sat_lh_s0_Rs32 M2_mpy_acc_sat_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s0_Rx32 & M2_mpy_acc_sat_lh_s0_Rs32 & M2_mpy_acc_sat_lh_s0_Rt32 unimpl
+:M2_mpy_acc_sat_lh_s0 M2_mpy_acc_sat_lh_s0_Rx32 M2_mpy_acc_sat_lh_s0_Rx32d M2_mpy_acc_sat_lh_s0_Rs32 M2_mpy_acc_sat_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s0_Rx32 & M2_mpy_acc_sat_lh_s0_Rx32d & M2_mpy_acc_sat_lh_s0_Rs32 & M2_mpy_acc_sat_lh_s0_Rt32 unimpl
 
-:M2_mpy_acc_sat_lh_s1 M2_mpy_acc_sat_lh_s1_Rx32 M2_mpy_acc_sat_lh_s1_Rs32 M2_mpy_acc_sat_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s1_Rx32 & M2_mpy_acc_sat_lh_s1_Rs32 & M2_mpy_acc_sat_lh_s1_Rt32 unimpl
+:M2_mpy_acc_sat_lh_s1 M2_mpy_acc_sat_lh_s1_Rx32 M2_mpy_acc_sat_lh_s1_Rx32d M2_mpy_acc_sat_lh_s1_Rs32 M2_mpy_acc_sat_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_lh_s1_Rx32 & M2_mpy_acc_sat_lh_s1_Rx32d & M2_mpy_acc_sat_lh_s1_Rs32 & M2_mpy_acc_sat_lh_s1_Rt32 unimpl
 
-:M2_mpy_acc_sat_ll_s0 M2_mpy_acc_sat_ll_s0_Rx32 M2_mpy_acc_sat_ll_s0_Rs32 M2_mpy_acc_sat_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s0_Rx32 & M2_mpy_acc_sat_ll_s0_Rs32 & M2_mpy_acc_sat_ll_s0_Rt32 unimpl
+:M2_mpy_acc_sat_ll_s0 M2_mpy_acc_sat_ll_s0_Rx32 M2_mpy_acc_sat_ll_s0_Rx32d M2_mpy_acc_sat_ll_s0_Rs32 M2_mpy_acc_sat_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s0_Rx32 & M2_mpy_acc_sat_ll_s0_Rx32d & M2_mpy_acc_sat_ll_s0_Rs32 & M2_mpy_acc_sat_ll_s0_Rt32 unimpl
 
-:M2_mpy_acc_sat_ll_s1 M2_mpy_acc_sat_ll_s1_Rx32 M2_mpy_acc_sat_ll_s1_Rs32 M2_mpy_acc_sat_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s1_Rx32 & M2_mpy_acc_sat_ll_s1_Rs32 & M2_mpy_acc_sat_ll_s1_Rt32 unimpl
+:M2_mpy_acc_sat_ll_s1 M2_mpy_acc_sat_ll_s1_Rx32 M2_mpy_acc_sat_ll_s1_Rx32d M2_mpy_acc_sat_ll_s1_Rs32 M2_mpy_acc_sat_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_acc_sat_ll_s1_Rx32 & M2_mpy_acc_sat_ll_s1_Rx32d & M2_mpy_acc_sat_ll_s1_Rs32 & M2_mpy_acc_sat_ll_s1_Rt32 unimpl
 
-:M2_mpy_nac_sat_hh_s0 M2_mpy_nac_sat_hh_s0_Rx32 M2_mpy_nac_sat_hh_s0_Rs32 M2_mpy_nac_sat_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s0_Rx32 & M2_mpy_nac_sat_hh_s0_Rs32 & M2_mpy_nac_sat_hh_s0_Rt32 unimpl
+:M2_mpy_nac_sat_hh_s0 M2_mpy_nac_sat_hh_s0_Rx32 M2_mpy_nac_sat_hh_s0_Rx32d M2_mpy_nac_sat_hh_s0_Rs32 M2_mpy_nac_sat_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s0_Rx32 & M2_mpy_nac_sat_hh_s0_Rx32d & M2_mpy_nac_sat_hh_s0_Rs32 & M2_mpy_nac_sat_hh_s0_Rt32 unimpl
 
-:M2_mpy_nac_sat_hh_s1 M2_mpy_nac_sat_hh_s1_Rx32 M2_mpy_nac_sat_hh_s1_Rs32 M2_mpy_nac_sat_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s1_Rx32 & M2_mpy_nac_sat_hh_s1_Rs32 & M2_mpy_nac_sat_hh_s1_Rt32 unimpl
+:M2_mpy_nac_sat_hh_s1 M2_mpy_nac_sat_hh_s1_Rx32 M2_mpy_nac_sat_hh_s1_Rx32d M2_mpy_nac_sat_hh_s1_Rs32 M2_mpy_nac_sat_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hh_s1_Rx32 & M2_mpy_nac_sat_hh_s1_Rx32d & M2_mpy_nac_sat_hh_s1_Rs32 & M2_mpy_nac_sat_hh_s1_Rt32 unimpl
 
-:M2_mpy_nac_sat_hl_s0 M2_mpy_nac_sat_hl_s0_Rx32 M2_mpy_nac_sat_hl_s0_Rs32 M2_mpy_nac_sat_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s0_Rx32 & M2_mpy_nac_sat_hl_s0_Rs32 & M2_mpy_nac_sat_hl_s0_Rt32 unimpl
+:M2_mpy_nac_sat_hl_s0 M2_mpy_nac_sat_hl_s0_Rx32 M2_mpy_nac_sat_hl_s0_Rx32d M2_mpy_nac_sat_hl_s0_Rs32 M2_mpy_nac_sat_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s0_Rx32 & M2_mpy_nac_sat_hl_s0_Rx32d & M2_mpy_nac_sat_hl_s0_Rs32 & M2_mpy_nac_sat_hl_s0_Rt32 unimpl
 
-:M2_mpy_nac_sat_hl_s1 M2_mpy_nac_sat_hl_s1_Rx32 M2_mpy_nac_sat_hl_s1_Rs32 M2_mpy_nac_sat_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s1_Rx32 & M2_mpy_nac_sat_hl_s1_Rs32 & M2_mpy_nac_sat_hl_s1_Rt32 unimpl
+:M2_mpy_nac_sat_hl_s1 M2_mpy_nac_sat_hl_s1_Rx32 M2_mpy_nac_sat_hl_s1_Rx32d M2_mpy_nac_sat_hl_s1_Rs32 M2_mpy_nac_sat_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_hl_s1_Rx32 & M2_mpy_nac_sat_hl_s1_Rx32d & M2_mpy_nac_sat_hl_s1_Rs32 & M2_mpy_nac_sat_hl_s1_Rt32 unimpl
 
-:M2_mpy_nac_sat_lh_s0 M2_mpy_nac_sat_lh_s0_Rx32 M2_mpy_nac_sat_lh_s0_Rs32 M2_mpy_nac_sat_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s0_Rx32 & M2_mpy_nac_sat_lh_s0_Rs32 & M2_mpy_nac_sat_lh_s0_Rt32 unimpl
+:M2_mpy_nac_sat_lh_s0 M2_mpy_nac_sat_lh_s0_Rx32 M2_mpy_nac_sat_lh_s0_Rx32d M2_mpy_nac_sat_lh_s0_Rs32 M2_mpy_nac_sat_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s0_Rx32 & M2_mpy_nac_sat_lh_s0_Rx32d & M2_mpy_nac_sat_lh_s0_Rs32 & M2_mpy_nac_sat_lh_s0_Rt32 unimpl
 
-:M2_mpy_nac_sat_lh_s1 M2_mpy_nac_sat_lh_s1_Rx32 M2_mpy_nac_sat_lh_s1_Rs32 M2_mpy_nac_sat_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s1_Rx32 & M2_mpy_nac_sat_lh_s1_Rs32 & M2_mpy_nac_sat_lh_s1_Rt32 unimpl
+:M2_mpy_nac_sat_lh_s1 M2_mpy_nac_sat_lh_s1_Rx32 M2_mpy_nac_sat_lh_s1_Rx32d M2_mpy_nac_sat_lh_s1_Rs32 M2_mpy_nac_sat_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_lh_s1_Rx32 & M2_mpy_nac_sat_lh_s1_Rx32d & M2_mpy_nac_sat_lh_s1_Rs32 & M2_mpy_nac_sat_lh_s1_Rt32 unimpl
 
-:M2_mpy_nac_sat_ll_s0 M2_mpy_nac_sat_ll_s0_Rx32 M2_mpy_nac_sat_ll_s0_Rs32 M2_mpy_nac_sat_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s0_Rx32 & M2_mpy_nac_sat_ll_s0_Rs32 & M2_mpy_nac_sat_ll_s0_Rt32 unimpl
+:M2_mpy_nac_sat_ll_s0 M2_mpy_nac_sat_ll_s0_Rx32 M2_mpy_nac_sat_ll_s0_Rx32d M2_mpy_nac_sat_ll_s0_Rs32 M2_mpy_nac_sat_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s0_Rx32 & M2_mpy_nac_sat_ll_s0_Rx32d & M2_mpy_nac_sat_ll_s0_Rs32 & M2_mpy_nac_sat_ll_s0_Rt32 unimpl
 
-:M2_mpy_nac_sat_ll_s1 M2_mpy_nac_sat_ll_s1_Rx32 M2_mpy_nac_sat_ll_s1_Rs32 M2_mpy_nac_sat_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s1_Rx32 & M2_mpy_nac_sat_ll_s1_Rs32 & M2_mpy_nac_sat_ll_s1_Rt32 unimpl
+:M2_mpy_nac_sat_ll_s1 M2_mpy_nac_sat_ll_s1_Rx32 M2_mpy_nac_sat_ll_s1_Rx32d M2_mpy_nac_sat_ll_s1_Rs32 M2_mpy_nac_sat_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_nac_sat_ll_s1_Rx32 & M2_mpy_nac_sat_ll_s1_Rx32d & M2_mpy_nac_sat_ll_s1_Rs32 & M2_mpy_nac_sat_ll_s1_Rt32 unimpl
 
 :M2_mpy_hh_s0 M2_mpy_hh_s0_Rd32 M2_mpy_hh_s0_Rs32 M2_mpy_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_hh_s0_Rd32 & M2_mpy_hh_s0_Rs32 & M2_mpy_hh_s0_Rt32 unimpl
 
@@ -38156,37 +38830,37 @@
 
 :M2_mpy_sat_rnd_ll_s1 M2_mpy_sat_rnd_ll_s1_Rd32 M2_mpy_sat_rnd_ll_s1_Rs32 M2_mpy_sat_rnd_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_sat_rnd_ll_s1_Rd32 & M2_mpy_sat_rnd_ll_s1_Rs32 & M2_mpy_sat_rnd_ll_s1_Rt32 unimpl
 
-:M2_mpyd_acc_hh_s0 M2_mpyd_acc_hh_s0_Rxx32 M2_mpyd_acc_hh_s0_Rs32 M2_mpyd_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s0_Rxx32 & M2_mpyd_acc_hh_s0_Rs32 & M2_mpyd_acc_hh_s0_Rt32 unimpl
+:M2_mpyd_acc_hh_s0 M2_mpyd_acc_hh_s0_Rxx32 M2_mpyd_acc_hh_s0_Rxx32d M2_mpyd_acc_hh_s0_Rs32 M2_mpyd_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s0_Rxx32 & M2_mpyd_acc_hh_s0_Rxx32d & M2_mpyd_acc_hh_s0_Rs32 & M2_mpyd_acc_hh_s0_Rt32 unimpl
 
-:M2_mpyd_acc_hh_s1 M2_mpyd_acc_hh_s1_Rxx32 M2_mpyd_acc_hh_s1_Rs32 M2_mpyd_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s1_Rxx32 & M2_mpyd_acc_hh_s1_Rs32 & M2_mpyd_acc_hh_s1_Rt32 unimpl
+:M2_mpyd_acc_hh_s1 M2_mpyd_acc_hh_s1_Rxx32 M2_mpyd_acc_hh_s1_Rxx32d M2_mpyd_acc_hh_s1_Rs32 M2_mpyd_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hh_s1_Rxx32 & M2_mpyd_acc_hh_s1_Rxx32d & M2_mpyd_acc_hh_s1_Rs32 & M2_mpyd_acc_hh_s1_Rt32 unimpl
 
-:M2_mpyd_acc_hl_s0 M2_mpyd_acc_hl_s0_Rxx32 M2_mpyd_acc_hl_s0_Rs32 M2_mpyd_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s0_Rxx32 & M2_mpyd_acc_hl_s0_Rs32 & M2_mpyd_acc_hl_s0_Rt32 unimpl
+:M2_mpyd_acc_hl_s0 M2_mpyd_acc_hl_s0_Rxx32 M2_mpyd_acc_hl_s0_Rxx32d M2_mpyd_acc_hl_s0_Rs32 M2_mpyd_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s0_Rxx32 & M2_mpyd_acc_hl_s0_Rxx32d & M2_mpyd_acc_hl_s0_Rs32 & M2_mpyd_acc_hl_s0_Rt32 unimpl
 
-:M2_mpyd_acc_hl_s1 M2_mpyd_acc_hl_s1_Rxx32 M2_mpyd_acc_hl_s1_Rs32 M2_mpyd_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s1_Rxx32 & M2_mpyd_acc_hl_s1_Rs32 & M2_mpyd_acc_hl_s1_Rt32 unimpl
+:M2_mpyd_acc_hl_s1 M2_mpyd_acc_hl_s1_Rxx32 M2_mpyd_acc_hl_s1_Rxx32d M2_mpyd_acc_hl_s1_Rs32 M2_mpyd_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_hl_s1_Rxx32 & M2_mpyd_acc_hl_s1_Rxx32d & M2_mpyd_acc_hl_s1_Rs32 & M2_mpyd_acc_hl_s1_Rt32 unimpl
 
-:M2_mpyd_acc_lh_s0 M2_mpyd_acc_lh_s0_Rxx32 M2_mpyd_acc_lh_s0_Rs32 M2_mpyd_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s0_Rxx32 & M2_mpyd_acc_lh_s0_Rs32 & M2_mpyd_acc_lh_s0_Rt32 unimpl
+:M2_mpyd_acc_lh_s0 M2_mpyd_acc_lh_s0_Rxx32 M2_mpyd_acc_lh_s0_Rxx32d M2_mpyd_acc_lh_s0_Rs32 M2_mpyd_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s0_Rxx32 & M2_mpyd_acc_lh_s0_Rxx32d & M2_mpyd_acc_lh_s0_Rs32 & M2_mpyd_acc_lh_s0_Rt32 unimpl
 
-:M2_mpyd_acc_lh_s1 M2_mpyd_acc_lh_s1_Rxx32 M2_mpyd_acc_lh_s1_Rs32 M2_mpyd_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s1_Rxx32 & M2_mpyd_acc_lh_s1_Rs32 & M2_mpyd_acc_lh_s1_Rt32 unimpl
+:M2_mpyd_acc_lh_s1 M2_mpyd_acc_lh_s1_Rxx32 M2_mpyd_acc_lh_s1_Rxx32d M2_mpyd_acc_lh_s1_Rs32 M2_mpyd_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_lh_s1_Rxx32 & M2_mpyd_acc_lh_s1_Rxx32d & M2_mpyd_acc_lh_s1_Rs32 & M2_mpyd_acc_lh_s1_Rt32 unimpl
 
-:M2_mpyd_acc_ll_s0 M2_mpyd_acc_ll_s0_Rxx32 M2_mpyd_acc_ll_s0_Rs32 M2_mpyd_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s0_Rxx32 & M2_mpyd_acc_ll_s0_Rs32 & M2_mpyd_acc_ll_s0_Rt32 unimpl
+:M2_mpyd_acc_ll_s0 M2_mpyd_acc_ll_s0_Rxx32 M2_mpyd_acc_ll_s0_Rxx32d M2_mpyd_acc_ll_s0_Rs32 M2_mpyd_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s0_Rxx32 & M2_mpyd_acc_ll_s0_Rxx32d & M2_mpyd_acc_ll_s0_Rs32 & M2_mpyd_acc_ll_s0_Rt32 unimpl
 
-:M2_mpyd_acc_ll_s1 M2_mpyd_acc_ll_s1_Rxx32 M2_mpyd_acc_ll_s1_Rs32 M2_mpyd_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s1_Rxx32 & M2_mpyd_acc_ll_s1_Rs32 & M2_mpyd_acc_ll_s1_Rt32 unimpl
+:M2_mpyd_acc_ll_s1 M2_mpyd_acc_ll_s1_Rxx32 M2_mpyd_acc_ll_s1_Rxx32d M2_mpyd_acc_ll_s1_Rs32 M2_mpyd_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_acc_ll_s1_Rxx32 & M2_mpyd_acc_ll_s1_Rxx32d & M2_mpyd_acc_ll_s1_Rs32 & M2_mpyd_acc_ll_s1_Rt32 unimpl
 
-:M2_mpyd_nac_hh_s0 M2_mpyd_nac_hh_s0_Rxx32 M2_mpyd_nac_hh_s0_Rs32 M2_mpyd_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s0_Rxx32 & M2_mpyd_nac_hh_s0_Rs32 & M2_mpyd_nac_hh_s0_Rt32 unimpl
+:M2_mpyd_nac_hh_s0 M2_mpyd_nac_hh_s0_Rxx32 M2_mpyd_nac_hh_s0_Rxx32d M2_mpyd_nac_hh_s0_Rs32 M2_mpyd_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s0_Rxx32 & M2_mpyd_nac_hh_s0_Rxx32d & M2_mpyd_nac_hh_s0_Rs32 & M2_mpyd_nac_hh_s0_Rt32 unimpl
 
-:M2_mpyd_nac_hh_s1 M2_mpyd_nac_hh_s1_Rxx32 M2_mpyd_nac_hh_s1_Rs32 M2_mpyd_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s1_Rxx32 & M2_mpyd_nac_hh_s1_Rs32 & M2_mpyd_nac_hh_s1_Rt32 unimpl
+:M2_mpyd_nac_hh_s1 M2_mpyd_nac_hh_s1_Rxx32 M2_mpyd_nac_hh_s1_Rxx32d M2_mpyd_nac_hh_s1_Rs32 M2_mpyd_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hh_s1_Rxx32 & M2_mpyd_nac_hh_s1_Rxx32d & M2_mpyd_nac_hh_s1_Rs32 & M2_mpyd_nac_hh_s1_Rt32 unimpl
 
-:M2_mpyd_nac_hl_s0 M2_mpyd_nac_hl_s0_Rxx32 M2_mpyd_nac_hl_s0_Rs32 M2_mpyd_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s0_Rxx32 & M2_mpyd_nac_hl_s0_Rs32 & M2_mpyd_nac_hl_s0_Rt32 unimpl
+:M2_mpyd_nac_hl_s0 M2_mpyd_nac_hl_s0_Rxx32 M2_mpyd_nac_hl_s0_Rxx32d M2_mpyd_nac_hl_s0_Rs32 M2_mpyd_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s0_Rxx32 & M2_mpyd_nac_hl_s0_Rxx32d & M2_mpyd_nac_hl_s0_Rs32 & M2_mpyd_nac_hl_s0_Rt32 unimpl
 
-:M2_mpyd_nac_hl_s1 M2_mpyd_nac_hl_s1_Rxx32 M2_mpyd_nac_hl_s1_Rs32 M2_mpyd_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s1_Rxx32 & M2_mpyd_nac_hl_s1_Rs32 & M2_mpyd_nac_hl_s1_Rt32 unimpl
+:M2_mpyd_nac_hl_s1 M2_mpyd_nac_hl_s1_Rxx32 M2_mpyd_nac_hl_s1_Rxx32d M2_mpyd_nac_hl_s1_Rs32 M2_mpyd_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_hl_s1_Rxx32 & M2_mpyd_nac_hl_s1_Rxx32d & M2_mpyd_nac_hl_s1_Rs32 & M2_mpyd_nac_hl_s1_Rt32 unimpl
 
-:M2_mpyd_nac_lh_s0 M2_mpyd_nac_lh_s0_Rxx32 M2_mpyd_nac_lh_s0_Rs32 M2_mpyd_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s0_Rxx32 & M2_mpyd_nac_lh_s0_Rs32 & M2_mpyd_nac_lh_s0_Rt32 unimpl
+:M2_mpyd_nac_lh_s0 M2_mpyd_nac_lh_s0_Rxx32 M2_mpyd_nac_lh_s0_Rxx32d M2_mpyd_nac_lh_s0_Rs32 M2_mpyd_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s0_Rxx32 & M2_mpyd_nac_lh_s0_Rxx32d & M2_mpyd_nac_lh_s0_Rs32 & M2_mpyd_nac_lh_s0_Rt32 unimpl
 
-:M2_mpyd_nac_lh_s1 M2_mpyd_nac_lh_s1_Rxx32 M2_mpyd_nac_lh_s1_Rs32 M2_mpyd_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s1_Rxx32 & M2_mpyd_nac_lh_s1_Rs32 & M2_mpyd_nac_lh_s1_Rt32 unimpl
+:M2_mpyd_nac_lh_s1 M2_mpyd_nac_lh_s1_Rxx32 M2_mpyd_nac_lh_s1_Rxx32d M2_mpyd_nac_lh_s1_Rs32 M2_mpyd_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_lh_s1_Rxx32 & M2_mpyd_nac_lh_s1_Rxx32d & M2_mpyd_nac_lh_s1_Rs32 & M2_mpyd_nac_lh_s1_Rt32 unimpl
 
-:M2_mpyd_nac_ll_s0 M2_mpyd_nac_ll_s0_Rxx32 M2_mpyd_nac_ll_s0_Rs32 M2_mpyd_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s0_Rxx32 & M2_mpyd_nac_ll_s0_Rs32 & M2_mpyd_nac_ll_s0_Rt32 unimpl
+:M2_mpyd_nac_ll_s0 M2_mpyd_nac_ll_s0_Rxx32 M2_mpyd_nac_ll_s0_Rxx32d M2_mpyd_nac_ll_s0_Rs32 M2_mpyd_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s0_Rxx32 & M2_mpyd_nac_ll_s0_Rxx32d & M2_mpyd_nac_ll_s0_Rs32 & M2_mpyd_nac_ll_s0_Rt32 unimpl
 
-:M2_mpyd_nac_ll_s1 M2_mpyd_nac_ll_s1_Rxx32 M2_mpyd_nac_ll_s1_Rs32 M2_mpyd_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s1_Rxx32 & M2_mpyd_nac_ll_s1_Rs32 & M2_mpyd_nac_ll_s1_Rt32 unimpl
+:M2_mpyd_nac_ll_s1 M2_mpyd_nac_ll_s1_Rxx32 M2_mpyd_nac_ll_s1_Rxx32d M2_mpyd_nac_ll_s1_Rs32 M2_mpyd_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_nac_ll_s1_Rxx32 & M2_mpyd_nac_ll_s1_Rxx32d & M2_mpyd_nac_ll_s1_Rs32 & M2_mpyd_nac_ll_s1_Rt32 unimpl
 
 :M2_mpyd_hh_s0 M2_mpyd_hh_s0_Rdd32 M2_mpyd_hh_s0_Rs32 M2_mpyd_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_hh_s0_Rdd32 & M2_mpyd_hh_s0_Rs32 & M2_mpyd_hh_s0_Rt32 unimpl
 
@@ -38220,37 +38894,37 @@
 
 :M2_mpyd_rnd_ll_s1 M2_mpyd_rnd_ll_s1_Rdd32 M2_mpyd_rnd_ll_s1_Rs32 M2_mpyd_rnd_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyd_rnd_ll_s1_Rdd32 & M2_mpyd_rnd_ll_s1_Rs32 & M2_mpyd_rnd_ll_s1_Rt32 unimpl
 
-:M2_mpyu_acc_hh_s0 M2_mpyu_acc_hh_s0_Rx32 M2_mpyu_acc_hh_s0_Rs32 M2_mpyu_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s0_Rx32 & M2_mpyu_acc_hh_s0_Rs32 & M2_mpyu_acc_hh_s0_Rt32 unimpl
+:M2_mpyu_acc_hh_s0 M2_mpyu_acc_hh_s0_Rx32 M2_mpyu_acc_hh_s0_Rx32d M2_mpyu_acc_hh_s0_Rs32 M2_mpyu_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s0_Rx32 & M2_mpyu_acc_hh_s0_Rx32d & M2_mpyu_acc_hh_s0_Rs32 & M2_mpyu_acc_hh_s0_Rt32 unimpl
 
-:M2_mpyu_acc_hh_s1 M2_mpyu_acc_hh_s1_Rx32 M2_mpyu_acc_hh_s1_Rs32 M2_mpyu_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s1_Rx32 & M2_mpyu_acc_hh_s1_Rs32 & M2_mpyu_acc_hh_s1_Rt32 unimpl
+:M2_mpyu_acc_hh_s1 M2_mpyu_acc_hh_s1_Rx32 M2_mpyu_acc_hh_s1_Rx32d M2_mpyu_acc_hh_s1_Rs32 M2_mpyu_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hh_s1_Rx32 & M2_mpyu_acc_hh_s1_Rx32d & M2_mpyu_acc_hh_s1_Rs32 & M2_mpyu_acc_hh_s1_Rt32 unimpl
 
-:M2_mpyu_acc_hl_s0 M2_mpyu_acc_hl_s0_Rx32 M2_mpyu_acc_hl_s0_Rs32 M2_mpyu_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s0_Rx32 & M2_mpyu_acc_hl_s0_Rs32 & M2_mpyu_acc_hl_s0_Rt32 unimpl
+:M2_mpyu_acc_hl_s0 M2_mpyu_acc_hl_s0_Rx32 M2_mpyu_acc_hl_s0_Rx32d M2_mpyu_acc_hl_s0_Rs32 M2_mpyu_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s0_Rx32 & M2_mpyu_acc_hl_s0_Rx32d & M2_mpyu_acc_hl_s0_Rs32 & M2_mpyu_acc_hl_s0_Rt32 unimpl
 
-:M2_mpyu_acc_hl_s1 M2_mpyu_acc_hl_s1_Rx32 M2_mpyu_acc_hl_s1_Rs32 M2_mpyu_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s1_Rx32 & M2_mpyu_acc_hl_s1_Rs32 & M2_mpyu_acc_hl_s1_Rt32 unimpl
+:M2_mpyu_acc_hl_s1 M2_mpyu_acc_hl_s1_Rx32 M2_mpyu_acc_hl_s1_Rx32d M2_mpyu_acc_hl_s1_Rs32 M2_mpyu_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_hl_s1_Rx32 & M2_mpyu_acc_hl_s1_Rx32d & M2_mpyu_acc_hl_s1_Rs32 & M2_mpyu_acc_hl_s1_Rt32 unimpl
 
-:M2_mpyu_acc_lh_s0 M2_mpyu_acc_lh_s0_Rx32 M2_mpyu_acc_lh_s0_Rs32 M2_mpyu_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s0_Rx32 & M2_mpyu_acc_lh_s0_Rs32 & M2_mpyu_acc_lh_s0_Rt32 unimpl
+:M2_mpyu_acc_lh_s0 M2_mpyu_acc_lh_s0_Rx32 M2_mpyu_acc_lh_s0_Rx32d M2_mpyu_acc_lh_s0_Rs32 M2_mpyu_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s0_Rx32 & M2_mpyu_acc_lh_s0_Rx32d & M2_mpyu_acc_lh_s0_Rs32 & M2_mpyu_acc_lh_s0_Rt32 unimpl
 
-:M2_mpyu_acc_lh_s1 M2_mpyu_acc_lh_s1_Rx32 M2_mpyu_acc_lh_s1_Rs32 M2_mpyu_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s1_Rx32 & M2_mpyu_acc_lh_s1_Rs32 & M2_mpyu_acc_lh_s1_Rt32 unimpl
+:M2_mpyu_acc_lh_s1 M2_mpyu_acc_lh_s1_Rx32 M2_mpyu_acc_lh_s1_Rx32d M2_mpyu_acc_lh_s1_Rs32 M2_mpyu_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_lh_s1_Rx32 & M2_mpyu_acc_lh_s1_Rx32d & M2_mpyu_acc_lh_s1_Rs32 & M2_mpyu_acc_lh_s1_Rt32 unimpl
 
-:M2_mpyu_acc_ll_s0 M2_mpyu_acc_ll_s0_Rx32 M2_mpyu_acc_ll_s0_Rs32 M2_mpyu_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s0_Rx32 & M2_mpyu_acc_ll_s0_Rs32 & M2_mpyu_acc_ll_s0_Rt32 unimpl
+:M2_mpyu_acc_ll_s0 M2_mpyu_acc_ll_s0_Rx32 M2_mpyu_acc_ll_s0_Rx32d M2_mpyu_acc_ll_s0_Rs32 M2_mpyu_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s0_Rx32 & M2_mpyu_acc_ll_s0_Rx32d & M2_mpyu_acc_ll_s0_Rs32 & M2_mpyu_acc_ll_s0_Rt32 unimpl
 
-:M2_mpyu_acc_ll_s1 M2_mpyu_acc_ll_s1_Rx32 M2_mpyu_acc_ll_s1_Rs32 M2_mpyu_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s1_Rx32 & M2_mpyu_acc_ll_s1_Rs32 & M2_mpyu_acc_ll_s1_Rt32 unimpl
+:M2_mpyu_acc_ll_s1 M2_mpyu_acc_ll_s1_Rx32 M2_mpyu_acc_ll_s1_Rx32d M2_mpyu_acc_ll_s1_Rs32 M2_mpyu_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_acc_ll_s1_Rx32 & M2_mpyu_acc_ll_s1_Rx32d & M2_mpyu_acc_ll_s1_Rs32 & M2_mpyu_acc_ll_s1_Rt32 unimpl
 
-:M2_mpyu_nac_hh_s0 M2_mpyu_nac_hh_s0_Rx32 M2_mpyu_nac_hh_s0_Rs32 M2_mpyu_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s0_Rx32 & M2_mpyu_nac_hh_s0_Rs32 & M2_mpyu_nac_hh_s0_Rt32 unimpl
+:M2_mpyu_nac_hh_s0 M2_mpyu_nac_hh_s0_Rx32 M2_mpyu_nac_hh_s0_Rx32d M2_mpyu_nac_hh_s0_Rs32 M2_mpyu_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s0_Rx32 & M2_mpyu_nac_hh_s0_Rx32d & M2_mpyu_nac_hh_s0_Rs32 & M2_mpyu_nac_hh_s0_Rt32 unimpl
 
-:M2_mpyu_nac_hh_s1 M2_mpyu_nac_hh_s1_Rx32 M2_mpyu_nac_hh_s1_Rs32 M2_mpyu_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s1_Rx32 & M2_mpyu_nac_hh_s1_Rs32 & M2_mpyu_nac_hh_s1_Rt32 unimpl
+:M2_mpyu_nac_hh_s1 M2_mpyu_nac_hh_s1_Rx32 M2_mpyu_nac_hh_s1_Rx32d M2_mpyu_nac_hh_s1_Rs32 M2_mpyu_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hh_s1_Rx32 & M2_mpyu_nac_hh_s1_Rx32d & M2_mpyu_nac_hh_s1_Rs32 & M2_mpyu_nac_hh_s1_Rt32 unimpl
 
-:M2_mpyu_nac_hl_s0 M2_mpyu_nac_hl_s0_Rx32 M2_mpyu_nac_hl_s0_Rs32 M2_mpyu_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s0_Rx32 & M2_mpyu_nac_hl_s0_Rs32 & M2_mpyu_nac_hl_s0_Rt32 unimpl
+:M2_mpyu_nac_hl_s0 M2_mpyu_nac_hl_s0_Rx32 M2_mpyu_nac_hl_s0_Rx32d M2_mpyu_nac_hl_s0_Rs32 M2_mpyu_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s0_Rx32 & M2_mpyu_nac_hl_s0_Rx32d & M2_mpyu_nac_hl_s0_Rs32 & M2_mpyu_nac_hl_s0_Rt32 unimpl
 
-:M2_mpyu_nac_hl_s1 M2_mpyu_nac_hl_s1_Rx32 M2_mpyu_nac_hl_s1_Rs32 M2_mpyu_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s1_Rx32 & M2_mpyu_nac_hl_s1_Rs32 & M2_mpyu_nac_hl_s1_Rt32 unimpl
+:M2_mpyu_nac_hl_s1 M2_mpyu_nac_hl_s1_Rx32 M2_mpyu_nac_hl_s1_Rx32d M2_mpyu_nac_hl_s1_Rs32 M2_mpyu_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_hl_s1_Rx32 & M2_mpyu_nac_hl_s1_Rx32d & M2_mpyu_nac_hl_s1_Rs32 & M2_mpyu_nac_hl_s1_Rt32 unimpl
 
-:M2_mpyu_nac_lh_s0 M2_mpyu_nac_lh_s0_Rx32 M2_mpyu_nac_lh_s0_Rs32 M2_mpyu_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s0_Rx32 & M2_mpyu_nac_lh_s0_Rs32 & M2_mpyu_nac_lh_s0_Rt32 unimpl
+:M2_mpyu_nac_lh_s0 M2_mpyu_nac_lh_s0_Rx32 M2_mpyu_nac_lh_s0_Rx32d M2_mpyu_nac_lh_s0_Rs32 M2_mpyu_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s0_Rx32 & M2_mpyu_nac_lh_s0_Rx32d & M2_mpyu_nac_lh_s0_Rs32 & M2_mpyu_nac_lh_s0_Rt32 unimpl
 
-:M2_mpyu_nac_lh_s1 M2_mpyu_nac_lh_s1_Rx32 M2_mpyu_nac_lh_s1_Rs32 M2_mpyu_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s1_Rx32 & M2_mpyu_nac_lh_s1_Rs32 & M2_mpyu_nac_lh_s1_Rt32 unimpl
+:M2_mpyu_nac_lh_s1 M2_mpyu_nac_lh_s1_Rx32 M2_mpyu_nac_lh_s1_Rx32d M2_mpyu_nac_lh_s1_Rs32 M2_mpyu_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_lh_s1_Rx32 & M2_mpyu_nac_lh_s1_Rx32d & M2_mpyu_nac_lh_s1_Rs32 & M2_mpyu_nac_lh_s1_Rt32 unimpl
 
-:M2_mpyu_nac_ll_s0 M2_mpyu_nac_ll_s0_Rx32 M2_mpyu_nac_ll_s0_Rs32 M2_mpyu_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s0_Rx32 & M2_mpyu_nac_ll_s0_Rs32 & M2_mpyu_nac_ll_s0_Rt32 unimpl
+:M2_mpyu_nac_ll_s0 M2_mpyu_nac_ll_s0_Rx32 M2_mpyu_nac_ll_s0_Rx32d M2_mpyu_nac_ll_s0_Rs32 M2_mpyu_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s0_Rx32 & M2_mpyu_nac_ll_s0_Rx32d & M2_mpyu_nac_ll_s0_Rs32 & M2_mpyu_nac_ll_s0_Rt32 unimpl
 
-:M2_mpyu_nac_ll_s1 M2_mpyu_nac_ll_s1_Rx32 M2_mpyu_nac_ll_s1_Rs32 M2_mpyu_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s1_Rx32 & M2_mpyu_nac_ll_s1_Rs32 & M2_mpyu_nac_ll_s1_Rt32 unimpl
+:M2_mpyu_nac_ll_s1 M2_mpyu_nac_ll_s1_Rx32 M2_mpyu_nac_ll_s1_Rx32d M2_mpyu_nac_ll_s1_Rs32 M2_mpyu_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_nac_ll_s1_Rx32 & M2_mpyu_nac_ll_s1_Rx32d & M2_mpyu_nac_ll_s1_Rs32 & M2_mpyu_nac_ll_s1_Rt32 unimpl
 
 :M2_mpyu_hh_s0 M2_mpyu_hh_s0_Rd32 M2_mpyu_hh_s0_Rs32 M2_mpyu_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_hh_s0_Rd32 & M2_mpyu_hh_s0_Rs32 & M2_mpyu_hh_s0_Rt32 unimpl
 
@@ -38268,37 +38942,37 @@
 
 :M2_mpyu_ll_s1 M2_mpyu_ll_s1_Rd32 M2_mpyu_ll_s1_Rs32 M2_mpyu_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyu_ll_s1_Rd32 & M2_mpyu_ll_s1_Rs32 & M2_mpyu_ll_s1_Rt32 unimpl
 
-:M2_mpyud_acc_hh_s0 M2_mpyud_acc_hh_s0_Rxx32 M2_mpyud_acc_hh_s0_Rs32 M2_mpyud_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s0_Rxx32 & M2_mpyud_acc_hh_s0_Rs32 & M2_mpyud_acc_hh_s0_Rt32 unimpl
+:M2_mpyud_acc_hh_s0 M2_mpyud_acc_hh_s0_Rxx32 M2_mpyud_acc_hh_s0_Rxx32d M2_mpyud_acc_hh_s0_Rs32 M2_mpyud_acc_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s0_Rxx32 & M2_mpyud_acc_hh_s0_Rxx32d & M2_mpyud_acc_hh_s0_Rs32 & M2_mpyud_acc_hh_s0_Rt32 unimpl
 
-:M2_mpyud_acc_hh_s1 M2_mpyud_acc_hh_s1_Rxx32 M2_mpyud_acc_hh_s1_Rs32 M2_mpyud_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s1_Rxx32 & M2_mpyud_acc_hh_s1_Rs32 & M2_mpyud_acc_hh_s1_Rt32 unimpl
+:M2_mpyud_acc_hh_s1 M2_mpyud_acc_hh_s1_Rxx32 M2_mpyud_acc_hh_s1_Rxx32d M2_mpyud_acc_hh_s1_Rs32 M2_mpyud_acc_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hh_s1_Rxx32 & M2_mpyud_acc_hh_s1_Rxx32d & M2_mpyud_acc_hh_s1_Rs32 & M2_mpyud_acc_hh_s1_Rt32 unimpl
 
-:M2_mpyud_acc_hl_s0 M2_mpyud_acc_hl_s0_Rxx32 M2_mpyud_acc_hl_s0_Rs32 M2_mpyud_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s0_Rxx32 & M2_mpyud_acc_hl_s0_Rs32 & M2_mpyud_acc_hl_s0_Rt32 unimpl
+:M2_mpyud_acc_hl_s0 M2_mpyud_acc_hl_s0_Rxx32 M2_mpyud_acc_hl_s0_Rxx32d M2_mpyud_acc_hl_s0_Rs32 M2_mpyud_acc_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s0_Rxx32 & M2_mpyud_acc_hl_s0_Rxx32d & M2_mpyud_acc_hl_s0_Rs32 & M2_mpyud_acc_hl_s0_Rt32 unimpl
 
-:M2_mpyud_acc_hl_s1 M2_mpyud_acc_hl_s1_Rxx32 M2_mpyud_acc_hl_s1_Rs32 M2_mpyud_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s1_Rxx32 & M2_mpyud_acc_hl_s1_Rs32 & M2_mpyud_acc_hl_s1_Rt32 unimpl
+:M2_mpyud_acc_hl_s1 M2_mpyud_acc_hl_s1_Rxx32 M2_mpyud_acc_hl_s1_Rxx32d M2_mpyud_acc_hl_s1_Rs32 M2_mpyud_acc_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_hl_s1_Rxx32 & M2_mpyud_acc_hl_s1_Rxx32d & M2_mpyud_acc_hl_s1_Rs32 & M2_mpyud_acc_hl_s1_Rt32 unimpl
 
-:M2_mpyud_acc_lh_s0 M2_mpyud_acc_lh_s0_Rxx32 M2_mpyud_acc_lh_s0_Rs32 M2_mpyud_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s0_Rxx32 & M2_mpyud_acc_lh_s0_Rs32 & M2_mpyud_acc_lh_s0_Rt32 unimpl
+:M2_mpyud_acc_lh_s0 M2_mpyud_acc_lh_s0_Rxx32 M2_mpyud_acc_lh_s0_Rxx32d M2_mpyud_acc_lh_s0_Rs32 M2_mpyud_acc_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s0_Rxx32 & M2_mpyud_acc_lh_s0_Rxx32d & M2_mpyud_acc_lh_s0_Rs32 & M2_mpyud_acc_lh_s0_Rt32 unimpl
 
-:M2_mpyud_acc_lh_s1 M2_mpyud_acc_lh_s1_Rxx32 M2_mpyud_acc_lh_s1_Rs32 M2_mpyud_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s1_Rxx32 & M2_mpyud_acc_lh_s1_Rs32 & M2_mpyud_acc_lh_s1_Rt32 unimpl
+:M2_mpyud_acc_lh_s1 M2_mpyud_acc_lh_s1_Rxx32 M2_mpyud_acc_lh_s1_Rxx32d M2_mpyud_acc_lh_s1_Rs32 M2_mpyud_acc_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_lh_s1_Rxx32 & M2_mpyud_acc_lh_s1_Rxx32d & M2_mpyud_acc_lh_s1_Rs32 & M2_mpyud_acc_lh_s1_Rt32 unimpl
 
-:M2_mpyud_acc_ll_s0 M2_mpyud_acc_ll_s0_Rxx32 M2_mpyud_acc_ll_s0_Rs32 M2_mpyud_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s0_Rxx32 & M2_mpyud_acc_ll_s0_Rs32 & M2_mpyud_acc_ll_s0_Rt32 unimpl
+:M2_mpyud_acc_ll_s0 M2_mpyud_acc_ll_s0_Rxx32 M2_mpyud_acc_ll_s0_Rxx32d M2_mpyud_acc_ll_s0_Rs32 M2_mpyud_acc_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s0_Rxx32 & M2_mpyud_acc_ll_s0_Rxx32d & M2_mpyud_acc_ll_s0_Rs32 & M2_mpyud_acc_ll_s0_Rt32 unimpl
 
-:M2_mpyud_acc_ll_s1 M2_mpyud_acc_ll_s1_Rxx32 M2_mpyud_acc_ll_s1_Rs32 M2_mpyud_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s1_Rxx32 & M2_mpyud_acc_ll_s1_Rs32 & M2_mpyud_acc_ll_s1_Rt32 unimpl
+:M2_mpyud_acc_ll_s1 M2_mpyud_acc_ll_s1_Rxx32 M2_mpyud_acc_ll_s1_Rxx32d M2_mpyud_acc_ll_s1_Rs32 M2_mpyud_acc_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_acc_ll_s1_Rxx32 & M2_mpyud_acc_ll_s1_Rxx32d & M2_mpyud_acc_ll_s1_Rs32 & M2_mpyud_acc_ll_s1_Rt32 unimpl
 
-:M2_mpyud_nac_hh_s0 M2_mpyud_nac_hh_s0_Rxx32 M2_mpyud_nac_hh_s0_Rs32 M2_mpyud_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s0_Rxx32 & M2_mpyud_nac_hh_s0_Rs32 & M2_mpyud_nac_hh_s0_Rt32 unimpl
+:M2_mpyud_nac_hh_s0 M2_mpyud_nac_hh_s0_Rxx32 M2_mpyud_nac_hh_s0_Rxx32d M2_mpyud_nac_hh_s0_Rs32 M2_mpyud_nac_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s0_Rxx32 & M2_mpyud_nac_hh_s0_Rxx32d & M2_mpyud_nac_hh_s0_Rs32 & M2_mpyud_nac_hh_s0_Rt32 unimpl
 
-:M2_mpyud_nac_hh_s1 M2_mpyud_nac_hh_s1_Rxx32 M2_mpyud_nac_hh_s1_Rs32 M2_mpyud_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s1_Rxx32 & M2_mpyud_nac_hh_s1_Rs32 & M2_mpyud_nac_hh_s1_Rt32 unimpl
+:M2_mpyud_nac_hh_s1 M2_mpyud_nac_hh_s1_Rxx32 M2_mpyud_nac_hh_s1_Rxx32d M2_mpyud_nac_hh_s1_Rs32 M2_mpyud_nac_hh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hh_s1_Rxx32 & M2_mpyud_nac_hh_s1_Rxx32d & M2_mpyud_nac_hh_s1_Rs32 & M2_mpyud_nac_hh_s1_Rt32 unimpl
 
-:M2_mpyud_nac_hl_s0 M2_mpyud_nac_hl_s0_Rxx32 M2_mpyud_nac_hl_s0_Rs32 M2_mpyud_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s0_Rxx32 & M2_mpyud_nac_hl_s0_Rs32 & M2_mpyud_nac_hl_s0_Rt32 unimpl
+:M2_mpyud_nac_hl_s0 M2_mpyud_nac_hl_s0_Rxx32 M2_mpyud_nac_hl_s0_Rxx32d M2_mpyud_nac_hl_s0_Rs32 M2_mpyud_nac_hl_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s0_Rxx32 & M2_mpyud_nac_hl_s0_Rxx32d & M2_mpyud_nac_hl_s0_Rs32 & M2_mpyud_nac_hl_s0_Rt32 unimpl
 
-:M2_mpyud_nac_hl_s1 M2_mpyud_nac_hl_s1_Rxx32 M2_mpyud_nac_hl_s1_Rs32 M2_mpyud_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s1_Rxx32 & M2_mpyud_nac_hl_s1_Rs32 & M2_mpyud_nac_hl_s1_Rt32 unimpl
+:M2_mpyud_nac_hl_s1 M2_mpyud_nac_hl_s1_Rxx32 M2_mpyud_nac_hl_s1_Rxx32d M2_mpyud_nac_hl_s1_Rs32 M2_mpyud_nac_hl_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_hl_s1_Rxx32 & M2_mpyud_nac_hl_s1_Rxx32d & M2_mpyud_nac_hl_s1_Rs32 & M2_mpyud_nac_hl_s1_Rt32 unimpl
 
-:M2_mpyud_nac_lh_s0 M2_mpyud_nac_lh_s0_Rxx32 M2_mpyud_nac_lh_s0_Rs32 M2_mpyud_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s0_Rxx32 & M2_mpyud_nac_lh_s0_Rs32 & M2_mpyud_nac_lh_s0_Rt32 unimpl
+:M2_mpyud_nac_lh_s0 M2_mpyud_nac_lh_s0_Rxx32 M2_mpyud_nac_lh_s0_Rxx32d M2_mpyud_nac_lh_s0_Rs32 M2_mpyud_nac_lh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s0_Rxx32 & M2_mpyud_nac_lh_s0_Rxx32d & M2_mpyud_nac_lh_s0_Rs32 & M2_mpyud_nac_lh_s0_Rt32 unimpl
 
-:M2_mpyud_nac_lh_s1 M2_mpyud_nac_lh_s1_Rxx32 M2_mpyud_nac_lh_s1_Rs32 M2_mpyud_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s1_Rxx32 & M2_mpyud_nac_lh_s1_Rs32 & M2_mpyud_nac_lh_s1_Rt32 unimpl
+:M2_mpyud_nac_lh_s1 M2_mpyud_nac_lh_s1_Rxx32 M2_mpyud_nac_lh_s1_Rxx32d M2_mpyud_nac_lh_s1_Rs32 M2_mpyud_nac_lh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_lh_s1_Rxx32 & M2_mpyud_nac_lh_s1_Rxx32d & M2_mpyud_nac_lh_s1_Rs32 & M2_mpyud_nac_lh_s1_Rt32 unimpl
 
-:M2_mpyud_nac_ll_s0 M2_mpyud_nac_ll_s0_Rxx32 M2_mpyud_nac_ll_s0_Rs32 M2_mpyud_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s0_Rxx32 & M2_mpyud_nac_ll_s0_Rs32 & M2_mpyud_nac_ll_s0_Rt32 unimpl
+:M2_mpyud_nac_ll_s0 M2_mpyud_nac_ll_s0_Rxx32 M2_mpyud_nac_ll_s0_Rxx32d M2_mpyud_nac_ll_s0_Rs32 M2_mpyud_nac_ll_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s0_Rxx32 & M2_mpyud_nac_ll_s0_Rxx32d & M2_mpyud_nac_ll_s0_Rs32 & M2_mpyud_nac_ll_s0_Rt32 unimpl
 
-:M2_mpyud_nac_ll_s1 M2_mpyud_nac_ll_s1_Rxx32 M2_mpyud_nac_ll_s1_Rs32 M2_mpyud_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s1_Rxx32 & M2_mpyud_nac_ll_s1_Rs32 & M2_mpyud_nac_ll_s1_Rt32 unimpl
+:M2_mpyud_nac_ll_s1 M2_mpyud_nac_ll_s1_Rxx32 M2_mpyud_nac_ll_s1_Rxx32d M2_mpyud_nac_ll_s1_Rs32 M2_mpyud_nac_ll_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_nac_ll_s1_Rxx32 & M2_mpyud_nac_ll_s1_Rxx32d & M2_mpyud_nac_ll_s1_Rs32 & M2_mpyud_nac_ll_s1_Rt32 unimpl
 
 :M2_mpyud_hh_s0 M2_mpyud_hh_s0_Rdd32 M2_mpyud_hh_s0_Rs32 M2_mpyud_hh_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyud_hh_s0_Rdd32 & M2_mpyud_hh_s0_Rs32 & M2_mpyud_hh_s0_Rt32 unimpl
 
@@ -38330,20 +39004,20 @@
   M2_mpysin_Rd32 = tmp1;
 }
 
-:M2_macsip M2_macsip_Rx32 M2_macsip_Rs32 M2_macsip_u8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsip_Rx32 & M2_macsip_Rs32 & M2_macsip_u8 {
+:M2_macsip M2_macsip_Rx32 M2_macsip_Rx32d M2_macsip_Rs32 M2_macsip_u8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsip_Rx32 & M2_macsip_Rx32d & M2_macsip_Rs32 & M2_macsip_u8 {
   local tmp0:4;
   tmp0 = M2_macsip_Rs32 * M2_macsip_u8;
   local tmp1:4;
   tmp1 = M2_macsip_Rx32 + tmp0;
-  M2_macsip_Rx32 = tmp1;
+  M2_macsip_Rx32d = tmp1;
 }
 
-:M2_macsin M2_macsin_Rx32 M2_macsin_Rs32 M2_macsin_u8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsin_Rx32 & M2_macsin_Rs32 & M2_macsin_u8 {
+:M2_macsin M2_macsin_Rx32 M2_macsin_Rx32d M2_macsin_Rs32 M2_macsin_u8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_macsin_Rx32 & M2_macsin_Rx32d & M2_macsin_Rs32 & M2_macsin_u8 {
   local tmp0:4;
   tmp0 = M2_macsin_Rs32 * M2_macsin_u8;
   local tmp1:4;
   tmp1 = M2_macsin_Rx32 - tmp0;
-  M2_macsin_Rx32 = tmp1;
+  M2_macsin_Rx32d = tmp1;
 }
 
 :M2_dpmpyss_s0 M2_dpmpyss_s0_Rdd32 M2_dpmpyss_s0_Rs32 M2_dpmpyss_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_s0_Rdd32 & M2_dpmpyss_s0_Rs32 & M2_dpmpyss_s0_Rt32 {
@@ -38360,7 +39034,7 @@
   M2_dpmpyss_s0_Rdd32 = tmp4;
 }
 
-:M2_dpmpyss_acc_s0 M2_dpmpyss_acc_s0_Rxx32 M2_dpmpyss_acc_s0_Rs32 M2_dpmpyss_acc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_acc_s0_Rxx32 & M2_dpmpyss_acc_s0_Rs32 & M2_dpmpyss_acc_s0_Rt32 {
+:M2_dpmpyss_acc_s0 M2_dpmpyss_acc_s0_Rxx32 M2_dpmpyss_acc_s0_Rxx32d M2_dpmpyss_acc_s0_Rs32 M2_dpmpyss_acc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_acc_s0_Rxx32 & M2_dpmpyss_acc_s0_Rxx32d & M2_dpmpyss_acc_s0_Rs32 & M2_dpmpyss_acc_s0_Rt32 {
   local tmp0:8;
   local tmp1:4;
   tmp1 = M2_dpmpyss_acc_s0_Rs32;
@@ -38373,10 +39047,10 @@
   tmp4 = tmp0 * tmp2;
   local tmp5:8;
   tmp5 = M2_dpmpyss_acc_s0_Rxx32 + tmp4;
-  M2_dpmpyss_acc_s0_Rxx32 = tmp5;
+  M2_dpmpyss_acc_s0_Rxx32d = tmp5;
 }
 
-:M2_dpmpyss_nac_s0 M2_dpmpyss_nac_s0_Rxx32 M2_dpmpyss_nac_s0_Rs32 M2_dpmpyss_nac_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_nac_s0_Rxx32 & M2_dpmpyss_nac_s0_Rs32 & M2_dpmpyss_nac_s0_Rt32 {
+:M2_dpmpyss_nac_s0 M2_dpmpyss_nac_s0_Rxx32 M2_dpmpyss_nac_s0_Rxx32d M2_dpmpyss_nac_s0_Rs32 M2_dpmpyss_nac_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyss_nac_s0_Rxx32 & M2_dpmpyss_nac_s0_Rxx32d & M2_dpmpyss_nac_s0_Rs32 & M2_dpmpyss_nac_s0_Rt32 {
   local tmp0:8;
   local tmp1:4;
   tmp1 = M2_dpmpyss_nac_s0_Rs32;
@@ -38389,7 +39063,7 @@
   tmp4 = tmp0 * tmp2;
   local tmp5:8;
   tmp5 = M2_dpmpyss_nac_s0_Rxx32 - tmp4;
-  M2_dpmpyss_nac_s0_Rxx32 = tmp5;
+  M2_dpmpyss_nac_s0_Rxx32d = tmp5;
 }
 
 :M2_dpmpyuu_s0 M2_dpmpyuu_s0_Rdd32 M2_dpmpyuu_s0_Rs32 M2_dpmpyuu_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_s0_Rdd32 & M2_dpmpyuu_s0_Rs32 & M2_dpmpyuu_s0_Rt32 {
@@ -38410,7 +39084,7 @@
   M2_dpmpyuu_s0_Rdd32 = tmp6;
 }
 
-:M2_dpmpyuu_acc_s0 M2_dpmpyuu_acc_s0_Rxx32 M2_dpmpyuu_acc_s0_Rs32 M2_dpmpyuu_acc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_acc_s0_Rxx32 & M2_dpmpyuu_acc_s0_Rs32 & M2_dpmpyuu_acc_s0_Rt32 {
+:M2_dpmpyuu_acc_s0 M2_dpmpyuu_acc_s0_Rxx32 M2_dpmpyuu_acc_s0_Rxx32d M2_dpmpyuu_acc_s0_Rs32 M2_dpmpyuu_acc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_acc_s0_Rxx32 & M2_dpmpyuu_acc_s0_Rxx32d & M2_dpmpyuu_acc_s0_Rs32 & M2_dpmpyuu_acc_s0_Rt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:4;
@@ -38427,10 +39101,10 @@
   tmp6 = tmp0 * tmp3;
   local tmp7:8;
   tmp7 = M2_dpmpyuu_acc_s0_Rxx32 + tmp6;
-  M2_dpmpyuu_acc_s0_Rxx32 = tmp7;
+  M2_dpmpyuu_acc_s0_Rxx32d = tmp7;
 }
 
-:M2_dpmpyuu_nac_s0 M2_dpmpyuu_nac_s0_Rxx32 M2_dpmpyuu_nac_s0_Rs32 M2_dpmpyuu_nac_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_nac_s0_Rxx32 & M2_dpmpyuu_nac_s0_Rs32 & M2_dpmpyuu_nac_s0_Rt32 {
+:M2_dpmpyuu_nac_s0 M2_dpmpyuu_nac_s0_Rxx32 M2_dpmpyuu_nac_s0_Rxx32d M2_dpmpyuu_nac_s0_Rs32 M2_dpmpyuu_nac_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_dpmpyuu_nac_s0_Rxx32 & M2_dpmpyuu_nac_s0_Rxx32d & M2_dpmpyuu_nac_s0_Rs32 & M2_dpmpyuu_nac_s0_Rt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:4;
@@ -38447,7 +39121,7 @@
   tmp6 = tmp0 * tmp3;
   local tmp7:8;
   tmp7 = M2_dpmpyuu_nac_s0_Rxx32 - tmp6;
-  M2_dpmpyuu_nac_s0_Rxx32 = tmp7;
+  M2_dpmpyuu_nac_s0_Rxx32d = tmp7;
 }
 
 :M2_mpy_up M2_mpy_up_Rd32 M2_mpy_up_Rs32 M2_mpy_up_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpy_up_Rd32 & M2_mpy_up_Rs32 & M2_mpy_up_Rt32 {
@@ -38564,9 +39238,9 @@
   M2_dpmpyss_rnd_s0_Rd32 = tmp10:4;
 }
 
-:M4_mac_up_s1_sat M4_mac_up_s1_sat_Rx32 M4_mac_up_s1_sat_Rs32 M4_mac_up_s1_sat_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mac_up_s1_sat_Rx32 & M4_mac_up_s1_sat_Rs32 & M4_mac_up_s1_sat_Rt32 unimpl
+:M4_mac_up_s1_sat M4_mac_up_s1_sat_Rx32 M4_mac_up_s1_sat_Rx32d M4_mac_up_s1_sat_Rs32 M4_mac_up_s1_sat_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mac_up_s1_sat_Rx32 & M4_mac_up_s1_sat_Rx32d & M4_mac_up_s1_sat_Rs32 & M4_mac_up_s1_sat_Rt32 unimpl
 
-:M4_nac_up_s1_sat M4_nac_up_s1_sat_Rx32 M4_nac_up_s1_sat_Rs32 M4_nac_up_s1_sat_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_nac_up_s1_sat_Rx32 & M4_nac_up_s1_sat_Rs32 & M4_nac_up_s1_sat_Rt32 unimpl
+:M4_nac_up_s1_sat M4_nac_up_s1_sat_Rx32 M4_nac_up_s1_sat_Rx32d M4_nac_up_s1_sat_Rs32 M4_nac_up_s1_sat_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_nac_up_s1_sat_Rx32 & M4_nac_up_s1_sat_Rx32d & M4_nac_up_s1_sat_Rs32 & M4_nac_up_s1_sat_Rt32 unimpl
 
 :M2_mpyi M2_mpyi_Rd32 M2_mpyi_Rs32 M2_mpyi_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mpyi_Rd32 & M2_mpyi_Rs32 & M2_mpyi_Rt32 {
   local tmp0:4;
@@ -38574,68 +39248,68 @@
   M2_mpyi_Rd32 = tmp0;
 }
 
-:M2_maci M2_maci_Rx32 M2_maci_Rs32 M2_maci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_maci_Rx32 & M2_maci_Rs32 & M2_maci_Rt32 {
+:M2_maci M2_maci_Rx32 M2_maci_Rx32d M2_maci_Rs32 M2_maci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_maci_Rx32 & M2_maci_Rx32d & M2_maci_Rs32 & M2_maci_Rt32 {
   local tmp0:4;
   tmp0 = M2_maci_Rs32 * M2_maci_Rt32;
   local tmp1:4;
   tmp1 = M2_maci_Rx32 + tmp0;
-  M2_maci_Rx32 = tmp1;
+  M2_maci_Rx32d = tmp1;
 }
 
-:M2_mnaci M2_mnaci_Rx32 M2_mnaci_Rs32 M2_mnaci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mnaci_Rx32 & M2_mnaci_Rs32 & M2_mnaci_Rt32 {
+:M2_mnaci M2_mnaci_Rx32 M2_mnaci_Rx32d M2_mnaci_Rs32 M2_mnaci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mnaci_Rx32 & M2_mnaci_Rx32d & M2_mnaci_Rs32 & M2_mnaci_Rt32 {
   local tmp0:4;
   tmp0 = M2_mnaci_Rs32 * M2_mnaci_Rt32;
   local tmp1:4;
   tmp1 = M2_mnaci_Rx32 - tmp0;
-  M2_mnaci_Rx32 = tmp1;
+  M2_mnaci_Rx32d = tmp1;
 }
 
-:M2_acci M2_acci_Rx32 M2_acci_Rs32 M2_acci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_acci_Rx32 & M2_acci_Rs32 & M2_acci_Rt32 {
+:M2_acci M2_acci_Rx32 M2_acci_Rx32d M2_acci_Rs32 M2_acci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_acci_Rx32 & M2_acci_Rx32d & M2_acci_Rs32 & M2_acci_Rt32 {
   local tmp0:4;
   tmp0 = M2_acci_Rx32 + M2_acci_Rs32;
   local tmp1:4;
   tmp1 = tmp0 + M2_acci_Rt32;
-  M2_acci_Rx32 = tmp1;
+  M2_acci_Rx32d = tmp1;
 }
 
-:M2_accii M2_accii_Rx32 M2_accii_Rs32 M2_accii_s8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_accii_Rx32 & M2_accii_Rs32 & M2_accii_s8 {
+:M2_accii M2_accii_Rx32 M2_accii_Rx32d M2_accii_Rs32 M2_accii_s8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_accii_Rx32 & M2_accii_Rx32d & M2_accii_Rs32 & M2_accii_s8 {
   local tmp0:4;
   tmp0 = M2_accii_Rx32 + M2_accii_Rs32;
   local tmp1:4;
   tmp1 = tmp0 + M2_accii_s8;
-  M2_accii_Rx32 = tmp1;
+  M2_accii_Rx32d = tmp1;
 }
 
-:M2_nacci M2_nacci_Rx32 M2_nacci_Rs32 M2_nacci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_nacci_Rx32 & M2_nacci_Rs32 & M2_nacci_Rt32 {
+:M2_nacci M2_nacci_Rx32 M2_nacci_Rx32d M2_nacci_Rs32 M2_nacci_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_nacci_Rx32 & M2_nacci_Rx32d & M2_nacci_Rs32 & M2_nacci_Rt32 {
   local tmp0:4;
   tmp0 = M2_nacci_Rs32 + M2_nacci_Rt32;
   local tmp1:4;
   tmp1 = M2_nacci_Rx32 - tmp0;
-  M2_nacci_Rx32 = tmp1;
+  M2_nacci_Rx32d = tmp1;
 }
 
-:M2_naccii M2_naccii_Rx32 M2_naccii_Rs32 M2_naccii_s8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_naccii_Rx32 & M2_naccii_Rs32 & M2_naccii_s8 {
+:M2_naccii M2_naccii_Rx32 M2_naccii_Rx32d M2_naccii_Rs32 M2_naccii_s8 is phase = 1 & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_naccii_Rx32 & M2_naccii_Rx32d & M2_naccii_Rs32 & M2_naccii_s8 {
   local tmp0:4;
   tmp0 = M2_naccii_Rs32 + M2_naccii_s8;
   local tmp1:4;
   tmp1 = M2_naccii_Rx32 - tmp0;
-  M2_naccii_Rx32 = tmp1;
+  M2_naccii_Rx32d = tmp1;
 }
 
-:M2_subacc M2_subacc_Rx32 M2_subacc_Rt32 M2_subacc_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_subacc_Rx32 & M2_subacc_Rt32 & M2_subacc_Rs32 {
+:M2_subacc M2_subacc_Rx32 M2_subacc_Rx32d M2_subacc_Rt32 M2_subacc_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_subacc_Rx32 & M2_subacc_Rx32d & M2_subacc_Rt32 & M2_subacc_Rs32 {
   local tmp0:4;
   tmp0 = M2_subacc_Rx32 + M2_subacc_Rt32;
   local tmp1:4;
   tmp1 = tmp0 - M2_subacc_Rs32;
-  M2_subacc_Rx32 = tmp1;
+  M2_subacc_Rx32d = tmp1;
 }
 
-:M4_mpyrr_addr M4_mpyrr_addr_Ry32 M4_mpyrr_addr_Ru32 M4_mpyrr_addr_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mpyrr_addr_Ry32 & M4_mpyrr_addr_Ru32 & M4_mpyrr_addr_Rs32 {
+:M4_mpyrr_addr M4_mpyrr_addr_Ry32 M4_mpyrr_addr_Ry32d M4_mpyrr_addr_Ru32 M4_mpyrr_addr_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_mpyrr_addr_Ry32 & M4_mpyrr_addr_Ry32d & M4_mpyrr_addr_Ru32 & M4_mpyrr_addr_Rs32 {
   local tmp0:4;
   tmp0 = M4_mpyrr_addr_Rs32 * M4_mpyrr_addr_Ry32;
   local tmp1:4;
   tmp1 = M4_mpyrr_addr_Ru32 + tmp0;
-  M4_mpyrr_addr_Ry32 = tmp1;
+  M4_mpyrr_addr_Ry32d = tmp1;
 }
 
 :M4_mpyri_addr_u2 M4_mpyri_addr_u2_Rd32 M4_mpyri_addr_u2_Ru32 M4_mpyri_addr_u2_Rs32 M4_mpyri_addr_u2_u6_2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & M4_mpyri_addr_u2_Rd32 & M4_mpyri_addr_u2_Ru32 & M4_mpyri_addr_u2_Rs32 & M4_mpyri_addr_u2_u6_2 {
@@ -38674,35 +39348,35 @@
 
 :M2_vmpy2s_s1 M2_vmpy2s_s1_Rdd32 M2_vmpy2s_s1_Rs32 M2_vmpy2s_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s1_Rdd32 & M2_vmpy2s_s1_Rs32 & M2_vmpy2s_s1_Rt32 unimpl
 
-:M2_vmac2s_s0 M2_vmac2s_s0_Rxx32 M2_vmac2s_s0_Rs32 M2_vmac2s_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s0_Rxx32 & M2_vmac2s_s0_Rs32 & M2_vmac2s_s0_Rt32 unimpl
+:M2_vmac2s_s0 M2_vmac2s_s0_Rxx32 M2_vmac2s_s0_Rxx32d M2_vmac2s_s0_Rs32 M2_vmac2s_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s0_Rxx32 & M2_vmac2s_s0_Rxx32d & M2_vmac2s_s0_Rs32 & M2_vmac2s_s0_Rt32 unimpl
 
-:M2_vmac2s_s1 M2_vmac2s_s1_Rxx32 M2_vmac2s_s1_Rs32 M2_vmac2s_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s1_Rxx32 & M2_vmac2s_s1_Rs32 & M2_vmac2s_s1_Rt32 unimpl
+:M2_vmac2s_s1 M2_vmac2s_s1_Rxx32 M2_vmac2s_s1_Rxx32d M2_vmac2s_s1_Rs32 M2_vmac2s_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2s_s1_Rxx32 & M2_vmac2s_s1_Rxx32d & M2_vmac2s_s1_Rs32 & M2_vmac2s_s1_Rt32 unimpl
 
 :M2_vmpy2su_s0 M2_vmpy2su_s0_Rdd32 M2_vmpy2su_s0_Rs32 M2_vmpy2su_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2su_s0_Rdd32 & M2_vmpy2su_s0_Rs32 & M2_vmpy2su_s0_Rt32 unimpl
 
 :M2_vmpy2su_s1 M2_vmpy2su_s1_Rdd32 M2_vmpy2su_s1_Rs32 M2_vmpy2su_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2su_s1_Rdd32 & M2_vmpy2su_s1_Rs32 & M2_vmpy2su_s1_Rt32 unimpl
 
-:M2_vmac2su_s0 M2_vmac2su_s0_Rxx32 M2_vmac2su_s0_Rs32 M2_vmac2su_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s0_Rxx32 & M2_vmac2su_s0_Rs32 & M2_vmac2su_s0_Rt32 unimpl
+:M2_vmac2su_s0 M2_vmac2su_s0_Rxx32 M2_vmac2su_s0_Rxx32d M2_vmac2su_s0_Rs32 M2_vmac2su_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s0_Rxx32 & M2_vmac2su_s0_Rxx32d & M2_vmac2su_s0_Rs32 & M2_vmac2su_s0_Rt32 unimpl
 
-:M2_vmac2su_s1 M2_vmac2su_s1_Rxx32 M2_vmac2su_s1_Rs32 M2_vmac2su_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s1_Rxx32 & M2_vmac2su_s1_Rs32 & M2_vmac2su_s1_Rt32 unimpl
+:M2_vmac2su_s1 M2_vmac2su_s1_Rxx32 M2_vmac2su_s1_Rxx32d M2_vmac2su_s1_Rs32 M2_vmac2su_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2su_s1_Rxx32 & M2_vmac2su_s1_Rxx32d & M2_vmac2su_s1_Rs32 & M2_vmac2su_s1_Rt32 unimpl
 
 :M2_vmpy2s_s0pack M2_vmpy2s_s0pack_Rd32 M2_vmpy2s_s0pack_Rs32 M2_vmpy2s_s0pack_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s0pack_Rd32 & M2_vmpy2s_s0pack_Rs32 & M2_vmpy2s_s0pack_Rt32 unimpl
 
 :M2_vmpy2s_s1pack M2_vmpy2s_s1pack_Rd32 M2_vmpy2s_s1pack_Rs32 M2_vmpy2s_s1pack_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2s_s1pack_Rd32 & M2_vmpy2s_s1pack_Rs32 & M2_vmpy2s_s1pack_Rt32 unimpl
 
-:M2_vmac2 M2_vmac2_Rxx32 M2_vmac2_Rs32 M2_vmac2_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2_Rxx32 & M2_vmac2_Rs32 & M2_vmac2_Rt32 unimpl
+:M2_vmac2 M2_vmac2_Rxx32 M2_vmac2_Rxx32d M2_vmac2_Rs32 M2_vmac2_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2_Rxx32 & M2_vmac2_Rxx32d & M2_vmac2_Rs32 & M2_vmac2_Rt32 unimpl
 
 :M2_vmpy2es_s0 M2_vmpy2es_s0_Rdd32 M2_vmpy2es_s0_Rss32 M2_vmpy2es_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2es_s0_Rdd32 & M2_vmpy2es_s0_Rss32 & M2_vmpy2es_s0_Rtt32 unimpl
 
 :M2_vmpy2es_s1 M2_vmpy2es_s1_Rdd32 M2_vmpy2es_s1_Rss32 M2_vmpy2es_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmpy2es_s1_Rdd32 & M2_vmpy2es_s1_Rss32 & M2_vmpy2es_s1_Rtt32 unimpl
 
-:M2_vmac2es_s0 M2_vmac2es_s0_Rxx32 M2_vmac2es_s0_Rss32 M2_vmac2es_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s0_Rxx32 & M2_vmac2es_s0_Rss32 & M2_vmac2es_s0_Rtt32 unimpl
+:M2_vmac2es_s0 M2_vmac2es_s0_Rxx32 M2_vmac2es_s0_Rxx32d M2_vmac2es_s0_Rss32 M2_vmac2es_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s0_Rxx32 & M2_vmac2es_s0_Rxx32d & M2_vmac2es_s0_Rss32 & M2_vmac2es_s0_Rtt32 unimpl
 
-:M2_vmac2es_s1 M2_vmac2es_s1_Rxx32 M2_vmac2es_s1_Rss32 M2_vmac2es_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s1_Rxx32 & M2_vmac2es_s1_Rss32 & M2_vmac2es_s1_Rtt32 unimpl
+:M2_vmac2es_s1 M2_vmac2es_s1_Rxx32 M2_vmac2es_s1_Rxx32d M2_vmac2es_s1_Rss32 M2_vmac2es_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_s1_Rxx32 & M2_vmac2es_s1_Rxx32d & M2_vmac2es_s1_Rss32 & M2_vmac2es_s1_Rtt32 unimpl
 
-:M2_vmac2es M2_vmac2es_Rxx32 M2_vmac2es_Rss32 M2_vmac2es_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_Rxx32 & M2_vmac2es_Rss32 & M2_vmac2es_Rtt32 unimpl
+:M2_vmac2es M2_vmac2es_Rxx32 M2_vmac2es_Rxx32d M2_vmac2es_Rss32 M2_vmac2es_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vmac2es_Rxx32 & M2_vmac2es_Rxx32d & M2_vmac2es_Rss32 & M2_vmac2es_Rtt32 unimpl
 
-:M2_vrmac_s0 M2_vrmac_s0_Rxx32 M2_vrmac_s0_Rss32 M2_vrmac_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrmac_s0_Rxx32 & M2_vrmac_s0_Rss32 & M2_vrmac_s0_Rtt32 unimpl
+:M2_vrmac_s0 M2_vrmac_s0_Rxx32 M2_vrmac_s0_Rxx32d M2_vrmac_s0_Rss32 M2_vrmac_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrmac_s0_Rxx32 & M2_vrmac_s0_Rxx32d & M2_vrmac_s0_Rss32 & M2_vrmac_s0_Rtt32 unimpl
 
 :M2_vrmpy_s0 M2_vrmpy_s0_Rdd32 M2_vrmpy_s0_Rss32 M2_vrmpy_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrmpy_s0_Rdd32 & M2_vrmpy_s0_Rss32 & M2_vrmpy_s0_Rtt32 unimpl
 
@@ -38712,27 +39386,27 @@
 
 :M5_vrmpybuu M5_vrmpybuu_Rdd32 M5_vrmpybuu_Rss32 M5_vrmpybuu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmpybuu_Rdd32 & M5_vrmpybuu_Rss32 & M5_vrmpybuu_Rtt32 unimpl
 
-:M5_vrmacbuu M5_vrmacbuu_Rxx32 M5_vrmacbuu_Rss32 M5_vrmacbuu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbuu_Rxx32 & M5_vrmacbuu_Rss32 & M5_vrmacbuu_Rtt32 unimpl
+:M5_vrmacbuu M5_vrmacbuu_Rxx32 M5_vrmacbuu_Rxx32d M5_vrmacbuu_Rss32 M5_vrmacbuu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbuu_Rxx32 & M5_vrmacbuu_Rxx32d & M5_vrmacbuu_Rss32 & M5_vrmacbuu_Rtt32 unimpl
 
 :M5_vrmpybsu M5_vrmpybsu_Rdd32 M5_vrmpybsu_Rss32 M5_vrmpybsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmpybsu_Rdd32 & M5_vrmpybsu_Rss32 & M5_vrmpybsu_Rtt32 unimpl
 
-:M5_vrmacbsu M5_vrmacbsu_Rxx32 M5_vrmacbsu_Rss32 M5_vrmacbsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbsu_Rxx32 & M5_vrmacbsu_Rss32 & M5_vrmacbsu_Rtt32 unimpl
+:M5_vrmacbsu M5_vrmacbsu_Rxx32 M5_vrmacbsu_Rxx32d M5_vrmacbsu_Rss32 M5_vrmacbsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vrmacbsu_Rxx32 & M5_vrmacbsu_Rxx32d & M5_vrmacbsu_Rss32 & M5_vrmacbsu_Rtt32 unimpl
 
 :M5_vmpybuu M5_vmpybuu_Rdd32 M5_vmpybuu_Rs32 M5_vmpybuu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmpybuu_Rdd32 & M5_vmpybuu_Rs32 & M5_vmpybuu_Rt32 unimpl
 
 :M5_vmpybsu M5_vmpybsu_Rdd32 M5_vmpybsu_Rs32 M5_vmpybsu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmpybsu_Rdd32 & M5_vmpybsu_Rs32 & M5_vmpybsu_Rt32 unimpl
 
-:M5_vmacbuu M5_vmacbuu_Rxx32 M5_vmacbuu_Rs32 M5_vmacbuu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbuu_Rxx32 & M5_vmacbuu_Rs32 & M5_vmacbuu_Rt32 unimpl
+:M5_vmacbuu M5_vmacbuu_Rxx32 M5_vmacbuu_Rxx32d M5_vmacbuu_Rs32 M5_vmacbuu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbuu_Rxx32 & M5_vmacbuu_Rxx32d & M5_vmacbuu_Rs32 & M5_vmacbuu_Rt32 unimpl
 
-:M5_vmacbsu M5_vmacbsu_Rxx32 M5_vmacbsu_Rs32 M5_vmacbsu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbsu_Rxx32 & M5_vmacbsu_Rs32 & M5_vmacbsu_Rt32 unimpl
+:M5_vmacbsu M5_vmacbsu_Rxx32 M5_vmacbsu_Rxx32d M5_vmacbsu_Rs32 M5_vmacbsu_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vmacbsu_Rxx32 & M5_vmacbsu_Rxx32d & M5_vmacbsu_Rs32 & M5_vmacbsu_Rt32 unimpl
 
 :M5_vdmpybsu M5_vdmpybsu_Rdd32 M5_vdmpybsu_Rss32 M5_vdmpybsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vdmpybsu_Rdd32 & M5_vdmpybsu_Rss32 & M5_vdmpybsu_Rtt32 unimpl
 
-:M5_vdmacbsu M5_vdmacbsu_Rxx32 M5_vdmacbsu_Rss32 M5_vdmacbsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vdmacbsu_Rxx32 & M5_vdmacbsu_Rss32 & M5_vdmacbsu_Rtt32 unimpl
+:M5_vdmacbsu M5_vdmacbsu_Rxx32 M5_vdmacbsu_Rxx32d M5_vdmacbsu_Rss32 M5_vdmacbsu_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M5_vdmacbsu_Rxx32 & M5_vdmacbsu_Rxx32d & M5_vdmacbsu_Rss32 & M5_vdmacbsu_Rtt32 unimpl
 
-:M2_vdmacs_s0 M2_vdmacs_s0_Rxx32 M2_vdmacs_s0_Rss32 M2_vdmacs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s0_Rxx32 & M2_vdmacs_s0_Rss32 & M2_vdmacs_s0_Rtt32 unimpl
+:M2_vdmacs_s0 M2_vdmacs_s0_Rxx32 M2_vdmacs_s0_Rxx32d M2_vdmacs_s0_Rss32 M2_vdmacs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s0_Rxx32 & M2_vdmacs_s0_Rxx32d & M2_vdmacs_s0_Rss32 & M2_vdmacs_s0_Rtt32 unimpl
 
-:M2_vdmacs_s1 M2_vdmacs_s1_Rxx32 M2_vdmacs_s1_Rss32 M2_vdmacs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s1_Rxx32 & M2_vdmacs_s1_Rss32 & M2_vdmacs_s1_Rtt32 unimpl
+:M2_vdmacs_s1 M2_vdmacs_s1_Rxx32 M2_vdmacs_s1_Rxx32d M2_vdmacs_s1_Rss32 M2_vdmacs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmacs_s1_Rxx32 & M2_vdmacs_s1_Rxx32d & M2_vdmacs_s1_Rss32 & M2_vdmacs_s1_Rtt32 unimpl
 
 :M2_vdmpys_s0 M2_vdmpys_s0_Rdd32 M2_vdmpys_s0_Rss32 M2_vdmpys_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vdmpys_s0_Rdd32 & M2_vdmpys_s0_Rss32 & M2_vdmpys_s0_Rtt32 unimpl
 
@@ -38746,13 +39420,13 @@
 
 :M2_cmpyrsc_s1 M2_cmpyrsc_s1_Rd32 M2_cmpyrsc_s1_Rs32 M2_cmpyrsc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpyrsc_s1_Rd32 & M2_cmpyrsc_s1_Rs32 & M2_cmpyrsc_s1_Rt32 unimpl
 
-:M2_cmacs_s0 M2_cmacs_s0_Rxx32 M2_cmacs_s0_Rs32 M2_cmacs_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s0_Rxx32 & M2_cmacs_s0_Rs32 & M2_cmacs_s0_Rt32 unimpl
+:M2_cmacs_s0 M2_cmacs_s0_Rxx32 M2_cmacs_s0_Rxx32d M2_cmacs_s0_Rs32 M2_cmacs_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s0_Rxx32 & M2_cmacs_s0_Rxx32d & M2_cmacs_s0_Rs32 & M2_cmacs_s0_Rt32 unimpl
 
-:M2_cmacs_s1 M2_cmacs_s1_Rxx32 M2_cmacs_s1_Rs32 M2_cmacs_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s1_Rxx32 & M2_cmacs_s1_Rs32 & M2_cmacs_s1_Rt32 unimpl
+:M2_cmacs_s1 M2_cmacs_s1_Rxx32 M2_cmacs_s1_Rxx32d M2_cmacs_s1_Rs32 M2_cmacs_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacs_s1_Rxx32 & M2_cmacs_s1_Rxx32d & M2_cmacs_s1_Rs32 & M2_cmacs_s1_Rt32 unimpl
 
-:M2_cmacsc_s0 M2_cmacsc_s0_Rxx32 M2_cmacsc_s0_Rs32 M2_cmacsc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s0_Rxx32 & M2_cmacsc_s0_Rs32 & M2_cmacsc_s0_Rt32 unimpl
+:M2_cmacsc_s0 M2_cmacsc_s0_Rxx32 M2_cmacsc_s0_Rxx32d M2_cmacsc_s0_Rs32 M2_cmacsc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s0_Rxx32 & M2_cmacsc_s0_Rxx32d & M2_cmacsc_s0_Rs32 & M2_cmacsc_s0_Rt32 unimpl
 
-:M2_cmacsc_s1 M2_cmacsc_s1_Rxx32 M2_cmacsc_s1_Rs32 M2_cmacsc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s1_Rxx32 & M2_cmacsc_s1_Rs32 & M2_cmacsc_s1_Rt32 unimpl
+:M2_cmacsc_s1 M2_cmacsc_s1_Rxx32 M2_cmacsc_s1_Rxx32d M2_cmacsc_s1_Rs32 M2_cmacsc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacsc_s1_Rxx32 & M2_cmacsc_s1_Rxx32d & M2_cmacsc_s1_Rs32 & M2_cmacsc_s1_Rt32 unimpl
 
 :M2_cmpys_s0 M2_cmpys_s0_Rdd32 M2_cmpys_s0_Rs32 M2_cmpys_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpys_s0_Rdd32 & M2_cmpys_s0_Rs32 & M2_cmpys_s0_Rt32 unimpl
 
@@ -38762,33 +39436,33 @@
 
 :M2_cmpysc_s1 M2_cmpysc_s1_Rdd32 M2_cmpysc_s1_Rs32 M2_cmpysc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmpysc_s1_Rdd32 & M2_cmpysc_s1_Rs32 & M2_cmpysc_s1_Rt32 unimpl
 
-:M2_cnacs_s0 M2_cnacs_s0_Rxx32 M2_cnacs_s0_Rs32 M2_cnacs_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s0_Rxx32 & M2_cnacs_s0_Rs32 & M2_cnacs_s0_Rt32 unimpl
+:M2_cnacs_s0 M2_cnacs_s0_Rxx32 M2_cnacs_s0_Rxx32d M2_cnacs_s0_Rs32 M2_cnacs_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s0_Rxx32 & M2_cnacs_s0_Rxx32d & M2_cnacs_s0_Rs32 & M2_cnacs_s0_Rt32 unimpl
 
-:M2_cnacs_s1 M2_cnacs_s1_Rxx32 M2_cnacs_s1_Rs32 M2_cnacs_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s1_Rxx32 & M2_cnacs_s1_Rs32 & M2_cnacs_s1_Rt32 unimpl
+:M2_cnacs_s1 M2_cnacs_s1_Rxx32 M2_cnacs_s1_Rxx32d M2_cnacs_s1_Rs32 M2_cnacs_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacs_s1_Rxx32 & M2_cnacs_s1_Rxx32d & M2_cnacs_s1_Rs32 & M2_cnacs_s1_Rt32 unimpl
 
-:M2_cnacsc_s0 M2_cnacsc_s0_Rxx32 M2_cnacsc_s0_Rs32 M2_cnacsc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s0_Rxx32 & M2_cnacsc_s0_Rs32 & M2_cnacsc_s0_Rt32 unimpl
+:M2_cnacsc_s0 M2_cnacsc_s0_Rxx32 M2_cnacsc_s0_Rxx32d M2_cnacsc_s0_Rs32 M2_cnacsc_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s0_Rxx32 & M2_cnacsc_s0_Rxx32d & M2_cnacsc_s0_Rs32 & M2_cnacsc_s0_Rt32 unimpl
 
-:M2_cnacsc_s1 M2_cnacsc_s1_Rxx32 M2_cnacsc_s1_Rs32 M2_cnacsc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s1_Rxx32 & M2_cnacsc_s1_Rs32 & M2_cnacsc_s1_Rt32 unimpl
+:M2_cnacsc_s1 M2_cnacsc_s1_Rxx32 M2_cnacsc_s1_Rxx32d M2_cnacsc_s1_Rs32 M2_cnacsc_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cnacsc_s1_Rxx32 & M2_cnacsc_s1_Rxx32d & M2_cnacsc_s1_Rs32 & M2_cnacsc_s1_Rt32 unimpl
 
 :M2_vrcmpys_s1_h M2_vrcmpys_s1_h_Rdd32 M2_vrcmpys_s1_h_Rss32 M2_vrcmpys_s1_h_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1_h_Rdd32 & M2_vrcmpys_s1_h_Rss32 & M2_vrcmpys_s1_h_Rtt32 unimpl
 
 :M2_vrcmpys_s1_l M2_vrcmpys_s1_l_Rdd32 M2_vrcmpys_s1_l_Rss32 M2_vrcmpys_s1_l_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1_l_Rdd32 & M2_vrcmpys_s1_l_Rss32 & M2_vrcmpys_s1_l_Rtt32 unimpl
 
-:M2_vrcmpys_acc_s1_h M2_vrcmpys_acc_s1_h_Rxx32 M2_vrcmpys_acc_s1_h_Rss32 M2_vrcmpys_acc_s1_h_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_h_Rxx32 & M2_vrcmpys_acc_s1_h_Rss32 & M2_vrcmpys_acc_s1_h_Rtt32 unimpl
+:M2_vrcmpys_acc_s1_h M2_vrcmpys_acc_s1_h_Rxx32 M2_vrcmpys_acc_s1_h_Rxx32d M2_vrcmpys_acc_s1_h_Rss32 M2_vrcmpys_acc_s1_h_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_h_Rxx32 & M2_vrcmpys_acc_s1_h_Rxx32d & M2_vrcmpys_acc_s1_h_Rss32 & M2_vrcmpys_acc_s1_h_Rtt32 unimpl
 
-:M2_vrcmpys_acc_s1_l M2_vrcmpys_acc_s1_l_Rxx32 M2_vrcmpys_acc_s1_l_Rss32 M2_vrcmpys_acc_s1_l_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_l_Rxx32 & M2_vrcmpys_acc_s1_l_Rss32 & M2_vrcmpys_acc_s1_l_Rtt32 unimpl
+:M2_vrcmpys_acc_s1_l M2_vrcmpys_acc_s1_l_Rxx32 M2_vrcmpys_acc_s1_l_Rxx32d M2_vrcmpys_acc_s1_l_Rss32 M2_vrcmpys_acc_s1_l_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_acc_s1_l_Rxx32 & M2_vrcmpys_acc_s1_l_Rxx32d & M2_vrcmpys_acc_s1_l_Rss32 & M2_vrcmpys_acc_s1_l_Rtt32 unimpl
 
 :M2_vrcmpys_s1rp_h M2_vrcmpys_s1rp_h_Rd32 M2_vrcmpys_s1rp_h_Rss32 M2_vrcmpys_s1rp_h_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1rp_h_Rd32 & M2_vrcmpys_s1rp_h_Rss32 & M2_vrcmpys_s1rp_h_Rtt32 unimpl
 
 :M2_vrcmpys_s1rp_l M2_vrcmpys_s1rp_l_Rd32 M2_vrcmpys_s1rp_l_Rss32 M2_vrcmpys_s1rp_l_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpys_s1rp_l_Rd32 & M2_vrcmpys_s1rp_l_Rss32 & M2_vrcmpys_s1rp_l_Rtt32 unimpl
 
-:M2_mmacls_s0 M2_mmacls_s0_Rxx32 M2_mmacls_s0_Rss32 M2_mmacls_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s0_Rxx32 & M2_mmacls_s0_Rss32 & M2_mmacls_s0_Rtt32 unimpl
+:M2_mmacls_s0 M2_mmacls_s0_Rxx32 M2_mmacls_s0_Rxx32d M2_mmacls_s0_Rss32 M2_mmacls_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s0_Rxx32 & M2_mmacls_s0_Rxx32d & M2_mmacls_s0_Rss32 & M2_mmacls_s0_Rtt32 unimpl
 
-:M2_mmacls_s1 M2_mmacls_s1_Rxx32 M2_mmacls_s1_Rss32 M2_mmacls_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s1_Rxx32 & M2_mmacls_s1_Rss32 & M2_mmacls_s1_Rtt32 unimpl
+:M2_mmacls_s1 M2_mmacls_s1_Rxx32 M2_mmacls_s1_Rxx32d M2_mmacls_s1_Rss32 M2_mmacls_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_s1_Rxx32 & M2_mmacls_s1_Rxx32d & M2_mmacls_s1_Rss32 & M2_mmacls_s1_Rtt32 unimpl
 
-:M2_mmachs_s0 M2_mmachs_s0_Rxx32 M2_mmachs_s0_Rss32 M2_mmachs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s0_Rxx32 & M2_mmachs_s0_Rss32 & M2_mmachs_s0_Rtt32 unimpl
+:M2_mmachs_s0 M2_mmachs_s0_Rxx32 M2_mmachs_s0_Rxx32d M2_mmachs_s0_Rss32 M2_mmachs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s0_Rxx32 & M2_mmachs_s0_Rxx32d & M2_mmachs_s0_Rss32 & M2_mmachs_s0_Rtt32 unimpl
 
-:M2_mmachs_s1 M2_mmachs_s1_Rxx32 M2_mmachs_s1_Rss32 M2_mmachs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s1_Rxx32 & M2_mmachs_s1_Rss32 & M2_mmachs_s1_Rtt32 unimpl
+:M2_mmachs_s1 M2_mmachs_s1_Rxx32 M2_mmachs_s1_Rxx32d M2_mmachs_s1_Rss32 M2_mmachs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_s1_Rxx32 & M2_mmachs_s1_Rxx32d & M2_mmachs_s1_Rss32 & M2_mmachs_s1_Rtt32 unimpl
 
 :M2_mmpyl_s0 M2_mmpyl_s0_Rdd32 M2_mmpyl_s0_Rss32 M2_mmpyl_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_s0_Rdd32 & M2_mmpyl_s0_Rss32 & M2_mmpyl_s0_Rtt32 unimpl
 
@@ -38798,13 +39472,13 @@
 
 :M2_mmpyh_s1 M2_mmpyh_s1_Rdd32 M2_mmpyh_s1_Rss32 M2_mmpyh_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyh_s1_Rdd32 & M2_mmpyh_s1_Rss32 & M2_mmpyh_s1_Rtt32 unimpl
 
-:M2_mmacls_rs0 M2_mmacls_rs0_Rxx32 M2_mmacls_rs0_Rss32 M2_mmacls_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs0_Rxx32 & M2_mmacls_rs0_Rss32 & M2_mmacls_rs0_Rtt32 unimpl
+:M2_mmacls_rs0 M2_mmacls_rs0_Rxx32 M2_mmacls_rs0_Rxx32d M2_mmacls_rs0_Rss32 M2_mmacls_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs0_Rxx32 & M2_mmacls_rs0_Rxx32d & M2_mmacls_rs0_Rss32 & M2_mmacls_rs0_Rtt32 unimpl
 
-:M2_mmacls_rs1 M2_mmacls_rs1_Rxx32 M2_mmacls_rs1_Rss32 M2_mmacls_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs1_Rxx32 & M2_mmacls_rs1_Rss32 & M2_mmacls_rs1_Rtt32 unimpl
+:M2_mmacls_rs1 M2_mmacls_rs1_Rxx32 M2_mmacls_rs1_Rxx32d M2_mmacls_rs1_Rss32 M2_mmacls_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacls_rs1_Rxx32 & M2_mmacls_rs1_Rxx32d & M2_mmacls_rs1_Rss32 & M2_mmacls_rs1_Rtt32 unimpl
 
-:M2_mmachs_rs0 M2_mmachs_rs0_Rxx32 M2_mmachs_rs0_Rss32 M2_mmachs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs0_Rxx32 & M2_mmachs_rs0_Rss32 & M2_mmachs_rs0_Rtt32 unimpl
+:M2_mmachs_rs0 M2_mmachs_rs0_Rxx32 M2_mmachs_rs0_Rxx32d M2_mmachs_rs0_Rss32 M2_mmachs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs0_Rxx32 & M2_mmachs_rs0_Rxx32d & M2_mmachs_rs0_Rss32 & M2_mmachs_rs0_Rtt32 unimpl
 
-:M2_mmachs_rs1 M2_mmachs_rs1_Rxx32 M2_mmachs_rs1_Rss32 M2_mmachs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs1_Rxx32 & M2_mmachs_rs1_Rss32 & M2_mmachs_rs1_Rtt32 unimpl
+:M2_mmachs_rs1 M2_mmachs_rs1_Rxx32 M2_mmachs_rs1_Rxx32d M2_mmachs_rs1_Rss32 M2_mmachs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmachs_rs1_Rxx32 & M2_mmachs_rs1_Rxx32d & M2_mmachs_rs1_Rss32 & M2_mmachs_rs1_Rtt32 unimpl
 
 :M2_mmpyl_rs0 M2_mmpyl_rs0_Rdd32 M2_mmpyl_rs0_Rss32 M2_mmpyl_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyl_rs0_Rdd32 & M2_mmpyl_rs0_Rss32 & M2_mmpyl_rs0_Rtt32 unimpl
 
@@ -38818,17 +39492,17 @@
 
 :M4_vrmpyeh_s1 M4_vrmpyeh_s1_Rdd32 M4_vrmpyeh_s1_Rss32 M4_vrmpyeh_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_s1_Rdd32 & M4_vrmpyeh_s1_Rss32 & M4_vrmpyeh_s1_Rtt32 unimpl
 
-:M4_vrmpyeh_acc_s0 M4_vrmpyeh_acc_s0_Rxx32 M4_vrmpyeh_acc_s0_Rss32 M4_vrmpyeh_acc_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s0_Rxx32 & M4_vrmpyeh_acc_s0_Rss32 & M4_vrmpyeh_acc_s0_Rtt32 unimpl
+:M4_vrmpyeh_acc_s0 M4_vrmpyeh_acc_s0_Rxx32 M4_vrmpyeh_acc_s0_Rxx32d M4_vrmpyeh_acc_s0_Rss32 M4_vrmpyeh_acc_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s0_Rxx32 & M4_vrmpyeh_acc_s0_Rxx32d & M4_vrmpyeh_acc_s0_Rss32 & M4_vrmpyeh_acc_s0_Rtt32 unimpl
 
-:M4_vrmpyeh_acc_s1 M4_vrmpyeh_acc_s1_Rxx32 M4_vrmpyeh_acc_s1_Rss32 M4_vrmpyeh_acc_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s1_Rxx32 & M4_vrmpyeh_acc_s1_Rss32 & M4_vrmpyeh_acc_s1_Rtt32 unimpl
+:M4_vrmpyeh_acc_s1 M4_vrmpyeh_acc_s1_Rxx32 M4_vrmpyeh_acc_s1_Rxx32d M4_vrmpyeh_acc_s1_Rss32 M4_vrmpyeh_acc_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyeh_acc_s1_Rxx32 & M4_vrmpyeh_acc_s1_Rxx32d & M4_vrmpyeh_acc_s1_Rss32 & M4_vrmpyeh_acc_s1_Rtt32 unimpl
 
 :M4_vrmpyoh_s0 M4_vrmpyoh_s0_Rdd32 M4_vrmpyoh_s0_Rss32 M4_vrmpyoh_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_s0_Rdd32 & M4_vrmpyoh_s0_Rss32 & M4_vrmpyoh_s0_Rtt32 unimpl
 
 :M4_vrmpyoh_s1 M4_vrmpyoh_s1_Rdd32 M4_vrmpyoh_s1_Rss32 M4_vrmpyoh_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_s1_Rdd32 & M4_vrmpyoh_s1_Rss32 & M4_vrmpyoh_s1_Rtt32 unimpl
 
-:M4_vrmpyoh_acc_s0 M4_vrmpyoh_acc_s0_Rxx32 M4_vrmpyoh_acc_s0_Rss32 M4_vrmpyoh_acc_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s0_Rxx32 & M4_vrmpyoh_acc_s0_Rss32 & M4_vrmpyoh_acc_s0_Rtt32 unimpl
+:M4_vrmpyoh_acc_s0 M4_vrmpyoh_acc_s0_Rxx32 M4_vrmpyoh_acc_s0_Rxx32d M4_vrmpyoh_acc_s0_Rss32 M4_vrmpyoh_acc_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s0_Rxx32 & M4_vrmpyoh_acc_s0_Rxx32d & M4_vrmpyoh_acc_s0_Rss32 & M4_vrmpyoh_acc_s0_Rtt32 unimpl
 
-:M4_vrmpyoh_acc_s1 M4_vrmpyoh_acc_s1_Rxx32 M4_vrmpyoh_acc_s1_Rss32 M4_vrmpyoh_acc_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s1_Rxx32 & M4_vrmpyoh_acc_s1_Rss32 & M4_vrmpyoh_acc_s1_Rtt32 unimpl
+:M4_vrmpyoh_acc_s1 M4_vrmpyoh_acc_s1_Rxx32 M4_vrmpyoh_acc_s1_Rxx32d M4_vrmpyoh_acc_s1_Rss32 M4_vrmpyoh_acc_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vrmpyoh_acc_s1_Rxx32 & M4_vrmpyoh_acc_s1_Rxx32d & M4_vrmpyoh_acc_s1_Rss32 & M4_vrmpyoh_acc_s1_Rtt32 unimpl
 
 :M2_hmmpyl_rs1 M2_hmmpyl_rs1_Rd32 M2_hmmpyl_rs1_Rs32 M2_hmmpyl_rs1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyl_rs1_Rd32 & M2_hmmpyl_rs1_Rs32 & M2_hmmpyl_rs1_Rt32 unimpl
 
@@ -38838,13 +39512,13 @@
 
 :M2_hmmpyh_s1 M2_hmmpyh_s1_Rd32 M2_hmmpyh_s1_Rs32 M2_hmmpyh_s1_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_hmmpyh_s1_Rd32 & M2_hmmpyh_s1_Rs32 & M2_hmmpyh_s1_Rt32 unimpl
 
-:M2_mmaculs_s0 M2_mmaculs_s0_Rxx32 M2_mmaculs_s0_Rss32 M2_mmaculs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s0_Rxx32 & M2_mmaculs_s0_Rss32 & M2_mmaculs_s0_Rtt32 unimpl
+:M2_mmaculs_s0 M2_mmaculs_s0_Rxx32 M2_mmaculs_s0_Rxx32d M2_mmaculs_s0_Rss32 M2_mmaculs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s0_Rxx32 & M2_mmaculs_s0_Rxx32d & M2_mmaculs_s0_Rss32 & M2_mmaculs_s0_Rtt32 unimpl
 
-:M2_mmaculs_s1 M2_mmaculs_s1_Rxx32 M2_mmaculs_s1_Rss32 M2_mmaculs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s1_Rxx32 & M2_mmaculs_s1_Rss32 & M2_mmaculs_s1_Rtt32 unimpl
+:M2_mmaculs_s1 M2_mmaculs_s1_Rxx32 M2_mmaculs_s1_Rxx32d M2_mmaculs_s1_Rss32 M2_mmaculs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_s1_Rxx32 & M2_mmaculs_s1_Rxx32d & M2_mmaculs_s1_Rss32 & M2_mmaculs_s1_Rtt32 unimpl
 
-:M2_mmacuhs_s0 M2_mmacuhs_s0_Rxx32 M2_mmacuhs_s0_Rss32 M2_mmacuhs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s0_Rxx32 & M2_mmacuhs_s0_Rss32 & M2_mmacuhs_s0_Rtt32 unimpl
+:M2_mmacuhs_s0 M2_mmacuhs_s0_Rxx32 M2_mmacuhs_s0_Rxx32d M2_mmacuhs_s0_Rss32 M2_mmacuhs_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s0_Rxx32 & M2_mmacuhs_s0_Rxx32d & M2_mmacuhs_s0_Rss32 & M2_mmacuhs_s0_Rtt32 unimpl
 
-:M2_mmacuhs_s1 M2_mmacuhs_s1_Rxx32 M2_mmacuhs_s1_Rss32 M2_mmacuhs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s1_Rxx32 & M2_mmacuhs_s1_Rss32 & M2_mmacuhs_s1_Rtt32 unimpl
+:M2_mmacuhs_s1 M2_mmacuhs_s1_Rxx32 M2_mmacuhs_s1_Rxx32d M2_mmacuhs_s1_Rss32 M2_mmacuhs_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_s1_Rxx32 & M2_mmacuhs_s1_Rxx32d & M2_mmacuhs_s1_Rss32 & M2_mmacuhs_s1_Rtt32 unimpl
 
 :M2_mmpyul_s0 M2_mmpyul_s0_Rdd32 M2_mmpyul_s0_Rss32 M2_mmpyul_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_s0_Rdd32 & M2_mmpyul_s0_Rss32 & M2_mmpyul_s0_Rtt32 unimpl
 
@@ -38854,13 +39528,13 @@
 
 :M2_mmpyuh_s1 M2_mmpyuh_s1_Rdd32 M2_mmpyuh_s1_Rss32 M2_mmpyuh_s1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_s1_Rdd32 & M2_mmpyuh_s1_Rss32 & M2_mmpyuh_s1_Rtt32 unimpl
 
-:M2_mmaculs_rs0 M2_mmaculs_rs0_Rxx32 M2_mmaculs_rs0_Rss32 M2_mmaculs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs0_Rxx32 & M2_mmaculs_rs0_Rss32 & M2_mmaculs_rs0_Rtt32 unimpl
+:M2_mmaculs_rs0 M2_mmaculs_rs0_Rxx32 M2_mmaculs_rs0_Rxx32d M2_mmaculs_rs0_Rss32 M2_mmaculs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs0_Rxx32 & M2_mmaculs_rs0_Rxx32d & M2_mmaculs_rs0_Rss32 & M2_mmaculs_rs0_Rtt32 unimpl
 
-:M2_mmaculs_rs1 M2_mmaculs_rs1_Rxx32 M2_mmaculs_rs1_Rss32 M2_mmaculs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs1_Rxx32 & M2_mmaculs_rs1_Rss32 & M2_mmaculs_rs1_Rtt32 unimpl
+:M2_mmaculs_rs1 M2_mmaculs_rs1_Rxx32 M2_mmaculs_rs1_Rxx32d M2_mmaculs_rs1_Rss32 M2_mmaculs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmaculs_rs1_Rxx32 & M2_mmaculs_rs1_Rxx32d & M2_mmaculs_rs1_Rss32 & M2_mmaculs_rs1_Rtt32 unimpl
 
-:M2_mmacuhs_rs0 M2_mmacuhs_rs0_Rxx32 M2_mmacuhs_rs0_Rss32 M2_mmacuhs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs0_Rxx32 & M2_mmacuhs_rs0_Rss32 & M2_mmacuhs_rs0_Rtt32 unimpl
+:M2_mmacuhs_rs0 M2_mmacuhs_rs0_Rxx32 M2_mmacuhs_rs0_Rxx32d M2_mmacuhs_rs0_Rss32 M2_mmacuhs_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs0_Rxx32 & M2_mmacuhs_rs0_Rxx32d & M2_mmacuhs_rs0_Rss32 & M2_mmacuhs_rs0_Rtt32 unimpl
 
-:M2_mmacuhs_rs1 M2_mmacuhs_rs1_Rxx32 M2_mmacuhs_rs1_Rss32 M2_mmacuhs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs1_Rxx32 & M2_mmacuhs_rs1_Rss32 & M2_mmacuhs_rs1_Rtt32 unimpl
+:M2_mmacuhs_rs1 M2_mmacuhs_rs1_Rxx32 M2_mmacuhs_rs1_Rxx32d M2_mmacuhs_rs1_Rss32 M2_mmacuhs_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmacuhs_rs1_Rxx32 & M2_mmacuhs_rs1_Rxx32d & M2_mmacuhs_rs1_Rss32 & M2_mmacuhs_rs1_Rtt32 unimpl
 
 :M2_mmpyul_rs0 M2_mmpyul_rs0_Rdd32 M2_mmpyul_rs0_Rss32 M2_mmpyul_rs0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyul_rs0_Rdd32 & M2_mmpyul_rs0_Rss32 & M2_mmpyul_rs0_Rtt32 unimpl
 
@@ -38870,17 +39544,17 @@
 
 :M2_mmpyuh_rs1 M2_mmpyuh_rs1_Rdd32 M2_mmpyuh_rs1_Rss32 M2_mmpyuh_rs1_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_mmpyuh_rs1_Rdd32 & M2_mmpyuh_rs1_Rss32 & M2_mmpyuh_rs1_Rtt32 unimpl
 
-:M2_vrcmaci_s0 M2_vrcmaci_s0_Rxx32 M2_vrcmaci_s0_Rss32 M2_vrcmaci_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0_Rxx32 & M2_vrcmaci_s0_Rss32 & M2_vrcmaci_s0_Rtt32 unimpl
+:M2_vrcmaci_s0 M2_vrcmaci_s0_Rxx32 M2_vrcmaci_s0_Rxx32d M2_vrcmaci_s0_Rss32 M2_vrcmaci_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0_Rxx32 & M2_vrcmaci_s0_Rxx32d & M2_vrcmaci_s0_Rss32 & M2_vrcmaci_s0_Rtt32 unimpl
 
-:M2_vrcmacr_s0 M2_vrcmacr_s0_Rxx32 M2_vrcmacr_s0_Rss32 M2_vrcmacr_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0_Rxx32 & M2_vrcmacr_s0_Rss32 & M2_vrcmacr_s0_Rtt32 unimpl
+:M2_vrcmacr_s0 M2_vrcmacr_s0_Rxx32 M2_vrcmacr_s0_Rxx32d M2_vrcmacr_s0_Rss32 M2_vrcmacr_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0_Rxx32 & M2_vrcmacr_s0_Rxx32d & M2_vrcmacr_s0_Rss32 & M2_vrcmacr_s0_Rtt32 unimpl
 
-:M2_vrcmaci_s0c M2_vrcmaci_s0c_Rxx32 M2_vrcmaci_s0c_Rss32 M2_vrcmaci_s0c_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0c_Rxx32 & M2_vrcmaci_s0c_Rss32 & M2_vrcmaci_s0c_Rtt32 unimpl
+:M2_vrcmaci_s0c M2_vrcmaci_s0c_Rxx32 M2_vrcmaci_s0c_Rxx32d M2_vrcmaci_s0c_Rss32 M2_vrcmaci_s0c_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmaci_s0c_Rxx32 & M2_vrcmaci_s0c_Rxx32d & M2_vrcmaci_s0c_Rss32 & M2_vrcmaci_s0c_Rtt32 unimpl
 
-:M2_vrcmacr_s0c M2_vrcmacr_s0c_Rxx32 M2_vrcmacr_s0c_Rss32 M2_vrcmacr_s0c_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0c_Rxx32 & M2_vrcmacr_s0c_Rss32 & M2_vrcmacr_s0c_Rtt32 unimpl
+:M2_vrcmacr_s0c M2_vrcmacr_s0c_Rxx32 M2_vrcmacr_s0c_Rxx32d M2_vrcmacr_s0c_Rss32 M2_vrcmacr_s0c_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmacr_s0c_Rxx32 & M2_vrcmacr_s0c_Rxx32d & M2_vrcmacr_s0c_Rss32 & M2_vrcmacr_s0c_Rtt32 unimpl
 
-:M2_cmaci_s0 M2_cmaci_s0_Rxx32 M2_cmaci_s0_Rs32 M2_cmaci_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmaci_s0_Rxx32 & M2_cmaci_s0_Rs32 & M2_cmaci_s0_Rt32 unimpl
+:M2_cmaci_s0 M2_cmaci_s0_Rxx32 M2_cmaci_s0_Rxx32d M2_cmaci_s0_Rs32 M2_cmaci_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmaci_s0_Rxx32 & M2_cmaci_s0_Rxx32d & M2_cmaci_s0_Rs32 & M2_cmaci_s0_Rt32 unimpl
 
-:M2_cmacr_s0 M2_cmacr_s0_Rxx32 M2_cmacr_s0_Rs32 M2_cmacr_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacr_s0_Rxx32 & M2_cmacr_s0_Rs32 & M2_cmacr_s0_Rt32 unimpl
+:M2_cmacr_s0 M2_cmacr_s0_Rxx32 M2_cmacr_s0_Rxx32d M2_cmacr_s0_Rs32 M2_cmacr_s0_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_cmacr_s0_Rxx32 & M2_cmacr_s0_Rxx32d & M2_cmacr_s0_Rs32 & M2_cmacr_s0_Rt32 unimpl
 
 :M2_vrcmpyi_s0 M2_vrcmpyi_s0_Rdd32 M2_vrcmpyi_s0_Rss32 M2_vrcmpyi_s0_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vrcmpyi_s0_Rdd32 & M2_vrcmpyi_s0_Rss32 & M2_vrcmpyi_s0_Rtt32 unimpl
 
@@ -38910,27 +39584,27 @@
 
 :M2_vcmpy_s1_sat_r M2_vcmpy_s1_sat_r_Rdd32 M2_vcmpy_s1_sat_r_Rss32 M2_vcmpy_s1_sat_r_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmpy_s1_sat_r_Rdd32 & M2_vcmpy_s1_sat_r_Rss32 & M2_vcmpy_s1_sat_r_Rtt32 unimpl
 
-:M2_vcmac_s0_sat_i M2_vcmac_s0_sat_i_Rxx32 M2_vcmac_s0_sat_i_Rss32 M2_vcmac_s0_sat_i_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_i_Rxx32 & M2_vcmac_s0_sat_i_Rss32 & M2_vcmac_s0_sat_i_Rtt32 unimpl
+:M2_vcmac_s0_sat_i M2_vcmac_s0_sat_i_Rxx32 M2_vcmac_s0_sat_i_Rxx32d M2_vcmac_s0_sat_i_Rss32 M2_vcmac_s0_sat_i_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_i_Rxx32 & M2_vcmac_s0_sat_i_Rxx32d & M2_vcmac_s0_sat_i_Rss32 & M2_vcmac_s0_sat_i_Rtt32 unimpl
 
-:M2_vcmac_s0_sat_r M2_vcmac_s0_sat_r_Rxx32 M2_vcmac_s0_sat_r_Rss32 M2_vcmac_s0_sat_r_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_r_Rxx32 & M2_vcmac_s0_sat_r_Rss32 & M2_vcmac_s0_sat_r_Rtt32 unimpl
+:M2_vcmac_s0_sat_r M2_vcmac_s0_sat_r_Rxx32 M2_vcmac_s0_sat_r_Rxx32d M2_vcmac_s0_sat_r_Rss32 M2_vcmac_s0_sat_r_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vcmac_s0_sat_r_Rxx32 & M2_vcmac_s0_sat_r_Rxx32d & M2_vcmac_s0_sat_r_Rss32 & M2_vcmac_s0_sat_r_Rtt32 unimpl
 
 :S2_vcrotate S2_vcrotate_Rdd32 S2_vcrotate_Rss32 S2_vcrotate_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vcrotate_Rdd32 & S2_vcrotate_Rss32 & S2_vcrotate_Rt32 unimpl
 
-:S4_vrcrotate_acc S4_vrcrotate_acc_Rxx32 S4_vrcrotate_acc_Rss32 S4_vrcrotate_acc_Rt32 S4_vrcrotate_acc_u2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vrcrotate_acc_Rxx32 & S4_vrcrotate_acc_Rss32 & S4_vrcrotate_acc_Rt32 & S4_vrcrotate_acc_u2 unimpl
+:S4_vrcrotate_acc S4_vrcrotate_acc_Rxx32 S4_vrcrotate_acc_Rxx32d S4_vrcrotate_acc_Rss32 S4_vrcrotate_acc_Rt32 S4_vrcrotate_acc_u2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vrcrotate_acc_Rxx32 & S4_vrcrotate_acc_Rxx32d & S4_vrcrotate_acc_Rss32 & S4_vrcrotate_acc_Rt32 & S4_vrcrotate_acc_u2 unimpl
 
 :S4_vrcrotate S4_vrcrotate_Rdd32 S4_vrcrotate_Rss32 S4_vrcrotate_Rt32 S4_vrcrotate_u2 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S4_vrcrotate_Rdd32 & S4_vrcrotate_Rss32 & S4_vrcrotate_Rt32 & S4_vrcrotate_u2 unimpl
 
 :S2_vcnegh S2_vcnegh_Rdd32 S2_vcnegh_Rss32 S2_vcnegh_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vcnegh_Rdd32 & S2_vcnegh_Rss32 & S2_vcnegh_Rt32 unimpl
 
-:S2_vrcnegh S2_vrcnegh_Rxx32 S2_vrcnegh_Rss32 S2_vrcnegh_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vrcnegh_Rxx32 & S2_vrcnegh_Rss32 & S2_vrcnegh_Rt32 unimpl
+:S2_vrcnegh S2_vrcnegh_Rxx32 S2_vrcnegh_Rxx32d S2_vrcnegh_Rss32 S2_vrcnegh_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_vrcnegh_Rxx32 & S2_vrcnegh_Rxx32d & S2_vrcnegh_Rss32 & S2_vrcnegh_Rt32 unimpl
 
 :M4_pmpyw M4_pmpyw_Rdd32 M4_pmpyw_Rs32 M4_pmpyw_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_pmpyw_Rdd32 & M4_pmpyw_Rs32 & M4_pmpyw_Rt32 unimpl
 
 :M4_vpmpyh M4_vpmpyh_Rdd32 M4_vpmpyh_Rs32 M4_vpmpyh_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vpmpyh_Rdd32 & M4_vpmpyh_Rs32 & M4_vpmpyh_Rt32 unimpl
 
-:M4_pmpyw_acc M4_pmpyw_acc_Rxx32 M4_pmpyw_acc_Rs32 M4_pmpyw_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_pmpyw_acc_Rxx32 & M4_pmpyw_acc_Rs32 & M4_pmpyw_acc_Rt32 unimpl
+:M4_pmpyw_acc M4_pmpyw_acc_Rxx32 M4_pmpyw_acc_Rxx32d M4_pmpyw_acc_Rs32 M4_pmpyw_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_pmpyw_acc_Rxx32 & M4_pmpyw_acc_Rxx32d & M4_pmpyw_acc_Rs32 & M4_pmpyw_acc_Rt32 unimpl
 
-:M4_vpmpyh_acc M4_vpmpyh_acc_Rxx32 M4_vpmpyh_acc_Rs32 M4_vpmpyh_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vpmpyh_acc_Rxx32 & M4_vpmpyh_acc_Rs32 & M4_vpmpyh_acc_Rt32 unimpl
+:M4_vpmpyh_acc M4_vpmpyh_acc_Rxx32 M4_vpmpyh_acc_Rxx32d M4_vpmpyh_acc_Rs32 M4_vpmpyh_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_vpmpyh_acc_Rxx32 & M4_vpmpyh_acc_Rxx32d & M4_vpmpyh_acc_Rs32 & M4_vpmpyh_acc_Rt32 unimpl
 
 :M7_dcmpyrw M7_dcmpyrw_Rdd32 M7_dcmpyrw_Rss32 M7_dcmpyrw_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrw_Rdd32 & M7_dcmpyrw_Rss32 & M7_dcmpyrw_Rtt32 {
   local tmp0:8;
@@ -39030,7 +39704,7 @@
   M7_dcmpyrw_Rdd32 = tmp46;
 }
 
-:M7_dcmpyrw_acc M7_dcmpyrw_acc_Rxx32 M7_dcmpyrw_acc_Rss32 M7_dcmpyrw_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrw_acc_Rxx32 & M7_dcmpyrw_acc_Rss32 & M7_dcmpyrw_acc_Rtt32 {
+:M7_dcmpyrw_acc M7_dcmpyrw_acc_Rxx32 M7_dcmpyrw_acc_Rxx32d M7_dcmpyrw_acc_Rss32 M7_dcmpyrw_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrw_acc_Rxx32 & M7_dcmpyrw_acc_Rxx32d & M7_dcmpyrw_acc_Rss32 & M7_dcmpyrw_acc_Rtt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:8;
@@ -39127,7 +39801,7 @@
   tmp46 = tmp22 - tmp45;
   local tmp47:8;
   tmp47 = M7_dcmpyrw_acc_Rxx32 + tmp46;
-  M7_dcmpyrw_acc_Rxx32 = tmp47;
+  M7_dcmpyrw_acc_Rxx32d = tmp47;
 }
 
 :M7_dcmpyrwc M7_dcmpyrwc_Rdd32 M7_dcmpyrwc_Rss32 M7_dcmpyrwc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrwc_Rdd32 & M7_dcmpyrwc_Rss32 & M7_dcmpyrwc_Rtt32 {
@@ -39228,7 +39902,7 @@
   M7_dcmpyrwc_Rdd32 = tmp46;
 }
 
-:M7_dcmpyrwc_acc M7_dcmpyrwc_acc_Rxx32 M7_dcmpyrwc_acc_Rss32 M7_dcmpyrwc_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrwc_acc_Rxx32 & M7_dcmpyrwc_acc_Rss32 & M7_dcmpyrwc_acc_Rtt32 {
+:M7_dcmpyrwc_acc M7_dcmpyrwc_acc_Rxx32 M7_dcmpyrwc_acc_Rxx32d M7_dcmpyrwc_acc_Rss32 M7_dcmpyrwc_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyrwc_acc_Rxx32 & M7_dcmpyrwc_acc_Rxx32d & M7_dcmpyrwc_acc_Rss32 & M7_dcmpyrwc_acc_Rtt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:8;
@@ -39325,7 +39999,7 @@
   tmp46 = tmp22 + tmp45;
   local tmp47:8;
   tmp47 = M7_dcmpyrwc_acc_Rxx32 + tmp46;
-  M7_dcmpyrwc_acc_Rxx32 = tmp47;
+  M7_dcmpyrwc_acc_Rxx32d = tmp47;
 }
 
 :M7_dcmpyiw M7_dcmpyiw_Rdd32 M7_dcmpyiw_Rss32 M7_dcmpyiw_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiw_Rdd32 & M7_dcmpyiw_Rss32 & M7_dcmpyiw_Rtt32 {
@@ -39426,7 +40100,7 @@
   M7_dcmpyiw_Rdd32 = tmp46;
 }
 
-:M7_dcmpyiw_acc M7_dcmpyiw_acc_Rxx32 M7_dcmpyiw_acc_Rss32 M7_dcmpyiw_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiw_acc_Rxx32 & M7_dcmpyiw_acc_Rss32 & M7_dcmpyiw_acc_Rtt32 {
+:M7_dcmpyiw_acc M7_dcmpyiw_acc_Rxx32 M7_dcmpyiw_acc_Rxx32d M7_dcmpyiw_acc_Rss32 M7_dcmpyiw_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiw_acc_Rxx32 & M7_dcmpyiw_acc_Rxx32d & M7_dcmpyiw_acc_Rss32 & M7_dcmpyiw_acc_Rtt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:8;
@@ -39523,7 +40197,7 @@
   tmp46 = tmp22 + tmp45;
   local tmp47:8;
   tmp47 = M7_dcmpyiw_acc_Rxx32 + tmp46;
-  M7_dcmpyiw_acc_Rxx32 = tmp47;
+  M7_dcmpyiw_acc_Rxx32d = tmp47;
 }
 
 :M7_dcmpyiwc M7_dcmpyiwc_Rdd32 M7_dcmpyiwc_Rss32 M7_dcmpyiwc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiwc_Rdd32 & M7_dcmpyiwc_Rss32 & M7_dcmpyiwc_Rtt32 {
@@ -39624,7 +40298,7 @@
   M7_dcmpyiwc_Rdd32 = tmp46;
 }
 
-:M7_dcmpyiwc_acc M7_dcmpyiwc_acc_Rxx32 M7_dcmpyiwc_acc_Rss32 M7_dcmpyiwc_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiwc_acc_Rxx32 & M7_dcmpyiwc_acc_Rss32 & M7_dcmpyiwc_acc_Rtt32 {
+:M7_dcmpyiwc_acc M7_dcmpyiwc_acc_Rxx32 M7_dcmpyiwc_acc_Rxx32d M7_dcmpyiwc_acc_Rss32 M7_dcmpyiwc_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_dcmpyiwc_acc_Rxx32 & M7_dcmpyiwc_acc_Rxx32d & M7_dcmpyiwc_acc_Rss32 & M7_dcmpyiwc_acc_Rtt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:8;
@@ -39721,7 +40395,7 @@
   tmp46 = tmp22 - tmp45;
   local tmp47:8;
   tmp47 = M7_dcmpyiwc_acc_Rxx32 + tmp46;
-  M7_dcmpyiwc_acc_Rxx32 = tmp47;
+  M7_dcmpyiwc_acc_Rxx32d = tmp47;
 }
 
 :M7_wcmpyrw M7_wcmpyrw_Rd32 M7_wcmpyrw_Rss32 M7_wcmpyrw_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M7_wcmpyrw_Rd32 & M7_wcmpyrw_Rss32 & M7_wcmpyrw_Rtt32 unimpl
@@ -42161,7 +42835,7 @@
   A2_combine_ll_Rd32 = tmp18;
 }
 
-:A2_tfril A2_tfril_Rx32 A2_tfril_u16 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfril_Rx32 & A2_tfril_u16 {
+:A2_tfril A2_tfril_Rx32 A2_tfril_Rx32d A2_tfril_u16 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfril_Rx32 & A2_tfril_Rx32d & A2_tfril_u16 {
   local tmp0:8;
   tmp0 = 65535;
   local tmp1:4;
@@ -42198,10 +42872,10 @@
   tmp16 = tmp9 << tmp15;
   local tmp17:8;
   tmp17 = tmp8 | tmp16;
-  A2_tfril_Rx32 = tmp17:4;
+  A2_tfril_Rx32d = tmp17:4;
 }
 
-:A2_tfrih A2_tfrih_Rx32 A2_tfrih_u16 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrih_Rx32 & A2_tfrih_u16 {
+:A2_tfrih A2_tfrih_Rx32 A2_tfrih_Rx32d A2_tfrih_u16 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrih_Rx32 & A2_tfrih_Rx32d & A2_tfrih_u16 {
   local tmp0:8;
   tmp0 = 65535;
   local tmp1:4;
@@ -42238,7 +42912,7 @@
   tmp16 = tmp9 << tmp15;
   local tmp17:8;
   tmp17 = tmp8 | tmp16;
-  A2_tfrih_Rx32 = tmp17:4;
+  A2_tfrih_Rx32d = tmp17:4;
 }
 
 :A2_tfrcrr A2_tfrcrr_Rd32 A2_tfrcrr_Cs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & A2_tfrcrr_Rd32 & A2_tfrcrr_Cs32 {
@@ -42275,20 +42949,20 @@
   A2_xor_Rd32 = tmp0;
 }
 
-:M2_xor_xacc M2_xor_xacc_Rx32 M2_xor_xacc_Rs32 M2_xor_xacc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_xor_xacc_Rx32 & M2_xor_xacc_Rs32 & M2_xor_xacc_Rt32 {
+:M2_xor_xacc M2_xor_xacc_Rx32 M2_xor_xacc_Rx32d M2_xor_xacc_Rs32 M2_xor_xacc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_xor_xacc_Rx32 & M2_xor_xacc_Rx32d & M2_xor_xacc_Rs32 & M2_xor_xacc_Rt32 {
   local tmp0:4;
   tmp0 = M2_xor_xacc_Rs32 ^ M2_xor_xacc_Rt32;
   local tmp1:4;
   tmp1 = M2_xor_xacc_Rx32 ^ tmp0;
-  M2_xor_xacc_Rx32 = tmp1;
+  M2_xor_xacc_Rx32d = tmp1;
 }
 
-:M4_xor_xacc M4_xor_xacc_Rxx32 M4_xor_xacc_Rss32 M4_xor_xacc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_xor_xacc_Rxx32 & M4_xor_xacc_Rss32 & M4_xor_xacc_Rtt32 {
+:M4_xor_xacc M4_xor_xacc_Rxx32 M4_xor_xacc_Rxx32d M4_xor_xacc_Rss32 M4_xor_xacc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & M4_xor_xacc_Rxx32 & M4_xor_xacc_Rxx32d & M4_xor_xacc_Rss32 & M4_xor_xacc_Rtt32 {
   local tmp0:8;
   tmp0 = M4_xor_xacc_Rss32 ^ M4_xor_xacc_Rtt32;
   local tmp1:8;
   tmp1 = M4_xor_xacc_Rxx32 ^ tmp0;
-  M4_xor_xacc_Rxx32 = tmp1;
+  M4_xor_xacc_Rxx32d = tmp1;
 }
 
 :A4_andn A4_andn_Rd32 A4_andn_Rt32 A4_andn_Rs32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 1 & A4_andn_Rd32 & A4_andn_Rt32 & A4_andn_Rs32 {
@@ -42339,122 +43013,122 @@
   S4_subaddi_Rd32 = tmp1;
 }
 
-:M4_and_and M4_and_and_Rx32 M4_and_and_Rs32 M4_and_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_and_Rx32 & M4_and_and_Rs32 & M4_and_and_Rt32 {
+:M4_and_and M4_and_and_Rx32 M4_and_and_Rx32d M4_and_and_Rs32 M4_and_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_and_Rx32 & M4_and_and_Rx32d & M4_and_and_Rs32 & M4_and_and_Rt32 {
   local tmp0:4;
   tmp0 = M4_and_and_Rs32 & M4_and_and_Rt32;
   local tmp1:4;
   tmp1 = M4_and_and_Rx32 & tmp0;
-  M4_and_and_Rx32 = tmp1;
+  M4_and_and_Rx32d = tmp1;
 }
 
-:M4_and_andn M4_and_andn_Rx32 M4_and_andn_Rs32 M4_and_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_andn_Rx32 & M4_and_andn_Rs32 & M4_and_andn_Rt32 {
+:M4_and_andn M4_and_andn_Rx32 M4_and_andn_Rx32d M4_and_andn_Rs32 M4_and_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_andn_Rx32 & M4_and_andn_Rx32d & M4_and_andn_Rs32 & M4_and_andn_Rt32 {
   local tmp0:4;
   tmp0 = ~ M4_and_andn_Rt32;
   local tmp1:4;
   tmp1 = M4_and_andn_Rs32 & tmp0;
   local tmp2:4;
   tmp2 = M4_and_andn_Rx32 & tmp1;
-  M4_and_andn_Rx32 = tmp2;
+  M4_and_andn_Rx32d = tmp2;
 }
 
-:M4_and_or M4_and_or_Rx32 M4_and_or_Rs32 M4_and_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_or_Rx32 & M4_and_or_Rs32 & M4_and_or_Rt32 {
+:M4_and_or M4_and_or_Rx32 M4_and_or_Rx32d M4_and_or_Rs32 M4_and_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_or_Rx32 & M4_and_or_Rx32d & M4_and_or_Rs32 & M4_and_or_Rt32 {
   local tmp0:4;
   tmp0 = M4_and_or_Rs32 | M4_and_or_Rt32;
   local tmp1:4;
   tmp1 = M4_and_or_Rx32 & tmp0;
-  M4_and_or_Rx32 = tmp1;
+  M4_and_or_Rx32d = tmp1;
 }
 
-:M4_and_xor M4_and_xor_Rx32 M4_and_xor_Rs32 M4_and_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_xor_Rx32 & M4_and_xor_Rs32 & M4_and_xor_Rt32 {
+:M4_and_xor M4_and_xor_Rx32 M4_and_xor_Rx32d M4_and_xor_Rs32 M4_and_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_and_xor_Rx32 & M4_and_xor_Rx32d & M4_and_xor_Rs32 & M4_and_xor_Rt32 {
   local tmp0:4;
   tmp0 = M4_and_xor_Rs32 ^ M4_and_xor_Rt32;
   local tmp1:4;
   tmp1 = M4_and_xor_Rx32 & tmp0;
-  M4_and_xor_Rx32 = tmp1;
+  M4_and_xor_Rx32d = tmp1;
 }
 
-:M4_or_and M4_or_and_Rx32 M4_or_and_Rs32 M4_or_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_and_Rx32 & M4_or_and_Rs32 & M4_or_and_Rt32 {
+:M4_or_and M4_or_and_Rx32 M4_or_and_Rx32d M4_or_and_Rs32 M4_or_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_and_Rx32 & M4_or_and_Rx32d & M4_or_and_Rs32 & M4_or_and_Rt32 {
   local tmp0:4;
   tmp0 = M4_or_and_Rs32 & M4_or_and_Rt32;
   local tmp1:4;
   tmp1 = M4_or_and_Rx32 | tmp0;
-  M4_or_and_Rx32 = tmp1;
+  M4_or_and_Rx32d = tmp1;
 }
 
-:M4_or_andn M4_or_andn_Rx32 M4_or_andn_Rs32 M4_or_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_andn_Rx32 & M4_or_andn_Rs32 & M4_or_andn_Rt32 {
+:M4_or_andn M4_or_andn_Rx32 M4_or_andn_Rx32d M4_or_andn_Rs32 M4_or_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_andn_Rx32 & M4_or_andn_Rx32d & M4_or_andn_Rs32 & M4_or_andn_Rt32 {
   local tmp0:4;
   tmp0 = ~ M4_or_andn_Rt32;
   local tmp1:4;
   tmp1 = M4_or_andn_Rs32 & tmp0;
   local tmp2:4;
   tmp2 = M4_or_andn_Rx32 | tmp1;
-  M4_or_andn_Rx32 = tmp2;
+  M4_or_andn_Rx32d = tmp2;
 }
 
-:M4_or_or M4_or_or_Rx32 M4_or_or_Rs32 M4_or_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_or_Rx32 & M4_or_or_Rs32 & M4_or_or_Rt32 {
+:M4_or_or M4_or_or_Rx32 M4_or_or_Rx32d M4_or_or_Rs32 M4_or_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_or_Rx32 & M4_or_or_Rx32d & M4_or_or_Rs32 & M4_or_or_Rt32 {
   local tmp0:4;
   tmp0 = M4_or_or_Rs32 | M4_or_or_Rt32;
   local tmp1:4;
   tmp1 = M4_or_or_Rx32 | tmp0;
-  M4_or_or_Rx32 = tmp1;
+  M4_or_or_Rx32d = tmp1;
 }
 
-:M4_or_xor M4_or_xor_Rx32 M4_or_xor_Rs32 M4_or_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_xor_Rx32 & M4_or_xor_Rs32 & M4_or_xor_Rt32 {
+:M4_or_xor M4_or_xor_Rx32 M4_or_xor_Rx32d M4_or_xor_Rs32 M4_or_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_or_xor_Rx32 & M4_or_xor_Rx32d & M4_or_xor_Rs32 & M4_or_xor_Rt32 {
   local tmp0:4;
   tmp0 = M4_or_xor_Rs32 ^ M4_or_xor_Rt32;
   local tmp1:4;
   tmp1 = M4_or_xor_Rx32 | tmp0;
-  M4_or_xor_Rx32 = tmp1;
+  M4_or_xor_Rx32d = tmp1;
 }
 
-:S4_or_andix S4_or_andix_Rx32 S4_or_andix_Ru32 S4_or_andix_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andix_Rx32 & S4_or_andix_Ru32 & S4_or_andix_s10 {
+:S4_or_andix S4_or_andix_Rx32 S4_or_andix_Rx32d S4_or_andix_Ru32 S4_or_andix_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andix_Rx32 & S4_or_andix_Rx32d & S4_or_andix_Ru32 & S4_or_andix_s10 {
   local tmp0:4;
   tmp0 = S4_or_andix_Rx32 & S4_or_andix_s10;
   local tmp1:4;
   tmp1 = S4_or_andix_Ru32 | tmp0;
-  S4_or_andix_Rx32 = tmp1;
+  S4_or_andix_Rx32d = tmp1;
 }
 
-:S4_or_andi S4_or_andi_Rx32 S4_or_andi_Rs32 S4_or_andi_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andi_Rx32 & S4_or_andi_Rs32 & S4_or_andi_s10 {
+:S4_or_andi S4_or_andi_Rx32 S4_or_andi_Rx32d S4_or_andi_Rs32 S4_or_andi_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_andi_Rx32 & S4_or_andi_Rx32d & S4_or_andi_Rs32 & S4_or_andi_s10 {
   local tmp0:4;
   tmp0 = S4_or_andi_Rs32 & S4_or_andi_s10;
   local tmp1:4;
   tmp1 = S4_or_andi_Rx32 | tmp0;
-  S4_or_andi_Rx32 = tmp1;
+  S4_or_andi_Rx32d = tmp1;
 }
 
-:S4_or_ori S4_or_ori_Rx32 S4_or_ori_Rs32 S4_or_ori_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_ori_Rx32 & S4_or_ori_Rs32 & S4_or_ori_s10 {
+:S4_or_ori S4_or_ori_Rx32 S4_or_ori_Rx32d S4_or_ori_Rs32 S4_or_ori_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_or_ori_Rx32 & S4_or_ori_Rx32d & S4_or_ori_Rs32 & S4_or_ori_s10 {
   local tmp0:4;
   tmp0 = S4_or_ori_Rs32 | S4_or_ori_s10;
   local tmp1:4;
   tmp1 = S4_or_ori_Rx32 | tmp0;
-  S4_or_ori_Rx32 = tmp1;
+  S4_or_ori_Rx32d = tmp1;
 }
 
-:M4_xor_and M4_xor_and_Rx32 M4_xor_and_Rs32 M4_xor_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_and_Rx32 & M4_xor_and_Rs32 & M4_xor_and_Rt32 {
+:M4_xor_and M4_xor_and_Rx32 M4_xor_and_Rx32d M4_xor_and_Rs32 M4_xor_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_and_Rx32 & M4_xor_and_Rx32d & M4_xor_and_Rs32 & M4_xor_and_Rt32 {
   local tmp0:4;
   tmp0 = M4_xor_and_Rs32 & M4_xor_and_Rt32;
   local tmp1:4;
   tmp1 = M4_xor_and_Rx32 ^ tmp0;
-  M4_xor_and_Rx32 = tmp1;
+  M4_xor_and_Rx32d = tmp1;
 }
 
-:M4_xor_or M4_xor_or_Rx32 M4_xor_or_Rs32 M4_xor_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_or_Rx32 & M4_xor_or_Rs32 & M4_xor_or_Rt32 {
+:M4_xor_or M4_xor_or_Rx32 M4_xor_or_Rx32d M4_xor_or_Rs32 M4_xor_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_or_Rx32 & M4_xor_or_Rx32d & M4_xor_or_Rs32 & M4_xor_or_Rt32 {
   local tmp0:4;
   tmp0 = M4_xor_or_Rs32 | M4_xor_or_Rt32;
   local tmp1:4;
   tmp1 = M4_xor_or_Rx32 ^ tmp0;
-  M4_xor_or_Rx32 = tmp1;
+  M4_xor_or_Rx32d = tmp1;
 }
 
-:M4_xor_andn M4_xor_andn_Rx32 M4_xor_andn_Rs32 M4_xor_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_andn_Rx32 & M4_xor_andn_Rs32 & M4_xor_andn_Rt32 {
+:M4_xor_andn M4_xor_andn_Rx32 M4_xor_andn_Rx32d M4_xor_andn_Rs32 M4_xor_andn_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M4_xor_andn_Rx32 & M4_xor_andn_Rx32d & M4_xor_andn_Rs32 & M4_xor_andn_Rt32 {
   local tmp0:4;
   tmp0 = ~ M4_xor_andn_Rt32;
   local tmp1:4;
   tmp1 = M4_xor_andn_Rs32 & tmp0;
   local tmp2:4;
   tmp2 = M4_xor_andn_Rx32 ^ tmp1;
-  M4_xor_andn_Rx32 = tmp2;
+  M4_xor_andn_Rx32d = tmp2;
 }
 
 :A2_subri A2_subri_Rd32 A2_subri_Rs32 A2_subri_s10 is phase = 1 & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 1 & b30 = 1 & b31 = 0 & A2_subri_Rd32 & A2_subri_Rs32 & A2_subri_s10 {
@@ -45096,7 +45770,7 @@
   A2_vraddub_Rdd32 = tmp368;
 }
 
-:A2_vraddub_acc A2_vraddub_acc_Rxx32 A2_vraddub_acc_Rss32 A2_vraddub_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vraddub_acc_Rxx32 & A2_vraddub_acc_Rss32 & A2_vraddub_acc_Rtt32 {
+:A2_vraddub_acc A2_vraddub_acc_Rxx32 A2_vraddub_acc_Rxx32d A2_vraddub_acc_Rss32 A2_vraddub_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vraddub_acc_Rxx32 & A2_vraddub_acc_Rxx32d & A2_vraddub_acc_Rss32 & A2_vraddub_acc_Rtt32 {
   local i:4;
   local tmp0:8;
   tmp0 = 4294967295;
@@ -45190,7 +45864,7 @@
   tmp44 = tmp39 << tmp43;
   local tmp45:8;
   tmp45 = tmp7 | tmp44;
-  A2_vraddub_acc_Rxx32 = tmp45;
+  A2_vraddub_acc_Rxx32d = tmp45;
   local tmp46:8;
   tmp46 = 4294967295;
   local tmp47:4;
@@ -45283,7 +45957,7 @@
   tmp90 = tmp85 << tmp89;
   local tmp91:8;
   tmp91 = tmp53 | tmp90;
-  A2_vraddub_acc_Rxx32 = tmp91;
+  A2_vraddub_acc_Rxx32d = tmp91;
   local tmp92:8;
   tmp92 = 4294967295;
   local tmp93:4;
@@ -45376,7 +46050,7 @@
   tmp136 = tmp131 << tmp135;
   local tmp137:8;
   tmp137 = tmp99 | tmp136;
-  A2_vraddub_acc_Rxx32 = tmp137;
+  A2_vraddub_acc_Rxx32d = tmp137;
   local tmp138:8;
   tmp138 = 4294967295;
   local tmp139:4;
@@ -45469,7 +46143,7 @@
   tmp182 = tmp177 << tmp181;
   local tmp183:8;
   tmp183 = tmp145 | tmp182;
-  A2_vraddub_acc_Rxx32 = tmp183;
+  A2_vraddub_acc_Rxx32d = tmp183;
   local tmp184:8;
   tmp184 = 4294967295;
   local tmp185:4;
@@ -45562,7 +46236,7 @@
   tmp228 = tmp223 << tmp227;
   local tmp229:8;
   tmp229 = tmp191 | tmp228;
-  A2_vraddub_acc_Rxx32 = tmp229;
+  A2_vraddub_acc_Rxx32d = tmp229;
   local tmp230:8;
   tmp230 = 4294967295;
   local tmp231:4;
@@ -45655,7 +46329,7 @@
   tmp274 = tmp269 << tmp273;
   local tmp275:8;
   tmp275 = tmp237 | tmp274;
-  A2_vraddub_acc_Rxx32 = tmp275;
+  A2_vraddub_acc_Rxx32d = tmp275;
   local tmp276:8;
   tmp276 = 4294967295;
   local tmp277:4;
@@ -45748,7 +46422,7 @@
   tmp320 = tmp315 << tmp319;
   local tmp321:8;
   tmp321 = tmp283 | tmp320;
-  A2_vraddub_acc_Rxx32 = tmp321;
+  A2_vraddub_acc_Rxx32d = tmp321;
   local tmp322:8;
   tmp322 = 4294967295;
   local tmp323:4;
@@ -45841,7 +46515,7 @@
   tmp366 = tmp361 << tmp365;
   local tmp367:8;
   tmp367 = tmp329 | tmp366;
-  A2_vraddub_acc_Rxx32 = tmp367;
+  A2_vraddub_acc_Rxx32d = tmp367;
 }
 
 :M2_vraddh M2_vraddh_Rd32 M2_vraddh_Rss32 M2_vraddh_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & M2_vraddh_Rd32 & M2_vraddh_Rss32 & M2_vraddh_Rtt32 {
@@ -47282,7 +47956,7 @@
 
 :A2_vrsadub A2_vrsadub_Rdd32 A2_vrsadub_Rss32 A2_vrsadub_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vrsadub_Rdd32 & A2_vrsadub_Rss32 & A2_vrsadub_Rtt32 unimpl
 
-:A2_vrsadub_acc A2_vrsadub_acc_Rxx32 A2_vrsadub_acc_Rss32 A2_vrsadub_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vrsadub_acc_Rxx32 & A2_vrsadub_acc_Rss32 & A2_vrsadub_acc_Rtt32 unimpl
+:A2_vrsadub_acc A2_vrsadub_acc_Rxx32 A2_vrsadub_acc_Rxx32d A2_vrsadub_acc_Rss32 A2_vrsadub_acc_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A2_vrsadub_acc_Rxx32 & A2_vrsadub_acc_Rxx32d & A2_vrsadub_acc_Rss32 & A2_vrsadub_acc_Rtt32 unimpl
 
 :A2_vavgub A2_vavgub_Rdd32 A2_vavgub_Rss32 A2_vavgub_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vavgub_Rdd32 & A2_vavgub_Rss32 & A2_vavgub_Rtt32 {
   local i:4;
@@ -51714,7 +52388,7 @@
 
 :A7_vclip A7_vclip_Rdd32 A7_vclip_Rss32 A7_vclip_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A7_vclip_Rdd32 & A7_vclip_Rss32 & A7_vclip_u5 unimpl
 
-:A4_vrminh A4_vrminh_Rxx32 A4_vrminh_Rss32 A4_vrminh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminh_Rxx32 & A4_vrminh_Rss32 & A4_vrminh_Ru32 {
+:A4_vrminh A4_vrminh_Rxx32 A4_vrminh_Rxx32d A4_vrminh_Rss32 A4_vrminh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminh_Rxx32 & A4_vrminh_Rxx32d & A4_vrminh_Rss32 & A4_vrminh_Ru32 {
   local i:4;
   local min:8;
   local addr:4;
@@ -52016,7 +52690,7 @@
   tmp136 = tmp131 << tmp135;
   local tmp137:8;
   tmp137 = tmp129 | tmp136;
-  A4_vrminh_Rxx32 = tmp137;
+  A4_vrminh_Rxx32d = tmp137;
   local tmp138:8;
   tmp138 = 4294967295;
   local tmp139:4;
@@ -52051,10 +52725,10 @@
   tmp153 = tmp148 << tmp152;
   local tmp154:8;
   tmp154 = tmp145 | tmp153;
-  A4_vrminh_Rxx32 = tmp154;
+  A4_vrminh_Rxx32d = tmp154;
 }
 
-:A4_vrmaxh A4_vrmaxh_Rxx32 A4_vrmaxh_Rss32 A4_vrmaxh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxh_Rxx32 & A4_vrmaxh_Rss32 & A4_vrmaxh_Ru32 {
+:A4_vrmaxh A4_vrmaxh_Rxx32 A4_vrmaxh_Rxx32d A4_vrmaxh_Rss32 A4_vrmaxh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxh_Rxx32 & A4_vrmaxh_Rxx32d & A4_vrmaxh_Rss32 & A4_vrmaxh_Ru32 {
   local i:4;
   local max:8;
   local addr:4;
@@ -52356,7 +53030,7 @@
   tmp136 = tmp131 << tmp135;
   local tmp137:8;
   tmp137 = tmp129 | tmp136;
-  A4_vrmaxh_Rxx32 = tmp137;
+  A4_vrmaxh_Rxx32d = tmp137;
   local tmp138:8;
   tmp138 = 4294967295;
   local tmp139:4;
@@ -52391,10 +53065,10 @@
   tmp153 = tmp148 << tmp152;
   local tmp154:8;
   tmp154 = tmp145 | tmp153;
-  A4_vrmaxh_Rxx32 = tmp154;
+  A4_vrmaxh_Rxx32d = tmp154;
 }
 
-:A4_vrminuh A4_vrminuh_Rxx32 A4_vrminuh_Rss32 A4_vrminuh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuh_Rxx32 & A4_vrminuh_Rss32 & A4_vrminuh_Ru32 {
+:A4_vrminuh A4_vrminuh_Rxx32 A4_vrminuh_Rxx32d A4_vrminuh_Rss32 A4_vrminuh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuh_Rxx32 & A4_vrminuh_Rxx32d & A4_vrminuh_Rss32 & A4_vrminuh_Ru32 {
   local i:4;
   local min:8;
   local addr:4;
@@ -52696,7 +53370,7 @@
   tmp136 = tmp131 << tmp135;
   local tmp137:8;
   tmp137 = tmp129 | tmp136;
-  A4_vrminuh_Rxx32 = tmp137;
+  A4_vrminuh_Rxx32d = tmp137;
   local tmp138:8;
   tmp138 = 4294967295;
   local tmp139:4;
@@ -52731,10 +53405,10 @@
   tmp153 = tmp148 << tmp152;
   local tmp154:8;
   tmp154 = tmp145 | tmp153;
-  A4_vrminuh_Rxx32 = tmp154;
+  A4_vrminuh_Rxx32d = tmp154;
 }
 
-:A4_vrmaxuh A4_vrmaxuh_Rxx32 A4_vrmaxuh_Rss32 A4_vrmaxuh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuh_Rxx32 & A4_vrmaxuh_Rss32 & A4_vrmaxuh_Ru32 {
+:A4_vrmaxuh A4_vrmaxuh_Rxx32 A4_vrmaxuh_Rxx32d A4_vrmaxuh_Rss32 A4_vrmaxuh_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuh_Rxx32 & A4_vrmaxuh_Rxx32d & A4_vrmaxuh_Rss32 & A4_vrmaxuh_Ru32 {
   local i:4;
   local max:8;
   local addr:4;
@@ -53036,7 +53710,7 @@
   tmp136 = tmp131 << tmp135;
   local tmp137:8;
   tmp137 = tmp129 | tmp136;
-  A4_vrmaxuh_Rxx32 = tmp137;
+  A4_vrmaxuh_Rxx32d = tmp137;
   local tmp138:8;
   tmp138 = 4294967295;
   local tmp139:4;
@@ -53071,10 +53745,10 @@
   tmp153 = tmp148 << tmp152;
   local tmp154:8;
   tmp154 = tmp145 | tmp153;
-  A4_vrmaxuh_Rxx32 = tmp154;
+  A4_vrmaxuh_Rxx32d = tmp154;
 }
 
-:A4_vrminw A4_vrminw_Rxx32 A4_vrminw_Rss32 A4_vrminw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminw_Rxx32 & A4_vrminw_Rss32 & A4_vrminw_Ru32 {
+:A4_vrminw A4_vrminw_Rxx32 A4_vrminw_Rxx32d A4_vrminw_Rss32 A4_vrminw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminw_Rxx32 & A4_vrminw_Rxx32d & A4_vrminw_Rss32 & A4_vrminw_Ru32 {
   local i:4;
   local min:8;
   local addr:4;
@@ -53258,7 +53932,7 @@
   tmp82 = tmp77 << tmp81;
   local tmp83:8;
   tmp83 = tmp75 | tmp82;
-  A4_vrminw_Rxx32 = tmp83;
+  A4_vrminw_Rxx32d = tmp83;
   local tmp84:8;
   tmp84 = 4294967295;
   local tmp85:4;
@@ -53293,10 +53967,10 @@
   tmp99 = tmp94 << tmp98;
   local tmp100:8;
   tmp100 = tmp91 | tmp99;
-  A4_vrminw_Rxx32 = tmp100;
+  A4_vrminw_Rxx32d = tmp100;
 }
 
-:A4_vrmaxw A4_vrmaxw_Rxx32 A4_vrmaxw_Rss32 A4_vrmaxw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxw_Rxx32 & A4_vrmaxw_Rss32 & A4_vrmaxw_Ru32 {
+:A4_vrmaxw A4_vrmaxw_Rxx32 A4_vrmaxw_Rxx32d A4_vrmaxw_Rss32 A4_vrmaxw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxw_Rxx32 & A4_vrmaxw_Rxx32d & A4_vrmaxw_Rss32 & A4_vrmaxw_Ru32 {
   local i:4;
   local max:8;
   local addr:4;
@@ -53480,7 +54154,7 @@
   tmp82 = tmp77 << tmp81;
   local tmp83:8;
   tmp83 = tmp75 | tmp82;
-  A4_vrmaxw_Rxx32 = tmp83;
+  A4_vrmaxw_Rxx32d = tmp83;
   local tmp84:8;
   tmp84 = 4294967295;
   local tmp85:4;
@@ -53515,10 +54189,10 @@
   tmp99 = tmp94 << tmp98;
   local tmp100:8;
   tmp100 = tmp91 | tmp99;
-  A4_vrmaxw_Rxx32 = tmp100;
+  A4_vrmaxw_Rxx32d = tmp100;
 }
 
-:A4_vrminuw A4_vrminuw_Rxx32 A4_vrminuw_Rss32 A4_vrminuw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuw_Rxx32 & A4_vrminuw_Rss32 & A4_vrminuw_Ru32 {
+:A4_vrminuw A4_vrminuw_Rxx32 A4_vrminuw_Rxx32d A4_vrminuw_Rss32 A4_vrminuw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrminuw_Rxx32 & A4_vrminuw_Rxx32d & A4_vrminuw_Rss32 & A4_vrminuw_Ru32 {
   local i:4;
   local min:8;
   local addr:4;
@@ -53702,7 +54376,7 @@
   tmp82 = tmp77 << tmp81;
   local tmp83:8;
   tmp83 = tmp75 | tmp82;
-  A4_vrminuw_Rxx32 = tmp83;
+  A4_vrminuw_Rxx32d = tmp83;
   local tmp84:8;
   tmp84 = 4294967295;
   local tmp85:4;
@@ -53737,10 +54411,10 @@
   tmp99 = tmp94 << tmp98;
   local tmp100:8;
   tmp100 = tmp91 | tmp99;
-  A4_vrminuw_Rxx32 = tmp100;
+  A4_vrminuw_Rxx32d = tmp100;
 }
 
-:A4_vrmaxuw A4_vrmaxuw_Rxx32 A4_vrmaxuw_Rss32 A4_vrmaxuw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuw_Rxx32 & A4_vrmaxuw_Rss32 & A4_vrmaxuw_Ru32 {
+:A4_vrmaxuw A4_vrmaxuw_Rxx32 A4_vrmaxuw_Rxx32d A4_vrmaxuw_Rss32 A4_vrmaxuw_Ru32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 1 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & A4_vrmaxuw_Rxx32 & A4_vrmaxuw_Rxx32d & A4_vrmaxuw_Rss32 & A4_vrmaxuw_Ru32 {
   local i:4;
   local max:8;
   local addr:4;
@@ -53924,7 +54598,7 @@
   tmp82 = tmp77 << tmp81;
   local tmp83:8;
   tmp83 = tmp75 | tmp82;
-  A4_vrmaxuw_Rxx32 = tmp83;
+  A4_vrmaxuw_Rxx32d = tmp83;
   local tmp84:8;
   tmp84 = 4294967295;
   local tmp85:4;
@@ -53959,7 +54633,7 @@
   tmp99 = tmp94 << tmp98;
   local tmp100:8;
   tmp100 = tmp91 | tmp99;
-  A4_vrmaxuw_Rxx32 = tmp100;
+  A4_vrmaxuw_Rxx32d = tmp100;
 }
 
 :A2_vminb A2_vminb_Rdd32 A2_vminb_Rtt32 A2_vminb_Rss32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & A2_vminb_Rdd32 & A2_vminb_Rtt32 & A2_vminb_Rss32 {
@@ -60810,7 +61484,7 @@
   A2_vmaxuw_Rdd32 = tmp111;
 }
 
-:A5_ACS A5_ACS_Rxx32 A5_ACS_Pe4 A5_ACS_Rss32 A5_ACS_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A5_ACS_Rxx32 & A5_ACS_Pe4 & A5_ACS_Rss32 & A5_ACS_Rtt32 unimpl
+:A5_ACS A5_ACS_Rxx32 A5_ACS_Rxx32d A5_ACS_Pe4 A5_ACS_Rss32 A5_ACS_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A5_ACS_Rxx32 & A5_ACS_Rxx32d & A5_ACS_Pe4 & A5_ACS_Rss32 & A5_ACS_Rtt32 unimpl
 
 :A6_vminub_RdP A6_vminub_RdP_Rdd32 A6_vminub_RdP_Pe4 A6_vminub_RdP_Rtt32 A6_vminub_RdP_Rss32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 0 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & A6_vminub_RdP_Rdd32 & A6_vminub_RdP_Pe4 & A6_vminub_RdP_Rtt32 & A6_vminub_RdP_Rss32 unimpl
 
@@ -60860,15 +61534,15 @@
 
 :F2_sfmpy F2_sfmpy_Rd32 F2_sfmpy_Rs32 F2_sfmpy_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sfmpy_Rd32 & F2_sfmpy_Rs32 & F2_sfmpy_Rt32 unimpl
 
-:F2_sffma F2_sffma_Rx32 F2_sffma_Rs32 F2_sffma_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_Rx32 & F2_sffma_Rs32 & F2_sffma_Rt32 unimpl
+:F2_sffma F2_sffma_Rx32 F2_sffma_Rx32d F2_sffma_Rs32 F2_sffma_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_Rx32 & F2_sffma_Rx32d & F2_sffma_Rs32 & F2_sffma_Rt32 unimpl
 
-:F2_sffma_sc F2_sffma_sc_Rx32 F2_sffma_sc_Rs32 F2_sffma_sc_Rt32 F2_sffma_sc_Pu4 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_sc_Rx32 & F2_sffma_sc_Rs32 & F2_sffma_sc_Rt32 & F2_sffma_sc_Pu4 unimpl
+:F2_sffma_sc F2_sffma_sc_Rx32 F2_sffma_sc_Rx32d F2_sffma_sc_Rs32 F2_sffma_sc_Rt32 F2_sffma_sc_Pu4 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b7 = 1 & b13 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_sc_Rx32 & F2_sffma_sc_Rx32d & F2_sffma_sc_Rs32 & F2_sffma_sc_Rt32 & F2_sffma_sc_Pu4 unimpl
 
-:F2_sffms F2_sffms_Rx32 F2_sffms_Rs32 F2_sffms_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_Rx32 & F2_sffms_Rs32 & F2_sffms_Rt32 unimpl
+:F2_sffms F2_sffms_Rx32 F2_sffms_Rx32d F2_sffms_Rs32 F2_sffms_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_Rx32 & F2_sffms_Rx32d & F2_sffms_Rs32 & F2_sffms_Rt32 unimpl
 
-:F2_sffma_lib F2_sffma_lib_Rx32 F2_sffma_lib_Rs32 F2_sffma_lib_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_lib_Rx32 & F2_sffma_lib_Rs32 & F2_sffma_lib_Rt32 unimpl
+:F2_sffma_lib F2_sffma_lib_Rx32 F2_sffma_lib_Rx32d F2_sffma_lib_Rs32 F2_sffma_lib_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffma_lib_Rx32 & F2_sffma_lib_Rx32d & F2_sffma_lib_Rs32 & F2_sffma_lib_Rt32 unimpl
 
-:F2_sffms_lib F2_sffms_lib_Rx32 F2_sffms_lib_Rs32 F2_sffms_lib_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_lib_Rx32 & F2_sffms_lib_Rs32 & F2_sffms_lib_Rt32 unimpl
+:F2_sffms_lib F2_sffms_lib_Rx32 F2_sffms_lib_Rx32d F2_sffms_lib_Rs32 F2_sffms_lib_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_sffms_lib_Rx32 & F2_sffms_lib_Rx32d & F2_sffms_lib_Rs32 & F2_sffms_lib_Rt32 unimpl
 
 :F2_sfcmpeq F2_sfcmpeq_Pd4 F2_sfcmpeq_Rs32 F2_sfcmpeq_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & F2_sfcmpeq_Pd4 & F2_sfcmpeq_Rs32 & F2_sfcmpeq_Rt32 unimpl
 
@@ -61075,7 +61749,7 @@
 <done_43>
 }
 
-:F2_dfmpylh F2_dfmpylh_Rxx32 F2_dfmpylh_Rss32 F2_dfmpylh_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpylh_Rxx32 & F2_dfmpylh_Rss32 & F2_dfmpylh_Rtt32 {
+:F2_dfmpylh F2_dfmpylh_Rxx32 F2_dfmpylh_Rxx32d F2_dfmpylh_Rss32 F2_dfmpylh_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpylh_Rxx32 & F2_dfmpylh_Rxx32d & F2_dfmpylh_Rss32 & F2_dfmpylh_Rtt32 {
   local tmp0:8;
   local tmp1:4;
   local tmp2:4;
@@ -61142,10 +61816,10 @@
   tmp31 = tmp28 << tmp30;
   local tmp32:8;
   tmp32 = F2_dfmpylh_Rxx32 + tmp31;
-  F2_dfmpylh_Rxx32 = tmp32;
+  F2_dfmpylh_Rxx32d = tmp32;
 }
 
-:F2_dfmpyhh F2_dfmpyhh_Rxx32 F2_dfmpyhh_Rss32 F2_dfmpyhh_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpyhh_Rxx32 & F2_dfmpyhh_Rss32 & F2_dfmpyhh_Rtt32 unimpl
+:F2_dfmpyhh F2_dfmpyhh_Rxx32 F2_dfmpyhh_Rxx32d F2_dfmpyhh_Rss32 F2_dfmpyhh_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 1 & F2_dfmpyhh_Rxx32 & F2_dfmpyhh_Rxx32d & F2_dfmpyhh_Rss32 & F2_dfmpyhh_Rtt32 unimpl
 
 :F2_dfcmpeq F2_dfcmpeq_Pd4 F2_dfcmpeq_Rss32 F2_dfcmpeq_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & F2_dfcmpeq_Pd4 & F2_dfcmpeq_Rss32 & F2_dfcmpeq_Rtt32 unimpl
 
@@ -61846,7 +62520,7 @@
   S2_lsl_r_p_Rdd32 = tmp25;
 }
 
-:S2_asr_r_r_acc S2_asr_r_r_acc_Rx32 S2_asr_r_r_acc_Rs32 S2_asr_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_acc_Rx32 & S2_asr_r_r_acc_Rs32 & S2_asr_r_r_acc_Rt32 {
+:S2_asr_r_r_acc S2_asr_r_r_acc_Rx32 S2_asr_r_r_acc_Rx32d S2_asr_r_r_acc_Rs32 S2_asr_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_acc_Rx32 & S2_asr_r_r_acc_Rx32d & S2_asr_r_r_acc_Rs32 & S2_asr_r_r_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -61920,10 +62594,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asr_r_r_acc_Rx32 = tmp28:4;
+  S2_asr_r_r_acc_Rx32d = tmp28:4;
 }
 
-:S2_asl_r_r_acc S2_asl_r_r_acc_Rx32 S2_asl_r_r_acc_Rs32 S2_asl_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_acc_Rx32 & S2_asl_r_r_acc_Rs32 & S2_asl_r_r_acc_Rt32 {
+:S2_asl_r_r_acc S2_asl_r_r_acc_Rx32 S2_asl_r_r_acc_Rx32d S2_asl_r_r_acc_Rs32 S2_asl_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_acc_Rx32 & S2_asl_r_r_acc_Rx32d & S2_asl_r_r_acc_Rs32 & S2_asl_r_r_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -61997,10 +62671,10 @@
   tmp32 = tmp29 s>> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asl_r_r_acc_Rx32 = tmp28:4;
+  S2_asl_r_r_acc_Rx32d = tmp28:4;
 }
 
-:S2_lsr_r_r_acc S2_lsr_r_r_acc_Rx32 S2_lsr_r_r_acc_Rs32 S2_lsr_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_acc_Rx32 & S2_lsr_r_r_acc_Rs32 & S2_lsr_r_r_acc_Rt32 {
+:S2_lsr_r_r_acc S2_lsr_r_r_acc_Rx32 S2_lsr_r_r_acc_Rx32d S2_lsr_r_r_acc_Rs32 S2_lsr_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_acc_Rx32 & S2_lsr_r_r_acc_Rx32d & S2_lsr_r_r_acc_Rs32 & S2_lsr_r_r_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62074,10 +62748,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsr_r_r_acc_Rx32 = tmp28:4;
+  S2_lsr_r_r_acc_Rx32d = tmp28:4;
 }
 
-:S2_lsl_r_r_acc S2_lsl_r_r_acc_Rx32 S2_lsl_r_r_acc_Rs32 S2_lsl_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_acc_Rx32 & S2_lsl_r_r_acc_Rs32 & S2_lsl_r_r_acc_Rt32 {
+:S2_lsl_r_r_acc S2_lsl_r_r_acc_Rx32 S2_lsl_r_r_acc_Rx32d S2_lsl_r_r_acc_Rs32 S2_lsl_r_r_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_acc_Rx32 & S2_lsl_r_r_acc_Rx32d & S2_lsl_r_r_acc_Rs32 & S2_lsl_r_r_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62151,10 +62825,10 @@
   tmp32 = tmp29 >> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsl_r_r_acc_Rx32 = tmp28:4;
+  S2_lsl_r_r_acc_Rx32d = tmp28:4;
 }
 
-:S2_asr_r_p_acc S2_asr_r_p_acc_Rxx32 S2_asr_r_p_acc_Rss32 S2_asr_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_acc_Rxx32 & S2_asr_r_p_acc_Rss32 & S2_asr_r_p_acc_Rt32 {
+:S2_asr_r_p_acc S2_asr_r_p_acc_Rxx32 S2_asr_r_p_acc_Rxx32d S2_asr_r_p_acc_Rss32 S2_asr_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_acc_Rxx32 & S2_asr_r_p_acc_Rxx32d & S2_asr_r_p_acc_Rss32 & S2_asr_r_p_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62224,10 +62898,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asr_r_p_acc_Rxx32 = tmp27;
+  S2_asr_r_p_acc_Rxx32d = tmp27;
 }
 
-:S2_asl_r_p_acc S2_asl_r_p_acc_Rxx32 S2_asl_r_p_acc_Rss32 S2_asl_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_acc_Rxx32 & S2_asl_r_p_acc_Rss32 & S2_asl_r_p_acc_Rt32 {
+:S2_asl_r_p_acc S2_asl_r_p_acc_Rxx32 S2_asl_r_p_acc_Rxx32d S2_asl_r_p_acc_Rss32 S2_asl_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_acc_Rxx32 & S2_asl_r_p_acc_Rxx32d & S2_asl_r_p_acc_Rss32 & S2_asl_r_p_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62297,10 +62971,10 @@
   tmp30 = tmp28 s>> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asl_r_p_acc_Rxx32 = tmp27;
+  S2_asl_r_p_acc_Rxx32d = tmp27;
 }
 
-:S2_lsr_r_p_acc S2_lsr_r_p_acc_Rxx32 S2_lsr_r_p_acc_Rss32 S2_lsr_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_acc_Rxx32 & S2_lsr_r_p_acc_Rss32 & S2_lsr_r_p_acc_Rt32 {
+:S2_lsr_r_p_acc S2_lsr_r_p_acc_Rxx32 S2_lsr_r_p_acc_Rxx32d S2_lsr_r_p_acc_Rss32 S2_lsr_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_acc_Rxx32 & S2_lsr_r_p_acc_Rxx32d & S2_lsr_r_p_acc_Rss32 & S2_lsr_r_p_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62370,10 +63044,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsr_r_p_acc_Rxx32 = tmp27;
+  S2_lsr_r_p_acc_Rxx32d = tmp27;
 }
 
-:S2_lsl_r_p_acc S2_lsl_r_p_acc_Rxx32 S2_lsl_r_p_acc_Rss32 S2_lsl_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_acc_Rxx32 & S2_lsl_r_p_acc_Rss32 & S2_lsl_r_p_acc_Rt32 {
+:S2_lsl_r_p_acc S2_lsl_r_p_acc_Rxx32 S2_lsl_r_p_acc_Rxx32d S2_lsl_r_p_acc_Rss32 S2_lsl_r_p_acc_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_acc_Rxx32 & S2_lsl_r_p_acc_Rxx32d & S2_lsl_r_p_acc_Rss32 & S2_lsl_r_p_acc_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62443,10 +63117,10 @@
   tmp30 = tmp28 >> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsl_r_p_acc_Rxx32 = tmp27;
+  S2_lsl_r_p_acc_Rxx32d = tmp27;
 }
 
-:S2_asr_r_r_nac S2_asr_r_r_nac_Rx32 S2_asr_r_r_nac_Rs32 S2_asr_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_nac_Rx32 & S2_asr_r_r_nac_Rs32 & S2_asr_r_r_nac_Rt32 {
+:S2_asr_r_r_nac S2_asr_r_r_nac_Rx32 S2_asr_r_r_nac_Rx32d S2_asr_r_r_nac_Rs32 S2_asr_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_nac_Rx32 & S2_asr_r_r_nac_Rx32d & S2_asr_r_r_nac_Rs32 & S2_asr_r_r_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62520,10 +63194,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asr_r_r_nac_Rx32 = tmp28:4;
+  S2_asr_r_r_nac_Rx32d = tmp28:4;
 }
 
-:S2_asl_r_r_nac S2_asl_r_r_nac_Rx32 S2_asl_r_r_nac_Rs32 S2_asl_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_nac_Rx32 & S2_asl_r_r_nac_Rs32 & S2_asl_r_r_nac_Rt32 {
+:S2_asl_r_r_nac S2_asl_r_r_nac_Rx32 S2_asl_r_r_nac_Rx32d S2_asl_r_r_nac_Rs32 S2_asl_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_nac_Rx32 & S2_asl_r_r_nac_Rx32d & S2_asl_r_r_nac_Rs32 & S2_asl_r_r_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62597,10 +63271,10 @@
   tmp32 = tmp29 s>> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asl_r_r_nac_Rx32 = tmp28:4;
+  S2_asl_r_r_nac_Rx32d = tmp28:4;
 }
 
-:S2_lsr_r_r_nac S2_lsr_r_r_nac_Rx32 S2_lsr_r_r_nac_Rs32 S2_lsr_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_nac_Rx32 & S2_lsr_r_r_nac_Rs32 & S2_lsr_r_r_nac_Rt32 {
+:S2_lsr_r_r_nac S2_lsr_r_r_nac_Rx32 S2_lsr_r_r_nac_Rx32d S2_lsr_r_r_nac_Rs32 S2_lsr_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_nac_Rx32 & S2_lsr_r_r_nac_Rx32d & S2_lsr_r_r_nac_Rs32 & S2_lsr_r_r_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62674,10 +63348,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsr_r_r_nac_Rx32 = tmp28:4;
+  S2_lsr_r_r_nac_Rx32d = tmp28:4;
 }
 
-:S2_lsl_r_r_nac S2_lsl_r_r_nac_Rx32 S2_lsl_r_r_nac_Rs32 S2_lsl_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_nac_Rx32 & S2_lsl_r_r_nac_Rs32 & S2_lsl_r_r_nac_Rt32 {
+:S2_lsl_r_r_nac S2_lsl_r_r_nac_Rx32 S2_lsl_r_r_nac_Rx32d S2_lsl_r_r_nac_Rs32 S2_lsl_r_r_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_nac_Rx32 & S2_lsl_r_r_nac_Rx32d & S2_lsl_r_r_nac_Rs32 & S2_lsl_r_r_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62751,10 +63425,10 @@
   tmp32 = tmp29 >> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsl_r_r_nac_Rx32 = tmp28:4;
+  S2_lsl_r_r_nac_Rx32d = tmp28:4;
 }
 
-:S2_asr_r_p_nac S2_asr_r_p_nac_Rxx32 S2_asr_r_p_nac_Rss32 S2_asr_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_nac_Rxx32 & S2_asr_r_p_nac_Rss32 & S2_asr_r_p_nac_Rt32 {
+:S2_asr_r_p_nac S2_asr_r_p_nac_Rxx32 S2_asr_r_p_nac_Rxx32d S2_asr_r_p_nac_Rss32 S2_asr_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_nac_Rxx32 & S2_asr_r_p_nac_Rxx32d & S2_asr_r_p_nac_Rss32 & S2_asr_r_p_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62824,10 +63498,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asr_r_p_nac_Rxx32 = tmp27;
+  S2_asr_r_p_nac_Rxx32d = tmp27;
 }
 
-:S2_asl_r_p_nac S2_asl_r_p_nac_Rxx32 S2_asl_r_p_nac_Rss32 S2_asl_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_nac_Rxx32 & S2_asl_r_p_nac_Rss32 & S2_asl_r_p_nac_Rt32 {
+:S2_asl_r_p_nac S2_asl_r_p_nac_Rxx32 S2_asl_r_p_nac_Rxx32d S2_asl_r_p_nac_Rss32 S2_asl_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_nac_Rxx32 & S2_asl_r_p_nac_Rxx32d & S2_asl_r_p_nac_Rss32 & S2_asl_r_p_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62897,10 +63571,10 @@
   tmp30 = tmp28 s>> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asl_r_p_nac_Rxx32 = tmp27;
+  S2_asl_r_p_nac_Rxx32d = tmp27;
 }
 
-:S2_lsr_r_p_nac S2_lsr_r_p_nac_Rxx32 S2_lsr_r_p_nac_Rss32 S2_lsr_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_nac_Rxx32 & S2_lsr_r_p_nac_Rss32 & S2_lsr_r_p_nac_Rt32 {
+:S2_lsr_r_p_nac S2_lsr_r_p_nac_Rxx32 S2_lsr_r_p_nac_Rxx32d S2_lsr_r_p_nac_Rss32 S2_lsr_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_nac_Rxx32 & S2_lsr_r_p_nac_Rxx32d & S2_lsr_r_p_nac_Rss32 & S2_lsr_r_p_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -62970,10 +63644,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsr_r_p_nac_Rxx32 = tmp27;
+  S2_lsr_r_p_nac_Rxx32d = tmp27;
 }
 
-:S2_lsl_r_p_nac S2_lsl_r_p_nac_Rxx32 S2_lsl_r_p_nac_Rss32 S2_lsl_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_nac_Rxx32 & S2_lsl_r_p_nac_Rss32 & S2_lsl_r_p_nac_Rt32 {
+:S2_lsl_r_p_nac S2_lsl_r_p_nac_Rxx32 S2_lsl_r_p_nac_Rxx32d S2_lsl_r_p_nac_Rss32 S2_lsl_r_p_nac_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_nac_Rxx32 & S2_lsl_r_p_nac_Rxx32d & S2_lsl_r_p_nac_Rss32 & S2_lsl_r_p_nac_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63043,10 +63717,10 @@
   tmp30 = tmp28 >> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsl_r_p_nac_Rxx32 = tmp27;
+  S2_lsl_r_p_nac_Rxx32d = tmp27;
 }
 
-:S2_asr_r_r_and S2_asr_r_r_and_Rx32 S2_asr_r_r_and_Rs32 S2_asr_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_and_Rx32 & S2_asr_r_r_and_Rs32 & S2_asr_r_r_and_Rt32 {
+:S2_asr_r_r_and S2_asr_r_r_and_Rx32 S2_asr_r_r_and_Rx32d S2_asr_r_r_and_Rs32 S2_asr_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_and_Rx32 & S2_asr_r_r_and_Rx32d & S2_asr_r_r_and_Rs32 & S2_asr_r_r_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63120,10 +63794,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asr_r_r_and_Rx32 = tmp28:4;
+  S2_asr_r_r_and_Rx32d = tmp28:4;
 }
 
-:S2_asl_r_r_and S2_asl_r_r_and_Rx32 S2_asl_r_r_and_Rs32 S2_asl_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_and_Rx32 & S2_asl_r_r_and_Rs32 & S2_asl_r_r_and_Rt32 {
+:S2_asl_r_r_and S2_asl_r_r_and_Rx32 S2_asl_r_r_and_Rx32d S2_asl_r_r_and_Rs32 S2_asl_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_and_Rx32 & S2_asl_r_r_and_Rx32d & S2_asl_r_r_and_Rs32 & S2_asl_r_r_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63197,10 +63871,10 @@
   tmp32 = tmp29 s>> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asl_r_r_and_Rx32 = tmp28:4;
+  S2_asl_r_r_and_Rx32d = tmp28:4;
 }
 
-:S2_lsr_r_r_and S2_lsr_r_r_and_Rx32 S2_lsr_r_r_and_Rs32 S2_lsr_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_and_Rx32 & S2_lsr_r_r_and_Rs32 & S2_lsr_r_r_and_Rt32 {
+:S2_lsr_r_r_and S2_lsr_r_r_and_Rx32 S2_lsr_r_r_and_Rx32d S2_lsr_r_r_and_Rs32 S2_lsr_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_and_Rx32 & S2_lsr_r_r_and_Rx32d & S2_lsr_r_r_and_Rs32 & S2_lsr_r_r_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63274,10 +63948,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsr_r_r_and_Rx32 = tmp28:4;
+  S2_lsr_r_r_and_Rx32d = tmp28:4;
 }
 
-:S2_lsl_r_r_and S2_lsl_r_r_and_Rx32 S2_lsl_r_r_and_Rs32 S2_lsl_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_and_Rx32 & S2_lsl_r_r_and_Rs32 & S2_lsl_r_r_and_Rt32 {
+:S2_lsl_r_r_and S2_lsl_r_r_and_Rx32 S2_lsl_r_r_and_Rx32d S2_lsl_r_r_and_Rs32 S2_lsl_r_r_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_and_Rx32 & S2_lsl_r_r_and_Rx32d & S2_lsl_r_r_and_Rs32 & S2_lsl_r_r_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63351,10 +64025,10 @@
   tmp32 = tmp29 >> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsl_r_r_and_Rx32 = tmp28:4;
+  S2_lsl_r_r_and_Rx32d = tmp28:4;
 }
 
-:S2_asr_r_r_or S2_asr_r_r_or_Rx32 S2_asr_r_r_or_Rs32 S2_asr_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_or_Rx32 & S2_asr_r_r_or_Rs32 & S2_asr_r_r_or_Rt32 {
+:S2_asr_r_r_or S2_asr_r_r_or_Rx32 S2_asr_r_r_or_Rx32d S2_asr_r_r_or_Rs32 S2_asr_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_or_Rx32 & S2_asr_r_r_or_Rx32d & S2_asr_r_r_or_Rs32 & S2_asr_r_r_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63428,10 +64102,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asr_r_r_or_Rx32 = tmp28:4;
+  S2_asr_r_r_or_Rx32d = tmp28:4;
 }
 
-:S2_asl_r_r_or S2_asl_r_r_or_Rx32 S2_asl_r_r_or_Rs32 S2_asl_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_or_Rx32 & S2_asl_r_r_or_Rs32 & S2_asl_r_r_or_Rt32 {
+:S2_asl_r_r_or S2_asl_r_r_or_Rx32 S2_asl_r_r_or_Rx32d S2_asl_r_r_or_Rs32 S2_asl_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_r_or_Rx32 & S2_asl_r_r_or_Rx32d & S2_asl_r_r_or_Rs32 & S2_asl_r_r_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63505,10 +64179,10 @@
   tmp32 = tmp29 s>> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_asl_r_r_or_Rx32 = tmp28:4;
+  S2_asl_r_r_or_Rx32d = tmp28:4;
 }
 
-:S2_lsr_r_r_or S2_lsr_r_r_or_Rx32 S2_lsr_r_r_or_Rs32 S2_lsr_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_or_Rx32 & S2_lsr_r_r_or_Rs32 & S2_lsr_r_r_or_Rt32 {
+:S2_lsr_r_r_or S2_lsr_r_r_or_Rx32 S2_lsr_r_r_or_Rx32d S2_lsr_r_r_or_Rs32 S2_lsr_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_r_or_Rx32 & S2_lsr_r_r_or_Rx32d & S2_lsr_r_r_or_Rs32 & S2_lsr_r_r_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63582,10 +64256,10 @@
   tmp32 = tmp29 << tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsr_r_r_or_Rx32 = tmp28:4;
+  S2_lsr_r_r_or_Rx32d = tmp28:4;
 }
 
-:S2_lsl_r_r_or S2_lsl_r_r_or_Rx32 S2_lsl_r_r_or_Rs32 S2_lsl_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_or_Rx32 & S2_lsl_r_r_or_Rs32 & S2_lsl_r_r_or_Rt32 {
+:S2_lsl_r_r_or S2_lsl_r_r_or_Rx32 S2_lsl_r_r_or_Rx32d S2_lsl_r_r_or_Rs32 S2_lsl_r_r_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_r_or_Rx32 & S2_lsl_r_r_or_Rx32d & S2_lsl_r_r_or_Rs32 & S2_lsl_r_r_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63659,10 +64333,10 @@
   tmp32 = tmp29 >> tmp31;
   tmp28 = tmp32;
 <done_24>
-  S2_lsl_r_r_or_Rx32 = tmp28:4;
+  S2_lsl_r_r_or_Rx32d = tmp28:4;
 }
 
-:S2_asr_r_p_and S2_asr_r_p_and_Rxx32 S2_asr_r_p_and_Rss32 S2_asr_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_and_Rxx32 & S2_asr_r_p_and_Rss32 & S2_asr_r_p_and_Rt32 {
+:S2_asr_r_p_and S2_asr_r_p_and_Rxx32 S2_asr_r_p_and_Rxx32d S2_asr_r_p_and_Rss32 S2_asr_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_and_Rxx32 & S2_asr_r_p_and_Rxx32d & S2_asr_r_p_and_Rss32 & S2_asr_r_p_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63732,10 +64406,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asr_r_p_and_Rxx32 = tmp27;
+  S2_asr_r_p_and_Rxx32d = tmp27;
 }
 
-:S2_asl_r_p_and S2_asl_r_p_and_Rxx32 S2_asl_r_p_and_Rss32 S2_asl_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_and_Rxx32 & S2_asl_r_p_and_Rss32 & S2_asl_r_p_and_Rt32 {
+:S2_asl_r_p_and S2_asl_r_p_and_Rxx32 S2_asl_r_p_and_Rxx32d S2_asl_r_p_and_Rss32 S2_asl_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_and_Rxx32 & S2_asl_r_p_and_Rxx32d & S2_asl_r_p_and_Rss32 & S2_asl_r_p_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63805,10 +64479,10 @@
   tmp30 = tmp28 s>> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asl_r_p_and_Rxx32 = tmp27;
+  S2_asl_r_p_and_Rxx32d = tmp27;
 }
 
-:S2_lsr_r_p_and S2_lsr_r_p_and_Rxx32 S2_lsr_r_p_and_Rss32 S2_lsr_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_and_Rxx32 & S2_lsr_r_p_and_Rss32 & S2_lsr_r_p_and_Rt32 {
+:S2_lsr_r_p_and S2_lsr_r_p_and_Rxx32 S2_lsr_r_p_and_Rxx32d S2_lsr_r_p_and_Rss32 S2_lsr_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_and_Rxx32 & S2_lsr_r_p_and_Rxx32d & S2_lsr_r_p_and_Rss32 & S2_lsr_r_p_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63878,10 +64552,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsr_r_p_and_Rxx32 = tmp27;
+  S2_lsr_r_p_and_Rxx32d = tmp27;
 }
 
-:S2_lsl_r_p_and S2_lsl_r_p_and_Rxx32 S2_lsl_r_p_and_Rss32 S2_lsl_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_and_Rxx32 & S2_lsl_r_p_and_Rss32 & S2_lsl_r_p_and_Rt32 {
+:S2_lsl_r_p_and S2_lsl_r_p_and_Rxx32 S2_lsl_r_p_and_Rxx32d S2_lsl_r_p_and_Rss32 S2_lsl_r_p_and_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_and_Rxx32 & S2_lsl_r_p_and_Rxx32d & S2_lsl_r_p_and_Rss32 & S2_lsl_r_p_and_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -63951,10 +64625,10 @@
   tmp30 = tmp28 >> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsl_r_p_and_Rxx32 = tmp27;
+  S2_lsl_r_p_and_Rxx32d = tmp27;
 }
 
-:S2_asr_r_p_or S2_asr_r_p_or_Rxx32 S2_asr_r_p_or_Rss32 S2_asr_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_or_Rxx32 & S2_asr_r_p_or_Rss32 & S2_asr_r_p_or_Rt32 {
+:S2_asr_r_p_or S2_asr_r_p_or_Rxx32 S2_asr_r_p_or_Rxx32d S2_asr_r_p_or_Rss32 S2_asr_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_or_Rxx32 & S2_asr_r_p_or_Rxx32d & S2_asr_r_p_or_Rss32 & S2_asr_r_p_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64024,10 +64698,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asr_r_p_or_Rxx32 = tmp27;
+  S2_asr_r_p_or_Rxx32d = tmp27;
 }
 
-:S2_asl_r_p_or S2_asl_r_p_or_Rxx32 S2_asl_r_p_or_Rss32 S2_asl_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_or_Rxx32 & S2_asl_r_p_or_Rss32 & S2_asl_r_p_or_Rt32 {
+:S2_asl_r_p_or S2_asl_r_p_or_Rxx32 S2_asl_r_p_or_Rxx32d S2_asl_r_p_or_Rss32 S2_asl_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_or_Rxx32 & S2_asl_r_p_or_Rxx32d & S2_asl_r_p_or_Rss32 & S2_asl_r_p_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64097,10 +64771,10 @@
   tmp30 = tmp28 s>> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asl_r_p_or_Rxx32 = tmp27;
+  S2_asl_r_p_or_Rxx32d = tmp27;
 }
 
-:S2_lsr_r_p_or S2_lsr_r_p_or_Rxx32 S2_lsr_r_p_or_Rss32 S2_lsr_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_or_Rxx32 & S2_lsr_r_p_or_Rss32 & S2_lsr_r_p_or_Rt32 {
+:S2_lsr_r_p_or S2_lsr_r_p_or_Rxx32 S2_lsr_r_p_or_Rxx32d S2_lsr_r_p_or_Rss32 S2_lsr_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_or_Rxx32 & S2_lsr_r_p_or_Rxx32d & S2_lsr_r_p_or_Rss32 & S2_lsr_r_p_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64170,10 +64844,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsr_r_p_or_Rxx32 = tmp27;
+  S2_lsr_r_p_or_Rxx32d = tmp27;
 }
 
-:S2_lsl_r_p_or S2_lsl_r_p_or_Rxx32 S2_lsl_r_p_or_Rss32 S2_lsl_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_or_Rxx32 & S2_lsl_r_p_or_Rss32 & S2_lsl_r_p_or_Rt32 {
+:S2_lsl_r_p_or S2_lsl_r_p_or_Rxx32 S2_lsl_r_p_or_Rxx32d S2_lsl_r_p_or_Rss32 S2_lsl_r_p_or_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_or_Rxx32 & S2_lsl_r_p_or_Rxx32d & S2_lsl_r_p_or_Rss32 & S2_lsl_r_p_or_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64243,10 +64917,10 @@
   tmp30 = tmp28 >> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsl_r_p_or_Rxx32 = tmp27;
+  S2_lsl_r_p_or_Rxx32d = tmp27;
 }
 
-:S2_asr_r_p_xor S2_asr_r_p_xor_Rxx32 S2_asr_r_p_xor_Rss32 S2_asr_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_xor_Rxx32 & S2_asr_r_p_xor_Rss32 & S2_asr_r_p_xor_Rt32 {
+:S2_asr_r_p_xor S2_asr_r_p_xor_Rxx32 S2_asr_r_p_xor_Rxx32d S2_asr_r_p_xor_Rss32 S2_asr_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_p_xor_Rxx32 & S2_asr_r_p_xor_Rxx32d & S2_asr_r_p_xor_Rss32 & S2_asr_r_p_xor_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64316,10 +64990,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asr_r_p_xor_Rxx32 = tmp27;
+  S2_asr_r_p_xor_Rxx32d = tmp27;
 }
 
-:S2_asl_r_p_xor S2_asl_r_p_xor_Rxx32 S2_asl_r_p_xor_Rss32 S2_asl_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_xor_Rxx32 & S2_asl_r_p_xor_Rss32 & S2_asl_r_p_xor_Rt32 {
+:S2_asl_r_p_xor S2_asl_r_p_xor_Rxx32 S2_asl_r_p_xor_Rxx32d S2_asl_r_p_xor_Rss32 S2_asl_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asl_r_p_xor_Rxx32 & S2_asl_r_p_xor_Rxx32d & S2_asl_r_p_xor_Rss32 & S2_asl_r_p_xor_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64389,10 +65063,10 @@
   tmp30 = tmp28 s>> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_asl_r_p_xor_Rxx32 = tmp27;
+  S2_asl_r_p_xor_Rxx32d = tmp27;
 }
 
-:S2_lsr_r_p_xor S2_lsr_r_p_xor_Rxx32 S2_lsr_r_p_xor_Rss32 S2_lsr_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_xor_Rxx32 & S2_lsr_r_p_xor_Rss32 & S2_lsr_r_p_xor_Rt32 {
+:S2_lsr_r_p_xor S2_lsr_r_p_xor_Rxx32 S2_lsr_r_p_xor_Rxx32d S2_lsr_r_p_xor_Rss32 S2_lsr_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 0 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsr_r_p_xor_Rxx32 & S2_lsr_r_p_xor_Rxx32d & S2_lsr_r_p_xor_Rss32 & S2_lsr_r_p_xor_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64462,10 +65136,10 @@
   tmp30 = tmp28 << tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsr_r_p_xor_Rxx32 = tmp27;
+  S2_lsr_r_p_xor_Rxx32d = tmp27;
 }
 
-:S2_lsl_r_p_xor S2_lsl_r_p_xor_Rxx32 S2_lsl_r_p_xor_Rss32 S2_lsl_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_xor_Rxx32 & S2_lsl_r_p_xor_Rss32 & S2_lsl_r_p_xor_Rt32 {
+:S2_lsl_r_p_xor S2_lsl_r_p_xor_Rxx32 S2_lsl_r_p_xor_Rxx32d S2_lsl_r_p_xor_Rss32 S2_lsl_r_p_xor_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 1 & b7 = 1 & b21 = 1 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_lsl_r_p_xor_Rxx32 & S2_lsl_r_p_xor_Rxx32d & S2_lsl_r_p_xor_Rss32 & S2_lsl_r_p_xor_Rt32 {
   local shamt:4;
   local tmp0:4;
   tmp0 = 1;
@@ -64535,7 +65209,7 @@
   tmp30 = tmp28 >> tmp29;
   tmp27 = tmp30;
 <done_24>
-  S2_lsl_r_p_xor_Rxx32 = tmp27;
+  S2_lsl_r_p_xor_Rxx32d = tmp27;
 }
 
 :S2_asr_r_r_sat S2_asr_r_r_sat_Rd32 S2_asr_r_r_sat_Rs32 S2_asr_r_r_sat_Rt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_asr_r_r_sat_Rd32 & S2_asr_r_r_sat_Rs32 & S2_asr_r_r_sat_Rt32 unimpl
@@ -64674,37 +65348,37 @@
   S6_rol_i_p_Rdd32 = tmp4;
 }
 
-:S2_asr_i_r_acc S2_asr_i_r_acc_Rx32 S2_asr_i_r_acc_Rs32 S2_asr_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_acc_Rx32 & S2_asr_i_r_acc_Rs32 & S2_asr_i_r_acc_u5 {
+:S2_asr_i_r_acc S2_asr_i_r_acc_Rx32 S2_asr_i_r_acc_Rx32d S2_asr_i_r_acc_Rs32 S2_asr_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_acc_Rx32 & S2_asr_i_r_acc_Rx32d & S2_asr_i_r_acc_Rs32 & S2_asr_i_r_acc_u5 {
   local tmp0:4;
   tmp0 = S2_asr_i_r_acc_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_asr_i_r_acc_u5;
   local tmp2:4;
   tmp2 = S2_asr_i_r_acc_Rx32 + tmp1;
-  S2_asr_i_r_acc_Rx32 = tmp2;
+  S2_asr_i_r_acc_Rx32d = tmp2;
 }
 
-:S2_lsr_i_r_acc S2_lsr_i_r_acc_Rx32 S2_lsr_i_r_acc_Rs32 S2_lsr_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_acc_Rx32 & S2_lsr_i_r_acc_Rs32 & S2_lsr_i_r_acc_u5 {
+:S2_lsr_i_r_acc S2_lsr_i_r_acc_Rx32 S2_lsr_i_r_acc_Rx32d S2_lsr_i_r_acc_Rs32 S2_lsr_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_acc_Rx32 & S2_lsr_i_r_acc_Rx32d & S2_lsr_i_r_acc_Rs32 & S2_lsr_i_r_acc_u5 {
   local tmp0:4;
   tmp0 = S2_lsr_i_r_acc_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_lsr_i_r_acc_u5;
   local tmp2:4;
   tmp2 = S2_lsr_i_r_acc_Rx32 + tmp1;
-  S2_lsr_i_r_acc_Rx32 = tmp2;
+  S2_lsr_i_r_acc_Rx32d = tmp2;
 }
 
-:S2_asl_i_r_acc S2_asl_i_r_acc_Rx32 S2_asl_i_r_acc_Rs32 S2_asl_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_acc_Rx32 & S2_asl_i_r_acc_Rs32 & S2_asl_i_r_acc_u5 {
+:S2_asl_i_r_acc S2_asl_i_r_acc_Rx32 S2_asl_i_r_acc_Rx32d S2_asl_i_r_acc_Rs32 S2_asl_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_acc_Rx32 & S2_asl_i_r_acc_Rx32d & S2_asl_i_r_acc_Rs32 & S2_asl_i_r_acc_u5 {
   local tmp0:4;
   tmp0 = S2_asl_i_r_acc_Rs32;
   local tmp1:4;
   tmp1 = tmp0 << S2_asl_i_r_acc_u5;
   local tmp2:4;
   tmp2 = S2_asl_i_r_acc_Rx32 + tmp1;
-  S2_asl_i_r_acc_Rx32 = tmp2;
+  S2_asl_i_r_acc_Rx32d = tmp2;
 }
 
-:S6_rol_i_r_acc S6_rol_i_r_acc_Rx32 S6_rol_i_r_acc_Rs32 S6_rol_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_acc_Rx32 & S6_rol_i_r_acc_Rs32 & S6_rol_i_r_acc_u5 {
+:S6_rol_i_r_acc S6_rol_i_r_acc_Rx32 S6_rol_i_r_acc_Rx32d S6_rol_i_r_acc_Rs32 S6_rol_i_r_acc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_acc_Rx32 & S6_rol_i_r_acc_Rx32d & S6_rol_i_r_acc_Rs32 & S6_rol_i_r_acc_u5 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -64740,10 +65414,10 @@
 <done_4>
   local tmp14:4;
   tmp14 = S6_rol_i_r_acc_Rx32 + tmp4;
-  S6_rol_i_r_acc_Rx32 = tmp14;
+  S6_rol_i_r_acc_Rx32d = tmp14;
 }
 
-:S2_asr_i_p_acc S2_asr_i_p_acc_Rxx32 S2_asr_i_p_acc_Rss32 S2_asr_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_acc_Rxx32 & S2_asr_i_p_acc_Rss32 & S2_asr_i_p_acc_u6 {
+:S2_asr_i_p_acc S2_asr_i_p_acc_Rxx32 S2_asr_i_p_acc_Rxx32d S2_asr_i_p_acc_Rss32 S2_asr_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_acc_Rxx32 & S2_asr_i_p_acc_Rxx32d & S2_asr_i_p_acc_Rss32 & S2_asr_i_p_acc_u6 {
   local tmp0:8;
   tmp0 = S2_asr_i_p_acc_Rss32;
   local tmp1:8;
@@ -64752,10 +65426,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_asr_i_p_acc_Rxx32 + tmp2;
-  S2_asr_i_p_acc_Rxx32 = tmp3;
+  S2_asr_i_p_acc_Rxx32d = tmp3;
 }
 
-:S2_lsr_i_p_acc S2_lsr_i_p_acc_Rxx32 S2_lsr_i_p_acc_Rss32 S2_lsr_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_acc_Rxx32 & S2_lsr_i_p_acc_Rss32 & S2_lsr_i_p_acc_u6 {
+:S2_lsr_i_p_acc S2_lsr_i_p_acc_Rxx32 S2_lsr_i_p_acc_Rxx32d S2_lsr_i_p_acc_Rss32 S2_lsr_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_acc_Rxx32 & S2_lsr_i_p_acc_Rxx32d & S2_lsr_i_p_acc_Rss32 & S2_lsr_i_p_acc_u6 {
   local tmp0:8;
   tmp0 = S2_lsr_i_p_acc_Rss32;
   local tmp1:8;
@@ -64764,10 +65438,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_lsr_i_p_acc_Rxx32 + tmp2;
-  S2_lsr_i_p_acc_Rxx32 = tmp3;
+  S2_lsr_i_p_acc_Rxx32d = tmp3;
 }
 
-:S2_asl_i_p_acc S2_asl_i_p_acc_Rxx32 S2_asl_i_p_acc_Rss32 S2_asl_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_acc_Rxx32 & S2_asl_i_p_acc_Rss32 & S2_asl_i_p_acc_u6 {
+:S2_asl_i_p_acc S2_asl_i_p_acc_Rxx32 S2_asl_i_p_acc_Rxx32d S2_asl_i_p_acc_Rss32 S2_asl_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_acc_Rxx32 & S2_asl_i_p_acc_Rxx32d & S2_asl_i_p_acc_Rss32 & S2_asl_i_p_acc_u6 {
   local tmp0:8;
   tmp0 = S2_asl_i_p_acc_Rss32;
   local tmp1:8;
@@ -64776,10 +65450,10 @@
   tmp2 = tmp0 << tmp1;
   local tmp3:8;
   tmp3 = S2_asl_i_p_acc_Rxx32 + tmp2;
-  S2_asl_i_p_acc_Rxx32 = tmp3;
+  S2_asl_i_p_acc_Rxx32d = tmp3;
 }
 
-:S6_rol_i_p_acc S6_rol_i_p_acc_Rxx32 S6_rol_i_p_acc_Rss32 S6_rol_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_acc_Rxx32 & S6_rol_i_p_acc_Rss32 & S6_rol_i_p_acc_u6 {
+:S6_rol_i_p_acc S6_rol_i_p_acc_Rxx32 S6_rol_i_p_acc_Rxx32d S6_rol_i_p_acc_Rss32 S6_rol_i_p_acc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_acc_Rxx32 & S6_rol_i_p_acc_Rxx32d & S6_rol_i_p_acc_Rss32 & S6_rol_i_p_acc_u6 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -64819,40 +65493,40 @@
 <done_4>
   local tmp16:8;
   tmp16 = S6_rol_i_p_acc_Rxx32 + tmp4;
-  S6_rol_i_p_acc_Rxx32 = tmp16;
+  S6_rol_i_p_acc_Rxx32d = tmp16;
 }
 
-:S2_asr_i_r_nac S2_asr_i_r_nac_Rx32 S2_asr_i_r_nac_Rs32 S2_asr_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_nac_Rx32 & S2_asr_i_r_nac_Rs32 & S2_asr_i_r_nac_u5 {
+:S2_asr_i_r_nac S2_asr_i_r_nac_Rx32 S2_asr_i_r_nac_Rx32d S2_asr_i_r_nac_Rs32 S2_asr_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_nac_Rx32 & S2_asr_i_r_nac_Rx32d & S2_asr_i_r_nac_Rs32 & S2_asr_i_r_nac_u5 {
   local tmp0:4;
   tmp0 = S2_asr_i_r_nac_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_asr_i_r_nac_u5;
   local tmp2:4;
   tmp2 = S2_asr_i_r_nac_Rx32 - tmp1;
-  S2_asr_i_r_nac_Rx32 = tmp2;
+  S2_asr_i_r_nac_Rx32d = tmp2;
 }
 
-:S2_lsr_i_r_nac S2_lsr_i_r_nac_Rx32 S2_lsr_i_r_nac_Rs32 S2_lsr_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_nac_Rx32 & S2_lsr_i_r_nac_Rs32 & S2_lsr_i_r_nac_u5 {
+:S2_lsr_i_r_nac S2_lsr_i_r_nac_Rx32 S2_lsr_i_r_nac_Rx32d S2_lsr_i_r_nac_Rs32 S2_lsr_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_nac_Rx32 & S2_lsr_i_r_nac_Rx32d & S2_lsr_i_r_nac_Rs32 & S2_lsr_i_r_nac_u5 {
   local tmp0:4;
   tmp0 = S2_lsr_i_r_nac_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_lsr_i_r_nac_u5;
   local tmp2:4;
   tmp2 = S2_lsr_i_r_nac_Rx32 - tmp1;
-  S2_lsr_i_r_nac_Rx32 = tmp2;
+  S2_lsr_i_r_nac_Rx32d = tmp2;
 }
 
-:S2_asl_i_r_nac S2_asl_i_r_nac_Rx32 S2_asl_i_r_nac_Rs32 S2_asl_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_nac_Rx32 & S2_asl_i_r_nac_Rs32 & S2_asl_i_r_nac_u5 {
+:S2_asl_i_r_nac S2_asl_i_r_nac_Rx32 S2_asl_i_r_nac_Rx32d S2_asl_i_r_nac_Rs32 S2_asl_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_nac_Rx32 & S2_asl_i_r_nac_Rx32d & S2_asl_i_r_nac_Rs32 & S2_asl_i_r_nac_u5 {
   local tmp0:4;
   tmp0 = S2_asl_i_r_nac_Rs32;
   local tmp1:4;
   tmp1 = tmp0 << S2_asl_i_r_nac_u5;
   local tmp2:4;
   tmp2 = S2_asl_i_r_nac_Rx32 - tmp1;
-  S2_asl_i_r_nac_Rx32 = tmp2;
+  S2_asl_i_r_nac_Rx32d = tmp2;
 }
 
-:S6_rol_i_r_nac S6_rol_i_r_nac_Rx32 S6_rol_i_r_nac_Rs32 S6_rol_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_nac_Rx32 & S6_rol_i_r_nac_Rs32 & S6_rol_i_r_nac_u5 {
+:S6_rol_i_r_nac S6_rol_i_r_nac_Rx32 S6_rol_i_r_nac_Rx32d S6_rol_i_r_nac_Rs32 S6_rol_i_r_nac_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_nac_Rx32 & S6_rol_i_r_nac_Rx32d & S6_rol_i_r_nac_Rs32 & S6_rol_i_r_nac_u5 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -64888,10 +65562,10 @@
 <done_4>
   local tmp14:4;
   tmp14 = S6_rol_i_r_nac_Rx32 - tmp4;
-  S6_rol_i_r_nac_Rx32 = tmp14;
+  S6_rol_i_r_nac_Rx32d = tmp14;
 }
 
-:S2_asr_i_p_nac S2_asr_i_p_nac_Rxx32 S2_asr_i_p_nac_Rss32 S2_asr_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_nac_Rxx32 & S2_asr_i_p_nac_Rss32 & S2_asr_i_p_nac_u6 {
+:S2_asr_i_p_nac S2_asr_i_p_nac_Rxx32 S2_asr_i_p_nac_Rxx32d S2_asr_i_p_nac_Rss32 S2_asr_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_nac_Rxx32 & S2_asr_i_p_nac_Rxx32d & S2_asr_i_p_nac_Rss32 & S2_asr_i_p_nac_u6 {
   local tmp0:8;
   tmp0 = S2_asr_i_p_nac_Rss32;
   local tmp1:8;
@@ -64900,10 +65574,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_asr_i_p_nac_Rxx32 - tmp2;
-  S2_asr_i_p_nac_Rxx32 = tmp3;
+  S2_asr_i_p_nac_Rxx32d = tmp3;
 }
 
-:S2_lsr_i_p_nac S2_lsr_i_p_nac_Rxx32 S2_lsr_i_p_nac_Rss32 S2_lsr_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_nac_Rxx32 & S2_lsr_i_p_nac_Rss32 & S2_lsr_i_p_nac_u6 {
+:S2_lsr_i_p_nac S2_lsr_i_p_nac_Rxx32 S2_lsr_i_p_nac_Rxx32d S2_lsr_i_p_nac_Rss32 S2_lsr_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_nac_Rxx32 & S2_lsr_i_p_nac_Rxx32d & S2_lsr_i_p_nac_Rss32 & S2_lsr_i_p_nac_u6 {
   local tmp0:8;
   tmp0 = S2_lsr_i_p_nac_Rss32;
   local tmp1:8;
@@ -64912,10 +65586,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_lsr_i_p_nac_Rxx32 - tmp2;
-  S2_lsr_i_p_nac_Rxx32 = tmp3;
+  S2_lsr_i_p_nac_Rxx32d = tmp3;
 }
 
-:S2_asl_i_p_nac S2_asl_i_p_nac_Rxx32 S2_asl_i_p_nac_Rss32 S2_asl_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_nac_Rxx32 & S2_asl_i_p_nac_Rss32 & S2_asl_i_p_nac_u6 {
+:S2_asl_i_p_nac S2_asl_i_p_nac_Rxx32 S2_asl_i_p_nac_Rxx32d S2_asl_i_p_nac_Rss32 S2_asl_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_nac_Rxx32 & S2_asl_i_p_nac_Rxx32d & S2_asl_i_p_nac_Rss32 & S2_asl_i_p_nac_u6 {
   local tmp0:8;
   tmp0 = S2_asl_i_p_nac_Rss32;
   local tmp1:8;
@@ -64924,10 +65598,10 @@
   tmp2 = tmp0 << tmp1;
   local tmp3:8;
   tmp3 = S2_asl_i_p_nac_Rxx32 - tmp2;
-  S2_asl_i_p_nac_Rxx32 = tmp3;
+  S2_asl_i_p_nac_Rxx32d = tmp3;
 }
 
-:S6_rol_i_p_nac S6_rol_i_p_nac_Rxx32 S6_rol_i_p_nac_Rss32 S6_rol_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_nac_Rxx32 & S6_rol_i_p_nac_Rss32 & S6_rol_i_p_nac_u6 {
+:S6_rol_i_p_nac S6_rol_i_p_nac_Rxx32 S6_rol_i_p_nac_Rxx32d S6_rol_i_p_nac_Rss32 S6_rol_i_p_nac_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_nac_Rxx32 & S6_rol_i_p_nac_Rxx32d & S6_rol_i_p_nac_Rss32 & S6_rol_i_p_nac_u6 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -64967,30 +65641,30 @@
 <done_4>
   local tmp16:8;
   tmp16 = S6_rol_i_p_nac_Rxx32 - tmp4;
-  S6_rol_i_p_nac_Rxx32 = tmp16;
+  S6_rol_i_p_nac_Rxx32d = tmp16;
 }
 
-:S2_lsr_i_r_xacc S2_lsr_i_r_xacc_Rx32 S2_lsr_i_r_xacc_Rs32 S2_lsr_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_xacc_Rx32 & S2_lsr_i_r_xacc_Rs32 & S2_lsr_i_r_xacc_u5 {
+:S2_lsr_i_r_xacc S2_lsr_i_r_xacc_Rx32 S2_lsr_i_r_xacc_Rx32d S2_lsr_i_r_xacc_Rs32 S2_lsr_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_xacc_Rx32 & S2_lsr_i_r_xacc_Rx32d & S2_lsr_i_r_xacc_Rs32 & S2_lsr_i_r_xacc_u5 {
   local tmp0:4;
   tmp0 = S2_lsr_i_r_xacc_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_lsr_i_r_xacc_u5;
   local tmp2:4;
   tmp2 = S2_lsr_i_r_xacc_Rx32 ^ tmp1;
-  S2_lsr_i_r_xacc_Rx32 = tmp2;
+  S2_lsr_i_r_xacc_Rx32d = tmp2;
 }
 
-:S2_asl_i_r_xacc S2_asl_i_r_xacc_Rx32 S2_asl_i_r_xacc_Rs32 S2_asl_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_xacc_Rx32 & S2_asl_i_r_xacc_Rs32 & S2_asl_i_r_xacc_u5 {
+:S2_asl_i_r_xacc S2_asl_i_r_xacc_Rx32 S2_asl_i_r_xacc_Rx32d S2_asl_i_r_xacc_Rs32 S2_asl_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_xacc_Rx32 & S2_asl_i_r_xacc_Rx32d & S2_asl_i_r_xacc_Rs32 & S2_asl_i_r_xacc_u5 {
   local tmp0:4;
   tmp0 = S2_asl_i_r_xacc_Rs32;
   local tmp1:4;
   tmp1 = tmp0 << S2_asl_i_r_xacc_u5;
   local tmp2:4;
   tmp2 = S2_asl_i_r_xacc_Rx32 ^ tmp1;
-  S2_asl_i_r_xacc_Rx32 = tmp2;
+  S2_asl_i_r_xacc_Rx32d = tmp2;
 }
 
-:S6_rol_i_r_xacc S6_rol_i_r_xacc_Rx32 S6_rol_i_r_xacc_Rs32 S6_rol_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_xacc_Rx32 & S6_rol_i_r_xacc_Rs32 & S6_rol_i_r_xacc_u5 {
+:S6_rol_i_r_xacc S6_rol_i_r_xacc_Rx32 S6_rol_i_r_xacc_Rx32d S6_rol_i_r_xacc_Rs32 S6_rol_i_r_xacc_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_xacc_Rx32 & S6_rol_i_r_xacc_Rx32d & S6_rol_i_r_xacc_Rs32 & S6_rol_i_r_xacc_u5 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65026,10 +65700,10 @@
 <done_4>
   local tmp14:4;
   tmp14 = S6_rol_i_r_xacc_Rx32 ^ tmp4;
-  S6_rol_i_r_xacc_Rx32 = tmp14;
+  S6_rol_i_r_xacc_Rx32d = tmp14;
 }
 
-:S2_lsr_i_p_xacc S2_lsr_i_p_xacc_Rxx32 S2_lsr_i_p_xacc_Rss32 S2_lsr_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_xacc_Rxx32 & S2_lsr_i_p_xacc_Rss32 & S2_lsr_i_p_xacc_u6 {
+:S2_lsr_i_p_xacc S2_lsr_i_p_xacc_Rxx32 S2_lsr_i_p_xacc_Rxx32d S2_lsr_i_p_xacc_Rss32 S2_lsr_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_xacc_Rxx32 & S2_lsr_i_p_xacc_Rxx32d & S2_lsr_i_p_xacc_Rss32 & S2_lsr_i_p_xacc_u6 {
   local tmp0:8;
   tmp0 = S2_lsr_i_p_xacc_Rss32;
   local tmp1:8;
@@ -65038,10 +65712,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_lsr_i_p_xacc_Rxx32 ^ tmp2;
-  S2_lsr_i_p_xacc_Rxx32 = tmp3;
+  S2_lsr_i_p_xacc_Rxx32d = tmp3;
 }
 
-:S2_asl_i_p_xacc S2_asl_i_p_xacc_Rxx32 S2_asl_i_p_xacc_Rss32 S2_asl_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_xacc_Rxx32 & S2_asl_i_p_xacc_Rss32 & S2_asl_i_p_xacc_u6 {
+:S2_asl_i_p_xacc S2_asl_i_p_xacc_Rxx32 S2_asl_i_p_xacc_Rxx32d S2_asl_i_p_xacc_Rss32 S2_asl_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_xacc_Rxx32 & S2_asl_i_p_xacc_Rxx32d & S2_asl_i_p_xacc_Rss32 & S2_asl_i_p_xacc_u6 {
   local tmp0:8;
   tmp0 = S2_asl_i_p_xacc_Rss32;
   local tmp1:8;
@@ -65050,10 +65724,10 @@
   tmp2 = tmp0 << tmp1;
   local tmp3:8;
   tmp3 = S2_asl_i_p_xacc_Rxx32 ^ tmp2;
-  S2_asl_i_p_xacc_Rxx32 = tmp3;
+  S2_asl_i_p_xacc_Rxx32d = tmp3;
 }
 
-:S6_rol_i_p_xacc S6_rol_i_p_xacc_Rxx32 S6_rol_i_p_xacc_Rss32 S6_rol_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_xacc_Rxx32 & S6_rol_i_p_xacc_Rss32 & S6_rol_i_p_xacc_u6 {
+:S6_rol_i_p_xacc S6_rol_i_p_xacc_Rxx32 S6_rol_i_p_xacc_Rxx32d S6_rol_i_p_xacc_Rss32 S6_rol_i_p_xacc_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_xacc_Rxx32 & S6_rol_i_p_xacc_Rxx32d & S6_rol_i_p_xacc_Rss32 & S6_rol_i_p_xacc_u6 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65093,40 +65767,40 @@
 <done_4>
   local tmp16:8;
   tmp16 = S6_rol_i_p_xacc_Rxx32 ^ tmp4;
-  S6_rol_i_p_xacc_Rxx32 = tmp16;
+  S6_rol_i_p_xacc_Rxx32d = tmp16;
 }
 
-:S2_asr_i_r_and S2_asr_i_r_and_Rx32 S2_asr_i_r_and_Rs32 S2_asr_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_and_Rx32 & S2_asr_i_r_and_Rs32 & S2_asr_i_r_and_u5 {
+:S2_asr_i_r_and S2_asr_i_r_and_Rx32 S2_asr_i_r_and_Rx32d S2_asr_i_r_and_Rs32 S2_asr_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_and_Rx32 & S2_asr_i_r_and_Rx32d & S2_asr_i_r_and_Rs32 & S2_asr_i_r_and_u5 {
   local tmp0:4;
   tmp0 = S2_asr_i_r_and_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_asr_i_r_and_u5;
   local tmp2:4;
   tmp2 = S2_asr_i_r_and_Rx32 & tmp1;
-  S2_asr_i_r_and_Rx32 = tmp2;
+  S2_asr_i_r_and_Rx32d = tmp2;
 }
 
-:S2_lsr_i_r_and S2_lsr_i_r_and_Rx32 S2_lsr_i_r_and_Rs32 S2_lsr_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_and_Rx32 & S2_lsr_i_r_and_Rs32 & S2_lsr_i_r_and_u5 {
+:S2_lsr_i_r_and S2_lsr_i_r_and_Rx32 S2_lsr_i_r_and_Rx32d S2_lsr_i_r_and_Rs32 S2_lsr_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_and_Rx32 & S2_lsr_i_r_and_Rx32d & S2_lsr_i_r_and_Rs32 & S2_lsr_i_r_and_u5 {
   local tmp0:4;
   tmp0 = S2_lsr_i_r_and_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_lsr_i_r_and_u5;
   local tmp2:4;
   tmp2 = S2_lsr_i_r_and_Rx32 & tmp1;
-  S2_lsr_i_r_and_Rx32 = tmp2;
+  S2_lsr_i_r_and_Rx32d = tmp2;
 }
 
-:S2_asl_i_r_and S2_asl_i_r_and_Rx32 S2_asl_i_r_and_Rs32 S2_asl_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_and_Rx32 & S2_asl_i_r_and_Rs32 & S2_asl_i_r_and_u5 {
+:S2_asl_i_r_and S2_asl_i_r_and_Rx32 S2_asl_i_r_and_Rx32d S2_asl_i_r_and_Rs32 S2_asl_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_and_Rx32 & S2_asl_i_r_and_Rx32d & S2_asl_i_r_and_Rs32 & S2_asl_i_r_and_u5 {
   local tmp0:4;
   tmp0 = S2_asl_i_r_and_Rs32;
   local tmp1:4;
   tmp1 = tmp0 << S2_asl_i_r_and_u5;
   local tmp2:4;
   tmp2 = S2_asl_i_r_and_Rx32 & tmp1;
-  S2_asl_i_r_and_Rx32 = tmp2;
+  S2_asl_i_r_and_Rx32d = tmp2;
 }
 
-:S6_rol_i_r_and S6_rol_i_r_and_Rx32 S6_rol_i_r_and_Rs32 S6_rol_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_and_Rx32 & S6_rol_i_r_and_Rs32 & S6_rol_i_r_and_u5 {
+:S6_rol_i_r_and S6_rol_i_r_and_Rx32 S6_rol_i_r_and_Rx32d S6_rol_i_r_and_Rs32 S6_rol_i_r_and_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_and_Rx32 & S6_rol_i_r_and_Rx32d & S6_rol_i_r_and_Rs32 & S6_rol_i_r_and_u5 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65162,40 +65836,40 @@
 <done_4>
   local tmp14:4;
   tmp14 = S6_rol_i_r_and_Rx32 & tmp4;
-  S6_rol_i_r_and_Rx32 = tmp14;
+  S6_rol_i_r_and_Rx32d = tmp14;
 }
 
-:S2_asr_i_r_or S2_asr_i_r_or_Rx32 S2_asr_i_r_or_Rs32 S2_asr_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_or_Rx32 & S2_asr_i_r_or_Rs32 & S2_asr_i_r_or_u5 {
+:S2_asr_i_r_or S2_asr_i_r_or_Rx32 S2_asr_i_r_or_Rx32d S2_asr_i_r_or_Rs32 S2_asr_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_r_or_Rx32 & S2_asr_i_r_or_Rx32d & S2_asr_i_r_or_Rs32 & S2_asr_i_r_or_u5 {
   local tmp0:4;
   tmp0 = S2_asr_i_r_or_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_asr_i_r_or_u5;
   local tmp2:4;
   tmp2 = S2_asr_i_r_or_Rx32 | tmp1;
-  S2_asr_i_r_or_Rx32 = tmp2;
+  S2_asr_i_r_or_Rx32d = tmp2;
 }
 
-:S2_lsr_i_r_or S2_lsr_i_r_or_Rx32 S2_lsr_i_r_or_Rs32 S2_lsr_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_or_Rx32 & S2_lsr_i_r_or_Rs32 & S2_lsr_i_r_or_u5 {
+:S2_lsr_i_r_or S2_lsr_i_r_or_Rx32 S2_lsr_i_r_or_Rx32d S2_lsr_i_r_or_Rs32 S2_lsr_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_r_or_Rx32 & S2_lsr_i_r_or_Rx32d & S2_lsr_i_r_or_Rs32 & S2_lsr_i_r_or_u5 {
   local tmp0:4;
   tmp0 = S2_lsr_i_r_or_Rs32;
   local tmp1:4;
   tmp1 = tmp0 >> S2_lsr_i_r_or_u5;
   local tmp2:4;
   tmp2 = S2_lsr_i_r_or_Rx32 | tmp1;
-  S2_lsr_i_r_or_Rx32 = tmp2;
+  S2_lsr_i_r_or_Rx32d = tmp2;
 }
 
-:S2_asl_i_r_or S2_asl_i_r_or_Rx32 S2_asl_i_r_or_Rs32 S2_asl_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_or_Rx32 & S2_asl_i_r_or_Rs32 & S2_asl_i_r_or_u5 {
+:S2_asl_i_r_or S2_asl_i_r_or_Rx32 S2_asl_i_r_or_Rx32d S2_asl_i_r_or_Rs32 S2_asl_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_or_Rx32 & S2_asl_i_r_or_Rx32d & S2_asl_i_r_or_Rs32 & S2_asl_i_r_or_u5 {
   local tmp0:4;
   tmp0 = S2_asl_i_r_or_Rs32;
   local tmp1:4;
   tmp1 = tmp0 << S2_asl_i_r_or_u5;
   local tmp2:4;
   tmp2 = S2_asl_i_r_or_Rx32 | tmp1;
-  S2_asl_i_r_or_Rx32 = tmp2;
+  S2_asl_i_r_or_Rx32d = tmp2;
 }
 
-:S6_rol_i_r_or S6_rol_i_r_or_Rx32 S6_rol_i_r_or_Rs32 S6_rol_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_or_Rx32 & S6_rol_i_r_or_Rs32 & S6_rol_i_r_or_u5 {
+:S6_rol_i_r_or S6_rol_i_r_or_Rx32 S6_rol_i_r_or_Rx32d S6_rol_i_r_or_Rs32 S6_rol_i_r_or_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b13 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_r_or_Rx32 & S6_rol_i_r_or_Rx32d & S6_rol_i_r_or_Rs32 & S6_rol_i_r_or_u5 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65231,10 +65905,10 @@
 <done_4>
   local tmp14:4;
   tmp14 = S6_rol_i_r_or_Rx32 | tmp4;
-  S6_rol_i_r_or_Rx32 = tmp14;
+  S6_rol_i_r_or_Rx32d = tmp14;
 }
 
-:S2_asr_i_p_and S2_asr_i_p_and_Rxx32 S2_asr_i_p_and_Rss32 S2_asr_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_and_Rxx32 & S2_asr_i_p_and_Rss32 & S2_asr_i_p_and_u6 {
+:S2_asr_i_p_and S2_asr_i_p_and_Rxx32 S2_asr_i_p_and_Rxx32d S2_asr_i_p_and_Rss32 S2_asr_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_and_Rxx32 & S2_asr_i_p_and_Rxx32d & S2_asr_i_p_and_Rss32 & S2_asr_i_p_and_u6 {
   local tmp0:8;
   tmp0 = S2_asr_i_p_and_Rss32;
   local tmp1:8;
@@ -65243,10 +65917,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_asr_i_p_and_Rxx32 & tmp2;
-  S2_asr_i_p_and_Rxx32 = tmp3;
+  S2_asr_i_p_and_Rxx32d = tmp3;
 }
 
-:S2_lsr_i_p_and S2_lsr_i_p_and_Rxx32 S2_lsr_i_p_and_Rss32 S2_lsr_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_and_Rxx32 & S2_lsr_i_p_and_Rss32 & S2_lsr_i_p_and_u6 {
+:S2_lsr_i_p_and S2_lsr_i_p_and_Rxx32 S2_lsr_i_p_and_Rxx32d S2_lsr_i_p_and_Rss32 S2_lsr_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_and_Rxx32 & S2_lsr_i_p_and_Rxx32d & S2_lsr_i_p_and_Rss32 & S2_lsr_i_p_and_u6 {
   local tmp0:8;
   tmp0 = S2_lsr_i_p_and_Rss32;
   local tmp1:8;
@@ -65255,10 +65929,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_lsr_i_p_and_Rxx32 & tmp2;
-  S2_lsr_i_p_and_Rxx32 = tmp3;
+  S2_lsr_i_p_and_Rxx32d = tmp3;
 }
 
-:S2_asl_i_p_and S2_asl_i_p_and_Rxx32 S2_asl_i_p_and_Rss32 S2_asl_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_and_Rxx32 & S2_asl_i_p_and_Rss32 & S2_asl_i_p_and_u6 {
+:S2_asl_i_p_and S2_asl_i_p_and_Rxx32 S2_asl_i_p_and_Rxx32d S2_asl_i_p_and_Rss32 S2_asl_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_and_Rxx32 & S2_asl_i_p_and_Rxx32d & S2_asl_i_p_and_Rss32 & S2_asl_i_p_and_u6 {
   local tmp0:8;
   tmp0 = S2_asl_i_p_and_Rss32;
   local tmp1:8;
@@ -65267,10 +65941,10 @@
   tmp2 = tmp0 << tmp1;
   local tmp3:8;
   tmp3 = S2_asl_i_p_and_Rxx32 & tmp2;
-  S2_asl_i_p_and_Rxx32 = tmp3;
+  S2_asl_i_p_and_Rxx32d = tmp3;
 }
 
-:S6_rol_i_p_and S6_rol_i_p_and_Rxx32 S6_rol_i_p_and_Rss32 S6_rol_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_and_Rxx32 & S6_rol_i_p_and_Rss32 & S6_rol_i_p_and_u6 {
+:S6_rol_i_p_and S6_rol_i_p_and_Rxx32 S6_rol_i_p_and_Rxx32d S6_rol_i_p_and_Rss32 S6_rol_i_p_and_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_and_Rxx32 & S6_rol_i_p_and_Rxx32d & S6_rol_i_p_and_Rss32 & S6_rol_i_p_and_u6 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65310,10 +65984,10 @@
 <done_4>
   local tmp16:8;
   tmp16 = S6_rol_i_p_and_Rxx32 & tmp4;
-  S6_rol_i_p_and_Rxx32 = tmp16;
+  S6_rol_i_p_and_Rxx32d = tmp16;
 }
 
-:S2_asr_i_p_or S2_asr_i_p_or_Rxx32 S2_asr_i_p_or_Rss32 S2_asr_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_or_Rxx32 & S2_asr_i_p_or_Rss32 & S2_asr_i_p_or_u6 {
+:S2_asr_i_p_or S2_asr_i_p_or_Rxx32 S2_asr_i_p_or_Rxx32d S2_asr_i_p_or_Rss32 S2_asr_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asr_i_p_or_Rxx32 & S2_asr_i_p_or_Rxx32d & S2_asr_i_p_or_Rss32 & S2_asr_i_p_or_u6 {
   local tmp0:8;
   tmp0 = S2_asr_i_p_or_Rss32;
   local tmp1:8;
@@ -65322,10 +65996,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_asr_i_p_or_Rxx32 | tmp2;
-  S2_asr_i_p_or_Rxx32 = tmp3;
+  S2_asr_i_p_or_Rxx32d = tmp3;
 }
 
-:S2_lsr_i_p_or S2_lsr_i_p_or_Rxx32 S2_lsr_i_p_or_Rss32 S2_lsr_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_or_Rxx32 & S2_lsr_i_p_or_Rss32 & S2_lsr_i_p_or_u6 {
+:S2_lsr_i_p_or S2_lsr_i_p_or_Rxx32 S2_lsr_i_p_or_Rxx32d S2_lsr_i_p_or_Rss32 S2_lsr_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 0 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_lsr_i_p_or_Rxx32 & S2_lsr_i_p_or_Rxx32d & S2_lsr_i_p_or_Rss32 & S2_lsr_i_p_or_u6 {
   local tmp0:8;
   tmp0 = S2_lsr_i_p_or_Rss32;
   local tmp1:8;
@@ -65334,10 +66008,10 @@
   tmp2 = tmp0 >> tmp1;
   local tmp3:8;
   tmp3 = S2_lsr_i_p_or_Rxx32 | tmp2;
-  S2_lsr_i_p_or_Rxx32 = tmp3;
+  S2_lsr_i_p_or_Rxx32d = tmp3;
 }
 
-:S2_asl_i_p_or S2_asl_i_p_or_Rxx32 S2_asl_i_p_or_Rss32 S2_asl_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_or_Rxx32 & S2_asl_i_p_or_Rss32 & S2_asl_i_p_or_u6 {
+:S2_asl_i_p_or S2_asl_i_p_or_Rxx32 S2_asl_i_p_or_Rxx32d S2_asl_i_p_or_Rss32 S2_asl_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_p_or_Rxx32 & S2_asl_i_p_or_Rxx32d & S2_asl_i_p_or_Rss32 & S2_asl_i_p_or_u6 {
   local tmp0:8;
   tmp0 = S2_asl_i_p_or_Rss32;
   local tmp1:8;
@@ -65346,10 +66020,10 @@
   tmp2 = tmp0 << tmp1;
   local tmp3:8;
   tmp3 = S2_asl_i_p_or_Rxx32 | tmp2;
-  S2_asl_i_p_or_Rxx32 = tmp3;
+  S2_asl_i_p_or_Rxx32d = tmp3;
 }
 
-:S6_rol_i_p_or S6_rol_i_p_or_Rxx32 S6_rol_i_p_or_Rss32 S6_rol_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_or_Rxx32 & S6_rol_i_p_or_Rss32 & S6_rol_i_p_or_u6 {
+:S6_rol_i_p_or S6_rol_i_p_or_Rxx32 S6_rol_i_p_or_Rxx32d S6_rol_i_p_or_Rss32 S6_rol_i_p_or_u6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 1 & b6 = 1 & b7 = 1 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S6_rol_i_p_or_Rxx32 & S6_rol_i_p_or_Rxx32d & S6_rol_i_p_or_Rss32 & S6_rol_i_p_or_u6 {
   local tmp0:4;
   tmp0 = 0;
   local tmp1:1;
@@ -65389,7 +66063,7 @@
 <done_4>
   local tmp16:8;
   tmp16 = S6_rol_i_p_or_Rxx32 | tmp4;
-  S6_rol_i_p_or_Rxx32 = tmp16;
+  S6_rol_i_p_or_Rxx32d = tmp16;
 }
 
 :S2_asl_i_r_sat S2_asl_i_r_sat_Rd32 S2_asl_i_r_sat_Rs32 S2_asl_i_r_sat_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 1 & b7 = 0 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_asl_i_r_sat_Rd32 & S2_asl_i_r_sat_Rs32 & S2_asl_i_r_sat_u5 unimpl
@@ -65533,76 +66207,76 @@
   S2_addasl_rrri_Rd32 = tmp2;
 }
 
-:S4_andi_asl_ri S4_andi_asl_ri_Rx32 S4_andi_asl_ri_u8 S4_andi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_asl_ri_Rx32 & S4_andi_asl_ri_u8 & S4_andi_asl_ri_U5 {
+:S4_andi_asl_ri S4_andi_asl_ri_Rx32 S4_andi_asl_ri_Rx32d S4_andi_asl_ri_u8 S4_andi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_asl_ri_Rx32 & S4_andi_asl_ri_Rx32d & S4_andi_asl_ri_u8 & S4_andi_asl_ri_U5 {
   local tmp0:4;
   tmp0 = S4_andi_asl_ri_Rx32 << S4_andi_asl_ri_U5;
   local tmp1:4;
   tmp1 = S4_andi_asl_ri_u8 & tmp0;
-  S4_andi_asl_ri_Rx32 = tmp1;
+  S4_andi_asl_ri_Rx32d = tmp1;
 }
 
-:S4_ori_asl_ri S4_ori_asl_ri_Rx32 S4_ori_asl_ri_u8 S4_ori_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_asl_ri_Rx32 & S4_ori_asl_ri_u8 & S4_ori_asl_ri_U5 {
+:S4_ori_asl_ri S4_ori_asl_ri_Rx32 S4_ori_asl_ri_Rx32d S4_ori_asl_ri_u8 S4_ori_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_asl_ri_Rx32 & S4_ori_asl_ri_Rx32d & S4_ori_asl_ri_u8 & S4_ori_asl_ri_U5 {
   local tmp0:4;
   tmp0 = S4_ori_asl_ri_Rx32 << S4_ori_asl_ri_U5;
   local tmp1:4;
   tmp1 = S4_ori_asl_ri_u8 | tmp0;
-  S4_ori_asl_ri_Rx32 = tmp1;
+  S4_ori_asl_ri_Rx32d = tmp1;
 }
 
-:S4_addi_asl_ri S4_addi_asl_ri_Rx32 S4_addi_asl_ri_u8 S4_addi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_asl_ri_Rx32 & S4_addi_asl_ri_u8 & S4_addi_asl_ri_U5 {
+:S4_addi_asl_ri S4_addi_asl_ri_Rx32 S4_addi_asl_ri_Rx32d S4_addi_asl_ri_u8 S4_addi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_asl_ri_Rx32 & S4_addi_asl_ri_Rx32d & S4_addi_asl_ri_u8 & S4_addi_asl_ri_U5 {
   local tmp0:4;
   tmp0 = S4_addi_asl_ri_Rx32 << S4_addi_asl_ri_U5;
   local tmp1:4;
   tmp1 = S4_addi_asl_ri_u8 + tmp0;
-  S4_addi_asl_ri_Rx32 = tmp1;
+  S4_addi_asl_ri_Rx32d = tmp1;
 }
 
-:S4_subi_asl_ri S4_subi_asl_ri_Rx32 S4_subi_asl_ri_u8 S4_subi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_asl_ri_Rx32 & S4_subi_asl_ri_u8 & S4_subi_asl_ri_U5 {
+:S4_subi_asl_ri S4_subi_asl_ri_Rx32 S4_subi_asl_ri_Rx32d S4_subi_asl_ri_u8 S4_subi_asl_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 0 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_asl_ri_Rx32 & S4_subi_asl_ri_Rx32d & S4_subi_asl_ri_u8 & S4_subi_asl_ri_U5 {
   local tmp0:4;
   tmp0 = S4_subi_asl_ri_Rx32 << S4_subi_asl_ri_U5;
   local tmp1:4;
   tmp1 = S4_subi_asl_ri_u8 - tmp0;
-  S4_subi_asl_ri_Rx32 = tmp1;
+  S4_subi_asl_ri_Rx32d = tmp1;
 }
 
-:S4_andi_lsr_ri S4_andi_lsr_ri_Rx32 S4_andi_lsr_ri_u8 S4_andi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_lsr_ri_Rx32 & S4_andi_lsr_ri_u8 & S4_andi_lsr_ri_U5 {
+:S4_andi_lsr_ri S4_andi_lsr_ri_Rx32 S4_andi_lsr_ri_Rx32d S4_andi_lsr_ri_u8 S4_andi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_andi_lsr_ri_Rx32 & S4_andi_lsr_ri_Rx32d & S4_andi_lsr_ri_u8 & S4_andi_lsr_ri_U5 {
   local tmp0:4;
   tmp0 = S4_andi_lsr_ri_Rx32;
   local tmp1:4;
   tmp1 = tmp0 >> S4_andi_lsr_ri_U5;
   local tmp2:4;
   tmp2 = S4_andi_lsr_ri_u8 & tmp1;
-  S4_andi_lsr_ri_Rx32 = tmp2;
+  S4_andi_lsr_ri_Rx32d = tmp2;
 }
 
-:S4_ori_lsr_ri S4_ori_lsr_ri_Rx32 S4_ori_lsr_ri_u8 S4_ori_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_lsr_ri_Rx32 & S4_ori_lsr_ri_u8 & S4_ori_lsr_ri_U5 {
+:S4_ori_lsr_ri S4_ori_lsr_ri_Rx32 S4_ori_lsr_ri_Rx32d S4_ori_lsr_ri_u8 S4_ori_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 0 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_ori_lsr_ri_Rx32 & S4_ori_lsr_ri_Rx32d & S4_ori_lsr_ri_u8 & S4_ori_lsr_ri_U5 {
   local tmp0:4;
   tmp0 = S4_ori_lsr_ri_Rx32;
   local tmp1:4;
   tmp1 = tmp0 >> S4_ori_lsr_ri_U5;
   local tmp2:4;
   tmp2 = S4_ori_lsr_ri_u8 | tmp1;
-  S4_ori_lsr_ri_Rx32 = tmp2;
+  S4_ori_lsr_ri_Rx32d = tmp2;
 }
 
-:S4_addi_lsr_ri S4_addi_lsr_ri_Rx32 S4_addi_lsr_ri_u8 S4_addi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_lsr_ri_Rx32 & S4_addi_lsr_ri_u8 & S4_addi_lsr_ri_U5 {
+:S4_addi_lsr_ri S4_addi_lsr_ri_Rx32 S4_addi_lsr_ri_Rx32d S4_addi_lsr_ri_u8 S4_addi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 0 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_addi_lsr_ri_Rx32 & S4_addi_lsr_ri_Rx32d & S4_addi_lsr_ri_u8 & S4_addi_lsr_ri_U5 {
   local tmp0:4;
   tmp0 = S4_addi_lsr_ri_Rx32;
   local tmp1:4;
   tmp1 = tmp0 >> S4_addi_lsr_ri_U5;
   local tmp2:4;
   tmp2 = S4_addi_lsr_ri_u8 + tmp1;
-  S4_addi_lsr_ri_Rx32 = tmp2;
+  S4_addi_lsr_ri_Rx32d = tmp2;
 }
 
-:S4_subi_lsr_ri S4_subi_lsr_ri_Rx32 S4_subi_lsr_ri_u8 S4_subi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_lsr_ri_Rx32 & S4_subi_lsr_ri_u8 & S4_subi_lsr_ri_U5 {
+:S4_subi_lsr_ri S4_subi_lsr_ri_Rx32 S4_subi_lsr_ri_Rx32d S4_subi_lsr_ri_u8 S4_subi_lsr_ri_U5 is phase = 1 & Parse != 0b00 & subinsn = 0 & b1 = 1 & b2 = 1 & b4 = 1 & b24 = 0 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 1 & S4_subi_lsr_ri_Rx32 & S4_subi_lsr_ri_Rx32d & S4_subi_lsr_ri_u8 & S4_subi_lsr_ri_U5 {
   local tmp0:4;
   tmp0 = S4_subi_lsr_ri_Rx32;
   local tmp1:4;
   tmp1 = tmp0 >> S4_subi_lsr_ri_U5;
   local tmp2:4;
   tmp2 = S4_subi_lsr_ri_u8 - tmp1;
-  S4_subi_lsr_ri_Rx32 = tmp2;
+  S4_subi_lsr_ri_Rx32d = tmp2;
 }
 
 :S2_valignib S2_valignib_Rdd32 S2_valignib_Rtt32 S2_valignib_Rss32 S2_valignib_u3 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b23 = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_valignib_Rdd32 & S2_valignib_Rtt32 & S2_valignib_Rss32 & S2_valignib_u3 {
@@ -66589,7 +67263,7 @@
   S6_vsplatrbp_Rdd32 = tmp199;
 }
 
-:S2_insert S2_insert_Rx32 S2_insert_Rs32 S2_insert_u5 S2_insert_U5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insert_Rx32 & S2_insert_Rs32 & S2_insert_u5 & S2_insert_U5 {
+:S2_insert S2_insert_Rx32 S2_insert_Rx32d S2_insert_Rs32 S2_insert_u5 S2_insert_U5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insert_Rx32 & S2_insert_Rx32d & S2_insert_Rs32 & S2_insert_u5 & S2_insert_U5 {
   local width:4;
   width = S2_insert_u5;
   local offset:4;
@@ -66618,7 +67292,7 @@
   tmp10 = zext(S2_insert_Rx32);
   local tmp11:8;
   tmp11 = tmp10 & tmp9;
-  S2_insert_Rx32 = tmp11:4;
+  S2_insert_Rx32d = tmp11:4;
   local tmp12:8;
   local tmp13:4;
   tmp13 = 1;
@@ -66645,16 +67319,16 @@
   tmp23 = zext(S2_insert_Rx32);
   local tmp24:8;
   tmp24 = tmp23 | tmp22;
-  S2_insert_Rx32 = tmp24:4;
+  S2_insert_Rx32d = tmp24:4;
 }
 
-:S2_tableidxb S2_tableidxb_Rx32 S2_tableidxb_Rs32 S2_tableidxb_u4 S2_tableidxb_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxb_Rx32 & S2_tableidxb_Rs32 & S2_tableidxb_u4 & S2_tableidxb_S6 unimpl
+:S2_tableidxb S2_tableidxb_Rx32 S2_tableidxb_Rx32d S2_tableidxb_Rs32 S2_tableidxb_u4 S2_tableidxb_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxb_Rx32 & S2_tableidxb_Rx32d & S2_tableidxb_Rs32 & S2_tableidxb_u4 & S2_tableidxb_S6 unimpl
 
-:S2_tableidxh S2_tableidxh_Rx32 S2_tableidxh_Rs32 S2_tableidxh_u4 S2_tableidxh_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxh_Rx32 & S2_tableidxh_Rs32 & S2_tableidxh_u4 & S2_tableidxh_S6 unimpl
+:S2_tableidxh S2_tableidxh_Rx32 S2_tableidxh_Rx32d S2_tableidxh_Rs32 S2_tableidxh_u4 S2_tableidxh_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 0 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxh_Rx32 & S2_tableidxh_Rx32d & S2_tableidxh_Rs32 & S2_tableidxh_u4 & S2_tableidxh_S6 unimpl
 
-:S2_tableidxw S2_tableidxw_Rx32 S2_tableidxw_Rs32 S2_tableidxw_u4 S2_tableidxw_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxw_Rx32 & S2_tableidxw_Rs32 & S2_tableidxw_u4 & S2_tableidxw_S6 unimpl
+:S2_tableidxw S2_tableidxw_Rx32 S2_tableidxw_Rx32d S2_tableidxw_Rs32 S2_tableidxw_u4 S2_tableidxw_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxw_Rx32 & S2_tableidxw_Rx32d & S2_tableidxw_Rs32 & S2_tableidxw_u4 & S2_tableidxw_S6 unimpl
 
-:S2_tableidxd S2_tableidxd_Rx32 S2_tableidxd_Rs32 S2_tableidxd_u4 S2_tableidxd_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxd_Rx32 & S2_tableidxd_Rs32 & S2_tableidxd_u4 & S2_tableidxd_S6 unimpl
+:S2_tableidxd S2_tableidxd_Rx32 S2_tableidxd_Rx32d S2_tableidxd_Rs32 S2_tableidxd_u4 S2_tableidxd_S6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 1 & b23 = 1 & b24 = 1 & b25 = 1 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_tableidxd_Rx32 & S2_tableidxd_Rx32d & S2_tableidxd_Rs32 & S2_tableidxd_u4 & S2_tableidxd_S6 unimpl
 
 :A4_bitspliti A4_bitspliti_Rdd32 A4_bitspliti_Rs32 A4_bitspliti_u5 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b5 = 0 & b6 = 0 & b7 = 1 & b13 = 0 & b21 = 0 & b22 = 1 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & A4_bitspliti_Rdd32 & A4_bitspliti_Rs32 & A4_bitspliti_u5 {
   local tmp0:8;
@@ -66908,7 +67582,7 @@
   S2_extractu_Rd32 = tmp6;
 }
 
-:S2_insertp S2_insertp_Rxx32 S2_insertp_Rss32 S2_insertp_u6 S2_insertp_U6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insertp_Rxx32 & S2_insertp_Rss32 & S2_insertp_u6 & S2_insertp_U6 {
+:S2_insertp S2_insertp_Rxx32 S2_insertp_Rxx32d S2_insertp_Rss32 S2_insertp_u6 S2_insertp_U6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 1 & b25 = 1 & b26 = 0 & b27 = 0 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S2_insertp_Rxx32 & S2_insertp_Rxx32d & S2_insertp_Rss32 & S2_insertp_u6 & S2_insertp_U6 {
   local width:4;
   width = S2_insertp_u6;
   local offset:4;
@@ -66935,7 +67609,7 @@
   tmp9 = ~ tmp8;
   local tmp10:8;
   tmp10 = S2_insertp_Rxx32 & tmp9;
-  S2_insertp_Rxx32 = tmp10;
+  S2_insertp_Rxx32d = tmp10;
   local tmp11:8;
   local tmp12:4;
   tmp12 = 1;
@@ -66958,7 +67632,7 @@
   tmp20 = tmp18 << tmp19;
   local tmp21:8;
   tmp21 = S2_insertp_Rxx32 | tmp20;
-  S2_insertp_Rxx32 = tmp21;
+  S2_insertp_Rxx32d = tmp21;
 }
 
 :S4_extractp S4_extractp_Rdd32 S4_extractp_Rss32 S4_extractp_u6 S4_extractp_U6 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 0 & b31 = 1 & S4_extractp_Rdd32 & S4_extractp_Rss32 & S4_extractp_u6 & S4_extractp_U6 {
@@ -67051,7 +67725,7 @@
   S2_mask_Rd32 = tmp4;
 }
 
-:S2_insert_rp S2_insert_rp_Rx32 S2_insert_rp_Rs32 S2_insert_rp_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insert_rp_Rx32 & S2_insert_rp_Rs32 & S2_insert_rp_Rtt32 {
+:S2_insert_rp S2_insert_rp_Rx32 S2_insert_rp_Rx32d S2_insert_rp_Rs32 S2_insert_rp_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b24 = 0 & b25 = 0 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insert_rp_Rx32 & S2_insert_rp_Rx32d & S2_insert_rp_Rs32 & S2_insert_rp_Rtt32 {
   local width:4;
   local tmp0:8;
   local tmp1:4;
@@ -67175,7 +67849,7 @@
 <t_branch_57>
   local tmp57:4;
   tmp57 = 0;
-  S2_insert_rp_Rx32 = tmp57;
+  S2_insert_rp_Rx32d = tmp57;
   goto <done_57>;
 <f_branch_57>
   local tmp58:8;
@@ -67188,7 +67862,7 @@
   tmp61 = zext(S2_insert_rp_Rx32);
   local tmp62:8;
   tmp62 = tmp61 & tmp60;
-  S2_insert_rp_Rx32 = tmp62:4;
+  S2_insert_rp_Rx32d = tmp62:4;
   local tmp63:8;
   tmp63 = zext(S2_insert_rp_Rs32);
   local tmp64:8;
@@ -67201,7 +67875,7 @@
   tmp67 = zext(S2_insert_rp_Rx32);
   local tmp68:8;
   tmp68 = tmp67 | tmp66;
-  S2_insert_rp_Rx32 = tmp68:4;
+  S2_insert_rp_Rx32d = tmp68:4;
 <done_57>
 }
 
@@ -67531,7 +68205,7 @@
   S2_extractu_rp_Rd32 = tmp68:4;
 }
 
-:S2_insertp_rp S2_insertp_rp_Rxx32 S2_insertp_rp_Rss32 S2_insertp_rp_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insertp_rp_Rxx32 & S2_insertp_rp_Rss32 & S2_insertp_rp_Rtt32 {
+:S2_insertp_rp S2_insertp_rp_Rxx32 S2_insertp_rp_Rxx32d S2_insertp_rp_Rss32 S2_insertp_rp_Rtt32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b13 = 0 & b23 = 0 & b24 = 0 & b25 = 1 & b26 = 0 & b27 = 1 & b28 = 0 & b29 = 0 & b30 = 1 & b31 = 1 & S2_insertp_rp_Rxx32 & S2_insertp_rp_Rxx32d & S2_insertp_rp_Rss32 & S2_insertp_rp_Rtt32 {
   local width:4;
   local tmp0:8;
   local tmp1:4;
@@ -67655,7 +68329,7 @@
 <t_branch_57>
   local tmp57:4;
   tmp57 = 0;
-  S2_insertp_rp_Rxx32 = zext(tmp57);
+  S2_insertp_rp_Rxx32d = zext(tmp57);
   goto <done_57>;
 <f_branch_57>
   local tmp58:8;
@@ -67666,7 +68340,7 @@
   tmp60 = ~ tmp59;
   local tmp61:8;
   tmp61 = S2_insertp_rp_Rxx32 & tmp60;
-  S2_insertp_rp_Rxx32 = tmp61;
+  S2_insertp_rp_Rxx32d = tmp61;
   local tmp62:8;
   tmp62 = S2_insertp_rp_Rss32 & mask;
   local tmp63:8;
@@ -67675,7 +68349,7 @@
   tmp64 = tmp62 << tmp63;
   local tmp65:8;
   tmp65 = S2_insertp_rp_Rxx32 | tmp64;
-  S2_insertp_rp_Rxx32 = tmp65;
+  S2_insertp_rp_Rxx32d = tmp65;
 <done_57>
 }
 
@@ -77795,7 +78469,7 @@
   tmp0 = trap0(J2_trap0_u8);
 }
 
-:J2_trap1 J2_trap1_Rx32 J2_trap1_u8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_trap1_Rx32 & J2_trap1_u8 {
+:J2_trap1 J2_trap1_Rx32 J2_trap1_Rx32d J2_trap1_u8 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b22 = 0 & b23 = 1 & b24 = 0 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 1 & b29 = 0 & b30 = 1 & b31 = 0 & J2_trap1_Rx32 & J2_trap1_Rx32d & J2_trap1_u8 {
   local tmp0:4;
   tmp0 = trap1(J2_trap1_Rx32, J2_trap1_u8);
 }
@@ -77906,17 +78580,17 @@
   tmp0 = k0unlock();
 }
 
-:Y2_crswap0 Y2_crswap0_Rx32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_crswap0_Rx32 {
+:Y2_crswap0 Y2_crswap0_Rx32 Y2_crswap0_Rx32d is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 0 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y2_crswap0_Rx32 & Y2_crswap0_Rx32d {
   local tmp0:4;
   tmp0 = crswap(Y2_crswap0_Rx32, SGP0);
 }
 
-:Y4_crswap1 Y4_crswap1_Rx32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap1_Rx32 {
+:Y4_crswap1 Y4_crswap1_Rx32 Y4_crswap1_Rx32d is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b21 = 1 & b22 = 0 & b23 = 0 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 0 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap1_Rx32 & Y4_crswap1_Rx32d {
   local tmp0:4;
   tmp0 = crswap(Y4_crswap1_Rx32, SGP1);
 }
 
-:Y4_crswap10 Y4_crswap10_Rxx32 is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b0 = 0 & b1 = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap10_Rxx32 {
+:Y4_crswap10 Y4_crswap10_Rxx32 Y4_crswap10_Rxx32d is phase = 1 & immext = 0xffffffff & Parse != 0b00 & subinsn = 0 & b0 = 0 & b1 = 0 & b2 = 0 & b3 = 0 & b4 = 0 & b22 = 0 & b23 = 1 & b24 = 1 & b25 = 0 & b26 = 1 & b27 = 1 & b28 = 0 & b29 = 1 & b30 = 1 & b31 = 0 & Y4_crswap10_Rxx32 & Y4_crswap10_Rxx32d {
   local tmp0:4;
   tmp0 = crswap(Y4_crswap10_Rxx32, SGP1SGP0);
 }
@@ -78195,10 +78869,10 @@
   tmp0 = l2gcleaninv(Y6_l2gcleaninvpa_Rtt32);
 }
 
-:SA1_addi SA1_addi_Rx16 SA1_addi_s7 is phase = 1 & subinsn = 1 & a11 = 0 & a12 = 0 & SA1_addi_Rx16 & SA1_addi_s7 {
+:SA1_addi SA1_addi_Rx16 SA1_addi_Rx16d SA1_addi_s7 is phase = 1 & subinsn = 1 & a11 = 0 & a12 = 0 & SA1_addi_Rx16 & SA1_addi_Rx16d & SA1_addi_s7 {
   local tmp0:4;
   tmp0 = SA1_addi_Rx16 + SA1_addi_s7;
-  SA1_addi_Rx16 = tmp0;
+  SA1_addi_Rx16d = tmp0;
 }
 
 :SA1_tfr SA1_tfr_Rd16 SA1_tfr_Rs16 is phase = 1 & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 0 & a12 = 1 & SA1_tfr_Rd16 & SA1_tfr_Rs16 {
@@ -78303,10 +78977,10 @@
   SA1_dec_Rd16 = tmp1;
 }
 
-:SA1_addrx SA1_addrx_Rx16 SA1_addrx_Rs16 is phase = 1 & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_addrx_Rx16 & SA1_addrx_Rs16 {
+:SA1_addrx SA1_addrx_Rx16 SA1_addrx_Rx16d SA1_addrx_Rs16 is phase = 1 & subinsn = 1 & a8 = 0 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_addrx_Rx16 & SA1_addrx_Rx16d & SA1_addrx_Rs16 {
   local tmp0:4;
   tmp0 = SA1_addrx_Rx16 + SA1_addrx_Rs16;
-  SA1_addrx_Rx16 = tmp0;
+  SA1_addrx_Rx16d = tmp0;
 }
 
 :SA1_zxtb SA1_zxtb_Rd16 SA1_zxtb_Rs16 is phase = 1 & subinsn = 1 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 0 & a12 = 1 & SA1_zxtb_Rd16 & SA1_zxtb_Rs16 {
@@ -78432,7 +79106,7 @@
 :SA1_cmpeqi SA1_cmpeqi_Rs16 SA1_cmpeqi_u2 is phase = 1 & subinsn = 1 & a8 = 1 & a9 = 0 & a10 = 0 & a11 = 1 & a12 = 1 & SA1_cmpeqi_Rs16 & SA1_cmpeqi_u2 {
   local tmp0:1;
   tmp0 = SA1_cmpeqi_Rs16 == SA1_cmpeqi_u2;
-  P0 = tmp0;
+  D_P0 = tmp0;
 }
 
 :SL1_loadri_io SL1_loadri_io_Rd16 SL1_loadri_io_Rs16 SL1_loadri_io_u4_2 is phase = 1 & subinsn = 2 & a12 = 0 & SL1_loadri_io_Rd16 & SL1_loadri_io_Rs16 & SL1_loadri_io_u4_2 {
@@ -78523,7 +79197,7 @@
   tmp8 = tmp6 & tmp7;
   tmp1 = tmp8:4;
   tmp0 = zext(tmp1);
-  R31 = tmp0:4;
+  D_R31 = tmp0:4;
   local tmp9:8;
   local tmp10:4;
   local tmp11:4;
@@ -78542,12 +79216,12 @@
   tmp17 = tmp15 & tmp16;
   tmp10 = tmp17:4;
   tmp9 = zext(tmp10);
-  R30 = tmp9:4;
+  D_R30 = tmp9:4;
   local tmp18:4;
   tmp18 = 8;
   local tmp19:4;
   tmp19 = EA + tmp18;
-  R29 = tmp19;
+  D_R29 = tmp19;
 }
 
 :SL2_return  is phase = 1 & subinsn = 3 & a2 = 0 & a6 = 1 & a7 = 0 & a8 = 1 & a9 = 1 & a10 = 1 & a11 = 1 & a12 = 1 {
@@ -78574,7 +79248,7 @@
   tmp8 = tmp6 & tmp7;
   tmp1 = tmp8:4;
   tmp0 = zext(tmp1);
-  R31 = tmp0:4;
+  D_R31 = tmp0:4;
   local tmp9:8;
   local tmp10:4;
   local tmp11:4;
@@ -78593,12 +79267,12 @@
   tmp17 = tmp15 & tmp16;
   tmp10 = tmp17:4;
   tmp9 = zext(tmp10);
-  R30 = tmp9:4;
+  D_R30 = tmp9:4;
   local tmp18:4;
   tmp18 = 8;
   local tmp19:4;
   tmp19 = EA + tmp18;
-  R29 = tmp19;
+  D_R29 = tmp19;
   local tmp20:8;
   local tmp21:4;
   local tmp22:4;
@@ -78649,7 +79323,7 @@
   tmp10 = tmp8 & tmp9;
   tmp3 = tmp10:4;
   tmp2 = zext(tmp3);
-  R31 = tmp2:4;
+  D_R31 = tmp2:4;
   local tmp11:8;
   local tmp12:4;
   local tmp13:4;
@@ -78668,12 +79342,12 @@
   tmp19 = tmp17 & tmp18;
   tmp12 = tmp19:4;
   tmp11 = zext(tmp12);
-  R30 = tmp11:4;
+  D_R30 = tmp11:4;
   local tmp20:4;
   tmp20 = 8;
   local tmp21:4;
   tmp21 = EA + tmp20;
-  R29 = tmp21;
+  D_R29 = tmp21;
   local tmp22:8;
   local tmp23:4;
   local tmp24:4;
@@ -78729,7 +79403,7 @@
   tmp11 = tmp9 & tmp10;
   tmp4 = tmp11:4;
   tmp3 = zext(tmp4);
-  R31 = tmp3:4;
+  D_R31 = tmp3:4;
   local tmp12:8;
   local tmp13:4;
   local tmp14:4;
@@ -78748,12 +79422,12 @@
   tmp20 = tmp18 & tmp19;
   tmp13 = tmp20:4;
   tmp12 = zext(tmp13);
-  R30 = tmp12:4;
+  D_R30 = tmp12:4;
   local tmp21:4;
   tmp21 = 8;
   local tmp22:4;
   tmp22 = EA + tmp21;
-  R29 = tmp22;
+  D_R29 = tmp22;
   local tmp23:8;
   local tmp24:4;
   local tmp25:4;
@@ -78809,7 +79483,7 @@
   tmp11 = tmp9 & tmp10;
   tmp4 = tmp11:4;
   tmp3 = zext(tmp4);
-  R31 = tmp3:4;
+  D_R31 = tmp3:4;
   local tmp12:8;
   local tmp13:4;
   local tmp14:4;
@@ -78828,12 +79502,12 @@
   tmp20 = tmp18 & tmp19;
   tmp13 = tmp20:4;
   tmp12 = zext(tmp13);
-  R30 = tmp12:4;
+  D_R30 = tmp12:4;
   local tmp21:4;
   tmp21 = 8;
   local tmp22:4;
   tmp22 = EA + tmp21;
-  R29 = tmp22;
+  D_R29 = tmp22;
   local tmp23:8;
   local tmp24:4;
   local tmp25:4;
@@ -78891,7 +79565,7 @@
   tmp12 = tmp10 & tmp11;
   tmp5 = tmp12:4;
   tmp4 = zext(tmp5);
-  R31 = tmp4:4;
+  D_R31 = tmp4:4;
   local tmp13:8;
   local tmp14:4;
   local tmp15:4;
@@ -78910,12 +79584,12 @@
   tmp21 = tmp19 & tmp20;
   tmp14 = tmp21:4;
   tmp13 = zext(tmp14);
-  R30 = tmp13:4;
+  D_R30 = tmp13:4;
   local tmp22:4;
   tmp22 = 8;
   local tmp23:4;
   tmp23 = EA + tmp22;
-  R29 = tmp23;
+  D_R29 = tmp23;
   local tmp24:8;
   local tmp25:4;
   local tmp26:4;
@@ -79114,10 +79788,10 @@
   tmp2 = R29 + tmp1;
   EA = tmp2;
   *:8 EA = R31R30;
-  R30 = EA;
+  D_R30 = EA;
   local tmp3:4;
   tmp3 = EA - SS2_allocframe_u5_3;
-  R29 = tmp3;
+  D_R29 = tmp3;
 }
 
 :DUPLEX is phase = 1 & subinsn = 0 & Parse = 0b00 unimpl
