#ifndef __HIRG_CMIF_H__
#define __HIRG_CMIF_H__

#include "reg_access.h"
#include "base_addr_cmif.h"

#define CMIF_HIRG_REG_BASE                                            (CMIF_RAKE_HIRG_OFFSET)
#define CMIF_HIRG_C0_HICH(i)                                          (CMIF_HIRG_REG_BASE + 0x00000000 + ((i) * 0x4))
#define CMIF_HIRG_C1_HICH(i)                                          (CMIF_HIRG_REG_BASE + 0x00000010 + ((i) * 0x4))
#define CMIF_HIRG_C0_RGCH(i)                                          (CMIF_HIRG_REG_BASE + 0x00000020 + ((i) * 0x4))
#define CMIF_HIRG_C1_RGCH(i)                                          (CMIF_HIRG_REG_BASE + 0x00000030 + ((i) * 0x4))
#define CMIF_HIRG_COM_C0_HICH01                                       (CMIF_HIRG_REG_BASE + 0x00000040)
#define CMIF_HIRG_COM_C0_HICH23                                       (CMIF_HIRG_REG_BASE + 0x00000044)
#define CMIF_HIRG_COM_C1_HICH01                                       (CMIF_HIRG_REG_BASE + 0x00000048)
#define CMIF_HIRG_COM_C1_HICH23                                       (CMIF_HIRG_REG_BASE + 0x0000004C)
#define CMIF_HIRG_COM_C0_RGCH01                                       (CMIF_HIRG_REG_BASE + 0x00000050)
#define CMIF_HIRG_COM_C0_RGCH23                                       (CMIF_HIRG_REG_BASE + 0x00000054)
#define CMIF_HIRG_COM_C1_RGCH01                                       (CMIF_HIRG_REG_BASE + 0x00000058)
#define CMIF_HIRG_COM_C1_RGCH23                                       (CMIF_HIRG_REG_BASE + 0x0000005C)
#define CMIF_HIRG_CON                                                 (CMIF_HIRG_REG_BASE + 0x00000060)
#define CMIF_HIRG_RLSLATCH                                            (CMIF_HIRG_REG_BASE + 0x00000064)
#define CMIF_HIRG_C0_RLS                                              (CMIF_HIRG_REG_BASE + 0x00000068)
#define CMIF_HIRG_C1_RLS                                              (CMIF_HIRG_REG_BASE + 0x0000006C)
#define CMIF_HIRG_HI_SRVTH(i)                                         (CMIF_HIRG_REG_BASE + 0x00000070 + ((i) * 0x4))
#define CMIF_HIRG_HI_NSRVTH(i)                                        (CMIF_HIRG_REG_BASE + 0x00000078 + ((i) * 0x4))
#define CMIF_HIRG_HI_DET(i)                                           (CMIF_HIRG_REG_BASE + 0x00000080 + ((i) * 0x4))
#define CMIF_HIRG_RG_RLS                                              (CMIF_HIRG_REG_BASE + 0x00000088)
#define CMIF_HIRG_RG_SRVTH(i)                                         (CMIF_HIRG_REG_BASE + 0x0000008C + ((i) * 0x4))
#define CMIF_HIRG_RG_NSRVTH(i)                                        (CMIF_HIRG_REG_BASE + 0x00000094 + ((i) * 0x4))
#define CMIF_HIRG_RG_DET(i)                                           (CMIF_HIRG_REG_BASE + 0x0000009C + ((i) * 0x4))
#define CMIF_HIRG_HI_SOFT_C0(i)                                       (CMIF_HIRG_REG_BASE + 0x000000A4 + ((i) * 0x4))
#define CMIF_HIRG_HI_SOFT_C1(i)                                       (CMIF_HIRG_REG_BASE + 0x000000B4 + ((i) * 0x4))
#define CMIF_HIRG_RG_SOFT_C0(i)                                       (CMIF_HIRG_REG_BASE + 0x000000C4 + ((i) * 0x4))
#define CMIF_HIRG_RG_SOFT_C1(i)                                       (CMIF_HIRG_REG_BASE + 0x000000D4 + ((i) * 0x4))
#define CMIF_HIRG_HI_MIC_SRV(i)                                       (CMIF_HIRG_REG_BASE + 0x000000E4 + ((i) * 0x4))
#define CMIF_HIRG_HI_MIC_NSRV(i)                                      (CMIF_HIRG_REG_BASE + 0x000000EC + ((i) * 0x4))
#define CMIF_HIRG_HI_PRI_SRV(i)                                       (CMIF_HIRG_REG_BASE + 0x000000F4 + ((i) * 0x4))
#define CMIF_HIRG_HI_PRI_NSRV(i)                                      (CMIF_HIRG_REG_BASE + 0x000000FC + ((i) * 0x4))
#define CMIF_HIRG_HI_BIAS_SRV(i)                                      (CMIF_HIRG_REG_BASE + 0x00000104 + ((i) * 0x4))
#define CMIF_HIRG_HI_BIAS_NSRV(i)                                     (CMIF_HIRG_REG_BASE + 0x0000010C + ((i) * 0x4))
#define CMIF_HIRG_RG_MIC_SRV(i)                                       (CMIF_HIRG_REG_BASE + 0x00000114 + ((i) * 0x4))
#define CMIF_HIRG_RG_MIC_NSRV(i)                                      (CMIF_HIRG_REG_BASE + 0x0000011C + ((i) * 0x4))
#define CMIF_HIRG_RG_PRI_SRV(i)                                       (CMIF_HIRG_REG_BASE + 0x00000124 + ((i) * 0x4))
#define CMIF_HIRG_RG_PRI_NSRV(i)                                      (CMIF_HIRG_REG_BASE + 0x0000012C + ((i) * 0x4))
#define CMIF_HIRG_HIRG_FILTER(i)                                      (CMIF_HIRG_REG_BASE + 0x00000134 + ((i) * 0x4))
#define CMIF_HIRG_SWRST                                               (CMIF_HIRG_REG_BASE + 0x0000013C)
#define CMIF_HIRG_HI_MIC_C0_RLS0                                      (CMIF_HIRG_REG_BASE + 0x00000140)
#define CMIF_HIRG_HI_MIC_C0_RLS1                                      (CMIF_HIRG_REG_BASE + 0x00000144)
#define CMIF_HIRG_HI_MIC_C1_RLS0                                      (CMIF_HIRG_REG_BASE + 0x00000148)
#define CMIF_HIRG_HI_MIC_C1_RLS1                                      (CMIF_HIRG_REG_BASE + 0x0000014C)
#define CMIF_HIRG_RG_MIC_C0_RLS0                                      (CMIF_HIRG_REG_BASE + 0x00000150)
#define CMIF_HIRG_RG_MIC_C0_RLS1                                      (CMIF_HIRG_REG_BASE + 0x00000154)
#define CMIF_HIRG_RG_MIC_C1_RLS0                                      (CMIF_HIRG_REG_BASE + 0x00000158)
#define CMIF_HIRG_RG_MIC_C1_RLS1                                      (CMIF_HIRG_REG_BASE + 0x0000015C)

#define M_CMIF_HIRG_C0_HICH_RD(i)                                     REG_READ(CMIF_HIRG_C0_HICH(i))
#define M_CMIF_HIRG_C1_HICH_RD(i)                                     REG_READ(CMIF_HIRG_C1_HICH(i))
#define M_CMIF_HIRG_C0_RGCH_RD(i)                                     REG_READ(CMIF_HIRG_C0_RGCH(i))
#define M_CMIF_HIRG_C1_RGCH_RD(i)                                     REG_READ(CMIF_HIRG_C1_RGCH(i))
#define M_CMIF_HIRG_COM_C0_HICH01_RD()                                REG_READ(CMIF_HIRG_COM_C0_HICH01)
#define M_CMIF_HIRG_COM_C0_HICH23_RD()                                REG_READ(CMIF_HIRG_COM_C0_HICH23)
#define M_CMIF_HIRG_COM_C1_HICH01_RD()                                REG_READ(CMIF_HIRG_COM_C1_HICH01)
#define M_CMIF_HIRG_COM_C1_HICH23_RD()                                REG_READ(CMIF_HIRG_COM_C1_HICH23)
#define M_CMIF_HIRG_COM_C0_RGCH01_RD()                                REG_READ(CMIF_HIRG_COM_C0_RGCH01)
#define M_CMIF_HIRG_COM_C0_RGCH23_RD()                                REG_READ(CMIF_HIRG_COM_C0_RGCH23)
#define M_CMIF_HIRG_COM_C1_RGCH01_RD()                                REG_READ(CMIF_HIRG_COM_C1_RGCH01)
#define M_CMIF_HIRG_COM_C1_RGCH23_RD()                                REG_READ(CMIF_HIRG_COM_C1_RGCH23)
#define M_CMIF_HIRG_CON_RD()                                          REG_READ(CMIF_HIRG_CON)
#define M_CMIF_HIRG_RLSLATCH_RD()                                     REG_READ(CMIF_HIRG_RLSLATCH)
#define M_CMIF_HIRG_C0_RLS_RD()                                       REG_READ(CMIF_HIRG_C0_RLS)
#define M_CMIF_HIRG_C1_RLS_RD()                                       REG_READ(CMIF_HIRG_C1_RLS)
#define M_CMIF_HIRG_HI_SRVTH_RD(i)                                    REG_READ(CMIF_HIRG_HI_SRVTH(i))
#define M_CMIF_HIRG_HI_NSRVTH_RD(i)                                   REG_READ(CMIF_HIRG_HI_NSRVTH(i))
#define M_CMIF_HIRG_HI_DET_RD(i)                                      REG_READ(CMIF_HIRG_HI_DET(i))
#define M_CMIF_HIRG_RG_RLS_RD()                                       REG_READ(CMIF_HIRG_RG_RLS)
#define M_CMIF_HIRG_RG_SRVTH_RD(i)                                    REG_READ(CMIF_HIRG_RG_SRVTH(i))
#define M_CMIF_HIRG_RG_NSRVTH_RD(i)                                   REG_READ(CMIF_HIRG_RG_NSRVTH(i))
#define M_CMIF_HIRG_RG_DET_RD(i)                                      REG_READ(CMIF_HIRG_RG_DET(i))
#define M_CMIF_HIRG_HI_SOFT_C0_RD(i)                                  REG_READ(CMIF_HIRG_HI_SOFT_C0(i))
#define M_CMIF_HIRG_HI_SOFT_C1_RD(i)                                  REG_READ(CMIF_HIRG_HI_SOFT_C1(i))
#define M_CMIF_HIRG_RG_SOFT_C0_RD(i)                                  REG_READ(CMIF_HIRG_RG_SOFT_C0(i))
#define M_CMIF_HIRG_RG_SOFT_C1_RD(i)                                  REG_READ(CMIF_HIRG_RG_SOFT_C1(i))
#define M_CMIF_HIRG_HI_MIC_SRV_RD(i)                                  REG_READ(CMIF_HIRG_HI_MIC_SRV(i))
#define M_CMIF_HIRG_HI_MIC_NSRV_RD(i)                                 REG_READ(CMIF_HIRG_HI_MIC_NSRV(i))
#define M_CMIF_HIRG_HI_PRI_SRV_RD(i)                                  REG_READ(CMIF_HIRG_HI_PRI_SRV(i))
#define M_CMIF_HIRG_HI_PRI_NSRV_RD(i)                                 REG_READ(CMIF_HIRG_HI_PRI_NSRV(i))
#define M_CMIF_HIRG_HI_BIAS_SRV_RD(i)                                 REG_READ(CMIF_HIRG_HI_BIAS_SRV(i))
#define M_CMIF_HIRG_HI_BIAS_NSRV_RD(i)                                REG_READ(CMIF_HIRG_HI_BIAS_NSRV(i))
#define M_CMIF_HIRG_RG_MIC_SRV_RD(i)                                  REG_READ(CMIF_HIRG_RG_MIC_SRV(i))
#define M_CMIF_HIRG_RG_MIC_NSRV_RD(i)                                 REG_READ(CMIF_HIRG_RG_MIC_NSRV(i))
#define M_CMIF_HIRG_RG_PRI_SRV_RD(i)                                  REG_READ(CMIF_HIRG_RG_PRI_SRV(i))
#define M_CMIF_HIRG_RG_PRI_NSRV_RD(i)                                 REG_READ(CMIF_HIRG_RG_PRI_NSRV(i))
#define M_CMIF_HIRG_HIRG_FILTER_RD(i)                                 REG_READ(CMIF_HIRG_HIRG_FILTER(i))
#define M_CMIF_HIRG_SWRST_RD()                                        REG_READ(CMIF_HIRG_SWRST)
#define M_CMIF_HIRG_HI_MIC_C0_RLS0_RD()                               REG_READ(CMIF_HIRG_HI_MIC_C0_RLS0)
#define M_CMIF_HIRG_HI_MIC_C0_RLS1_RD()                               REG_READ(CMIF_HIRG_HI_MIC_C0_RLS1)
#define M_CMIF_HIRG_HI_MIC_C1_RLS0_RD()                               REG_READ(CMIF_HIRG_HI_MIC_C1_RLS0)
#define M_CMIF_HIRG_HI_MIC_C1_RLS1_RD()                               REG_READ(CMIF_HIRG_HI_MIC_C1_RLS1)
#define M_CMIF_HIRG_RG_MIC_C0_RLS0_RD()                               REG_READ(CMIF_HIRG_RG_MIC_C0_RLS0)
#define M_CMIF_HIRG_RG_MIC_C0_RLS1_RD()                               REG_READ(CMIF_HIRG_RG_MIC_C0_RLS1)
#define M_CMIF_HIRG_RG_MIC_C1_RLS0_RD()                               REG_READ(CMIF_HIRG_RG_MIC_C1_RLS0)
#define M_CMIF_HIRG_RG_MIC_C1_RLS1_RD()                               REG_READ(CMIF_HIRG_RG_MIC_C1_RLS1)

#define M_CMIF_HIRG_C0_HICH_WR(i, reg)                                REG_WRITE(CMIF_HIRG_C0_HICH(i), reg)
#define M_CMIF_HIRG_C1_HICH_WR(i, reg)                                REG_WRITE(CMIF_HIRG_C1_HICH(i), reg)
#define M_CMIF_HIRG_C0_RGCH_WR(i, reg)                                REG_WRITE(CMIF_HIRG_C0_RGCH(i), reg)
#define M_CMIF_HIRG_C1_RGCH_WR(i, reg)                                REG_WRITE(CMIF_HIRG_C1_RGCH(i), reg)
#define M_CMIF_HIRG_COM_C0_HICH01_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C0_HICH01, reg)
#define M_CMIF_HIRG_COM_C0_HICH23_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C0_HICH23, reg)
#define M_CMIF_HIRG_COM_C1_HICH01_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C1_HICH01, reg)
#define M_CMIF_HIRG_COM_C1_HICH23_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C1_HICH23, reg)
#define M_CMIF_HIRG_COM_C0_RGCH01_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C0_RGCH01, reg)
#define M_CMIF_HIRG_COM_C0_RGCH23_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C0_RGCH23, reg)
#define M_CMIF_HIRG_COM_C1_RGCH01_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C1_RGCH01, reg)
#define M_CMIF_HIRG_COM_C1_RGCH23_WR(reg)                             REG_WRITE(CMIF_HIRG_COM_C1_RGCH23, reg)
#define M_CMIF_HIRG_CON_WR(reg)                                       REG_WRITE(CMIF_HIRG_CON, reg)
#define M_CMIF_HIRG_RLSLATCH_WR(reg)                                  REG_WRITE(CMIF_HIRG_RLSLATCH, reg)
#define M_CMIF_HIRG_C0_RLS_WR(reg)                                    REG_WRITE(CMIF_HIRG_C0_RLS, reg)
#define M_CMIF_HIRG_C1_RLS_WR(reg)                                    REG_WRITE(CMIF_HIRG_C1_RLS, reg)
#define M_CMIF_HIRG_HI_SRVTH_WR(i, reg)                               REG_WRITE(CMIF_HIRG_HI_SRVTH(i), reg)
#define M_CMIF_HIRG_HI_NSRVTH_WR(i, reg)                              REG_WRITE(CMIF_HIRG_HI_NSRVTH(i), reg)
#define M_CMIF_HIRG_HI_DET_WR(i, reg)                                 REG_WRITE(CMIF_HIRG_HI_DET(i), reg)
#define M_CMIF_HIRG_RG_RLS_WR(reg)                                    REG_WRITE(CMIF_HIRG_RG_RLS, reg)
#define M_CMIF_HIRG_RG_SRVTH_WR(i, reg)                               REG_WRITE(CMIF_HIRG_RG_SRVTH(i), reg)
#define M_CMIF_HIRG_RG_NSRVTH_WR(i, reg)                              REG_WRITE(CMIF_HIRG_RG_NSRVTH(i), reg)
#define M_CMIF_HIRG_RG_DET_WR(i, reg)                                 REG_WRITE(CMIF_HIRG_RG_DET(i), reg)
#define M_CMIF_HIRG_HI_SOFT_C0_WR(i, reg)                             REG_WRITE(CMIF_HIRG_HI_SOFT_C0(i), reg)
#define M_CMIF_HIRG_HI_SOFT_C1_WR(i, reg)                             REG_WRITE(CMIF_HIRG_HI_SOFT_C1(i), reg)
#define M_CMIF_HIRG_RG_SOFT_C0_WR(i, reg)                             REG_WRITE(CMIF_HIRG_RG_SOFT_C0(i), reg)
#define M_CMIF_HIRG_RG_SOFT_C1_WR(i, reg)                             REG_WRITE(CMIF_HIRG_RG_SOFT_C1(i), reg)
#define M_CMIF_HIRG_HI_MIC_SRV_WR(i, reg)                             REG_WRITE(CMIF_HIRG_HI_MIC_SRV(i), reg)
#define M_CMIF_HIRG_HI_MIC_NSRV_WR(i, reg)                            REG_WRITE(CMIF_HIRG_HI_MIC_NSRV(i), reg)
#define M_CMIF_HIRG_HI_PRI_SRV_WR(i, reg)                             REG_WRITE(CMIF_HIRG_HI_PRI_SRV(i), reg)
#define M_CMIF_HIRG_HI_PRI_NSRV_WR(i, reg)                            REG_WRITE(CMIF_HIRG_HI_PRI_NSRV(i), reg)
#define M_CMIF_HIRG_HI_BIAS_SRV_WR(i, reg)                            REG_WRITE(CMIF_HIRG_HI_BIAS_SRV(i), reg)
#define M_CMIF_HIRG_HI_BIAS_NSRV_WR(i, reg)                           REG_WRITE(CMIF_HIRG_HI_BIAS_NSRV(i), reg)
#define M_CMIF_HIRG_RG_MIC_SRV_WR(i, reg)                             REG_WRITE(CMIF_HIRG_RG_MIC_SRV(i), reg)
#define M_CMIF_HIRG_RG_MIC_NSRV_WR(i, reg)                            REG_WRITE(CMIF_HIRG_RG_MIC_NSRV(i), reg)
#define M_CMIF_HIRG_RG_PRI_SRV_WR(i, reg)                             REG_WRITE(CMIF_HIRG_RG_PRI_SRV(i), reg)
#define M_CMIF_HIRG_RG_PRI_NSRV_WR(i, reg)                            REG_WRITE(CMIF_HIRG_RG_PRI_NSRV(i), reg)
#define M_CMIF_HIRG_HIRG_FILTER_WR(i, reg)                            REG_WRITE(CMIF_HIRG_HIRG_FILTER(i), reg)
#define M_CMIF_HIRG_SWRST_WR(reg)                                     REG_WRITE(CMIF_HIRG_SWRST, reg)
#define M_CMIF_HIRG_HI_MIC_C0_RLS0_WR(reg)                            REG_WRITE(CMIF_HIRG_HI_MIC_C0_RLS0, reg)
#define M_CMIF_HIRG_HI_MIC_C0_RLS1_WR(reg)                            REG_WRITE(CMIF_HIRG_HI_MIC_C0_RLS1, reg)
#define M_CMIF_HIRG_HI_MIC_C1_RLS0_WR(reg)                            REG_WRITE(CMIF_HIRG_HI_MIC_C1_RLS0, reg)
#define M_CMIF_HIRG_HI_MIC_C1_RLS1_WR(reg)                            REG_WRITE(CMIF_HIRG_HI_MIC_C1_RLS1, reg)
#define M_CMIF_HIRG_RG_MIC_C0_RLS0_WR(reg)                            REG_WRITE(CMIF_HIRG_RG_MIC_C0_RLS0, reg)
#define M_CMIF_HIRG_RG_MIC_C0_RLS1_WR(reg)                            REG_WRITE(CMIF_HIRG_RG_MIC_C0_RLS1, reg)
#define M_CMIF_HIRG_RG_MIC_C1_RLS0_WR(reg)                            REG_WRITE(CMIF_HIRG_RG_MIC_C1_RLS0, reg)
#define M_CMIF_HIRG_RG_MIC_C1_RLS1_WR(reg)                            REG_WRITE(CMIF_HIRG_RG_MIC_C1_RLS1, reg)

#define CMIF_HIRG_C0_HICH_HICH_EN_BIT_LSB                             (24)
#define CMIF_HIRG_C0_HICH_HICH_EN_BIT_WIDTH                           (1)
#define CMIF_HIRG_C0_HICH_HICH_EN_BIT_MASK                            ((UINT32) (((1<<CMIF_HIRG_C0_HICH_HICH_EN_BIT_WIDTH)-1) << CMIF_HIRG_C0_HICH_HICH_EN_BIT_LSB) )
#define CMIF_HIRG_C0_HICH_HICH_EN_FLD_WR(reg, val)                    (reg |= (val) << CMIF_HIRG_C0_HICH_HICH_EN_BIT_LSB)
#define CMIF_HIRG_C0_HICH_HICH_EN_FLD_RD(i)                           ((M_CMIF_HIRG_C0_HICH_RD(i) & CMIF_HIRG_C0_HICH_HICH_EN_BIT_MASK) >> CMIF_HIRG_C0_HICH_HICH_EN_BIT_LSB)

#define CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_LSB                          (16)
#define CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_WIDTH                        (3)
#define CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_WIDTH)-1) << CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_LSB) )
#define CMIF_HIRG_C0_HICH_HICH_RL_ID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_LSB)
#define CMIF_HIRG_C0_HICH_HICH_RL_ID_FLD_RD(i)                        ((M_CMIF_HIRG_C0_HICH_RD(i) & CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_MASK) >> CMIF_HIRG_C0_HICH_HICH_RL_ID_BIT_LSB)

#define CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_LSB                      (8)
#define CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_WIDTH                    (6)
#define CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_WIDTH)-1) << CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_LSB) )
#define CMIF_HIRG_C0_HICH_HICH_DESIG_SET_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_LSB)
#define CMIF_HIRG_C0_HICH_HICH_DESIG_SET_FLD_RD(i)                    ((M_CMIF_HIRG_C0_HICH_RD(i) & CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_MASK) >> CMIF_HIRG_C0_HICH_HICH_DESIG_SET_BIT_LSB)

#define CMIF_HIRG_C0_HICH_HICH_OFS_BIT_LSB                            (0)
#define CMIF_HIRG_C0_HICH_HICH_OFS_BIT_WIDTH                          (8)
#define CMIF_HIRG_C0_HICH_HICH_OFS_BIT_MASK                           ((UINT32) (((1<<CMIF_HIRG_C0_HICH_HICH_OFS_BIT_WIDTH)-1) << CMIF_HIRG_C0_HICH_HICH_OFS_BIT_LSB) )
#define CMIF_HIRG_C0_HICH_HICH_OFS_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HIRG_C0_HICH_HICH_OFS_BIT_LSB)
#define CMIF_HIRG_C0_HICH_HICH_OFS_FLD_RD(i)                          ((M_CMIF_HIRG_C0_HICH_RD(i) & CMIF_HIRG_C0_HICH_HICH_OFS_BIT_MASK) >> CMIF_HIRG_C0_HICH_HICH_OFS_BIT_LSB)

#define CMIF_HIRG_C1_HICH_HICH_EN_BIT_LSB                             (24)
#define CMIF_HIRG_C1_HICH_HICH_EN_BIT_WIDTH                           (1)
#define CMIF_HIRG_C1_HICH_HICH_EN_BIT_MASK                            ((UINT32) (((1<<CMIF_HIRG_C1_HICH_HICH_EN_BIT_WIDTH)-1) << CMIF_HIRG_C1_HICH_HICH_EN_BIT_LSB) )
#define CMIF_HIRG_C1_HICH_HICH_EN_FLD_WR(reg, val)                    (reg |= (val) << CMIF_HIRG_C1_HICH_HICH_EN_BIT_LSB)
#define CMIF_HIRG_C1_HICH_HICH_EN_FLD_RD(i)                           ((M_CMIF_HIRG_C1_HICH_RD(i) & CMIF_HIRG_C1_HICH_HICH_EN_BIT_MASK) >> CMIF_HIRG_C1_HICH_HICH_EN_BIT_LSB)

#define CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_LSB                          (16)
#define CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_WIDTH                        (2)
#define CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_WIDTH)-1) << CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_LSB) )
#define CMIF_HIRG_C1_HICH_HICH_RL_ID_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_LSB)
#define CMIF_HIRG_C1_HICH_HICH_RL_ID_FLD_RD(i)                        ((M_CMIF_HIRG_C1_HICH_RD(i) & CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_MASK) >> CMIF_HIRG_C1_HICH_HICH_RL_ID_BIT_LSB)

#define CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_LSB                      (8)
#define CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_WIDTH                    (6)
#define CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_WIDTH)-1) << CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_LSB) )
#define CMIF_HIRG_C1_HICH_HICH_DESIG_SET_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_LSB)
#define CMIF_HIRG_C1_HICH_HICH_DESIG_SET_FLD_RD(i)                    ((M_CMIF_HIRG_C1_HICH_RD(i) & CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_MASK) >> CMIF_HIRG_C1_HICH_HICH_DESIG_SET_BIT_LSB)

#define CMIF_HIRG_C1_HICH_HICH_OFS_BIT_LSB                            (0)
#define CMIF_HIRG_C1_HICH_HICH_OFS_BIT_WIDTH                          (8)
#define CMIF_HIRG_C1_HICH_HICH_OFS_BIT_MASK                           ((UINT32) (((1<<CMIF_HIRG_C1_HICH_HICH_OFS_BIT_WIDTH)-1) << CMIF_HIRG_C1_HICH_HICH_OFS_BIT_LSB) )
#define CMIF_HIRG_C1_HICH_HICH_OFS_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HIRG_C1_HICH_HICH_OFS_BIT_LSB)
#define CMIF_HIRG_C1_HICH_HICH_OFS_FLD_RD(i)                          ((M_CMIF_HIRG_C1_HICH_RD(i) & CMIF_HIRG_C1_HICH_HICH_OFS_BIT_MASK) >> CMIF_HIRG_C1_HICH_HICH_OFS_BIT_LSB)

#define CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_LSB                             (24)
#define CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_WIDTH                           (1)
#define CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_MASK                            ((UINT32) (((1<<CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_WIDTH)-1) << CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_LSB) )
#define CMIF_HIRG_C0_RGCH_RGCH_EN_FLD_WR(reg, val)                    (reg |= (val) << CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_LSB)
#define CMIF_HIRG_C0_RGCH_RGCH_EN_FLD_RD(i)                           ((M_CMIF_HIRG_C0_RGCH_RD(i) & CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_MASK) >> CMIF_HIRG_C0_RGCH_RGCH_EN_BIT_LSB)

#define CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_LSB                      (8)
#define CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_WIDTH                    (6)
#define CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_WIDTH)-1) << CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_LSB) )
#define CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_LSB)
#define CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_FLD_RD(i)                    ((M_CMIF_HIRG_C0_RGCH_RD(i) & CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_MASK) >> CMIF_HIRG_C0_RGCH_RGCH_DESIG_SET_BIT_LSB)

#define CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_LSB                            (0)
#define CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_WIDTH                          (8)
#define CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_MASK                           ((UINT32) (((1<<CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_WIDTH)-1) << CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_LSB) )
#define CMIF_HIRG_C0_RGCH_RGCH_OFS_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_LSB)
#define CMIF_HIRG_C0_RGCH_RGCH_OFS_FLD_RD(i)                          ((M_CMIF_HIRG_C0_RGCH_RD(i) & CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_MASK) >> CMIF_HIRG_C0_RGCH_RGCH_OFS_BIT_LSB)

#define CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_LSB                             (24)
#define CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_WIDTH                           (1)
#define CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_MASK                            ((UINT32) (((1<<CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_WIDTH)-1) << CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_LSB) )
#define CMIF_HIRG_C1_RGCH_RGCH_EN_FLD_WR(reg, val)                    (reg |= (val) << CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_LSB)
#define CMIF_HIRG_C1_RGCH_RGCH_EN_FLD_RD(i)                           ((M_CMIF_HIRG_C1_RGCH_RD(i) & CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_MASK) >> CMIF_HIRG_C1_RGCH_RGCH_EN_BIT_LSB)

#define CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_LSB                      (8)
#define CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_WIDTH                    (6)
#define CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_WIDTH)-1) << CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_LSB) )
#define CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_LSB)
#define CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_FLD_RD(i)                    ((M_CMIF_HIRG_C1_RGCH_RD(i) & CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_MASK) >> CMIF_HIRG_C1_RGCH_RGCH_DESIG_SET_BIT_LSB)

#define CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_LSB                            (0)
#define CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_WIDTH                          (8)
#define CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_MASK                           ((UINT32) (((1<<CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_WIDTH)-1) << CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_LSB) )
#define CMIF_HIRG_C1_RGCH_RGCH_OFS_FLD_WR(reg, val)                   (reg |= (val) << CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_LSB)
#define CMIF_HIRG_C1_RGCH_RGCH_OFS_FLD_RD(i)                          ((M_CMIF_HIRG_C1_RGCH_RD(i) & CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_MASK) >> CMIF_HIRG_C1_RGCH_RGCH_OFS_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_LSB                   (30)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_LSB                   (29)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_LSB                   (28)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_LSB                   (27)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_LSB                   (26)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_LSB                    (25)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_LSB                    (24)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_LSB                    (23)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_LSB                    (22)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_LSB                    (21)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_LSB                    (20)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_LSB                    (19)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_LSB                    (18)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_LSB                    (17)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_LSB                    (16)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH1_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_LSB                   (14)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_LSB                   (13)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_LSB                   (12)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_LSB                   (11)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_LSB                   (10)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_LSB                    (9)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_LSB                    (8)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_LSB                    (7)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_LSB                    (6)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_LSB                    (5)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_LSB                    (4)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_LSB                    (3)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_LSB                    (2)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_LSB                    (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_LSB                    (0)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH01_RD() & CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH01_COMHICH0_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_LSB                   (30)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_LSB                   (29)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_LSB                   (28)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_LSB                   (27)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_LSB                   (26)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_LSB                    (25)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_LSB                    (24)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_LSB                    (23)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_LSB                    (22)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_LSB                    (21)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_LSB                    (20)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_LSB                    (19)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_LSB                    (18)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_LSB                    (17)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_LSB                    (16)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH3_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_LSB                   (14)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_LSB                   (13)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_LSB                   (12)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_LSB                   (11)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_LSB                   (10)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_LSB                    (9)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_LSB                    (8)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_LSB                    (7)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_LSB                    (6)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_LSB                    (5)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_LSB                    (4)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_LSB                    (3)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_LSB                    (2)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_LSB                    (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_LSB                    (0)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_HICH23_RD() & CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_MASK) >> CMIF_HIRG_COM_C0_HICH23_COMHICH2_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_LSB                (30)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_LSB                (29)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_LSB                (28)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_LSB                (27)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_LSB                (26)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_LSB                 (25)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_LSB                 (24)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_LSB                 (23)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_LSB                 (22)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_LSB                 (21)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_LSB                 (20)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_LSB                 (19)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_LSB                 (18)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_LSB                 (17)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_LSB                 (16)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH1_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_LSB                (14)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_LSB                (13)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_LSB                (12)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_LSB                (11)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_LSB                (10)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_LSB                 (9)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_LSB                 (8)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_LSB                 (7)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_LSB                 (6)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_LSB                 (5)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_LSB                 (4)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_LSB                 (3)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_LSB                 (2)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_LSB                 (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_LSB                 (0)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH01_RD() & CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH01_DC_COMHICH0_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_LSB                (30)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_LSB                (29)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_LSB                (28)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_LSB                (27)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_LSB                (26)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_LSB                 (25)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_LSB                 (24)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_LSB                 (23)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_LSB                 (22)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_LSB                 (21)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_LSB                 (20)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_LSB                 (19)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_LSB                 (18)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_LSB                 (17)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_LSB                 (16)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH3_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_LSB                (14)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_LSB                (13)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_LSB                (12)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_LSB                (11)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_LSB                (10)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_LSB                 (9)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_LSB                 (8)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_LSB                 (7)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_LSB                 (6)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_LSB                 (5)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_LSB                 (4)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_LSB                 (3)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_LSB                 (2)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_LSB                 (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_LSB                 (0)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_HICH23_RD() & CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_MASK) >> CMIF_HIRG_COM_C1_HICH23_DC_COMHICH2_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_LSB                   (30)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_LSB                   (29)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_LSB                   (28)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_LSB                   (27)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_LSB                   (26)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_LSB                    (25)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_LSB                    (24)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_LSB                    (23)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_LSB                    (22)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_LSB                    (21)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_LSB                    (20)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_LSB                    (19)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_LSB                    (18)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_LSB                    (17)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_LSB                    (16)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH1_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_LSB                   (14)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_LSB                   (13)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_LSB                   (12)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_LSB                   (11)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_LSB                   (10)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_LSB                    (9)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_LSB                    (8)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_LSB                    (7)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_LSB                    (6)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_LSB                    (5)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_LSB                    (4)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_LSB                    (3)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_LSB                    (2)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_LSB                    (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_LSB                    (0)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH01_RD() & CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH01_COMRGCH0_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_LSB                   (30)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_LSB                   (29)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_LSB                   (28)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_LSB                   (27)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_LSB                   (26)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_LSB                    (25)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_LSB                    (24)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_LSB                    (23)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_LSB                    (22)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_LSB                    (21)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_LSB                    (20)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_LSB                    (19)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_LSB                    (18)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_LSB                    (17)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_LSB                    (16)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH3_0_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_LSB                   (14)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_14_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_LSB                   (13)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_13_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_LSB                   (12)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_12_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_LSB                   (11)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_11_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_LSB                   (10)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_WIDTH                 (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_FLD_RD()                  ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_10_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_LSB                    (9)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_9_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_LSB                    (8)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_8_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_LSB                    (7)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_7_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_LSB                    (6)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_6_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_LSB                    (5)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_5_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_LSB                    (4)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_4_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_LSB                    (3)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_3_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_LSB                    (2)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_2_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_LSB                    (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_1_BIT_LSB)

#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_LSB                    (0)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_WIDTH                  (1)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_LSB) )
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_LSB)
#define CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_FLD_RD()                   ((M_CMIF_HIRG_COM_C0_RGCH23_RD() & CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_MASK) >> CMIF_HIRG_COM_C0_RGCH23_COMRGCH2_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_LSB                (30)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_LSB                (29)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_LSB                (28)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_LSB                (27)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_LSB                (26)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_LSB                 (25)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_LSB                 (24)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_LSB                 (23)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_LSB                 (22)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_LSB                 (21)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_LSB                 (20)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_LSB                 (19)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_LSB                 (18)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_LSB                 (17)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_LSB                 (16)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH1_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_LSB                (14)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_LSB                (13)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_LSB                (12)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_LSB                (11)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_LSB                (10)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_LSB                 (9)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_LSB                 (8)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_LSB                 (7)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_LSB                 (6)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_LSB                 (5)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_LSB                 (4)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_LSB                 (3)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_LSB                 (2)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_LSB                 (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_LSB                 (0)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH01_RD() & CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH01_DC_COMRGCH0_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_LSB                (30)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_LSB                (29)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_LSB                (28)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_LSB                (27)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_LSB                (26)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_LSB                 (25)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_LSB                 (24)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_LSB                 (23)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_LSB                 (22)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_LSB                 (21)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_LSB                 (20)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_LSB                 (19)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_LSB                 (18)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_LSB                 (17)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_LSB                 (16)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH3_0_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_LSB                (14)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_14_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_LSB                (13)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_13_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_LSB                (12)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_12_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_LSB                (11)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_11_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_LSB                (10)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_WIDTH              (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_FLD_RD()               ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_10_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_LSB                 (9)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_9_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_LSB                 (8)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_8_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_LSB                 (7)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_7_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_LSB                 (6)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_6_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_LSB                 (5)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_5_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_LSB                 (4)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_4_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_LSB                 (3)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_3_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_LSB                 (2)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_2_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_LSB                 (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_1_BIT_LSB)

#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_LSB                 (0)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_WIDTH               (1)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_WIDTH)-1) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_LSB) )
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_LSB)
#define CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_FLD_RD()                ((M_CMIF_HIRG_COM_C1_RGCH23_RD() & CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_MASK) >> CMIF_HIRG_COM_C1_RGCH23_DC_COMRGCH2_0_BIT_LSB)

#define CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_LSB                           (16)
#define CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_WIDTH                         (2)
#define CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_WIDTH)-1) << CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_LSB) )
#define CMIF_HIRG_CON_DC_HI_SRV_RLS_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_LSB)
#define CMIF_HIRG_CON_DC_HI_SRV_RLS_FLD_RD()                          ((M_CMIF_HIRG_CON_RD() & CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_MASK) >> CMIF_HIRG_CON_DC_HI_SRV_RLS_BIT_LSB)

#define CMIF_HIRG_CON_HI_SRV_RLS_BIT_LSB                              (8)
#define CMIF_HIRG_CON_HI_SRV_RLS_BIT_WIDTH                            (3)
#define CMIF_HIRG_CON_HI_SRV_RLS_BIT_MASK                             ((UINT32) (((1<<CMIF_HIRG_CON_HI_SRV_RLS_BIT_WIDTH)-1) << CMIF_HIRG_CON_HI_SRV_RLS_BIT_LSB) )
#define CMIF_HIRG_CON_HI_SRV_RLS_FLD_WR(reg, val)                     (reg |= (val) << CMIF_HIRG_CON_HI_SRV_RLS_BIT_LSB)
#define CMIF_HIRG_CON_HI_SRV_RLS_FLD_RD()                             ((M_CMIF_HIRG_CON_RD() & CMIF_HIRG_CON_HI_SRV_RLS_BIT_MASK) >> CMIF_HIRG_CON_HI_SRV_RLS_BIT_LSB)

#define CMIF_HIRG_CON_EDCH_TTI_BIT_LSB                                (0)
#define CMIF_HIRG_CON_EDCH_TTI_BIT_WIDTH                              (1)
#define CMIF_HIRG_CON_EDCH_TTI_BIT_MASK                               ((UINT32) (((1<<CMIF_HIRG_CON_EDCH_TTI_BIT_WIDTH)-1) << CMIF_HIRG_CON_EDCH_TTI_BIT_LSB) )
#define CMIF_HIRG_CON_EDCH_TTI_FLD_WR(reg, val)                       (reg |= (val) << CMIF_HIRG_CON_EDCH_TTI_BIT_LSB)
#define CMIF_HIRG_CON_EDCH_TTI_FLD_RD()                               ((M_CMIF_HIRG_CON_RD() & CMIF_HIRG_CON_EDCH_TTI_BIT_MASK) >> CMIF_HIRG_CON_EDCH_TTI_BIT_LSB)

#define CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_LSB                    (16)
#define CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_WIDTH                  (1)
#define CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_WIDTH)-1) << CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_LSB) )
#define CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_LSB)
#define CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_FLD_RD()                   ((M_CMIF_HIRG_RLSLATCH_RD() & CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_MASK) >> CMIF_HIRG_RLSLATCH_TTI2_LATCH_TIME_BIT_LSB)

#define CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_LSB                   (8)
#define CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_WIDTH                 (3)
#define CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_WIDTH)-1) << CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_LSB) )
#define CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_LSB)
#define CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_FLD_RD()                  ((M_CMIF_HIRG_RLSLATCH_RD() & CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_MASK) >> CMIF_HIRG_RLSLATCH_TTI10_LATCH_TIME_BIT_LSB)

#define CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_LSB                     (0)
#define CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_WIDTH                   (3)
#define CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_MASK                    ((UINT32) (((1<<CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_WIDTH)-1) << CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_LSB) )
#define CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_FLD_WR(reg, val)            (reg |= (val) << CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_LSB)
#define CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_FLD_RD()                    ((M_CMIF_HIRG_RLSLATCH_RD() & CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_MASK) >> CMIF_HIRG_RLSLATCH_RLS_LATCH_TIME_BIT_LSB)

#define CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_LSB                           (24)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_WIDTH                         (3)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_WIDTH)-1) << CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_LSB) )
#define CMIF_HIRG_C0_RLS_HI_RLS_ID3_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_LSB)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID3_FLD_RD()                          ((M_CMIF_HIRG_C0_RLS_RD() & CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_MASK) >> CMIF_HIRG_C0_RLS_HI_RLS_ID3_BIT_LSB)

#define CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_LSB                           (16)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_WIDTH                         (3)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_WIDTH)-1) << CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_LSB) )
#define CMIF_HIRG_C0_RLS_HI_RLS_ID2_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_LSB)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID2_FLD_RD()                          ((M_CMIF_HIRG_C0_RLS_RD() & CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_MASK) >> CMIF_HIRG_C0_RLS_HI_RLS_ID2_BIT_LSB)

#define CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_LSB                           (8)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_WIDTH                         (3)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_WIDTH)-1) << CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_LSB) )
#define CMIF_HIRG_C0_RLS_HI_RLS_ID1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_LSB)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID1_FLD_RD()                          ((M_CMIF_HIRG_C0_RLS_RD() & CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_MASK) >> CMIF_HIRG_C0_RLS_HI_RLS_ID1_BIT_LSB)

#define CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_LSB                           (0)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_WIDTH                         (3)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_WIDTH)-1) << CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_LSB) )
#define CMIF_HIRG_C0_RLS_HI_RLS_ID0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_LSB)
#define CMIF_HIRG_C0_RLS_HI_RLS_ID0_FLD_RD()                          ((M_CMIF_HIRG_C0_RLS_RD() & CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_MASK) >> CMIF_HIRG_C0_RLS_HI_RLS_ID0_BIT_LSB)

#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_LSB                        (24)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_WIDTH                      (2)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_MASK                       ((UINT32) (((1<<CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_WIDTH)-1) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_LSB) )
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_FLD_WR(reg, val)               (reg |= (val) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_LSB)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_FLD_RD()                       ((M_CMIF_HIRG_C1_RLS_RD() & CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_MASK) >> CMIF_HIRG_C1_RLS_DC_HI_RLS_ID3_BIT_LSB)

#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_LSB                        (16)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_WIDTH                      (2)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_MASK                       ((UINT32) (((1<<CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_WIDTH)-1) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_LSB) )
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_FLD_WR(reg, val)               (reg |= (val) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_LSB)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_FLD_RD()                       ((M_CMIF_HIRG_C1_RLS_RD() & CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_MASK) >> CMIF_HIRG_C1_RLS_DC_HI_RLS_ID2_BIT_LSB)

#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_LSB                        (8)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_WIDTH                      (2)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_MASK                       ((UINT32) (((1<<CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_WIDTH)-1) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_LSB) )
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_FLD_WR(reg, val)               (reg |= (val) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_LSB)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_FLD_RD()                       ((M_CMIF_HIRG_C1_RLS_RD() & CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_MASK) >> CMIF_HIRG_C1_RLS_DC_HI_RLS_ID1_BIT_LSB)

#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_LSB                        (0)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_WIDTH                      (2)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_MASK                       ((UINT32) (((1<<CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_WIDTH)-1) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_LSB) )
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_FLD_WR(reg, val)               (reg |= (val) << CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_LSB)
#define CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_FLD_RD()                       ((M_CMIF_HIRG_C1_RLS_RD() & CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_MASK) >> CMIF_HIRG_C1_RLS_DC_HI_RLS_ID0_BIT_LSB)

#define CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_LSB                         (31)
#define CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_WIDTH                       (1)
#define CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_WIDTH)-1) << CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_LSB) )
#define CMIF_HIRG_HI_SRVTH_HI_TH_MODE_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_LSB)
#define CMIF_HIRG_HI_SRVTH_HI_TH_MODE_FLD_RD(i)                       ((M_CMIF_HIRG_HI_SRVTH_RD(i) & CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_MASK) >> CMIF_HIRG_HI_SRVTH_HI_TH_MODE_BIT_LSB)

#define CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_LSB                   (24)
#define CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_WIDTH                 (1)
#define CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_LSB)
#define CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_FLD_RD(i)                 ((M_CMIF_HIRG_HI_SRVTH_RD(i) & CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_MASK) >> CMIF_HIRG_HI_SRVTH_HI_MAPDET_EN_SRV_BIT_LSB)

#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_LSB                      (16)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_WIDTH                    (7)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_WIDTH)-1) << CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_LSB) )
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_LSB)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_FLD_RD(i)                    ((M_CMIF_HIRG_HI_SRVTH_RD(i) & CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_MASK) >> CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_BIT_LSB)

#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_LSB                  (0)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_WIDTH                (16)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_MASK                 ((UINT32) (((1<<CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_WIDTH)-1) << CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_LSB) )
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_FLD_WR(reg, val)         (reg |= (val) << CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_LSB)
#define CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_FLD_RD(i)                ((M_CMIF_HIRG_HI_SRVTH_RD(i) & CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_MASK) >> CMIF_HIRG_HI_SRVTH_HI_DTX_SRV_TH_ABS_BIT_LSB)

#define CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_LSB                 (24)
#define CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_WIDTH               (1)
#define CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_FLD_RD(i)               ((M_CMIF_HIRG_HI_NSRVTH_RD(i) & CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_MASK) >> CMIF_HIRG_HI_NSRVTH_HI_MAPDET_EN_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_LSB                    (16)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_WIDTH                  (8)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_WIDTH)-1) << CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_LSB) )
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_LSB)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_FLD_RD(i)                  ((M_CMIF_HIRG_HI_NSRVTH_RD(i) & CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_MASK) >> CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_BIT_LSB)

#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_LSB                (0)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_WIDTH              (16)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_WIDTH)-1) << CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_LSB) )
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_LSB)
#define CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_FLD_RD(i)              ((M_CMIF_HIRG_HI_NSRVTH_RD(i) & CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_MASK) >> CMIF_HIRG_HI_NSRVTH_HI_DTX_NSRV_TH_ABS_BIT_LSB)

#define CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_LSB                          (8)
#define CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_WIDTH                        (2)
#define CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_DET_HI_DET_NSRV_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_DET_HI_DET_NSRV_FLD_RD(i)                        ((M_CMIF_HIRG_HI_DET_RD(i) & CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_MASK) >> CMIF_HIRG_HI_DET_HI_DET_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_LSB                           (0)
#define CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_WIDTH                         (2)
#define CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_DET_HI_DET_SRV_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_LSB)
#define CMIF_HIRG_HI_DET_HI_DET_SRV_FLD_RD(i)                         ((M_CMIF_HIRG_HI_DET_RD(i) & CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_MASK) >> CMIF_HIRG_HI_DET_HI_DET_SRV_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_LSB                         (19)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C1_RGCH3_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_LSB                         (18)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C1_RGCH2_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_LSB                         (17)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C1_RGCH1_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_LSB                         (16)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C1_RGCH0_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_LSB                         (3)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C0_RGCH3_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_LSB                         (2)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C0_RGCH2_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_LSB                         (1)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C0_RGCH1_BIT_LSB)

#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_LSB                         (0)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_WIDTH                       (1)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_MASK                        ((UINT32) (((1<<CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_WIDTH)-1) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_LSB) )
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_FLD_WR(reg, val)                (reg |= (val) << CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_LSB)
#define CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_FLD_RD()                        ((M_CMIF_HIRG_RG_RLS_RD() & CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_MASK) >> CMIF_HIRG_RG_RLS_SRV_C0_RGCH0_BIT_LSB)

#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_LSB                      (16)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_WIDTH                    (7)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_MASK                     ((UINT32) (((1<<CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_WIDTH)-1) << CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_LSB) )
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_FLD_WR(reg, val)             (reg |= (val) << CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_LSB)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_FLD_RD(i)                    ((M_CMIF_HIRG_RG_SRVTH_RD(i) & CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_MASK) >> CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_BIT_LSB)

#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_LSB                  (0)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_WIDTH                (16)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_MASK                 ((UINT32) (((1<<CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_WIDTH)-1) << CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_LSB) )
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_FLD_WR(reg, val)         (reg |= (val) << CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_LSB)
#define CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_FLD_RD(i)                ((M_CMIF_HIRG_RG_SRVTH_RD(i) & CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_MASK) >> CMIF_HIRG_RG_SRVTH_RG_DTX_SRV_TH_ABS_BIT_LSB)

#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_LSB                    (16)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_WIDTH                  (7)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_WIDTH)-1) << CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_LSB) )
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_LSB)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_FLD_RD(i)                  ((M_CMIF_HIRG_RG_NSRVTH_RD(i) & CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_MASK) >> CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_BIT_LSB)

#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_LSB                (0)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_WIDTH              (16)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_WIDTH)-1) << CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_LSB) )
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_LSB)
#define CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_FLD_RD(i)              ((M_CMIF_HIRG_RG_NSRVTH_RD(i) & CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_MASK) >> CMIF_HIRG_RG_NSRVTH_RG_DTX_NSRV_TH_ABS_BIT_LSB)

#define CMIF_HIRG_RG_DET_RG_DET3_BIT_LSB                              (14)
#define CMIF_HIRG_RG_DET_RG_DET3_BIT_WIDTH                            (2)
#define CMIF_HIRG_RG_DET_RG_DET3_BIT_MASK                             ((UINT32) (((1<<CMIF_HIRG_RG_DET_RG_DET3_BIT_WIDTH)-1) << CMIF_HIRG_RG_DET_RG_DET3_BIT_LSB) )
#define CMIF_HIRG_RG_DET_RG_DET3_FLD_WR(reg, val)                     (reg |= (val) << CMIF_HIRG_RG_DET_RG_DET3_BIT_LSB)
#define CMIF_HIRG_RG_DET_RG_DET3_FLD_RD(i)                            ((M_CMIF_HIRG_RG_DET_RD(i) & CMIF_HIRG_RG_DET_RG_DET3_BIT_MASK) >> CMIF_HIRG_RG_DET_RG_DET3_BIT_LSB)

#define CMIF_HIRG_RG_DET_RG_DET2_BIT_LSB                              (12)
#define CMIF_HIRG_RG_DET_RG_DET2_BIT_WIDTH                            (2)
#define CMIF_HIRG_RG_DET_RG_DET2_BIT_MASK                             ((UINT32) (((1<<CMIF_HIRG_RG_DET_RG_DET2_BIT_WIDTH)-1) << CMIF_HIRG_RG_DET_RG_DET2_BIT_LSB) )
#define CMIF_HIRG_RG_DET_RG_DET2_FLD_WR(reg, val)                     (reg |= (val) << CMIF_HIRG_RG_DET_RG_DET2_BIT_LSB)
#define CMIF_HIRG_RG_DET_RG_DET2_FLD_RD(i)                            ((M_CMIF_HIRG_RG_DET_RD(i) & CMIF_HIRG_RG_DET_RG_DET2_BIT_MASK) >> CMIF_HIRG_RG_DET_RG_DET2_BIT_LSB)

#define CMIF_HIRG_RG_DET_RG_DET1_BIT_LSB                              (10)
#define CMIF_HIRG_RG_DET_RG_DET1_BIT_WIDTH                            (2)
#define CMIF_HIRG_RG_DET_RG_DET1_BIT_MASK                             ((UINT32) (((1<<CMIF_HIRG_RG_DET_RG_DET1_BIT_WIDTH)-1) << CMIF_HIRG_RG_DET_RG_DET1_BIT_LSB) )
#define CMIF_HIRG_RG_DET_RG_DET1_FLD_WR(reg, val)                     (reg |= (val) << CMIF_HIRG_RG_DET_RG_DET1_BIT_LSB)
#define CMIF_HIRG_RG_DET_RG_DET1_FLD_RD(i)                            ((M_CMIF_HIRG_RG_DET_RD(i) & CMIF_HIRG_RG_DET_RG_DET1_BIT_MASK) >> CMIF_HIRG_RG_DET_RG_DET1_BIT_LSB)

#define CMIF_HIRG_RG_DET_RG_DET0_BIT_LSB                              (8)
#define CMIF_HIRG_RG_DET_RG_DET0_BIT_WIDTH                            (2)
#define CMIF_HIRG_RG_DET_RG_DET0_BIT_MASK                             ((UINT32) (((1<<CMIF_HIRG_RG_DET_RG_DET0_BIT_WIDTH)-1) << CMIF_HIRG_RG_DET_RG_DET0_BIT_LSB) )
#define CMIF_HIRG_RG_DET_RG_DET0_FLD_WR(reg, val)                     (reg |= (val) << CMIF_HIRG_RG_DET_RG_DET0_BIT_LSB)
#define CMIF_HIRG_RG_DET_RG_DET0_FLD_RD(i)                            ((M_CMIF_HIRG_RG_DET_RD(i) & CMIF_HIRG_RG_DET_RG_DET0_BIT_MASK) >> CMIF_HIRG_RG_DET_RG_DET0_BIT_LSB)

#define CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_LSB                           (0)
#define CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_WIDTH                         (2)
#define CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_DET_RG_DET_SRV_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_LSB)
#define CMIF_HIRG_RG_DET_RG_DET_SRV_FLD_RD(i)                         ((M_CMIF_HIRG_RG_DET_RD(i) & CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_MASK) >> CMIF_HIRG_RG_DET_RG_DET_SRV_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_LSB                          (31)
#define CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_WIDTH                        (1)
#define CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C0_HI_DONE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C0_HI_DONE_FLD_RD(i)                        ((M_CMIF_HIRG_HI_SOFT_C0_RD(i) & CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C0_HI_DONE_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_LSB                           (12)
#define CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_WIDTH                         (17)
#define CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C0_HI_INT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C0_HI_INT_FLD_RD(i)                         ((M_CMIF_HIRG_HI_SOFT_C0_RD(i) & CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C0_HI_INT_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_LSB                          (0)
#define CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_WIDTH                        (12)
#define CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C0_HI_SOFT_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C0_HI_SOFT_FLD_RD(i)                        ((M_CMIF_HIRG_HI_SOFT_C0_RD(i) & CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C0_HI_SOFT_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_LSB                          (31)
#define CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_WIDTH                        (1)
#define CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C1_HI_DONE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C1_HI_DONE_FLD_RD(i)                        ((M_CMIF_HIRG_HI_SOFT_C1_RD(i) & CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C1_HI_DONE_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_LSB                           (12)
#define CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_WIDTH                         (17)
#define CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C1_HI_INT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C1_HI_INT_FLD_RD(i)                         ((M_CMIF_HIRG_HI_SOFT_C1_RD(i) & CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C1_HI_INT_BIT_LSB)

#define CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_LSB                          (0)
#define CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_WIDTH                        (12)
#define CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_WIDTH)-1) << CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_LSB) )
#define CMIF_HIRG_HI_SOFT_C1_HI_SOFT_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_LSB)
#define CMIF_HIRG_HI_SOFT_C1_HI_SOFT_FLD_RD(i)                        ((M_CMIF_HIRG_HI_SOFT_C1_RD(i) & CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_MASK) >> CMIF_HIRG_HI_SOFT_C1_HI_SOFT_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_LSB                          (31)
#define CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_WIDTH                        (1)
#define CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C0_RG_DONE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C0_RG_DONE_FLD_RD(i)                        ((M_CMIF_HIRG_RG_SOFT_C0_RD(i) & CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C0_RG_DONE_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_LSB                           (12)
#define CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_WIDTH                         (17)
#define CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C0_RG_INT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C0_RG_INT_FLD_RD(i)                         ((M_CMIF_HIRG_RG_SOFT_C0_RD(i) & CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C0_RG_INT_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_LSB                          (0)
#define CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_WIDTH                        (12)
#define CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C0_RG_SOFT_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C0_RG_SOFT_FLD_RD(i)                        ((M_CMIF_HIRG_RG_SOFT_C0_RD(i) & CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C0_RG_SOFT_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_LSB                          (31)
#define CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_WIDTH                        (1)
#define CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C1_RG_DONE_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C1_RG_DONE_FLD_RD(i)                        ((M_CMIF_HIRG_RG_SOFT_C1_RD(i) & CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C1_RG_DONE_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_LSB                           (12)
#define CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_WIDTH                         (17)
#define CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C1_RG_INT_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C1_RG_INT_FLD_RD(i)                         ((M_CMIF_HIRG_RG_SOFT_C1_RD(i) & CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C1_RG_INT_BIT_LSB)

#define CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_LSB                          (0)
#define CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_WIDTH                        (12)
#define CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_MASK                         ((UINT32) (((1<<CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_WIDTH)-1) << CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_LSB) )
#define CMIF_HIRG_RG_SOFT_C1_RG_SOFT_FLD_WR(reg, val)                 (reg |= (val) << CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_LSB)
#define CMIF_HIRG_RG_SOFT_C1_RG_SOFT_FLD_RD(i)                        ((M_CMIF_HIRG_RG_SOFT_C1_RD(i) & CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_MASK) >> CMIF_HIRG_RG_SOFT_C1_RG_SOFT_BIT_LSB)

#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_LSB               (31)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_WIDTH             (1)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_FLD_RD(i)             ((M_CMIF_HIRG_HI_MIC_SRV_RD(i) & CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_SRV_HI_MIC_TH_MODE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_LSB             (24)
#define CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_WIDTH           (6)
#define CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_FLD_RD(i)           ((M_CMIF_HIRG_HI_MIC_SRV_RD(i) & CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_SRV_HI_DTX_AH2_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_LSB                   (16)
#define CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_WIDTH                 (7)
#define CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_FLD_RD(i)                 ((M_CMIF_HIRG_HI_MIC_SRV_RD(i) & CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_SRV_AH2B_ALPHA_SRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_LSB             (0)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_WIDTH           (12)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_FLD_RD(i)           ((M_CMIF_HIRG_HI_MIC_SRV_RD(i) & CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_SRV_HI_MIC_POW_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_LSB             (31)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_WIDTH           (1)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_FLD_RD(i)           ((M_CMIF_HIRG_HI_MIC_NSRV_RD(i) & CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_NSRV_HI_MIC_TH_MODE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_LSB           (24)
#define CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_WIDTH         (6)
#define CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_MASK          ((UINT32) (((1<<CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_FLD_WR(reg, val)  (reg |= (val) << CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_FLD_RD(i)         ((M_CMIF_HIRG_HI_MIC_NSRV_RD(i) & CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_NSRV_HI_DTX_AH2_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_LSB                 (16)
#define CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_WIDTH               (7)
#define CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_FLD_RD(i)               ((M_CMIF_HIRG_HI_MIC_NSRV_RD(i) & CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_NSRV_AH2B_ALPHA_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_LSB           (0)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_WIDTH         (12)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_MASK          ((UINT32) (((1<<CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_FLD_WR(reg, val)  (reg |= (val) << CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_FLD_RD(i)         ((M_CMIF_HIRG_HI_MIC_NSRV_RD(i) & CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_MIC_NSRV_HI_MIC_POW_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_LSB               (31)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_WIDTH             (1)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_FLD_RD(i)             ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_MODE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_LSB              (24)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_WIDTH            (7)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_FLD_RD(i)            ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_LSB            (18)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_WIDTH          (6)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_FLD_RD(i)          ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_INFO_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_LSB                 (15)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_WIDTH               (3)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_FLD_RD(i)               ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_ALPHA_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_LSB              (11)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_WIDTH            (4)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_FLD_RD(i)            ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_TERMI_TH_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_LSB                    (0)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_WIDTH                  (11)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_MASK                   ((UINT32) (((1<<CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_FLD_WR(reg, val)           (reg |= (val) << CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_FLD_RD(i)                  ((M_CMIF_HIRG_HI_PRI_SRV_RD(i) & CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_SRV_HI_PRI_TH_SRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_LSB             (31)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_WIDTH           (1)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_FLD_RD(i)           ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_MODE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_LSB            (24)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_WIDTH          (7)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_FLD_RD(i)          ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_LSB          (18)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_WIDTH        (6)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_MASK         ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_FLD_WR(reg, val) (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_FLD_RD(i)        ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_PRI_INFO_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_LSB               (15)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_WIDTH             (3)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_FLD_RD(i)             ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_PRI_ALPHA_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_LSB            (11)
#define CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_WIDTH          (4)
#define CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_FLD_RD(i)          ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_RPI_THEMI_TH_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_LSB                  (0)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_WIDTH                (11)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_MASK                 ((UINT32) (((1<<CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_FLD_WR(reg, val)         (reg |= (val) << CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_FLD_RD(i)                ((M_CMIF_HIRG_HI_PRI_NSRV_RD(i) & CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_MASK) >> CMIF_HIRG_HI_PRI_NSRV_HI_PRI_TH_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_LSB            (24)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_WIDTH          (1)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_FLD_RD(i)          ((M_CMIF_HIRG_HI_BIAS_SRV_RD(i) & CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_MODE_SRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_LSB                 (16)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_WIDTH               (8)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_FLD_RD(i)               ((M_CMIF_HIRG_HI_BIAS_SRV_RD(i) & CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_SRV_HI_ACK_BIAS_SRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_LSB            (15)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_WIDTH          (1)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_FLD_RD(i)          ((M_CMIF_HIRG_HI_BIAS_SRV_RD(i) & CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_SRV_HI_ADD_ORI_TH_EN_SRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_LSB           (0)
#define CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_WIDTH         (11)
#define CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_MASK          ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_FLD_WR(reg, val)  (reg |= (val) << CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_FLD_RD(i)         ((M_CMIF_HIRG_HI_BIAS_SRV_RD(i) & CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_SRV_HI_CLEAN_DTX_CRIT_SRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_LSB              (24)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_WIDTH            (1)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_FLD_RD(i)            ((M_CMIF_HIRG_HI_BIAS_NSRV_RD(i) & CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_NSRV_HI_BIAS_MODE_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_LSB               (16)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_WIDTH             (8)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_FLD_RD(i)             ((M_CMIF_HIRG_HI_BIAS_NSRV_RD(i) & CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_NSRV_HI_ACK_BIAS_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_LSB          (15)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_WIDTH        (1)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_MASK         ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_FLD_WR(reg, val) (reg |= (val) << CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_FLD_RD(i)        ((M_CMIF_HIRG_HI_BIAS_NSRV_RD(i) & CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_NSRV_HI_ADD_ORI_TH_EN_NSRV_BIT_LSB)

#define CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_LSB         (0)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_WIDTH       (11)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_MASK        ((UINT32) (((1<<CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_LSB) )
#define CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_FLD_WR(reg, val) (reg |= (val) << CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_LSB)
#define CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_FLD_RD(i)       ((M_CMIF_HIRG_HI_BIAS_NSRV_RD(i) & CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_MASK) >> CMIF_HIRG_HI_BIAS_NSRV_HI_CLEAN_DTX_CRIT_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_LSB                   (16)
#define CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_WIDTH                 (1)
#define CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_LSB)
#define CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_FLD_RD(i)                 ((M_CMIF_HIRG_RG_MIC_SRV_RD(i) & CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_MASK) >> CMIF_HIRG_RG_MIC_SRV_RG_TH_MODE_SRV_BIT_LSB)

#define CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_LSB             (0)
#define CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_WIDTH           (12)
#define CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_FLD_RD(i)           ((M_CMIF_HIRG_RG_MIC_SRV_RD(i) & CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_RG_MIC_SRV_RG_MIC_POW_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_LSB                 (16)
#define CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_WIDTH               (1)
#define CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_FLD_RD(i)               ((M_CMIF_HIRG_RG_MIC_NSRV_RD(i) & CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_MASK) >> CMIF_HIRG_RG_MIC_NSRV_RG_TH_MODE_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_LSB           (0)
#define CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_WIDTH         (12)
#define CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_MASK          ((UINT32) (((1<<CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_FLD_WR(reg, val)  (reg |= (val) << CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_FLD_RD(i)         ((M_CMIF_HIRG_RG_MIC_NSRV_RD(i) & CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_RG_MIC_NSRV_RG_MIC_POW_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_LSB                  (31)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_WIDTH                (1)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_MASK                 ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_FLD_WR(reg, val)         (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_FLD_RD(i)                ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_LSB                 (28)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_WIDTH               (3)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_MASK                ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_FLD_WR(reg, val)        (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_FLD_RD(i)               ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_PRI_ALPHA_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_LSB              (24)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_WIDTH            (4)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_FLD_RD(i)            ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_PRI_TERMI_TH_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_LSB                (16)
#define CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_WIDTH              (6)
#define CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_FLD_RD(i)              ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_UPDN_RATIO_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_LSB            (10)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_WIDTH          (5)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_FLD_RD(i)          ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_PRI_INFO_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_LSB              (5)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_WIDTH            (5)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_FLD_RD(i)            ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_PRI_TH_SCALE_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_LSB                (0)
#define CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_WIDTH              (5)
#define CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_FLD_RD(i)              ((M_CMIF_HIRG_RG_PRI_SRV_RD(i) & CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_SRV_RG_SPECIAL_TH_SRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_LSB                (31)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_WIDTH              (1)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_MASK               ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_FLD_WR(reg, val)       (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_FLD_RD(i)              ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_LSB               (28)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_WIDTH             (3)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_FLD_RD(i)             ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_PRI_ALPHA_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_LSB           (24)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_WIDTH         (4)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_MASK          ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_FLD_WR(reg, val)  (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_FLD_RD(i)         ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_RPI__THEMI_TH_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_LSB              (16)
#define CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_WIDTH            (6)
#define CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_FLD_RD(i)            ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_UPDN_RATIO_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_LSB          (10)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_WIDTH        (5)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_MASK         ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_FLD_WR(reg, val) (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_FLD_RD(i)        ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_PRI_INFO_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_LSB            (5)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_WIDTH          (5)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_MASK           ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_FLD_WR(reg, val)   (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_FLD_RD(i)          ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_RPI_TH_SCALE_NSRV_BIT_LSB)

#define CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_LSB              (0)
#define CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_WIDTH            (5)
#define CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_MASK             ((UINT32) (((1<<CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_WIDTH)-1) << CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_LSB) )
#define CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_FLD_WR(reg, val)     (reg |= (val) << CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_LSB)
#define CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_FLD_RD(i)            ((M_CMIF_HIRG_RG_PRI_NSRV_RD(i) & CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_MASK) >> CMIF_HIRG_RG_PRI_NSRV_RG_SPECIAL_TH_NSRV_BIT_LSB)

#define CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_LSB               (24)
#define CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_WIDTH             (4)
#define CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_WIDTH)-1) << CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_LSB) )
#define CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_LSB)
#define CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_FLD_RD(i)             ((M_CMIF_HIRG_HIRG_FILTER_RD(i) & CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_MASK) >> CMIF_HIRG_HIRG_FILTER_RG_MAP_FILTER_RST_BIT_LSB)

#define CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_LSB               (16)
#define CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_WIDTH             (4)
#define CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_MASK              ((UINT32) (((1<<CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_WIDTH)-1) << CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_LSB) )
#define CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_FLD_WR(reg, val)      (reg |= (val) << CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_LSB)
#define CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_FLD_RD(i)             ((M_CMIF_HIRG_HIRG_FILTER_RD(i) & CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_MASK) >> CMIF_HIRG_HIRG_FILTER_HI_MAP_FILTER_RST_BIT_LSB)

#define CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_LSB                  (8)
#define CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_WIDTH                (4)
#define CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_MASK                 ((UINT32) (((1<<CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_WIDTH)-1) << CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_LSB) )
#define CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_FLD_WR(reg, val)         (reg |= (val) << CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_LSB)
#define CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_FLD_RD(i)                ((M_CMIF_HIRG_HIRG_FILTER_RD(i) & CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_MASK) >> CMIF_HIRG_HIRG_FILTER_FILTER_OUT_VLD_BIT_LSB)

#define CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_LSB                   (0)
#define CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_WIDTH                 (4)
#define CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_MASK                  ((UINT32) (((1<<CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_WIDTH)-1) << CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_LSB) )
#define CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_FLD_WR(reg, val)          (reg |= (val) << CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_LSB)
#define CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_FLD_RD(i)                 ((M_CMIF_HIRG_HIRG_FILTER_RD(i) & CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_MASK) >> CMIF_HIRG_HIRG_FILTER_FILTER_IN_VLD_BIT_LSB)

#define CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_LSB                           (24)
#define CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_WIDTH                         (4)
#define CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_WIDTH)-1) << CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_LSB) )
#define CMIF_HIRG_SWRST_RGCH_RST_C1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_LSB)
#define CMIF_HIRG_SWRST_RGCH_RST_C1_FLD_RD()                          ((M_CMIF_HIRG_SWRST_RD() & CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_MASK) >> CMIF_HIRG_SWRST_RGCH_RST_C1_BIT_LSB)

#define CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_LSB                           (16)
#define CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_WIDTH                         (4)
#define CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_WIDTH)-1) << CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_LSB) )
#define CMIF_HIRG_SWRST_RGCH_RST_C0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_LSB)
#define CMIF_HIRG_SWRST_RGCH_RST_C0_FLD_RD()                          ((M_CMIF_HIRG_SWRST_RD() & CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_MASK) >> CMIF_HIRG_SWRST_RGCH_RST_C0_BIT_LSB)

#define CMIF_HIRG_SWRST_HICH_RST_C1_BIT_LSB                           (8)
#define CMIF_HIRG_SWRST_HICH_RST_C1_BIT_WIDTH                         (4)
#define CMIF_HIRG_SWRST_HICH_RST_C1_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_SWRST_HICH_RST_C1_BIT_WIDTH)-1) << CMIF_HIRG_SWRST_HICH_RST_C1_BIT_LSB) )
#define CMIF_HIRG_SWRST_HICH_RST_C1_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_SWRST_HICH_RST_C1_BIT_LSB)
#define CMIF_HIRG_SWRST_HICH_RST_C1_FLD_RD()                          ((M_CMIF_HIRG_SWRST_RD() & CMIF_HIRG_SWRST_HICH_RST_C1_BIT_MASK) >> CMIF_HIRG_SWRST_HICH_RST_C1_BIT_LSB)

#define CMIF_HIRG_SWRST_HICH_RST_C0_BIT_LSB                           (0)
#define CMIF_HIRG_SWRST_HICH_RST_C0_BIT_WIDTH                         (4)
#define CMIF_HIRG_SWRST_HICH_RST_C0_BIT_MASK                          ((UINT32) (((1<<CMIF_HIRG_SWRST_HICH_RST_C0_BIT_WIDTH)-1) << CMIF_HIRG_SWRST_HICH_RST_C0_BIT_LSB) )
#define CMIF_HIRG_SWRST_HICH_RST_C0_FLD_WR(reg, val)                  (reg |= (val) << CMIF_HIRG_SWRST_HICH_RST_C0_BIT_LSB)
#define CMIF_HIRG_SWRST_HICH_RST_C0_FLD_RD()                          ((M_CMIF_HIRG_SWRST_RD() & CMIF_HIRG_SWRST_HICH_RST_C0_BIT_MASK) >> CMIF_HIRG_SWRST_HICH_RST_C0_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_LSB             (16)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C0_RLS0_RD() & CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_HI_MIC_C0_RLS0_HICH1_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_LSB             (0)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C0_RLS0_RD() & CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_HI_MIC_C0_RLS0_HICH0_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_LSB             (16)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C0_RLS1_RD() & CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_HI_MIC_C0_RLS1_HICH3_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_LSB             (0)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C0_RLS1_RD() & CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_HI_MIC_C0_RLS1_HICH2_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_LSB             (16)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C1_RLS0_RD() & CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_HI_MIC_C1_RLS0_HICH1_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_LSB             (0)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C1_RLS0_RD() & CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_HI_MIC_C1_RLS0_HICH0_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_LSB             (16)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C1_RLS1_RD() & CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_HI_MIC_C1_RLS1_HICH3_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_LSB             (0)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_HI_MIC_C1_RLS1_RD() & CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_HI_MIC_C1_RLS1_HICH2_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_LSB             (16)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C0_RLS0_RD() & CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_RG_MIC_C0_RLS0_RGCH1_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_LSB             (0)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C0_RLS0_RD() & CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_RG_MIC_C0_RLS0_RGCH0_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_LSB             (16)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C0_RLS1_RD() & CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_RG_MIC_C0_RLS1_RGCH3_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_LSB             (0)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C0_RLS1_RD() & CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_MASK) >> CMIF_HIRG_RG_MIC_C0_RLS1_RGCH2_MIC_RLS_C0_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_LSB             (16)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C1_RLS0_RD() & CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_RG_MIC_C1_RLS0_RGCH1_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_LSB             (0)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C1_RLS0_RD() & CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_RG_MIC_C1_RLS0_RGCH0_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_LSB             (16)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C1_RLS1_RD() & CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_RG_MIC_C1_RLS1_RGCH3_MIC_RLS_C1_BIT_LSB)

#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_LSB             (0)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_WIDTH           (16)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_MASK            ((UINT32) (((1<<CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_WIDTH)-1) << CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_LSB) )
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_FLD_WR(reg, val)    (reg |= (val) << CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_LSB)
#define CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_FLD_RD()            ((M_CMIF_HIRG_RG_MIC_C1_RLS1_RD() & CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_MASK) >> CMIF_HIRG_RG_MIC_C1_RLS1_RGCH2_MIC_RLS_C1_BIT_LSB)

#endif /* __HIRG_CMIF_H__ */
