---
title: Design and Implementation of a Single Cycle CPU and a Pipelined CPU
---

Designed the processors’ hardware architectures and developed the individual
processors’ sub modules via the use of Verilog HDL to support a MIPS
instructions set. Both processors were implemented using a FPGA.

[EE 471 Final Report](/assets/2014-09-15-design-and-implementation-of-a-single-cycle-cpu-and-a-pipelined-cpu_1.pdf)
