//
// Generated by Bluespec Compiler, version 2021.12.1 (build fd501401)
//
// On Tue Nov 26 10:40:46 IST 2024
//
//
// Ports:
// Name                         I/O  size props
// RDY_get_A                      O     1 const
// RDY_get_B                      O     1 const
// RDY_get_C                      O     1 const
// RDY_get_select                 O     1 const
// result                         O    32
// RDY_result                     O     1 const
// CLK                            I     1 clock
// RST_N                          I     1 reset
// get_A_a                        I    16 reg
// get_B_b                        I    16 reg
// get_C_c                        I    32 reg
// get_select_s                   I     1 reg
// EN_get_A                       I     1
// EN_get_B                       I     1
// EN_get_C                       I     1
// EN_get_select                  I     1
// EN_result                      I     1 unused
//
// No combinational paths from inputs to outputs
//
//

`ifdef BSV_ASSIGNMENT_DELAY
`else
  `define BSV_ASSIGNMENT_DELAY
`endif

`ifdef BSV_POSITIVE_RESET
  `define BSV_RESET_VALUE 1'b1
  `define BSV_RESET_EDGE posedge
`else
  `define BSV_RESET_VALUE 1'b0
  `define BSV_RESET_EDGE negedge
`endif

module mac(CLK,
	   RST_N,

	   get_A_a,
	   EN_get_A,
	   RDY_get_A,

	   get_B_b,
	   EN_get_B,
	   RDY_get_B,

	   get_C_c,
	   EN_get_C,
	   RDY_get_C,

	   get_select_s,
	   EN_get_select,
	   RDY_get_select,

	   EN_result,
	   result,
	   RDY_result);
  input  CLK;
  input  RST_N;

  // action method get_A
  input  [15 : 0] get_A_a;
  input  EN_get_A;
  output RDY_get_A;

  // action method get_B
  input  [15 : 0] get_B_b;
  input  EN_get_B;
  output RDY_get_B;

  // action method get_C
  input  [31 : 0] get_C_c;
  input  EN_get_C;
  output RDY_get_C;

  // action method get_select
  input  get_select_s;
  input  EN_get_select;
  output RDY_get_select;

  // actionvalue method result
  input  EN_result;
  output [31 : 0] result;
  output RDY_result;

  // signals for module outputs
  wire [31 : 0] result;
  wire RDY_get_A, RDY_get_B, RDY_get_C, RDY_get_select, RDY_result;

  // register count
  reg count;
  wire count_D_IN, count_EN;

  // register mult_float_result
  reg [31 : 0] mult_float_result;
  wire [31 : 0] mult_float_result_D_IN;
  wire mult_float_result_EN;

  // register mult_int_result
  reg [31 : 0] mult_int_result;
  wire [31 : 0] mult_int_result_D_IN;
  wire mult_int_result_EN;

  // register rg_A
  reg [15 : 0] rg_A;
  wire [15 : 0] rg_A_D_IN;
  wire rg_A_EN;

  // register rg_B
  reg [15 : 0] rg_B;
  wire [15 : 0] rg_B_D_IN;
  wire rg_B_EN;

  // register rg_C
  reg [31 : 0] rg_C;
  wire [31 : 0] rg_C_D_IN;
  wire rg_C_EN;

  // register rg_out_fp
  reg [31 : 0] rg_out_fp;
  wire [31 : 0] rg_out_fp_D_IN;
  wire rg_out_fp_EN;

  // register rg_out_int
  reg [31 : 0] rg_out_int;
  wire [31 : 0] rg_out_int_D_IN;
  wire rg_out_int_EN;

  // register rg_select
  reg rg_select;
  wire rg_select_D_IN, rg_select_EN;

  // rule scheduling signals
  wire CAN_FIRE_RL_rl_mac_add,
       CAN_FIRE_RL_rl_mac_mul,
       CAN_FIRE_get_A,
       CAN_FIRE_get_B,
       CAN_FIRE_get_C,
       CAN_FIRE_get_select,
       CAN_FIRE_result,
       WILL_FIRE_RL_rl_mac_add,
       WILL_FIRE_RL_rl_mac_mul,
       WILL_FIRE_get_A,
       WILL_FIRE_get_B,
       WILL_FIRE_get_C,
       WILL_FIRE_get_select,
       WILL_FIRE_result;

  // remaining internal signals
  wire [31 : 0] IF_IF_IF_mult_float_result_769_BITS_30_TO_23_7_ETC___d1786,
		IF_mult_int_result_BIT_0_AND_rg_C_BIT_0_THEN_2_ETC__q7,
		IF_mult_int_result_BIT_0_XOR_rg_C_BIT_0_THEN_1_ETC__q64,
		IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q63;
  wire [29 : 0] mult_int_result_529_BIT_29_537_XOR_rg_C_531_BI_ETC___d1767;
  wire [27 : 0] mult_int_result_529_BIT_27_543_XOR_rg_C_531_BI_ETC___d1766;
  wire [25 : 0] mult_int_result_529_BIT_25_549_XOR_rg_C_531_BI_ETC___d1765;
  wire [24 : 0] IF_IF_mult_float_result_769_BIT_31_784_EQ_rg_C_ETC__q66,
		IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977,
		IF_shiftedMantA40869_BIT_0_AND_shiftedMantB408_ETC__q59,
		IF_shiftedMantA40869_BIT_0_XOR_shiftedMantB408_ETC__q60,
		add_mant_Result__h141290,
		add_mant_Result__h148802,
		add_mant_Result__h148830,
		add_mant_Result__h151156,
		shiftedMantA__h140869,
		shiftedMantA__h141021,
		shiftedMantB__h140870,
		shiftedMantB__h140995;
  wire [23 : 0] mult_int_result_529_BIT_23_555_XOR_rg_C_531_BI_ETC___d1764;
  wire [22 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1972;
  wire [21 : 0] mult_int_result_529_BIT_21_561_XOR_rg_C_531_BI_ETC___d1763;
  wire [20 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1971;
  wire [19 : 0] mult_int_result_529_BIT_19_567_XOR_rg_C_531_BI_ETC___d1762;
  wire [18 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1970;
  wire [17 : 0] mult_int_result_529_BIT_17_573_XOR_rg_C_531_BI_ETC___d1761;
  wire [16 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1969;
  wire [15 : 0] IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q12,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q32,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q34,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q36,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q38,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q39,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q14,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q16,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q18,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q20,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q22,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q24,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q26,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q28,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29,
		IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q30,
		IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q40,
		IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q41,
		IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q42,
		IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q43,
		IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q44,
		IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q45,
		IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q46,
		IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q47,
		IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q48,
		IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q49,
		IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q50,
		IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q51,
		IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q52,
		IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q53,
		IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q10,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700,
		IF_rg_A_BIT_0_THEN_1_ELSE_0__q1,
		IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866,
		IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950,
		IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026,
		IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098,
		IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167,
		IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232,
		IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294,
		SEXT_rg_A_0_BITS_7_TO_0_1___d22,
		SEXT_rg_B_BITS_7_TO_0____d3,
		_theResult_____2_snd__h114097,
		mantissa_result__h114098,
		mantissa_result__h121184,
		mantissa_result__h77041,
		mantissa_result__h77550,
		mantissa_result__h78059,
		mantissa_result__h78568,
		mantissa_result__h79077,
		mantissa_result__h79586,
		mantissa_result__h80095,
		mult_int_result_529_BIT_15_579_XOR_rg_C_531_BI_ETC___d1760,
		mult_result__h1079,
		mult_result__h1612,
		mult_result__h2145,
		mult_result__h2678,
		mult_result__h3211,
		mult_result__h3744,
		mult_result__h4277,
		mult_result__h4810,
		mult_result__h529,
		mult_result__h5343,
		mult_result__h5876,
		mult_result__h6409,
		mult_result__h6942,
		mult_result__h7475,
		mult_result__h8008,
		mult_result__h8541,
		x__h365;
  wire [14 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1968;
  wire [13 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739,
		IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d948,
		IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1024,
		IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1230,
		IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1350,
		INV_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THE_ETC___d1292,
		mult_int_result_529_BIT_13_585_XOR_rg_C_531_BI_ETC___d1759;
  wire [12 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1967;
  wire [11 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697,
		IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738,
		IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1095,
		IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1229,
		IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1291,
		IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1349,
		INV_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THE_ETC___d1164,
		mult_int_result_529_BIT_11_591_XOR_rg_C_531_BI_ETC___d1758;
  wire [10 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1966;
  wire [9 : 0] IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d946,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1094,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1163,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1228,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1290,
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1348,
	       INV_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THE_ETC___d1022,
	       mult_int_result_529_BIT_9_597_XOR_rg_C_531_BIT_ETC___d1757;
  wire [8 : 0] IF_INV_theResult_____2_snd14097_BIT_9_THEN_2_E_ETC__q57,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1965,
	       IF_rg_A_0_BIT_15_49_XOR_rg_B_BIT_15_50_51_THEN_ETC___d1510,
	       IF_theResult_____2_snd14097_BIT_9_THEN_4_ELSE_0__q54;
  wire [7 : 0] IF_IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_5_ETC___d1507,
	       IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1508,
	       IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1525,
	       IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC__q56,
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6,
	       IF_IF_mult_float_result_769_BITS_30_TO_23_770__ETC__q61,
	       IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476,
	       IF_INV_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5__ETC__q58,
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55,
	       IF_INV_IF_mult_float_result_769_BITS_30_TO_23__ETC__q62,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979,
	       IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2,
	       IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d945,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1021,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1093,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1162,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1227,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1289,
	       IF_theResult_____2_snd14097_BIT_8_THEN_IF_IF_I_ETC__q65,
	       add_exp_result___1__h148831,
	       expDiff__h140993,
	       expDiff__h141020,
	       mult_int_result_529_BIT_7_603_XOR_rg_C_531_BIT_ETC___d1756,
	       rg_A_BITS_7_TO_0__q9,
	       rg_B_BITS_7_TO_0__q8,
	       spliced_bits__h114101,
	       spliced_bits__h114128,
	       spliced_bits__h123842,
	       spliced_bits__h140904;
  wire [6 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1964;
  wire [5 : 0] IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1521,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d944,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1020,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1092,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1161,
	       mult_int_result_529_BIT_5_609_XOR_rg_C_531_BIT_ETC___d1755,
	       rg_A_0_BIT_12_383_XOR_rg_B_BIT_12_384_415_XOR__ETC___d1470;
  wire [4 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1963;
  wire [3 : 0] IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1504,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d2007,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d943,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1019,
	       mult_int_result_529_BIT_3_615_XOR_rg_C_531_BIT_ETC___d1754,
	       rg_A_0_BIT_10_389_XOR_rg_B_BIT_10_390_409_XOR__ETC___d1469;
  wire [2 : 0] IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1962;
  wire [1 : 0] mult_int_result_529_BIT_1_621_XOR_rg_C_531_BIT_ETC___d1753;
  wire IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1783,
       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1334,
       mult_float_result_769_BITS_30_TO_23_770_ULE_rg_ETC___d1772,
       x__h100145,
       x__h100242,
       x__h102959,
       x__h103233,
       x__h103330,
       x__h103511,
       x__h103608,
       x__h103788,
       x__h103885,
       x__h104065,
       x__h104162,
       x__h104342,
       x__h104439,
       x__h104619,
       x__h104716,
       x__h107428,
       x__h107702,
       x__h107799,
       x__h107980,
       x__h108077,
       x__h108257,
       x__h108354,
       x__h108534,
       x__h108631,
       x__h108811,
       x__h108908,
       x__h109088,
       x__h109185,
       x__h111892,
       x__h112166,
       x__h112263,
       x__h112444,
       x__h112541,
       x__h112721,
       x__h112818,
       x__h112998,
       x__h113095,
       x__h113275,
       x__h113372,
       x__h113552,
       x__h113649,
       x__h114666,
       x__h114937,
       x__h115033,
       x__h115212,
       x__h115308,
       x__h115486,
       x__h115582,
       x__h115760,
       x__h115856,
       x__h116034,
       x__h116130,
       x__h116308,
       x__h116404,
       x__h116959,
       x__h117231,
       x__h117506,
       x__h117780,
       x__h118054,
       x__h118328,
       x__h118602,
       x__h119254,
       x__h119526,
       x__h119801,
       x__h120075,
       x__h120349,
       x__h120623,
       x__h120897,
       x__h132565,
       x__h132846,
       x__h133126,
       x__h133406,
       x__h133686,
       x__h133966,
       x__h134246,
       x__h134526,
       x__h134806,
       x__h135086,
       x__h135366,
       x__h135646,
       x__h13584,
       x__h135926,
       x__h136206,
       x__h136486,
       x__h136766,
       x__h137046,
       x__h137326,
       x__h137606,
       x__h137886,
       x__h138166,
       x__h138446,
       x__h13858,
       x__h138726,
       x__h139006,
       x__h139286,
       x__h13955,
       x__h139566,
       x__h139846,
       x__h140126,
       x__h140406,
       x__h140588,
       x__h140686,
       x__h14136,
       x__h142098,
       x__h14233,
       x__h142375,
       x__h142473,
       x__h142656,
       x__h142754,
       x__h142936,
       x__h143034,
       x__h143216,
       x__h143314,
       x__h143496,
       x__h143594,
       x__h143776,
       x__h143874,
       x__h144056,
       x__h14413,
       x__h144154,
       x__h144336,
       x__h144434,
       x__h144616,
       x__h144714,
       x__h144896,
       x__h144994,
       x__h14510,
       x__h145176,
       x__h145274,
       x__h145456,
       x__h145554,
       x__h145736,
       x__h145834,
       x__h146016,
       x__h146114,
       x__h146296,
       x__h146394,
       x__h146576,
       x__h146674,
       x__h146856,
       x__h14690,
       x__h146954,
       x__h147136,
       x__h147234,
       x__h147416,
       x__h147514,
       x__h147696,
       x__h147794,
       x__h14787,
       x__h147976,
       x__h148074,
       x__h148256,
       x__h148354,
       x__h148536,
       x__h148634,
       x__h14967,
       x__h15064,
       x__h15244,
       x__h15341,
       x__h15521,
       x__h15618,
       x__h15798,
       x__h15895,
       x__h16075,
       x__h16172,
       x__h16352,
       x__h16449,
       x__h16629,
       x__h16726,
       x__h16906,
       x__h17003,
       x__h17183,
       x__h17280,
       x__h18097,
       x__h18371,
       x__h18468,
       x__h18649,
       x__h18746,
       x__h18926,
       x__h19023,
       x__h19203,
       x__h19300,
       x__h19480,
       x__h19577,
       x__h19757,
       x__h19854,
       x__h20034,
       x__h20131,
       x__h20311,
       x__h20408,
       x__h20588,
       x__h20685,
       x__h20865,
       x__h20962,
       x__h21142,
       x__h21239,
       x__h21419,
       x__h21516,
       x__h22605,
       x__h22879,
       x__h22976,
       x__h23157,
       x__h23254,
       x__h23434,
       x__h23531,
       x__h23711,
       x__h23808,
       x__h23988,
       x__h24085,
       x__h24265,
       x__h24362,
       x__h24542,
       x__h24639,
       x__h24819,
       x__h24916,
       x__h25096,
       x__h25193,
       x__h25373,
       x__h25470,
       x__h25650,
       x__h25747,
       x__h27108,
       x__h27382,
       x__h27479,
       x__h27660,
       x__h27757,
       x__h27937,
       x__h28034,
       x__h28214,
       x__h28311,
       x__h28491,
       x__h28588,
       x__h28768,
       x__h28865,
       x__h29045,
       x__h29142,
       x__h29322,
       x__h29419,
       x__h29599,
       x__h29696,
       x__h29876,
       x__h29973,
       x__h31606,
       x__h31880,
       x__h31977,
       x__h32158,
       x__h32255,
       x__h32435,
       x__h32532,
       x__h32712,
       x__h32809,
       x__h32989,
       x__h33086,
       x__h33266,
       x__h33363,
       x__h33543,
       x__h33640,
       x__h33820,
       x__h33917,
       x__h34097,
       x__h34194,
       x__h36099,
       x__h36373,
       x__h36470,
       x__h36651,
       x__h36748,
       x__h36928,
       x__h37025,
       x__h37205,
       x__h37302,
       x__h37482,
       x__h37579,
       x__h37759,
       x__h37856,
       x__h38036,
       x__h38133,
       x__h38313,
       x__h38410,
       x__h40587,
       x__h40861,
       x__h40958,
       x__h41139,
       x__h41236,
       x__h41416,
       x__h41513,
       x__h41693,
       x__h41790,
       x__h41970,
       x__h42067,
       x__h42247,
       x__h42344,
       x__h42524,
       x__h42621,
       x__h45070,
       x__h45344,
       x__h45441,
       x__h45622,
       x__h45719,
       x__h45899,
       x__h45996,
       x__h46176,
       x__h46273,
       x__h46453,
       x__h46550,
       x__h46730,
       x__h46827,
       x__h49548,
       x__h49822,
       x__h49919,
       x__h50100,
       x__h50197,
       x__h50377,
       x__h50474,
       x__h50654,
       x__h50751,
       x__h50931,
       x__h51028,
       x__h54021,
       x__h54295,
       x__h54392,
       x__h54573,
       x__h54670,
       x__h54850,
       x__h54947,
       x__h55127,
       x__h55224,
       x__h58489,
       x__h58763,
       x__h58860,
       x__h59041,
       x__h59138,
       x__h59318,
       x__h59415,
       x__h62952,
       x__h63226,
       x__h63323,
       x__h63504,
       x__h63601,
       x__h67410,
       x__h67684,
       x__h67781,
       x__h71863,
       x__h85033,
       x__h85307,
       x__h85404,
       x__h85585,
       x__h85682,
       x__h85862,
       x__h85959,
       x__h86139,
       x__h86236,
       x__h86416,
       x__h86513,
       x__h86693,
       x__h86790,
       x__h89522,
       x__h89796,
       x__h89893,
       x__h90074,
       x__h90171,
       x__h90351,
       x__h90448,
       x__h90628,
       x__h90725,
       x__h90905,
       x__h91002,
       x__h91182,
       x__h91279,
       x__h94006,
       x__h94280,
       x__h94377,
       x__h94558,
       x__h94655,
       x__h94835,
       x__h94932,
       x__h95112,
       x__h95209,
       x__h95389,
       x__h95486,
       x__h95666,
       x__h95763,
       x__h98485,
       x__h98759,
       x__h98856,
       x__h99037,
       x__h99134,
       x__h99314,
       x__h99411,
       x__h99591,
       x__h99688,
       x__h99868,
       x__h99965,
       y__h100146,
       y__h100243,
       y__h100423,
       y__h100520,
       y__h100700,
       y__h100977,
       y__h101254,
       y__h103234,
       y__h103331,
       y__h103512,
       y__h103609,
       y__h103789,
       y__h103886,
       y__h104066,
       y__h104163,
       y__h104343,
       y__h104440,
       y__h104620,
       y__h104717,
       y__h104897,
       y__h104994,
       y__h105174,
       y__h105451,
       y__h107703,
       y__h107800,
       y__h107981,
       y__h108078,
       y__h108258,
       y__h108355,
       y__h108535,
       y__h108632,
       y__h108812,
       y__h108909,
       y__h109089,
       y__h109186,
       y__h109366,
       y__h109463,
       y__h109643,
       y__h112167,
       y__h112264,
       y__h112445,
       y__h112542,
       y__h112722,
       y__h112819,
       y__h112999,
       y__h113096,
       y__h113276,
       y__h113373,
       y__h113553,
       y__h113650,
       y__h113830,
       y__h113927,
       y__h114938,
       y__h115034,
       y__h115213,
       y__h115309,
       y__h115487,
       y__h115583,
       y__h115761,
       y__h115857,
       y__h116035,
       y__h116131,
       y__h116309,
       y__h116405,
       y__h117232,
       y__h117507,
       y__h117781,
       y__h118055,
       y__h118329,
       y__h118603,
       y__h119527,
       y__h119802,
       y__h120076,
       y__h120350,
       y__h120624,
       y__h120898,
       y__h122210,
       y__h122485,
       y__h122759,
       y__h123033,
       y__h123307,
       y__h124527,
       y__h124802,
       y__h125076,
       y__h125350,
       y__h125624,
       y__h125898,
       y__h132468,
       y__h132566,
       y__h132613,
       y__h132749,
       y__h132847,
       y__h132894,
       y__h133029,
       y__h133127,
       y__h133174,
       y__h133309,
       y__h133407,
       y__h133454,
       y__h133589,
       y__h133687,
       y__h133734,
       y__h133869,
       y__h133967,
       y__h134014,
       y__h134149,
       y__h134247,
       y__h134294,
       y__h134429,
       y__h134527,
       y__h134574,
       y__h134709,
       y__h134807,
       y__h134854,
       y__h134989,
       y__h135087,
       y__h135134,
       y__h135269,
       y__h135367,
       y__h135414,
       y__h135549,
       y__h135647,
       y__h135694,
       y__h135829,
       y__h135927,
       y__h135974,
       y__h136109,
       y__h136207,
       y__h136254,
       y__h136389,
       y__h136487,
       y__h136534,
       y__h136669,
       y__h136767,
       y__h136814,
       y__h136949,
       y__h137047,
       y__h137094,
       y__h137229,
       y__h137327,
       y__h137374,
       y__h137509,
       y__h137607,
       y__h137654,
       y__h137789,
       y__h137887,
       y__h137934,
       y__h138069,
       y__h138167,
       y__h138214,
       y__h138349,
       y__h138447,
       y__h138494,
       y__h13859,
       y__h138629,
       y__h138727,
       y__h138774,
       y__h138909,
       y__h139007,
       y__h139054,
       y__h139189,
       y__h139287,
       y__h139334,
       y__h139469,
       y__h13956,
       y__h139567,
       y__h139614,
       y__h139749,
       y__h139847,
       y__h139894,
       y__h140029,
       y__h140127,
       y__h140174,
       y__h140309,
       y__h140407,
       y__h140454,
       y__h140589,
       y__h140687,
       y__h140734,
       y__h14137,
       y__h14234,
       y__h142376,
       y__h142474,
       y__h142657,
       y__h142755,
       y__h142937,
       y__h143035,
       y__h143217,
       y__h143315,
       y__h143497,
       y__h143595,
       y__h143777,
       y__h143875,
       y__h144057,
       y__h14414,
       y__h144155,
       y__h144337,
       y__h144435,
       y__h144617,
       y__h144715,
       y__h144897,
       y__h144995,
       y__h14511,
       y__h145177,
       y__h145275,
       y__h145457,
       y__h145555,
       y__h145737,
       y__h145835,
       y__h146017,
       y__h146115,
       y__h146297,
       y__h146395,
       y__h146577,
       y__h146675,
       y__h146857,
       y__h14691,
       y__h146955,
       y__h147137,
       y__h147235,
       y__h147417,
       y__h147515,
       y__h147697,
       y__h147795,
       y__h14788,
       y__h147977,
       y__h148075,
       y__h148257,
       y__h148355,
       y__h148537,
       y__h148635,
       y__h149459,
       y__h14968,
       y__h149737,
       y__h150014,
       y__h150291,
       y__h150568,
       y__h15065,
       y__h150845,
       y__h15245,
       y__h15342,
       y__h15522,
       y__h15619,
       y__h15799,
       y__h15896,
       y__h16076,
       y__h16173,
       y__h16353,
       y__h16450,
       y__h16630,
       y__h16727,
       y__h16907,
       y__h17004,
       y__h17184,
       y__h17281,
       y__h18372,
       y__h18469,
       y__h18650,
       y__h18747,
       y__h18927,
       y__h19024,
       y__h19204,
       y__h19301,
       y__h19481,
       y__h19578,
       y__h19758,
       y__h19855,
       y__h20035,
       y__h20132,
       y__h20312,
       y__h20409,
       y__h20589,
       y__h20686,
       y__h20866,
       y__h20963,
       y__h21143,
       y__h21240,
       y__h21420,
       y__h21517,
       y__h22880,
       y__h22977,
       y__h23158,
       y__h23255,
       y__h23435,
       y__h23532,
       y__h23712,
       y__h23809,
       y__h23989,
       y__h24086,
       y__h24266,
       y__h24363,
       y__h24543,
       y__h24640,
       y__h24820,
       y__h24917,
       y__h25097,
       y__h25194,
       y__h25374,
       y__h25471,
       y__h25651,
       y__h25748,
       y__h27383,
       y__h27480,
       y__h27661,
       y__h27758,
       y__h27938,
       y__h28035,
       y__h28215,
       y__h28312,
       y__h28492,
       y__h28589,
       y__h28769,
       y__h28866,
       y__h29046,
       y__h29143,
       y__h29323,
       y__h29420,
       y__h29600,
       y__h29697,
       y__h29877,
       y__h29974,
       y__h31881,
       y__h31978,
       y__h32159,
       y__h32256,
       y__h32436,
       y__h32533,
       y__h32713,
       y__h32810,
       y__h32990,
       y__h33087,
       y__h33267,
       y__h33364,
       y__h33544,
       y__h33641,
       y__h33821,
       y__h33918,
       y__h34098,
       y__h34195,
       y__h36374,
       y__h36471,
       y__h36652,
       y__h36749,
       y__h36929,
       y__h37026,
       y__h37206,
       y__h37303,
       y__h37483,
       y__h37580,
       y__h37760,
       y__h37857,
       y__h38037,
       y__h38134,
       y__h38314,
       y__h38411,
       y__h40862,
       y__h40959,
       y__h41140,
       y__h41237,
       y__h41417,
       y__h41514,
       y__h41694,
       y__h41791,
       y__h41971,
       y__h42068,
       y__h42248,
       y__h42345,
       y__h42525,
       y__h42622,
       y__h45345,
       y__h45442,
       y__h45623,
       y__h45720,
       y__h45900,
       y__h45997,
       y__h46177,
       y__h46274,
       y__h46454,
       y__h46551,
       y__h46731,
       y__h46828,
       y__h49823,
       y__h49920,
       y__h50101,
       y__h50198,
       y__h50378,
       y__h50475,
       y__h50655,
       y__h50752,
       y__h50932,
       y__h51029,
       y__h54296,
       y__h54393,
       y__h54574,
       y__h54671,
       y__h54851,
       y__h54948,
       y__h55128,
       y__h55225,
       y__h58764,
       y__h58861,
       y__h59042,
       y__h59139,
       y__h59319,
       y__h59416,
       y__h63227,
       y__h63324,
       y__h63505,
       y__h63602,
       y__h67685,
       y__h67782,
       y__h85308,
       y__h85405,
       y__h85586,
       y__h85683,
       y__h85863,
       y__h85960,
       y__h86140,
       y__h86237,
       y__h86417,
       y__h86514,
       y__h86694,
       y__h86791,
       y__h86971,
       y__h87068,
       y__h87248,
       y__h87525,
       y__h87802,
       y__h88079,
       y__h88356,
       y__h88633,
       y__h89797,
       y__h89894,
       y__h90075,
       y__h90172,
       y__h90352,
       y__h90449,
       y__h90629,
       y__h90726,
       y__h90906,
       y__h91003,
       y__h91183,
       y__h91280,
       y__h91460,
       y__h91557,
       y__h91737,
       y__h92014,
       y__h92291,
       y__h92568,
       y__h92845,
       y__h94281,
       y__h94378,
       y__h94559,
       y__h94656,
       y__h94836,
       y__h94933,
       y__h95113,
       y__h95210,
       y__h95390,
       y__h95487,
       y__h95667,
       y__h95764,
       y__h95944,
       y__h96041,
       y__h96221,
       y__h96498,
       y__h96775,
       y__h97052,
       y__h98760,
       y__h98857,
       y__h99038,
       y__h99135,
       y__h99315,
       y__h99412,
       y__h99592,
       y__h99689,
       y__h99869,
       y__h99966;

  // action method get_A
  assign RDY_get_A = 1'd1 ;
  assign CAN_FIRE_get_A = 1'd1 ;
  assign WILL_FIRE_get_A = EN_get_A ;

  // action method get_B
  assign RDY_get_B = 1'd1 ;
  assign CAN_FIRE_get_B = 1'd1 ;
  assign WILL_FIRE_get_B = EN_get_B ;

  // action method get_C
  assign RDY_get_C = 1'd1 ;
  assign CAN_FIRE_get_C = 1'd1 ;
  assign WILL_FIRE_get_C = EN_get_C ;

  // action method get_select
  assign RDY_get_select = 1'd1 ;
  assign CAN_FIRE_get_select = 1'd1 ;
  assign WILL_FIRE_get_select = EN_get_select ;

  // actionvalue method result
  assign result = rg_select ? rg_out_fp : rg_out_int ;
  assign RDY_result = 1'd1 ;
  assign CAN_FIRE_result = 1'd1 ;
  assign WILL_FIRE_result = EN_result ;

  // rule RL_rl_mac_add
  assign CAN_FIRE_RL_rl_mac_add = 1'd1 ;
  assign WILL_FIRE_RL_rl_mac_add = 1'd1 ;

  // rule RL_rl_mac_mul
  assign CAN_FIRE_RL_rl_mac_mul = 1'd1 ;
  assign WILL_FIRE_RL_rl_mac_mul = 1'd1 ;

  // register count
  assign count_D_IN = 1'b0 ;
  assign count_EN = 1'b0 ;

  // register mult_float_result
  assign mult_float_result_D_IN =
	     { IF_rg_A_0_BIT_15_49_XOR_rg_B_BIT_15_50_51_THEN_ETC___d1510,
	       IF_theResult_____2_snd14097_BIT_8_THEN_IF_IF_I_ETC__q65[7:1],
	       16'd0 } ;
  assign mult_float_result_EN = 1'd1 ;

  // register mult_int_result
  assign mult_int_result_D_IN = { {16{x__h365[15]}}, x__h365 } ;
  assign mult_int_result_EN = 1'd1 ;

  // register rg_A
  assign rg_A_D_IN = get_A_a ;
  assign rg_A_EN = EN_get_A ;

  // register rg_B
  assign rg_B_D_IN = get_B_b ;
  assign rg_B_EN = EN_get_B ;

  // register rg_C
  assign rg_C_D_IN = get_C_c ;
  assign rg_C_EN = EN_get_C ;

  // register rg_out_fp
  assign rg_out_fp_D_IN =
	     { IF_IF_IF_mult_float_result_769_BITS_30_TO_23_7_ETC___d1786[31],
	       spliced_bits__h140904,
	       IF_IF_mult_float_result_769_BIT_31_784_EQ_rg_C_ETC__q66[24:2] } ;
  assign rg_out_fp_EN = 1'd1 ;

  // register rg_out_int
  assign rg_out_int_D_IN =
	     { x__h140588 ^ y__h140589,
	       y__h140734 ^ y__h140309,
	       mult_int_result_529_BIT_29_537_XOR_rg_C_531_BI_ETC___d1767 } ;
  assign rg_out_int_EN = 1'd1 ;

  // register rg_select
  assign rg_select_D_IN = get_select_s ;
  assign rg_select_EN = EN_get_select ;

  // remaining internal signals
  assign IF_IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_5_ETC___d1507 =
	     (y__h123307 & _theResult_____2_snd__h114097[15]) ?
	       spliced_bits__h123842 :
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476 ;
  assign IF_IF_IF_mult_float_result_769_BITS_30_TO_23_7_ETC___d1786 =
	     (IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1783 ?
		rg_C[31] :
		mult_float_result[31]) ?
	       32'h80000000 :
	       32'd0 ;
  assign IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1508 =
	     (_theResult_____2_snd__h114097[7] ||
	      { _theResult_____2_snd__h114097[6:0], 7'b0 } != 14'd0 ||
	      _theResult_____2_snd__h114097[9]) ?
	       IF_IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_5_ETC___d1507 :
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476 ;
  assign IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1525 =
	     (_theResult_____2_snd__h114097[7] ||
	      { _theResult_____2_snd__h114097[6:0], 7'b0 } != 14'd0 ||
	      _theResult_____2_snd__h114097[9]) ?
	       { _theResult_____2_snd__h114097[15] ^ y__h123307,
		 _theResult_____2_snd__h114097[14] ^ y__h123033,
		 IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1521 } :
	       { _theResult_____2_snd__h114097[15:9], 1'b0 } ;
  assign IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC__q56 =
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6 =
	     IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q12 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd4096 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q32 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8192 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q34 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16384 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q36 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32768 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q38 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q39 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q14 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q16 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q18 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q20 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q22 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q24 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd512 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q26 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd1024 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q28 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29 =
	     (IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] &
	      SEXT_rg_A_0_BITS_7_TO_0_1___d22[0]) ?
	       16'd2048 :
	       16'd0 ;
  assign IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q30 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_mult_float_result_769_BITS_30_TO_23_770__ETC__q61 =
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[0] ?
	       8'd2 :
	       8'd0 ;
  assign IF_IF_mult_float_result_769_BIT_31_784_EQ_rg_C_ETC__q66 =
	     IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977[24] ?
	       add_mant_Result__h148830 :
	       add_mant_Result__h151156 ;
  assign IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4 =
	     IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3[0] ? 8'd2 : 8'd0 ;
  assign IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q40 =
	     (IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[1] &
	      rg_A[0]) ?
	       16'd4 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q41 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q42 =
	     (IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[2] &
	      rg_A[0]) ?
	       16'd8 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q43 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q44 =
	     (IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[3] &
	      rg_A[0]) ?
	       16'd16 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q45 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q46 =
	     (IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[4] &
	      rg_A[0]) ?
	       16'd32 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q47 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q48 =
	     (IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[5] &
	      rg_A[0]) ?
	       16'd64 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q49 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q50 =
	     (IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[6] &
	      rg_A[0]) ?
	       16'd128 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q51 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1334 ?
	       spliced_bits__h114101 :
	       spliced_bits__h114128 ;
  assign IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1504 =
	     { IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[3] ^
	       y__h124802,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[2] ^
	       y__h124527,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[1] ^
	       IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC__q56[1],
	       IF_INV_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5__ETC__q58[0] } ;
  assign IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1521 =
	     { _theResult_____2_snd__h114097[13] ^ y__h122759,
	       _theResult_____2_snd__h114097[12] ^ y__h122485,
	       _theResult_____2_snd__h114097[11] ^ y__h122210,
	       _theResult_____2_snd__h114097[10] ^
	       IF_theResult_____2_snd14097_BIT_9_THEN_4_ELSE_0__q54[2],
	       IF_INV_theResult_____2_snd14097_BIT_9_THEN_2_E_ETC__q57[1:0] } ;
  assign IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q52 =
	     (IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[7] &
	      rg_A[0]) ?
	       16'd256 :
	       16'd0 ;
  assign IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q53 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[0] ?
	       16'd1 :
	       16'd0 ;
  assign IF_INV_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5__ETC__q58 =
	     (~IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55 =
	     (~IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_mult_float_result_769_BITS_30_TO_23__ETC__q62 =
	     (~IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5 =
	     (~IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3[0]) ?
	       8'd1 :
	       8'd0 ;
  assign IF_INV_theResult_____2_snd14097_BIT_9_THEN_2_E_ETC__q57 =
	     (~_theResult_____2_snd__h114097[9]) ? 9'd2 : 9'd0 ;
  assign IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q10 =
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[0] ? 16'd1 : 16'd0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 =
	     { x__h13858 ^ y__h13859,
	       x__h13584 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11[2],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[1] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q12[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 =
	     { x__h14413 ^ y__h14414,
	       x__h14136 ^ y__h14137,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d133 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 =
	     { x__h14967 ^ y__h14968,
	       x__h14690 ^ y__h14691,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d134 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 =
	     { x__h15521 ^ y__h15522,
	       x__h15244 ^ y__h15245,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d135 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 =
	     { x__h16075 ^ y__h16076,
	       x__h15798 ^ y__h15799,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d136 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 =
	     { x__h16629 ^ y__h16630,
	       x__h16352 ^ y__h16353,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d137 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 =
	     SEXT_rg_B_BITS_7_TO_0____d3[0] ? mult_result__h8541 : 16'b0 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 =
	     SEXT_rg_B_BITS_7_TO_0____d3[10] ?
	       mult_result__h3211 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 =
	     { x__h58763 ^ y__h58764,
	       x__h58489 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31[12],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[11] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[10:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q32[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 =
	     SEXT_rg_B_BITS_7_TO_0____d3[11] ?
	       mult_result__h2678 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 =
	     { x__h62952 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33[13],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[12] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[11:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q34[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 =
	     SEXT_rg_B_BITS_7_TO_0____d3[12] ?
	       mult_result__h2145 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 =
	     SEXT_rg_B_BITS_7_TO_0____d3[13] ?
	       mult_result__h1612 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 =
	     SEXT_rg_B_BITS_7_TO_0____d3[14] ?
	       mult_result__h1079 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 =
	     SEXT_rg_B_BITS_7_TO_0____d3[1] ?
	       mult_result__h8008 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 =
	     { x__h18097 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13[3],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[2] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q14[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 =
	     { x__h18649 ^ y__h18650,
	       x__h18371 ^ y__h18372,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d226 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 =
	     { x__h19203 ^ y__h19204,
	       x__h18926 ^ y__h18927,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d227 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 =
	     { x__h19757 ^ y__h19758,
	       x__h19480 ^ y__h19481,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d228 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 =
	     { x__h20311 ^ y__h20312,
	       x__h20034 ^ y__h20035,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d229 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 =
	     { x__h20865 ^ y__h20866,
	       x__h20588 ^ y__h20589,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d230 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 =
	     SEXT_rg_B_BITS_7_TO_0____d3[2] ?
	       mult_result__h7475 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 =
	     { x__h22879 ^ y__h22880,
	       x__h22605 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15[4],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[3] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[2:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q16[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 =
	     { x__h23434 ^ y__h23435,
	       x__h23157 ^ y__h23158,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d313 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 =
	     { x__h23988 ^ y__h23989,
	       x__h23711 ^ y__h23712,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d314 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 =
	     { x__h24542 ^ y__h24543,
	       x__h24265 ^ y__h24266,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d315 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 =
	     { x__h25096 ^ y__h25097,
	       x__h24819 ^ y__h24820,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d316 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 =
	     SEXT_rg_B_BITS_7_TO_0____d3[3] ?
	       mult_result__h6942 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 =
	     { x__h27108 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17[5],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[4] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[3:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q18[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 =
	     { x__h27660 ^ y__h27661,
	       x__h27382 ^ y__h27383,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d393 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 =
	     { x__h28214 ^ y__h28215,
	       x__h27937 ^ y__h27938,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d394 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 =
	     { x__h28768 ^ y__h28769,
	       x__h28491 ^ y__h28492,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d395 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 =
	     { x__h29322 ^ y__h29323,
	       x__h29045 ^ y__h29046,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d396 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 =
	     SEXT_rg_B_BITS_7_TO_0____d3[4] ?
	       mult_result__h6409 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 =
	     { x__h31880 ^ y__h31881,
	       x__h31606 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19[6],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[5] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[4:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q20[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 =
	     { x__h32435 ^ y__h32436,
	       x__h32158 ^ y__h32159,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d467 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 =
	     { x__h32989 ^ y__h32990,
	       x__h32712 ^ y__h32713,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d468 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 =
	     { x__h33543 ^ y__h33544,
	       x__h33266 ^ y__h33267,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d469 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 =
	     SEXT_rg_B_BITS_7_TO_0____d3[5] ?
	       mult_result__h5876 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 =
	     { x__h36099 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21[7],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[6] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[5:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q22[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 =
	     { x__h36651 ^ y__h36652,
	       x__h36373 ^ y__h36374,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d534 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 =
	     { x__h37205 ^ y__h37206,
	       x__h36928 ^ y__h36929,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d535 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 =
	     { x__h37759 ^ y__h37760,
	       x__h37482 ^ y__h37483,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d536 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 =
	     SEXT_rg_B_BITS_7_TO_0____d3[6] ?
	       mult_result__h5343 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 =
	     { x__h40861 ^ y__h40862,
	       x__h40587 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23[8],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[7] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[6:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q24[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 =
	     { x__h41416 ^ y__h41417,
	       x__h41139 ^ y__h41140,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d595 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 =
	     { x__h41970 ^ y__h41971,
	       x__h41693 ^ y__h41694,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d596 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 =
	     SEXT_rg_B_BITS_7_TO_0____d3[7] ?
	       mult_result__h4810 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 =
	     { x__h45070 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25[9],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[8] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[7:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q26[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 =
	     { x__h45622 ^ y__h45623,
	       x__h45344 ^ y__h45345,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d649 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 =
	     { x__h46176 ^ y__h46177,
	       x__h45899 ^ y__h45900,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d650 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 =
	     SEXT_rg_B_BITS_7_TO_0____d3[8] ?
	       mult_result__h4277 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 =
	     { x__h49822 ^ y__h49823,
	       x__h49548 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27[10],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[9] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[8:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q28[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 =
	     { x__h50377 ^ y__h50378,
	       x__h50100 ^ y__h50101,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d697 } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700 =
	     SEXT_rg_B_BITS_7_TO_0____d3[9] ?
	       mult_result__h3744 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653 ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 =
	     { x__h54021 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29[11],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[10] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[9:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q30[0] } ;
  assign IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 =
	     { x__h54573 ^ y__h54574,
	       x__h54295 ^ y__h54296,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d738 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1783 =
	     shiftedMantA__h140869 <= shiftedMantB__h140870 ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1962 =
	     { x__h142375 ^ y__h142376,
	       x__h142098 ^
	       IF_shiftedMantA40869_BIT_0_AND_shiftedMantB408_ETC__q59[1],
	       IF_shiftedMantA40869_BIT_0_XOR_shiftedMantB408_ETC__q60[0] } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1963 =
	     { x__h142936 ^ y__h142937,
	       x__h142656 ^ y__h142657,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1962 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1964 =
	     { x__h143496 ^ y__h143497,
	       x__h143216 ^ y__h143217,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1963 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1965 =
	     { x__h144056 ^ y__h144057,
	       x__h143776 ^ y__h143777,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1964 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1966 =
	     { x__h144616 ^ y__h144617,
	       x__h144336 ^ y__h144337,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1965 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1967 =
	     { x__h145176 ^ y__h145177,
	       x__h144896 ^ y__h144897,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1966 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1968 =
	     { x__h145736 ^ y__h145737,
	       x__h145456 ^ y__h145457,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1967 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1969 =
	     { x__h146296 ^ y__h146297,
	       x__h146016 ^ y__h146017,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1968 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1970 =
	     { x__h146856 ^ y__h146857,
	       x__h146576 ^ y__h146577,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1969 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1971 =
	     { x__h147416 ^ y__h147417,
	       x__h147136 ^ y__h147137,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1970 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1972 =
	     { x__h147976 ^ y__h147977,
	       x__h147696 ^ y__h147697,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1971 } ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979 =
	     mult_float_result_769_BITS_30_TO_23_770_ULE_rg_ETC___d1772 ?
	       rg_C[30:23] :
	       mult_float_result[30:23] ;
  assign IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d2007 =
	     { IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[3] ^
	       y__h149737,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[2] ^
	       y__h149459,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[1] ^
	       IF_IF_mult_float_result_769_BITS_30_TO_23_770__ETC__q61[1],
	       IF_INV_IF_mult_float_result_769_BITS_30_TO_23__ETC__q62[0] } ;
  assign IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977 =
	     (mult_float_result[31] == rg_C[31]) ?
	       add_mant_Result__h141290 :
	       add_mant_Result__h148802 ;
  assign IF_mult_int_result_BIT_0_AND_rg_C_BIT_0_THEN_2_ETC__q7 =
	     (mult_int_result[0] & rg_C[0]) ? 32'd2 : 32'd0 ;
  assign IF_mult_int_result_BIT_0_XOR_rg_C_BIT_0_THEN_1_ETC__q64 =
	     (mult_int_result[0] ^ rg_C[0]) ? 32'd1 : 32'd0 ;
  assign IF_rg_A_0_BIT_15_49_XOR_rg_B_BIT_15_50_51_THEN_ETC___d1510 =
	     { IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q63[31],
	       _theResult_____2_snd__h114097[8] ?
		 IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1508 :
		 IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476 } ;
  assign IF_rg_A_BIT_0_THEN_1_ELSE_0__q1 = rg_A[0] ? 16'd1 : 16'd0 ;
  assign IF_rg_A_BIT_15_XOR_rg_B_BIT_15_THEN_2147483648_ETC__q63 =
	     (rg_A[15] ^ rg_B[15]) ? 32'h80000000 : 32'd0 ;
  assign IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2 =
	     (rg_A[7] & rg_B[7]) ? 8'd2 : 8'd0 ;
  assign IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__q3 =
	     (rg_A[7] ^ rg_B[7]) ? 8'd1 : 8'd0 ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866 =
	     rg_B[0] ? mantissa_result__h80095 : 16'b0 ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d943 =
	     { x__h85307 ^ y__h85308,
	       x__h85033 ^
	       IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q40[2],
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[1] ^
	       rg_A[0],
	       IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q41[0] } ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d944 =
	     { x__h85862 ^ y__h85863,
	       x__h85585 ^ y__h85586,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d943 } ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d945 =
	     { x__h86416 ^ y__h86417,
	       x__h86139 ^ y__h86140,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d944 } ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d946 =
	     { IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[9] ^
	       y__h86971,
	       x__h86693 ^ y__h86694,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d945 } ;
  assign IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d948 =
	     { IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[13] ^
	       y__h88079,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[12] ^
	       y__h87802,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[11] ^
	       y__h87525,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[10] ^
	       y__h87248,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d946 } ;
  assign IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1019 =
	     { x__h89522 ^
	       IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q42[3],
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[2] ^
	       rg_A[0],
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[1],
	       IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q43[0] } ;
  assign IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1020 =
	     { x__h90074 ^ y__h90075,
	       x__h89796 ^ y__h89797,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1019 } ;
  assign IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1021 =
	     { x__h90628 ^ y__h90629,
	       x__h90351 ^ y__h90352,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1020 } ;
  assign IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1024 =
	     { IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[13] ^
	       y__h92291,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[12] ^
	       y__h92014,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[11] ^
	       y__h91737,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[10] ^
	       y__h91460,
	       INV_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THE_ETC___d1022 } ;
  assign IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950 =
	     rg_B[1] ?
	       mantissa_result__h79586 :
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866 ;
  assign IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026 =
	     rg_B[2] ?
	       mantissa_result__h79077 :
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950 ;
  assign IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1092 =
	     { x__h94280 ^ y__h94281,
	       x__h94006 ^
	       IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q44[4],
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[3] ^
	       rg_A[0],
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[2:1],
	       IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q45[0] } ;
  assign IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1093 =
	     { x__h94835 ^ y__h94836,
	       x__h94558 ^ y__h94559,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1092 } ;
  assign IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1094 =
	     { x__h95389 ^ y__h95390,
	       x__h95112 ^ y__h95113,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1093 } ;
  assign IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1095 =
	     { IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[11] ^
	       y__h95944,
	       x__h95666 ^ y__h95667,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1094 } ;
  assign IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098 =
	     rg_B[3] ?
	       mantissa_result__h78568 :
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026 ;
  assign IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1161 =
	     { x__h98485 ^
	       IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q46[5],
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[4] ^
	       rg_A[0],
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[3:1],
	       IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q47[0] } ;
  assign IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1162 =
	     { x__h99037 ^ y__h99038,
	       x__h98759 ^ y__h98760,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1161 } ;
  assign IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1163 =
	     { x__h99591 ^ y__h99592,
	       x__h99314 ^ y__h99315,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1162 } ;
  assign IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167 =
	     rg_B[4] ?
	       mantissa_result__h78059 :
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098 ;
  assign IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1227 =
	     { x__h103233 ^ y__h103234,
	       x__h102959 ^
	       IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q48[6],
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[5] ^
	       rg_A[0],
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[4:1],
	       IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q49[0] } ;
  assign IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1228 =
	     { x__h103788 ^ y__h103789,
	       x__h103511 ^ y__h103512,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1227 } ;
  assign IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1229 =
	     { x__h104342 ^ y__h104343,
	       x__h104065 ^ y__h104066,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1228 } ;
  assign IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1230 =
	     { IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[13] ^
	       y__h104897,
	       x__h104619 ^ y__h104620,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1229 } ;
  assign IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232 =
	     rg_B[5] ?
	       mantissa_result__h77550 :
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167 ;
  assign IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1289 =
	     { x__h107428 ^
	       IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q50[7],
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[6] ^
	       rg_A[0],
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[5:1],
	       IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q51[0] } ;
  assign IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1290 =
	     { x__h107980 ^ y__h107981,
	       x__h107702 ^ y__h107703,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1289 } ;
  assign IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1291 =
	     { x__h108534 ^ y__h108535,
	       x__h108257 ^ y__h108258,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1290 } ;
  assign IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294 =
	     rg_B[6] ?
	       mantissa_result__h77041 :
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232 ;
  assign IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1334 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[15] ^
	     y__h113830 ;
  assign IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1348 =
	     { x__h112166 ^ y__h112167,
	       x__h111892 ^
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q52[8],
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[7] ^
	       rg_A[0],
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[6:1],
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q53[0] } ;
  assign IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1349 =
	     { x__h112721 ^ y__h112722,
	       x__h112444 ^ y__h112445,
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1348 } ;
  assign IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1350 =
	     { x__h113275 ^ y__h113276,
	       x__h112998 ^ y__h112999,
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1349 } ;
  assign IF_shiftedMantA40869_BIT_0_AND_shiftedMantB408_ETC__q59 =
	     (shiftedMantA__h140869[0] & shiftedMantB__h140870[0]) ?
	       25'd2 :
	       25'd0 ;
  assign IF_shiftedMantA40869_BIT_0_XOR_shiftedMantB408_ETC__q60 =
	     (shiftedMantA__h140869[0] ^ shiftedMantB__h140870[0]) ?
	       25'd1 :
	       25'd0 ;
  assign IF_theResult_____2_snd14097_BIT_8_THEN_IF_IF_I_ETC__q65 =
	     _theResult_____2_snd__h114097[8] ?
	       IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC___d1525 :
	       { _theResult_____2_snd__h114097[15:9], 1'b0 } ;
  assign IF_theResult_____2_snd14097_BIT_9_THEN_4_ELSE_0__q54 =
	     _theResult_____2_snd__h114097[9] ? 9'd4 : 9'd0 ;
  assign INV_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THE_ETC___d1022 =
	     { x__h91182 ^ y__h91183,
	       x__h90905 ^ y__h90906,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1021 } ;
  assign INV_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THE_ETC___d1164 =
	     { x__h100145 ^ y__h100146,
	       x__h99868 ^ y__h99869,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1163 } ;
  assign INV_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THE_ETC___d1292 =
	     { x__h109088 ^ y__h109089,
	       x__h108811 ^ y__h108812,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1291 } ;
  assign SEXT_rg_A_0_BITS_7_TO_0_1___d22 =
	     { {8{rg_A_BITS_7_TO_0__q9[7]}}, rg_A_BITS_7_TO_0__q9 } ;
  assign SEXT_rg_B_BITS_7_TO_0____d3 =
	     { {8{rg_B_BITS_7_TO_0__q8[7]}}, rg_B_BITS_7_TO_0__q8 } ;
  assign _theResult_____2_snd__h114097 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1334 ?
	       mantissa_result__h114098 :
	       mantissa_result__h121184 ;
  assign add_exp_result___1__h148831 =
	     { IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[7] ^
	       y__h150845,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[6] ^
	       y__h150568,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[5] ^
	       y__h150291,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[4] ^
	       y__h150014,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d2007 } ;
  assign add_mant_Result__h141290 =
	     { x__h148536 ^ y__h148537,
	       x__h148256 ^ y__h148257,
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1972 } ;
  assign add_mant_Result__h148802 =
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1783 ?
	       shiftedMantB__h140870 - shiftedMantA__h140869 :
	       shiftedMantA__h140869 - shiftedMantB__h140870 ;
  assign add_mant_Result__h148830 =
	     { IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977[23:0],
	       1'd0 } ;
  assign add_mant_Result__h151156 =
	     { IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977[22:0],
	       2'd0 } ;
  assign expDiff__h140993 = mult_float_result[30:23] - rg_C[30:23] ;
  assign expDiff__h141020 = rg_C[30:23] - mult_float_result[30:23] ;
  assign mantissa_result__h114098 =
	     { x__h113552 ^ y__h113553,
	       IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1350,
	       1'd0 } ;
  assign mantissa_result__h121184 =
	     { IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1350,
	       2'd0 } ;
  assign mantissa_result__h77041 =
	     { IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[15] ^
	       y__h109643,
	       IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[14] ^
	       y__h109366,
	       INV_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THE_ETC___d1292 } ;
  assign mantissa_result__h77550 =
	     { IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[15] ^
	       y__h105451,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[14] ^
	       y__h105174,
	       IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1230 } ;
  assign mantissa_result__h78059 =
	     { IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[15] ^
	       y__h101254,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[14] ^
	       y__h100977,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[13] ^
	       y__h100700,
	       IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[12] ^
	       y__h100423,
	       INV_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THE_ETC___d1164 } ;
  assign mantissa_result__h78568 =
	     { IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[15] ^
	       y__h97052,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[14] ^
	       y__h96775,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[13] ^
	       y__h96498,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[12] ^
	       y__h96221,
	       IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1095 } ;
  assign mantissa_result__h79077 =
	     { IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[15] ^
	       y__h92845,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[14] ^
	       y__h92568,
	       IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d1024 } ;
  assign mantissa_result__h79586 =
	     { IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[15] ^
	       y__h88633,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[14] ^
	       y__h88356,
	       IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d948 } ;
  assign mantissa_result__h80095 =
	     { 9'd1, rg_A[6:1], IF_rg_A_BIT_0_THEN_1_ELSE_0__q1[0] } ;
  assign mult_float_result_769_BITS_30_TO_23_770_ULE_rg_ETC___d1772 =
	     mult_float_result[30:23] <= rg_C[30:23] ;
  assign mult_int_result_529_BIT_11_591_XOR_rg_C_531_BI_ETC___d1758 =
	     { y__h135414 ^ y__h134989,
	       y__h135134 ^ y__h134709,
	       mult_int_result_529_BIT_9_597_XOR_rg_C_531_BIT_ETC___d1757 } ;
  assign mult_int_result_529_BIT_13_585_XOR_rg_C_531_BI_ETC___d1759 =
	     { y__h135974 ^ y__h135549,
	       y__h135694 ^ y__h135269,
	       mult_int_result_529_BIT_11_591_XOR_rg_C_531_BI_ETC___d1758 } ;
  assign mult_int_result_529_BIT_15_579_XOR_rg_C_531_BI_ETC___d1760 =
	     { y__h136534 ^ y__h136109,
	       y__h136254 ^ y__h135829,
	       mult_int_result_529_BIT_13_585_XOR_rg_C_531_BI_ETC___d1759 } ;
  assign mult_int_result_529_BIT_17_573_XOR_rg_C_531_BI_ETC___d1761 =
	     { y__h137094 ^ y__h136669,
	       y__h136814 ^ y__h136389,
	       mult_int_result_529_BIT_15_579_XOR_rg_C_531_BI_ETC___d1760 } ;
  assign mult_int_result_529_BIT_19_567_XOR_rg_C_531_BI_ETC___d1762 =
	     { y__h137654 ^ y__h137229,
	       y__h137374 ^ y__h136949,
	       mult_int_result_529_BIT_17_573_XOR_rg_C_531_BI_ETC___d1761 } ;
  assign mult_int_result_529_BIT_1_621_XOR_rg_C_531_BIT_ETC___d1753 =
	     { y__h132613 ^
	       IF_mult_int_result_BIT_0_AND_rg_C_BIT_0_THEN_2_ETC__q7[1],
	       IF_mult_int_result_BIT_0_XOR_rg_C_BIT_0_THEN_1_ETC__q64[0] } ;
  assign mult_int_result_529_BIT_21_561_XOR_rg_C_531_BI_ETC___d1763 =
	     { y__h138214 ^ y__h137789,
	       y__h137934 ^ y__h137509,
	       mult_int_result_529_BIT_19_567_XOR_rg_C_531_BI_ETC___d1762 } ;
  assign mult_int_result_529_BIT_23_555_XOR_rg_C_531_BI_ETC___d1764 =
	     { y__h138774 ^ y__h138349,
	       y__h138494 ^ y__h138069,
	       mult_int_result_529_BIT_21_561_XOR_rg_C_531_BI_ETC___d1763 } ;
  assign mult_int_result_529_BIT_25_549_XOR_rg_C_531_BI_ETC___d1765 =
	     { y__h139334 ^ y__h138909,
	       y__h139054 ^ y__h138629,
	       mult_int_result_529_BIT_23_555_XOR_rg_C_531_BI_ETC___d1764 } ;
  assign mult_int_result_529_BIT_27_543_XOR_rg_C_531_BI_ETC___d1766 =
	     { y__h139894 ^ y__h139469,
	       y__h139614 ^ y__h139189,
	       mult_int_result_529_BIT_25_549_XOR_rg_C_531_BI_ETC___d1765 } ;
  assign mult_int_result_529_BIT_29_537_XOR_rg_C_531_BI_ETC___d1767 =
	     { y__h140454 ^ y__h140029,
	       y__h140174 ^ y__h139749,
	       mult_int_result_529_BIT_27_543_XOR_rg_C_531_BI_ETC___d1766 } ;
  assign mult_int_result_529_BIT_3_615_XOR_rg_C_531_BIT_ETC___d1754 =
	     { y__h133174 ^ y__h132749,
	       y__h132894 ^ y__h132468,
	       mult_int_result_529_BIT_1_621_XOR_rg_C_531_BIT_ETC___d1753 } ;
  assign mult_int_result_529_BIT_5_609_XOR_rg_C_531_BIT_ETC___d1755 =
	     { y__h133734 ^ y__h133309,
	       y__h133454 ^ y__h133029,
	       mult_int_result_529_BIT_3_615_XOR_rg_C_531_BIT_ETC___d1754 } ;
  assign mult_int_result_529_BIT_7_603_XOR_rg_C_531_BIT_ETC___d1756 =
	     { y__h134294 ^ y__h133869,
	       y__h134014 ^ y__h133589,
	       mult_int_result_529_BIT_5_609_XOR_rg_C_531_BIT_ETC___d1755 } ;
  assign mult_int_result_529_BIT_9_597_XOR_rg_C_531_BIT_ETC___d1757 =
	     { y__h134854 ^ y__h134429,
	       y__h134574 ^ y__h134149,
	       mult_int_result_529_BIT_7_603_XOR_rg_C_531_BIT_ETC___d1756 } ;
  assign mult_result__h1079 =
	     { x__h71863 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q37[15],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[14] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[13:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEX_ETC__q38[0] } ;
  assign mult_result__h1612 =
	     { x__h67684 ^ y__h67685,
	       x__h67410 ^
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35[14],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[13] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[12:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q36[0] } ;
  assign mult_result__h2145 =
	     { x__h63504 ^ y__h63505,
	       x__h63226 ^ y__h63227,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d801 } ;
  assign mult_result__h2678 =
	     { x__h59318 ^ y__h59319,
	       x__h59041 ^ y__h59042,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d773 } ;
  assign mult_result__h3211 =
	     { x__h55127 ^ y__h55128,
	       x__h54850 ^ y__h54851,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d739 } ;
  assign mult_result__h3744 =
	     { x__h50931 ^ y__h50932,
	       x__h50654 ^ y__h50655,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d698 } ;
  assign mult_result__h4277 =
	     { x__h46730 ^ y__h46731,
	       x__h46453 ^ y__h46454,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d651 } ;
  assign mult_result__h4810 =
	     { x__h42524 ^ y__h42525,
	       x__h42247 ^ y__h42248,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d597 } ;
  assign mult_result__h529 =
	     { IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[15] ^
	       SEXT_rg_A_0_BITS_7_TO_0_1___d22[0],
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839[14:1],
	       IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEX_ETC__q39[0] } ;
  assign mult_result__h5343 =
	     { x__h38313 ^ y__h38314,
	       x__h38036 ^ y__h38037,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d537 } ;
  assign mult_result__h5876 =
	     { x__h34097 ^ y__h34098,
	       x__h33820 ^ y__h33821,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d470 } ;
  assign mult_result__h6409 =
	     { x__h29876 ^ y__h29877,
	       x__h29599 ^ y__h29600,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d397 } ;
  assign mult_result__h6942 =
	     { x__h25650 ^ y__h25651,
	       x__h25373 ^ y__h25374,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d317 } ;
  assign mult_result__h7475 =
	     { x__h21419 ^ y__h21420,
	       x__h21142 ^ y__h21143,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d231 } ;
  assign mult_result__h8008 =
	     { x__h17183 ^ y__h17184,
	       x__h16906 ^ y__h16907,
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d138 } ;
  assign mult_result__h8541 =
	     { SEXT_rg_A_0_BITS_7_TO_0_1___d22[15:1],
	       IF_SEXT_rg_A_0_BITS_7_TO_0_1_2_BIT_0_THEN_1_EL_ETC__q10[0] } ;
  assign rg_A_0_BIT_10_389_XOR_rg_B_BIT_10_390_409_XOR__ETC___d1469 =
	     { x__h119801 ^ y__h119802,
	       x__h119526 ^ y__h119527,
	       x__h119254 ^
	       IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6[1],
	       IF_INV_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THE_ETC__q55[0] } ;
  assign rg_A_0_BIT_12_383_XOR_rg_B_BIT_12_384_415_XOR__ETC___d1470 =
	     { x__h120349 ^ y__h120350,
	       x__h120075 ^ y__h120076,
	       rg_A_0_BIT_10_389_XOR_rg_B_BIT_10_390_409_XOR__ETC___d1469 } ;
  assign rg_A_BITS_7_TO_0__q9 = rg_A[7:0] ;
  assign rg_B_BITS_7_TO_0__q8 = rg_B[7:0] ;
  assign shiftedMantA__h140869 =
	     mult_float_result_769_BITS_30_TO_23_770_ULE_rg_ETC___d1772 ?
	       shiftedMantA__h141021 :
	       { 2'd1, mult_float_result[22:0] } ;
  assign shiftedMantA__h141021 =
	     { 2'd1, mult_float_result[22:0] } >> expDiff__h141020 ;
  assign shiftedMantB__h140870 =
	     mult_float_result_769_BITS_30_TO_23_770_ULE_rg_ETC___d1772 ?
	       { 2'd1, rg_C[22:0] } :
	       shiftedMantB__h140995 ;
  assign shiftedMantB__h140995 = { 2'd1, rg_C[22:0] } >> expDiff__h140993 ;
  assign spliced_bits__h114101 =
	     { x__h120897 ^ y__h120898,
	       x__h120623 ^ y__h120624,
	       rg_A_0_BIT_12_383_XOR_rg_B_BIT_12_384_415_XOR__ETC___d1470 } ;
  assign spliced_bits__h114128 =
	     { x__h120897,
	       x__h120623,
	       x__h120349,
	       x__h120075,
	       x__h119801,
	       x__h119526,
	       x__h119254,
	       IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELS_ETC__q5[0] } ;
  assign spliced_bits__h123842 =
	     { IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[7] ^
	       y__h125898,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[6] ^
	       y__h125624,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[5] ^
	       y__h125350,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[4] ^
	       y__h125076,
	       IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1504 } ;
  assign spliced_bits__h140904 =
	     IF_mult_float_result_769_BIT_31_784_EQ_rg_C_53_ETC___d1977[24] ?
	       add_exp_result___1__h148831 :
	       IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979 ;
  assign x__h100145 =
	     ~IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[11] ;
  assign x__h100242 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[10] &
	     rg_A[6] ;
  assign x__h102959 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[6] ^
	     rg_A[1] ;
  assign x__h103233 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[7] ^
	     rg_A[2] ;
  assign x__h103330 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[6] &
	     rg_A[1] ;
  assign x__h103511 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[8] ^
	     rg_A[3] ;
  assign x__h103608 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[7] &
	     rg_A[2] ;
  assign x__h103788 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[9] ^
	     rg_A[4] ;
  assign x__h103885 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[8] &
	     rg_A[3] ;
  assign x__h104065 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[10] ^
	     rg_A[5] ;
  assign x__h104162 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[9] &
	     rg_A[4] ;
  assign x__h104342 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[11] ^
	     rg_A[6] ;
  assign x__h104439 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[10] &
	     rg_A[5] ;
  assign x__h104619 =
	     ~IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[12] ;
  assign x__h104716 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[11] &
	     rg_A[6] ;
  assign x__h107428 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[7] ^
	     rg_A[1] ;
  assign x__h107702 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[8] ^
	     rg_A[2] ;
  assign x__h107799 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[7] &
	     rg_A[1] ;
  assign x__h107980 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[9] ^
	     rg_A[3] ;
  assign x__h108077 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[8] &
	     rg_A[2] ;
  assign x__h108257 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[10] ^
	     rg_A[4] ;
  assign x__h108354 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[9] &
	     rg_A[3] ;
  assign x__h108534 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[11] ^
	     rg_A[5] ;
  assign x__h108631 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[10] &
	     rg_A[4] ;
  assign x__h108811 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[12] ^
	     rg_A[6] ;
  assign x__h108908 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[11] &
	     rg_A[5] ;
  assign x__h109088 =
	     ~IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[13] ;
  assign x__h109185 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[12] &
	     rg_A[6] ;
  assign x__h111892 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[8] ^
	     rg_A[1] ;
  assign x__h112166 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[9] ^
	     rg_A[2] ;
  assign x__h112263 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[8] &
	     rg_A[1] ;
  assign x__h112444 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[10] ^
	     rg_A[3] ;
  assign x__h112541 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[9] &
	     rg_A[2] ;
  assign x__h112721 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[11] ^
	     rg_A[4] ;
  assign x__h112818 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[10] &
	     rg_A[3] ;
  assign x__h112998 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[12] ^
	     rg_A[5] ;
  assign x__h113095 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[11] &
	     rg_A[4] ;
  assign x__h113275 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[13] ^
	     rg_A[6] ;
  assign x__h113372 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[12] &
	     rg_A[5] ;
  assign x__h113552 =
	     ~IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[14] ;
  assign x__h113649 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[13] &
	     rg_A[6] ;
  assign x__h114666 = rg_A[8] ^ rg_B[8] ;
  assign x__h114937 = rg_A[9] ^ rg_B[9] ;
  assign x__h115033 = rg_A[8] & rg_B[8] ;
  assign x__h115212 = rg_A[10] ^ rg_B[10] ;
  assign x__h115308 = rg_A[9] & rg_B[9] ;
  assign x__h115486 = rg_A[11] ^ rg_B[11] ;
  assign x__h115582 = rg_A[10] & rg_B[10] ;
  assign x__h115760 = rg_A[12] ^ rg_B[12] ;
  assign x__h115856 = rg_A[11] & rg_B[11] ;
  assign x__h116034 = rg_A[13] ^ rg_B[13] ;
  assign x__h116130 = rg_A[12] & rg_B[12] ;
  assign x__h116308 = rg_A[14] ^ rg_B[14] ;
  assign x__h116404 = rg_A[13] & rg_B[13] ;
  assign x__h116959 =
	     x__h114666 ^ IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2[1] ;
  assign x__h117231 = x__h114937 ^ y__h114938 ;
  assign x__h117506 = x__h115212 ^ y__h115213 ;
  assign x__h117780 = x__h115486 ^ y__h115487 ;
  assign x__h118054 = x__h115760 ^ y__h115761 ;
  assign x__h118328 = x__h116034 ^ y__h116035 ;
  assign x__h118602 = ~(x__h116308 ^ y__h116309) ;
  assign x__h119254 =
	     x__h116959 ^
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4[1] ;
  assign x__h119526 = x__h117231 ^ y__h117232 ;
  assign x__h119801 = x__h117506 ^ y__h117507 ;
  assign x__h120075 = x__h117780 ^ y__h117781 ;
  assign x__h120349 = x__h118054 ^ y__h118055 ;
  assign x__h120623 = x__h118328 ^ y__h118329 ;
  assign x__h120897 = x__h118602 ^ y__h118603 ;
  assign x__h132565 = mult_int_result[1] & rg_C[1] ;
  assign x__h132846 = mult_int_result[2] & rg_C[2] ;
  assign x__h133126 = mult_int_result[3] & rg_C[3] ;
  assign x__h133406 = mult_int_result[4] & rg_C[4] ;
  assign x__h133686 = mult_int_result[5] & rg_C[5] ;
  assign x__h133966 = mult_int_result[6] & rg_C[6] ;
  assign x__h134246 = mult_int_result[7] & rg_C[7] ;
  assign x__h134526 = mult_int_result[8] & rg_C[8] ;
  assign x__h134806 = mult_int_result[9] & rg_C[9] ;
  assign x__h135086 = mult_int_result[10] & rg_C[10] ;
  assign x__h135366 = mult_int_result[11] & rg_C[11] ;
  assign x__h135646 = mult_int_result[12] & rg_C[12] ;
  assign x__h13584 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h135926 = mult_int_result[13] & rg_C[13] ;
  assign x__h136206 = mult_int_result[14] & rg_C[14] ;
  assign x__h136486 = mult_int_result[15] & rg_C[15] ;
  assign x__h136766 = mult_int_result[16] & rg_C[16] ;
  assign x__h137046 = mult_int_result[17] & rg_C[17] ;
  assign x__h137326 = mult_int_result[18] & rg_C[18] ;
  assign x__h137606 = mult_int_result[19] & rg_C[19] ;
  assign x__h137886 = mult_int_result[20] & rg_C[20] ;
  assign x__h138166 = mult_int_result[21] & rg_C[21] ;
  assign x__h138446 = mult_int_result[22] & rg_C[22] ;
  assign x__h13858 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h138726 = mult_int_result[23] & rg_C[23] ;
  assign x__h139006 = mult_int_result[24] & rg_C[24] ;
  assign x__h139286 = mult_int_result[25] & rg_C[25] ;
  assign x__h13955 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[2] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h139566 = mult_int_result[26] & rg_C[26] ;
  assign x__h139846 = mult_int_result[27] & rg_C[27] ;
  assign x__h140126 = mult_int_result[28] & rg_C[28] ;
  assign x__h140406 = mult_int_result[29] & rg_C[29] ;
  assign x__h140588 = mult_int_result[31] ^ rg_C[31] ;
  assign x__h140686 = mult_int_result[30] & rg_C[30] ;
  assign x__h14136 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h142098 = shiftedMantA__h140869[1] ^ shiftedMantB__h140870[1] ;
  assign x__h14233 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h142375 = shiftedMantA__h140869[2] ^ shiftedMantB__h140870[2] ;
  assign x__h142473 = shiftedMantA__h140869[1] & shiftedMantB__h140870[1] ;
  assign x__h142656 = shiftedMantA__h140869[3] ^ shiftedMantB__h140870[3] ;
  assign x__h142754 = shiftedMantA__h140869[2] & shiftedMantB__h140870[2] ;
  assign x__h142936 = shiftedMantA__h140869[4] ^ shiftedMantB__h140870[4] ;
  assign x__h143034 = shiftedMantA__h140869[3] & shiftedMantB__h140870[3] ;
  assign x__h143216 = shiftedMantA__h140869[5] ^ shiftedMantB__h140870[5] ;
  assign x__h143314 = shiftedMantA__h140869[4] & shiftedMantB__h140870[4] ;
  assign x__h143496 = shiftedMantA__h140869[6] ^ shiftedMantB__h140870[6] ;
  assign x__h143594 = shiftedMantA__h140869[5] & shiftedMantB__h140870[5] ;
  assign x__h143776 = shiftedMantA__h140869[7] ^ shiftedMantB__h140870[7] ;
  assign x__h143874 = shiftedMantA__h140869[6] & shiftedMantB__h140870[6] ;
  assign x__h144056 = shiftedMantA__h140869[8] ^ shiftedMantB__h140870[8] ;
  assign x__h14413 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h144154 = shiftedMantA__h140869[7] & shiftedMantB__h140870[7] ;
  assign x__h144336 = shiftedMantA__h140869[9] ^ shiftedMantB__h140870[9] ;
  assign x__h144434 = shiftedMantA__h140869[8] & shiftedMantB__h140870[8] ;
  assign x__h144616 = shiftedMantA__h140869[10] ^ shiftedMantB__h140870[10] ;
  assign x__h144714 = shiftedMantA__h140869[9] & shiftedMantB__h140870[9] ;
  assign x__h144896 = shiftedMantA__h140869[11] ^ shiftedMantB__h140870[11] ;
  assign x__h144994 = shiftedMantA__h140869[10] & shiftedMantB__h140870[10] ;
  assign x__h14510 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h145176 = shiftedMantA__h140869[12] ^ shiftedMantB__h140870[12] ;
  assign x__h145274 = shiftedMantA__h140869[11] & shiftedMantB__h140870[11] ;
  assign x__h145456 = shiftedMantA__h140869[13] ^ shiftedMantB__h140870[13] ;
  assign x__h145554 = shiftedMantA__h140869[12] & shiftedMantB__h140870[12] ;
  assign x__h145736 = shiftedMantA__h140869[14] ^ shiftedMantB__h140870[14] ;
  assign x__h145834 = shiftedMantA__h140869[13] & shiftedMantB__h140870[13] ;
  assign x__h146016 = shiftedMantA__h140869[15] ^ shiftedMantB__h140870[15] ;
  assign x__h146114 = shiftedMantA__h140869[14] & shiftedMantB__h140870[14] ;
  assign x__h146296 = shiftedMantA__h140869[16] ^ shiftedMantB__h140870[16] ;
  assign x__h146394 = shiftedMantA__h140869[15] & shiftedMantB__h140870[15] ;
  assign x__h146576 = shiftedMantA__h140869[17] ^ shiftedMantB__h140870[17] ;
  assign x__h146674 = shiftedMantA__h140869[16] & shiftedMantB__h140870[16] ;
  assign x__h146856 = shiftedMantA__h140869[18] ^ shiftedMantB__h140870[18] ;
  assign x__h14690 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h146954 = shiftedMantA__h140869[17] & shiftedMantB__h140870[17] ;
  assign x__h147136 = shiftedMantA__h140869[19] ^ shiftedMantB__h140870[19] ;
  assign x__h147234 = shiftedMantA__h140869[18] & shiftedMantB__h140870[18] ;
  assign x__h147416 = shiftedMantA__h140869[20] ^ shiftedMantB__h140870[20] ;
  assign x__h147514 = shiftedMantA__h140869[19] & shiftedMantB__h140870[19] ;
  assign x__h147696 = shiftedMantA__h140869[21] ^ shiftedMantB__h140870[21] ;
  assign x__h147794 = shiftedMantA__h140869[20] & shiftedMantB__h140870[20] ;
  assign x__h14787 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h147976 = shiftedMantA__h140869[22] ^ shiftedMantB__h140870[22] ;
  assign x__h148074 = shiftedMantA__h140869[21] & shiftedMantB__h140870[21] ;
  assign x__h148256 = shiftedMantA__h140869[23] ^ shiftedMantB__h140870[23] ;
  assign x__h148354 = shiftedMantA__h140869[22] & shiftedMantB__h140870[22] ;
  assign x__h148536 = shiftedMantA__h140869[24] ^ shiftedMantB__h140870[24] ;
  assign x__h148634 = shiftedMantA__h140869[23] & shiftedMantB__h140870[23] ;
  assign x__h14967 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h15064 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h15244 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h15341 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h15521 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h15618 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h15798 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h15895 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h16075 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h16172 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h16352 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h16449 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h16629 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h16726 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h16906 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h17003 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h17183 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[14] ;
  assign x__h17280 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT_rg__ETC___d28[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h18097 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h18371 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h18468 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[3] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h18649 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h18746 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h18926 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h19023 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h19203 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h19300 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h19480 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h19577 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h19757 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h19854 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h20034 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h20131 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h20311 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h20408 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h20588 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h20685 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h20865 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h20962 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h21142 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h21239 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h21419 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[13] ;
  assign x__h21516 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SEXT__ETC___d140[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h22605 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h22879 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h22976 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[4] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h23157 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h23254 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h23434 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h23531 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h23711 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h23808 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h23988 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h24085 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h24265 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h24362 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h24542 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h24639 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h24819 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h24916 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h25096 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h25193 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h25373 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h25470 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h25650 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[12] ;
  assign x__h25747 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SEXT__ETC___d233[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h27108 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h27382 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h27479 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[5] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h27660 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h27757 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h27937 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h28034 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h28214 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h28311 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h28491 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h28588 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h28768 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h28865 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h29045 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h29142 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h29322 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h29419 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h29599 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h29696 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h29876 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[11] ;
  assign x__h29973 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SEXT__ETC___d319[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h31606 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h31880 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h31977 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[6] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h32158 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h32255 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h32435 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h32532 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h32712 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h32809 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h32989 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h33086 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h33266 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h33363 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h33543 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h33640 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h33820 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h33917 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h34097 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[10] ;
  assign x__h34194 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SEXT__ETC___d399[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h36099 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h36373 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h36470 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[7] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h365 =
	     SEXT_rg_B_BITS_7_TO_0____d3[15] ?
	       mult_result__h529 :
	       IF_SEXT_rg_B_BITS_7_TO_0_BIT_14_THEN_IF_SEXT_r_ETC___d839 ;
  assign x__h36651 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h36748 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h36928 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h37025 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h37205 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h37302 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h37482 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h37579 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h37759 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h37856 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h38036 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h38133 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h38313 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[9] ;
  assign x__h38410 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SEXT__ETC___d472[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h40587 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h40861 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h40958 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[8] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h41139 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h41236 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h41416 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h41513 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h41693 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h41790 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h41970 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h42067 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h42247 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h42344 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h42524 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[8] ;
  assign x__h42621 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SEXT__ETC___d539[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h45070 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h45344 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h45441 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[9] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h45622 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h45719 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h45899 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h45996 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h46176 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h46273 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h46453 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h46550 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h46730 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[7] ;
  assign x__h46827 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SEXT__ETC___d599[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h49548 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h49822 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h49919 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[10] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h50100 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h50197 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h50377 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h50474 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h50654 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h50751 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h50931 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[6] ;
  assign x__h51028 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SEXT__ETC___d653[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h54021 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h54295 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h54392 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[11] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h54573 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h54670 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h54850 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h54947 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h55127 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[5] ;
  assign x__h55224 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SEXT__ETC___d700[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h58489 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h58763 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h58860 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[12] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h59041 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h59138 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h59318 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[4] ;
  assign x__h59415 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEXT_r_ETC___d741[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h62952 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h63226 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h63323 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[13] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h63504 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[3] ;
  assign x__h63601 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEXT_r_ETC___d775[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h67410 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h67684 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[2] ;
  assign x__h67781 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEXT_r_ETC___d803[14] &
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h71863 =
	     IF_SEXT_rg_B_BITS_7_TO_0_BIT_13_THEN_IF_SEXT_r_ETC___d824[15] ^
	     SEXT_rg_A_0_BITS_7_TO_0_1___d22[1] ;
  assign x__h85033 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[2] ^
	     rg_A[1] ;
  assign x__h85307 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[3] ^
	     rg_A[2] ;
  assign x__h85404 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[2] &
	     rg_A[1] ;
  assign x__h85585 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[4] ^
	     rg_A[3] ;
  assign x__h85682 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[3] &
	     rg_A[2] ;
  assign x__h85862 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[5] ^
	     rg_A[4] ;
  assign x__h85959 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[4] &
	     rg_A[3] ;
  assign x__h86139 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[6] ^
	     rg_A[5] ;
  assign x__h86236 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[5] &
	     rg_A[4] ;
  assign x__h86416 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[7] ^
	     rg_A[6] ;
  assign x__h86513 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[6] &
	     rg_A[5] ;
  assign x__h86693 =
	     ~IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[8] ;
  assign x__h86790 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[7] &
	     rg_A[6] ;
  assign x__h89522 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[3] ^
	     rg_A[1] ;
  assign x__h89796 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[4] ^
	     rg_A[2] ;
  assign x__h89893 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[3] &
	     rg_A[1] ;
  assign x__h90074 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[5] ^
	     rg_A[3] ;
  assign x__h90171 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[4] &
	     rg_A[2] ;
  assign x__h90351 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[6] ^
	     rg_A[4] ;
  assign x__h90448 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[5] &
	     rg_A[3] ;
  assign x__h90628 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[7] ^
	     rg_A[5] ;
  assign x__h90725 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[6] &
	     rg_A[4] ;
  assign x__h90905 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[8] ^
	     rg_A[6] ;
  assign x__h91002 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[7] &
	     rg_A[5] ;
  assign x__h91182 =
	     ~IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[9] ;
  assign x__h91279 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[8] &
	     rg_A[6] ;
  assign x__h94006 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[4] ^
	     rg_A[1] ;
  assign x__h94280 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[5] ^
	     rg_A[2] ;
  assign x__h94377 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[4] &
	     rg_A[1] ;
  assign x__h94558 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[6] ^
	     rg_A[3] ;
  assign x__h94655 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[5] &
	     rg_A[2] ;
  assign x__h94835 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[7] ^
	     rg_A[4] ;
  assign x__h94932 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[6] &
	     rg_A[3] ;
  assign x__h95112 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[8] ^
	     rg_A[5] ;
  assign x__h95209 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[7] &
	     rg_A[4] ;
  assign x__h95389 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[9] ^
	     rg_A[6] ;
  assign x__h95486 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[8] &
	     rg_A[5] ;
  assign x__h95666 =
	     ~IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[10] ;
  assign x__h95763 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[9] &
	     rg_A[6] ;
  assign x__h98485 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[5] ^
	     rg_A[1] ;
  assign x__h98759 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[6] ^
	     rg_A[2] ;
  assign x__h98856 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[5] &
	     rg_A[1] ;
  assign x__h99037 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[7] ^
	     rg_A[3] ;
  assign x__h99134 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[6] &
	     rg_A[2] ;
  assign x__h99314 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[8] ^
	     rg_A[4] ;
  assign x__h99411 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[7] &
	     rg_A[3] ;
  assign x__h99591 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[9] ^
	     rg_A[5] ;
  assign x__h99688 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[8] &
	     rg_A[4] ;
  assign x__h99868 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[10] ^
	     rg_A[6] ;
  assign x__h99965 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[9] &
	     rg_A[5] ;
  assign y__h100146 = x__h100242 | y__h100243 ;
  assign y__h100243 = y__h99869 & x__h99868 ;
  assign y__h100423 =
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[11] |
	     y__h100520 ;
  assign y__h100520 = y__h100146 & x__h100145 ;
  assign y__h100700 =
	     y__h100423 &
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[12] ;
  assign y__h100977 =
	     y__h100700 &
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[13] ;
  assign y__h101254 =
	     y__h100977 &
	     IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_IF_ETC___d1098[14] ;
  assign y__h103234 = x__h103330 | y__h103331 ;
  assign y__h103331 =
	     IF_IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_ETC__q48[6] &
	     x__h102959 ;
  assign y__h103512 = x__h103608 | y__h103609 ;
  assign y__h103609 = y__h103234 & x__h103233 ;
  assign y__h103789 = x__h103885 | y__h103886 ;
  assign y__h103886 = y__h103512 & x__h103511 ;
  assign y__h104066 = x__h104162 | y__h104163 ;
  assign y__h104163 = y__h103789 & x__h103788 ;
  assign y__h104343 = x__h104439 | y__h104440 ;
  assign y__h104440 = y__h104066 & x__h104065 ;
  assign y__h104620 = x__h104716 | y__h104717 ;
  assign y__h104717 = y__h104343 & x__h104342 ;
  assign y__h104897 =
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[12] |
	     y__h104994 ;
  assign y__h104994 = y__h104620 & x__h104619 ;
  assign y__h105174 =
	     y__h104897 &
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[13] ;
  assign y__h105451 =
	     y__h105174 &
	     IF_rg_B_BIT_4_56_THEN_IF_rg_B_BIT_3_57_THEN_IF_ETC___d1167[14] ;
  assign y__h107703 = x__h107799 | y__h107800 ;
  assign y__h107800 =
	     IF_IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_ETC__q50[7] &
	     x__h107428 ;
  assign y__h107981 = x__h108077 | y__h108078 ;
  assign y__h108078 = y__h107703 & x__h107702 ;
  assign y__h108258 = x__h108354 | y__h108355 ;
  assign y__h108355 = y__h107981 & x__h107980 ;
  assign y__h108535 = x__h108631 | y__h108632 ;
  assign y__h108632 = y__h108258 & x__h108257 ;
  assign y__h108812 = x__h108908 | y__h108909 ;
  assign y__h108909 = y__h108535 & x__h108534 ;
  assign y__h109089 = x__h109185 | y__h109186 ;
  assign y__h109186 = y__h108812 & x__h108811 ;
  assign y__h109366 =
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[13] |
	     y__h109463 ;
  assign y__h109463 = y__h109089 & x__h109088 ;
  assign y__h109643 =
	     y__h109366 &
	     IF_rg_B_BIT_5_55_THEN_IF_rg_B_BIT_4_56_THEN_IF_ETC___d1232[14] ;
  assign y__h112167 = x__h112263 | y__h112264 ;
  assign y__h112264 =
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC__q52[8] &
	     x__h111892 ;
  assign y__h112445 = x__h112541 | y__h112542 ;
  assign y__h112542 = y__h112167 & x__h112166 ;
  assign y__h112722 = x__h112818 | y__h112819 ;
  assign y__h112819 = y__h112445 & x__h112444 ;
  assign y__h112999 = x__h113095 | y__h113096 ;
  assign y__h113096 = y__h112722 & x__h112721 ;
  assign y__h113276 = x__h113372 | y__h113373 ;
  assign y__h113373 = y__h112999 & x__h112998 ;
  assign y__h113553 = x__h113649 | y__h113650 ;
  assign y__h113650 = y__h113276 & x__h113275 ;
  assign y__h113830 =
	     IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_IF_ETC___d1294[14] |
	     y__h113927 ;
  assign y__h113927 = y__h113553 & x__h113552 ;
  assign y__h114938 = x__h115033 | y__h115034 ;
  assign y__h115034 =
	     IF_rg_A_BIT_7_AND_rg_B_BIT_7_THEN_2_ELSE_0__q2[1] & x__h114666 ;
  assign y__h115213 = x__h115308 | y__h115309 ;
  assign y__h115309 = y__h114938 & x__h114937 ;
  assign y__h115487 = x__h115582 | y__h115583 ;
  assign y__h115583 = y__h115213 & x__h115212 ;
  assign y__h115761 = x__h115856 | y__h115857 ;
  assign y__h115857 = y__h115487 & x__h115486 ;
  assign y__h116035 = x__h116130 | y__h116131 ;
  assign y__h116131 = y__h115761 & x__h115760 ;
  assign y__h116309 = x__h116404 | y__h116405 ;
  assign y__h116405 = y__h116035 & x__h116034 ;
  assign y__h117232 =
	     IF_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1_ELSE_0__ETC__q4[1] &
	     x__h116959 ;
  assign y__h117507 = y__h117232 & x__h117231 ;
  assign y__h117781 = y__h117507 & x__h117506 ;
  assign y__h118055 = y__h117781 & x__h117780 ;
  assign y__h118329 = y__h118055 & x__h118054 ;
  assign y__h118603 = y__h118329 & x__h118328 ;
  assign y__h119527 =
	     IF_IF_INV_IF_rg_A_BIT_7_XOR_rg_B_BIT_7_THEN_1__ETC__q6[1] &
	     x__h119254 ;
  assign y__h119802 = y__h119527 & x__h119526 ;
  assign y__h120076 = y__h119802 & x__h119801 ;
  assign y__h120350 = y__h120076 & x__h120075 ;
  assign y__h120624 = y__h120350 & x__h120349 ;
  assign y__h120898 = y__h120624 & x__h120623 ;
  assign y__h122210 =
	     IF_theResult_____2_snd14097_BIT_9_THEN_4_ELSE_0__q54[2] &
	     _theResult_____2_snd__h114097[10] ;
  assign y__h122485 = y__h122210 & _theResult_____2_snd__h114097[11] ;
  assign y__h122759 = y__h122485 & _theResult_____2_snd__h114097[12] ;
  assign y__h123033 = y__h122759 & _theResult_____2_snd__h114097[13] ;
  assign y__h123307 = y__h123033 & _theResult_____2_snd__h114097[14] ;
  assign y__h124527 =
	     IF_IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_T_ETC__q56[1] &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[1] ;
  assign y__h124802 =
	     y__h124527 &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[2] ;
  assign y__h125076 =
	     y__h124802 &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[3] ;
  assign y__h125350 =
	     y__h125076 &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[4] ;
  assign y__h125624 =
	     y__h125350 &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[5] ;
  assign y__h125898 =
	     y__h125624 &
	     IF_IF_rg_B_BIT_6_54_THEN_IF_rg_B_BIT_5_55_THEN_ETC___d1476[6] ;
  assign y__h132468 = x__h132565 | y__h132566 ;
  assign y__h132566 =
	     IF_mult_int_result_BIT_0_AND_rg_C_BIT_0_THEN_2_ETC__q7[1] &
	     y__h132613 ;
  assign y__h132613 = mult_int_result[1] ^ rg_C[1] ;
  assign y__h132749 = x__h132846 | y__h132847 ;
  assign y__h132847 = y__h132468 & y__h132894 ;
  assign y__h132894 = mult_int_result[2] ^ rg_C[2] ;
  assign y__h133029 = x__h133126 | y__h133127 ;
  assign y__h133127 = y__h132749 & y__h133174 ;
  assign y__h133174 = mult_int_result[3] ^ rg_C[3] ;
  assign y__h133309 = x__h133406 | y__h133407 ;
  assign y__h133407 = y__h133029 & y__h133454 ;
  assign y__h133454 = mult_int_result[4] ^ rg_C[4] ;
  assign y__h133589 = x__h133686 | y__h133687 ;
  assign y__h133687 = y__h133309 & y__h133734 ;
  assign y__h133734 = mult_int_result[5] ^ rg_C[5] ;
  assign y__h133869 = x__h133966 | y__h133967 ;
  assign y__h133967 = y__h133589 & y__h134014 ;
  assign y__h134014 = mult_int_result[6] ^ rg_C[6] ;
  assign y__h134149 = x__h134246 | y__h134247 ;
  assign y__h134247 = y__h133869 & y__h134294 ;
  assign y__h134294 = mult_int_result[7] ^ rg_C[7] ;
  assign y__h134429 = x__h134526 | y__h134527 ;
  assign y__h134527 = y__h134149 & y__h134574 ;
  assign y__h134574 = mult_int_result[8] ^ rg_C[8] ;
  assign y__h134709 = x__h134806 | y__h134807 ;
  assign y__h134807 = y__h134429 & y__h134854 ;
  assign y__h134854 = mult_int_result[9] ^ rg_C[9] ;
  assign y__h134989 = x__h135086 | y__h135087 ;
  assign y__h135087 = y__h134709 & y__h135134 ;
  assign y__h135134 = mult_int_result[10] ^ rg_C[10] ;
  assign y__h135269 = x__h135366 | y__h135367 ;
  assign y__h135367 = y__h134989 & y__h135414 ;
  assign y__h135414 = mult_int_result[11] ^ rg_C[11] ;
  assign y__h135549 = x__h135646 | y__h135647 ;
  assign y__h135647 = y__h135269 & y__h135694 ;
  assign y__h135694 = mult_int_result[12] ^ rg_C[12] ;
  assign y__h135829 = x__h135926 | y__h135927 ;
  assign y__h135927 = y__h135549 & y__h135974 ;
  assign y__h135974 = mult_int_result[13] ^ rg_C[13] ;
  assign y__h136109 = x__h136206 | y__h136207 ;
  assign y__h136207 = y__h135829 & y__h136254 ;
  assign y__h136254 = mult_int_result[14] ^ rg_C[14] ;
  assign y__h136389 = x__h136486 | y__h136487 ;
  assign y__h136487 = y__h136109 & y__h136534 ;
  assign y__h136534 = mult_int_result[15] ^ rg_C[15] ;
  assign y__h136669 = x__h136766 | y__h136767 ;
  assign y__h136767 = y__h136389 & y__h136814 ;
  assign y__h136814 = mult_int_result[16] ^ rg_C[16] ;
  assign y__h136949 = x__h137046 | y__h137047 ;
  assign y__h137047 = y__h136669 & y__h137094 ;
  assign y__h137094 = mult_int_result[17] ^ rg_C[17] ;
  assign y__h137229 = x__h137326 | y__h137327 ;
  assign y__h137327 = y__h136949 & y__h137374 ;
  assign y__h137374 = mult_int_result[18] ^ rg_C[18] ;
  assign y__h137509 = x__h137606 | y__h137607 ;
  assign y__h137607 = y__h137229 & y__h137654 ;
  assign y__h137654 = mult_int_result[19] ^ rg_C[19] ;
  assign y__h137789 = x__h137886 | y__h137887 ;
  assign y__h137887 = y__h137509 & y__h137934 ;
  assign y__h137934 = mult_int_result[20] ^ rg_C[20] ;
  assign y__h138069 = x__h138166 | y__h138167 ;
  assign y__h138167 = y__h137789 & y__h138214 ;
  assign y__h138214 = mult_int_result[21] ^ rg_C[21] ;
  assign y__h138349 = x__h138446 | y__h138447 ;
  assign y__h138447 = y__h138069 & y__h138494 ;
  assign y__h138494 = mult_int_result[22] ^ rg_C[22] ;
  assign y__h13859 = x__h13955 | y__h13956 ;
  assign y__h138629 = x__h138726 | y__h138727 ;
  assign y__h138727 = y__h138349 & y__h138774 ;
  assign y__h138774 = mult_int_result[23] ^ rg_C[23] ;
  assign y__h138909 = x__h139006 | y__h139007 ;
  assign y__h139007 = y__h138629 & y__h139054 ;
  assign y__h139054 = mult_int_result[24] ^ rg_C[24] ;
  assign y__h139189 = x__h139286 | y__h139287 ;
  assign y__h139287 = y__h138909 & y__h139334 ;
  assign y__h139334 = mult_int_result[25] ^ rg_C[25] ;
  assign y__h139469 = x__h139566 | y__h139567 ;
  assign y__h13956 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_0_9_THEN_SEXT__ETC__q11[2] &
	     x__h13584 ;
  assign y__h139567 = y__h139189 & y__h139614 ;
  assign y__h139614 = mult_int_result[26] ^ rg_C[26] ;
  assign y__h139749 = x__h139846 | y__h139847 ;
  assign y__h139847 = y__h139469 & y__h139894 ;
  assign y__h139894 = mult_int_result[27] ^ rg_C[27] ;
  assign y__h140029 = x__h140126 | y__h140127 ;
  assign y__h140127 = y__h139749 & y__h140174 ;
  assign y__h140174 = mult_int_result[28] ^ rg_C[28] ;
  assign y__h140309 = x__h140406 | y__h140407 ;
  assign y__h140407 = y__h140029 & y__h140454 ;
  assign y__h140454 = mult_int_result[29] ^ rg_C[29] ;
  assign y__h140589 = x__h140686 | y__h140687 ;
  assign y__h140687 = y__h140309 & y__h140734 ;
  assign y__h140734 = mult_int_result[30] ^ rg_C[30] ;
  assign y__h14137 = x__h14233 | y__h14234 ;
  assign y__h14234 = y__h13859 & x__h13858 ;
  assign y__h142376 = x__h142473 | y__h142474 ;
  assign y__h142474 =
	     IF_shiftedMantA40869_BIT_0_AND_shiftedMantB408_ETC__q59[1] &
	     x__h142098 ;
  assign y__h142657 = x__h142754 | y__h142755 ;
  assign y__h142755 = y__h142376 & x__h142375 ;
  assign y__h142937 = x__h143034 | y__h143035 ;
  assign y__h143035 = y__h142657 & x__h142656 ;
  assign y__h143217 = x__h143314 | y__h143315 ;
  assign y__h143315 = y__h142937 & x__h142936 ;
  assign y__h143497 = x__h143594 | y__h143595 ;
  assign y__h143595 = y__h143217 & x__h143216 ;
  assign y__h143777 = x__h143874 | y__h143875 ;
  assign y__h143875 = y__h143497 & x__h143496 ;
  assign y__h144057 = x__h144154 | y__h144155 ;
  assign y__h14414 = x__h14510 | y__h14511 ;
  assign y__h144155 = y__h143777 & x__h143776 ;
  assign y__h144337 = x__h144434 | y__h144435 ;
  assign y__h144435 = y__h144057 & x__h144056 ;
  assign y__h144617 = x__h144714 | y__h144715 ;
  assign y__h144715 = y__h144337 & x__h144336 ;
  assign y__h144897 = x__h144994 | y__h144995 ;
  assign y__h144995 = y__h144617 & x__h144616 ;
  assign y__h14511 = y__h14137 & x__h14136 ;
  assign y__h145177 = x__h145274 | y__h145275 ;
  assign y__h145275 = y__h144897 & x__h144896 ;
  assign y__h145457 = x__h145554 | y__h145555 ;
  assign y__h145555 = y__h145177 & x__h145176 ;
  assign y__h145737 = x__h145834 | y__h145835 ;
  assign y__h145835 = y__h145457 & x__h145456 ;
  assign y__h146017 = x__h146114 | y__h146115 ;
  assign y__h146115 = y__h145737 & x__h145736 ;
  assign y__h146297 = x__h146394 | y__h146395 ;
  assign y__h146395 = y__h146017 & x__h146016 ;
  assign y__h146577 = x__h146674 | y__h146675 ;
  assign y__h146675 = y__h146297 & x__h146296 ;
  assign y__h146857 = x__h146954 | y__h146955 ;
  assign y__h14691 = x__h14787 | y__h14788 ;
  assign y__h146955 = y__h146577 & x__h146576 ;
  assign y__h147137 = x__h147234 | y__h147235 ;
  assign y__h147235 = y__h146857 & x__h146856 ;
  assign y__h147417 = x__h147514 | y__h147515 ;
  assign y__h147515 = y__h147137 & x__h147136 ;
  assign y__h147697 = x__h147794 | y__h147795 ;
  assign y__h147795 = y__h147417 & x__h147416 ;
  assign y__h14788 = y__h14414 & x__h14413 ;
  assign y__h147977 = x__h148074 | y__h148075 ;
  assign y__h148075 = y__h147697 & x__h147696 ;
  assign y__h148257 = x__h148354 | y__h148355 ;
  assign y__h148355 = y__h147977 & x__h147976 ;
  assign y__h148537 = x__h148634 | y__h148635 ;
  assign y__h148635 = y__h148257 & x__h148256 ;
  assign y__h149459 =
	     IF_IF_mult_float_result_769_BITS_30_TO_23_770__ETC__q61[1] &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[1] ;
  assign y__h14968 = x__h15064 | y__h15065 ;
  assign y__h149737 =
	     y__h149459 &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[2] ;
  assign y__h150014 =
	     y__h149737 &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[3] ;
  assign y__h150291 =
	     y__h150014 &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[4] ;
  assign y__h150568 =
	     y__h150291 &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[5] ;
  assign y__h15065 = y__h14691 & x__h14690 ;
  assign y__h150845 =
	     y__h150568 &
	     IF_mult_float_result_769_BITS_30_TO_23_770_ULE_ETC___d1979[6] ;
  assign y__h15245 = x__h15341 | y__h15342 ;
  assign y__h15342 = y__h14968 & x__h14967 ;
  assign y__h15522 = x__h15618 | y__h15619 ;
  assign y__h15619 = y__h15245 & x__h15244 ;
  assign y__h15799 = x__h15895 | y__h15896 ;
  assign y__h15896 = y__h15522 & x__h15521 ;
  assign y__h16076 = x__h16172 | y__h16173 ;
  assign y__h16173 = y__h15799 & x__h15798 ;
  assign y__h16353 = x__h16449 | y__h16450 ;
  assign y__h16450 = y__h16076 & x__h16075 ;
  assign y__h16630 = x__h16726 | y__h16727 ;
  assign y__h16727 = y__h16353 & x__h16352 ;
  assign y__h16907 = x__h17003 | y__h17004 ;
  assign y__h17004 = y__h16630 & x__h16629 ;
  assign y__h17184 = x__h17280 | y__h17281 ;
  assign y__h17281 = y__h16907 & x__h16906 ;
  assign y__h18372 = x__h18468 | y__h18469 ;
  assign y__h18469 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_1_8_THEN_IF_SE_ETC__q13[3] &
	     x__h18097 ;
  assign y__h18650 = x__h18746 | y__h18747 ;
  assign y__h18747 = y__h18372 & x__h18371 ;
  assign y__h18927 = x__h19023 | y__h19024 ;
  assign y__h19024 = y__h18650 & x__h18649 ;
  assign y__h19204 = x__h19300 | y__h19301 ;
  assign y__h19301 = y__h18927 & x__h18926 ;
  assign y__h19481 = x__h19577 | y__h19578 ;
  assign y__h19578 = y__h19204 & x__h19203 ;
  assign y__h19758 = x__h19854 | y__h19855 ;
  assign y__h19855 = y__h19481 & x__h19480 ;
  assign y__h20035 = x__h20131 | y__h20132 ;
  assign y__h20132 = y__h19758 & x__h19757 ;
  assign y__h20312 = x__h20408 | y__h20409 ;
  assign y__h20409 = y__h20035 & x__h20034 ;
  assign y__h20589 = x__h20685 | y__h20686 ;
  assign y__h20686 = y__h20312 & x__h20311 ;
  assign y__h20866 = x__h20962 | y__h20963 ;
  assign y__h20963 = y__h20589 & x__h20588 ;
  assign y__h21143 = x__h21239 | y__h21240 ;
  assign y__h21240 = y__h20866 & x__h20865 ;
  assign y__h21420 = x__h21516 | y__h21517 ;
  assign y__h21517 = y__h21143 & x__h21142 ;
  assign y__h22880 = x__h22976 | y__h22977 ;
  assign y__h22977 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_2_7_THEN_IF_SE_ETC__q15[4] &
	     x__h22605 ;
  assign y__h23158 = x__h23254 | y__h23255 ;
  assign y__h23255 = y__h22880 & x__h22879 ;
  assign y__h23435 = x__h23531 | y__h23532 ;
  assign y__h23532 = y__h23158 & x__h23157 ;
  assign y__h23712 = x__h23808 | y__h23809 ;
  assign y__h23809 = y__h23435 & x__h23434 ;
  assign y__h23989 = x__h24085 | y__h24086 ;
  assign y__h24086 = y__h23712 & x__h23711 ;
  assign y__h24266 = x__h24362 | y__h24363 ;
  assign y__h24363 = y__h23989 & x__h23988 ;
  assign y__h24543 = x__h24639 | y__h24640 ;
  assign y__h24640 = y__h24266 & x__h24265 ;
  assign y__h24820 = x__h24916 | y__h24917 ;
  assign y__h24917 = y__h24543 & x__h24542 ;
  assign y__h25097 = x__h25193 | y__h25194 ;
  assign y__h25194 = y__h24820 & x__h24819 ;
  assign y__h25374 = x__h25470 | y__h25471 ;
  assign y__h25471 = y__h25097 & x__h25096 ;
  assign y__h25651 = x__h25747 | y__h25748 ;
  assign y__h25748 = y__h25374 & x__h25373 ;
  assign y__h27383 = x__h27479 | y__h27480 ;
  assign y__h27480 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_3_6_THEN_IF_SE_ETC__q17[5] &
	     x__h27108 ;
  assign y__h27661 = x__h27757 | y__h27758 ;
  assign y__h27758 = y__h27383 & x__h27382 ;
  assign y__h27938 = x__h28034 | y__h28035 ;
  assign y__h28035 = y__h27661 & x__h27660 ;
  assign y__h28215 = x__h28311 | y__h28312 ;
  assign y__h28312 = y__h27938 & x__h27937 ;
  assign y__h28492 = x__h28588 | y__h28589 ;
  assign y__h28589 = y__h28215 & x__h28214 ;
  assign y__h28769 = x__h28865 | y__h28866 ;
  assign y__h28866 = y__h28492 & x__h28491 ;
  assign y__h29046 = x__h29142 | y__h29143 ;
  assign y__h29143 = y__h28769 & x__h28768 ;
  assign y__h29323 = x__h29419 | y__h29420 ;
  assign y__h29420 = y__h29046 & x__h29045 ;
  assign y__h29600 = x__h29696 | y__h29697 ;
  assign y__h29697 = y__h29323 & x__h29322 ;
  assign y__h29877 = x__h29973 | y__h29974 ;
  assign y__h29974 = y__h29600 & x__h29599 ;
  assign y__h31881 = x__h31977 | y__h31978 ;
  assign y__h31978 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_4_5_THEN_IF_SE_ETC__q19[6] &
	     x__h31606 ;
  assign y__h32159 = x__h32255 | y__h32256 ;
  assign y__h32256 = y__h31881 & x__h31880 ;
  assign y__h32436 = x__h32532 | y__h32533 ;
  assign y__h32533 = y__h32159 & x__h32158 ;
  assign y__h32713 = x__h32809 | y__h32810 ;
  assign y__h32810 = y__h32436 & x__h32435 ;
  assign y__h32990 = x__h33086 | y__h33087 ;
  assign y__h33087 = y__h32713 & x__h32712 ;
  assign y__h33267 = x__h33363 | y__h33364 ;
  assign y__h33364 = y__h32990 & x__h32989 ;
  assign y__h33544 = x__h33640 | y__h33641 ;
  assign y__h33641 = y__h33267 & x__h33266 ;
  assign y__h33821 = x__h33917 | y__h33918 ;
  assign y__h33918 = y__h33544 & x__h33543 ;
  assign y__h34098 = x__h34194 | y__h34195 ;
  assign y__h34195 = y__h33821 & x__h33820 ;
  assign y__h36374 = x__h36470 | y__h36471 ;
  assign y__h36471 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_5_4_THEN_IF_SE_ETC__q21[7] &
	     x__h36099 ;
  assign y__h36652 = x__h36748 | y__h36749 ;
  assign y__h36749 = y__h36374 & x__h36373 ;
  assign y__h36929 = x__h37025 | y__h37026 ;
  assign y__h37026 = y__h36652 & x__h36651 ;
  assign y__h37206 = x__h37302 | y__h37303 ;
  assign y__h37303 = y__h36929 & x__h36928 ;
  assign y__h37483 = x__h37579 | y__h37580 ;
  assign y__h37580 = y__h37206 & x__h37205 ;
  assign y__h37760 = x__h37856 | y__h37857 ;
  assign y__h37857 = y__h37483 & x__h37482 ;
  assign y__h38037 = x__h38133 | y__h38134 ;
  assign y__h38134 = y__h37760 & x__h37759 ;
  assign y__h38314 = x__h38410 | y__h38411 ;
  assign y__h38411 = y__h38037 & x__h38036 ;
  assign y__h40862 = x__h40958 | y__h40959 ;
  assign y__h40959 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_6_3_THEN_IF_SE_ETC__q23[8] &
	     x__h40587 ;
  assign y__h41140 = x__h41236 | y__h41237 ;
  assign y__h41237 = y__h40862 & x__h40861 ;
  assign y__h41417 = x__h41513 | y__h41514 ;
  assign y__h41514 = y__h41140 & x__h41139 ;
  assign y__h41694 = x__h41790 | y__h41791 ;
  assign y__h41791 = y__h41417 & x__h41416 ;
  assign y__h41971 = x__h42067 | y__h42068 ;
  assign y__h42068 = y__h41694 & x__h41693 ;
  assign y__h42248 = x__h42344 | y__h42345 ;
  assign y__h42345 = y__h41971 & x__h41970 ;
  assign y__h42525 = x__h42621 | y__h42622 ;
  assign y__h42622 = y__h42248 & x__h42247 ;
  assign y__h45345 = x__h45441 | y__h45442 ;
  assign y__h45442 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_7_2_THEN_IF_SE_ETC__q25[9] &
	     x__h45070 ;
  assign y__h45623 = x__h45719 | y__h45720 ;
  assign y__h45720 = y__h45345 & x__h45344 ;
  assign y__h45900 = x__h45996 | y__h45997 ;
  assign y__h45997 = y__h45623 & x__h45622 ;
  assign y__h46177 = x__h46273 | y__h46274 ;
  assign y__h46274 = y__h45900 & x__h45899 ;
  assign y__h46454 = x__h46550 | y__h46551 ;
  assign y__h46551 = y__h46177 & x__h46176 ;
  assign y__h46731 = x__h46827 | y__h46828 ;
  assign y__h46828 = y__h46454 & x__h46453 ;
  assign y__h49823 = x__h49919 | y__h49920 ;
  assign y__h49920 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_8_1_THEN_IF_SE_ETC__q27[10] &
	     x__h49548 ;
  assign y__h50101 = x__h50197 | y__h50198 ;
  assign y__h50198 = y__h49823 & x__h49822 ;
  assign y__h50378 = x__h50474 | y__h50475 ;
  assign y__h50475 = y__h50101 & x__h50100 ;
  assign y__h50655 = x__h50751 | y__h50752 ;
  assign y__h50752 = y__h50378 & x__h50377 ;
  assign y__h50932 = x__h51028 | y__h51029 ;
  assign y__h51029 = y__h50655 & x__h50654 ;
  assign y__h54296 = x__h54392 | y__h54393 ;
  assign y__h54393 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_9_0_THEN_IF_SE_ETC__q29[11] &
	     x__h54021 ;
  assign y__h54574 = x__h54670 | y__h54671 ;
  assign y__h54671 = y__h54296 & x__h54295 ;
  assign y__h54851 = x__h54947 | y__h54948 ;
  assign y__h54948 = y__h54574 & x__h54573 ;
  assign y__h55128 = x__h55224 | y__h55225 ;
  assign y__h55225 = y__h54851 & x__h54850 ;
  assign y__h58764 = x__h58860 | y__h58861 ;
  assign y__h58861 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_10_THEN_IF_SEX_ETC__q31[12] &
	     x__h58489 ;
  assign y__h59042 = x__h59138 | y__h59139 ;
  assign y__h59139 = y__h58764 & x__h58763 ;
  assign y__h59319 = x__h59415 | y__h59416 ;
  assign y__h59416 = y__h59042 & x__h59041 ;
  assign y__h63227 = x__h63323 | y__h63324 ;
  assign y__h63324 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_11_THEN_IF_SEX_ETC__q33[13] &
	     x__h62952 ;
  assign y__h63505 = x__h63601 | y__h63602 ;
  assign y__h63602 = y__h63227 & x__h63226 ;
  assign y__h67685 = x__h67781 | y__h67782 ;
  assign y__h67782 =
	     IF_IF_SEXT_rg_B_BITS_7_TO_0_BIT_12_THEN_IF_SEX_ETC__q35[14] &
	     x__h67410 ;
  assign y__h85308 = x__h85404 | y__h85405 ;
  assign y__h85405 =
	     IF_IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS__ETC__q40[2] &
	     x__h85033 ;
  assign y__h85586 = x__h85682 | y__h85683 ;
  assign y__h85683 = y__h85308 & x__h85307 ;
  assign y__h85863 = x__h85959 | y__h85960 ;
  assign y__h85960 = y__h85586 & x__h85585 ;
  assign y__h86140 = x__h86236 | y__h86237 ;
  assign y__h86237 = y__h85863 & x__h85862 ;
  assign y__h86417 = x__h86513 | y__h86514 ;
  assign y__h86514 = y__h86140 & x__h86139 ;
  assign y__h86694 = x__h86790 | y__h86791 ;
  assign y__h86791 = y__h86417 & x__h86416 ;
  assign y__h86971 =
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[8] |
	     y__h87068 ;
  assign y__h87068 = y__h86694 & x__h86693 ;
  assign y__h87248 =
	     y__h86971 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[9] ;
  assign y__h87525 =
	     y__h87248 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[10] ;
  assign y__h87802 =
	     y__h87525 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[11] ;
  assign y__h88079 =
	     y__h87802 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[12] ;
  assign y__h88356 =
	     y__h88079 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[13] ;
  assign y__h88633 =
	     y__h88356 &
	     IF_rg_B_BIT_0_60_THEN_1_CONCAT_rg_A_0_BITS_6_T_ETC___d866[14] ;
  assign y__h89797 = x__h89893 | y__h89894 ;
  assign y__h89894 =
	     IF_IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_ETC__q42[3] &
	     x__h89522 ;
  assign y__h90075 = x__h90171 | y__h90172 ;
  assign y__h90172 = y__h89797 & x__h89796 ;
  assign y__h90352 = x__h90448 | y__h90449 ;
  assign y__h90449 = y__h90075 & x__h90074 ;
  assign y__h90629 = x__h90725 | y__h90726 ;
  assign y__h90726 = y__h90352 & x__h90351 ;
  assign y__h90906 = x__h91002 | y__h91003 ;
  assign y__h91003 = y__h90629 & x__h90628 ;
  assign y__h91183 = x__h91279 | y__h91280 ;
  assign y__h91280 = y__h90906 & x__h90905 ;
  assign y__h91460 =
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[9] |
	     y__h91557 ;
  assign y__h91557 = y__h91183 & x__h91182 ;
  assign y__h91737 =
	     y__h91460 &
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[10] ;
  assign y__h92014 =
	     y__h91737 &
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[11] ;
  assign y__h92291 =
	     y__h92014 &
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[12] ;
  assign y__h92568 =
	     y__h92291 &
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[13] ;
  assign y__h92845 =
	     y__h92568 &
	     IF_rg_B_BIT_1_59_THEN_IF_rg_B_BIT_0_60_THEN_1__ETC___d950[14] ;
  assign y__h94281 = x__h94377 | y__h94378 ;
  assign y__h94378 =
	     IF_IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_ETC__q44[4] &
	     x__h94006 ;
  assign y__h94559 = x__h94655 | y__h94656 ;
  assign y__h94656 = y__h94281 & x__h94280 ;
  assign y__h94836 = x__h94932 | y__h94933 ;
  assign y__h94933 = y__h94559 & x__h94558 ;
  assign y__h95113 = x__h95209 | y__h95210 ;
  assign y__h95210 = y__h94836 & x__h94835 ;
  assign y__h95390 = x__h95486 | y__h95487 ;
  assign y__h95487 = y__h95113 & x__h95112 ;
  assign y__h95667 = x__h95763 | y__h95764 ;
  assign y__h95764 = y__h95390 & x__h95389 ;
  assign y__h95944 =
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[10] |
	     y__h96041 ;
  assign y__h96041 = y__h95667 & x__h95666 ;
  assign y__h96221 =
	     y__h95944 &
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[11] ;
  assign y__h96498 =
	     y__h96221 &
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[12] ;
  assign y__h96775 =
	     y__h96498 &
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[13] ;
  assign y__h97052 =
	     y__h96775 &
	     IF_rg_B_BIT_2_58_THEN_IF_rg_B_BIT_1_59_THEN_IF_ETC___d1026[14] ;
  assign y__h98760 = x__h98856 | y__h98857 ;
  assign y__h98857 =
	     IF_IF_rg_B_BIT_3_57_THEN_IF_rg_B_BIT_2_58_THEN_ETC__q46[5] &
	     x__h98485 ;
  assign y__h99038 = x__h99134 | y__h99135 ;
  assign y__h99135 = y__h98760 & x__h98759 ;
  assign y__h99315 = x__h99411 | y__h99412 ;
  assign y__h99412 = y__h99038 & x__h99037 ;
  assign y__h99592 = x__h99688 | y__h99689 ;
  assign y__h99689 = y__h99315 & x__h99314 ;
  assign y__h99869 = x__h99965 | y__h99966 ;
  assign y__h99966 = y__h99592 & x__h99591 ;

  // handling of inlined registers

  always@(posedge CLK)
  begin
    if (RST_N == `BSV_RESET_VALUE)
      begin
        count <= `BSV_ASSIGNMENT_DELAY 1'd0;
	mult_float_result <= `BSV_ASSIGNMENT_DELAY 32'd0;
	mult_int_result <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_A <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_B <= `BSV_ASSIGNMENT_DELAY 16'd0;
	rg_C <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_fp <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_out_int <= `BSV_ASSIGNMENT_DELAY 32'd0;
	rg_select <= `BSV_ASSIGNMENT_DELAY 1'd0;
      end
    else
      begin
        if (count_EN) count <= `BSV_ASSIGNMENT_DELAY count_D_IN;
	if (mult_float_result_EN)
	  mult_float_result <= `BSV_ASSIGNMENT_DELAY mult_float_result_D_IN;
	if (mult_int_result_EN)
	  mult_int_result <= `BSV_ASSIGNMENT_DELAY mult_int_result_D_IN;
	if (rg_A_EN) rg_A <= `BSV_ASSIGNMENT_DELAY rg_A_D_IN;
	if (rg_B_EN) rg_B <= `BSV_ASSIGNMENT_DELAY rg_B_D_IN;
	if (rg_C_EN) rg_C <= `BSV_ASSIGNMENT_DELAY rg_C_D_IN;
	if (rg_out_fp_EN) rg_out_fp <= `BSV_ASSIGNMENT_DELAY rg_out_fp_D_IN;
	if (rg_out_int_EN)
	  rg_out_int <= `BSV_ASSIGNMENT_DELAY rg_out_int_D_IN;
	if (rg_select_EN) rg_select <= `BSV_ASSIGNMENT_DELAY rg_select_D_IN;
      end
  end

  // synopsys translate_off
  `ifdef BSV_NO_INITIAL_BLOCKS
  `else // not BSV_NO_INITIAL_BLOCKS
  initial
  begin
    count = 1'h0;
    mult_float_result = 32'hAAAAAAAA;
    mult_int_result = 32'hAAAAAAAA;
    rg_A = 16'hAAAA;
    rg_B = 16'hAAAA;
    rg_C = 32'hAAAAAAAA;
    rg_out_fp = 32'hAAAAAAAA;
    rg_out_int = 32'hAAAAAAAA;
    rg_select = 1'h0;
  end
  `endif // BSV_NO_INITIAL_BLOCKS
  // synopsys translate_on
endmodule  // mac

