\doxysection{Drivers/\+STM32\+WLxx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/stm32wlxx\+\_\+hal\+\_\+dma.h File Reference}
\hypertarget{stm32wlxx__hal__dma_8h}{}\label{stm32wlxx__hal__dma_8h}\index{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_dma.h@{Drivers/STM32WLxx\_HAL\_Driver/Inc/stm32wlxx\_hal\_dma.h}}


Header file of DMA HAL module.  


{\ttfamily \#include "{}stm32wlxx\+\_\+hal\+\_\+def.\+h"{}}\newline
{\ttfamily \#include "{}stm32wlxx\+\_\+ll\+\_\+dma.\+h"{}}\newline
{\ttfamily \#include "{}stm32wlxx\+\_\+hal\+\_\+dma\+\_\+ex.\+h"{}}\newline
\doxysubsubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structDMA__InitTypeDef}{DMA\+\_\+\+Init\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA Configuration Structure definition. \end{DoxyCompactList}\item 
struct \mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_gaad4009390bfbe05a1bb7115d03c25a97}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NONE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga9882442c5f8f0170917934bbee1cc92d}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TE}}~0x00000001U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_gab7526e686427f26bf3b6af062d5a690b}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NO\+\_\+\+XFER}}~0x00000004U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga6cf6a5b8881ff36ed4316a29bbfb5b79}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+TIMEOUT}}~0x00000020U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga5aaaad3b88a77147d1e3daa3a3ad9e60}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+PARAM}}~0x00000040U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga2fdb3d3f17fe028f4b4f16c89f008a76}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+BUSY}}~0x00000080U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga7432f31f9972e1c0a398a3f20587d118}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+NOT\+\_\+\+SUPPORTED}}~0x00000100U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga14727cd304e8d655835ffa1ea1c94adb}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+SYNC}}~0x00000200U
\item 
\#define \mbox{\hyperlink{group__DMA__Error__Code_ga3326e19157867d2fbee258b8327de03a}{HAL\+\_\+\+DMA\+\_\+\+ERROR\+\_\+\+REQGEN}}~0x00000400U
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga83ec6137a0f228f2bdf392e0c583fff1}{DMA\+\_\+\+REQUEST\+\_\+\+MEM2\+MEM}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+MEM2\+MEM
\item 
\#define \mbox{\hyperlink{group__DMA__request_gac360891b7aab34d72233a3f417d0d7ce}{DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR0}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR0
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga62fbe67101139967326da3599d4b5ad3}{DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR1
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga5d85c4cfb13afd83d7e6e75666951fd0}{DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR2}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR2
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga4c9ce5bc5fe8b5e64abf48302900819d}{DMA\+\_\+\+REQUEST\+\_\+\+GENERATOR3}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+GENERATOR3
\item 
\#define \mbox{\hyperlink{group__DMA__request_gacf08a874a5b82cccaaf8641eb0cfb8f5}{DMA\+\_\+\+REQUEST\+\_\+\+ADC}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+ADC
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga470e976e3641912ecd928865cef7641d}{DMA\+\_\+\+REQUEST\+\_\+\+DAC\+\_\+\+OUT1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+DAC\+\_\+\+OUT1
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga9a001862dfa11acf6f1c6d42d4c9fbc1}{DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI1\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gad7da109a0ea57ac78d3995681e6ca452}{DMA\+\_\+\+REQUEST\+\_\+\+SPI1\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI1\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaa22f44ab4385095976ad2b20e298b344}{DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI2\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga950e16a3b720e87a596bc03e040a2e8e}{DMA\+\_\+\+REQUEST\+\_\+\+SPI2\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SPI2\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga3fc27e5db2750ff0cc4217e7042d17eb}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C1\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gae6a8777a94a0acfc921c7ef8f8c02a50}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C1\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C1\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga7d601d18f1844896c4ae7ac982133363}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C2\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga40b2e3f290a8119e44c3178ec838f522}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C2\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C2\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga7595f70df42c6e8aac103254a2185750}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C3\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C3\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga89682da0574ca5b10f51546961acfce7}{DMA\+\_\+\+REQUEST\+\_\+\+I2\+C3\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+I2\+C3\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaf7741f1f65db03cde614ef623d86b054}{DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART1\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga89aead5f618253b1bc265116797b2150}{DMA\+\_\+\+REQUEST\+\_\+\+USART1\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART1\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaa5cdcaacbe97a60ff0c59610de3737e4}{DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART2\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gafbbae78e38bfc3ee7c8e29db0b60fa5a}{DMA\+\_\+\+REQUEST\+\_\+\+USART2\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+USART2\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gae4f283a37baea99f95712c685275386a}{DMA\+\_\+\+REQUEST\+\_\+\+LPUART1\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+LPUART1\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga4031dd52bc45803245957e6b6861c585}{DMA\+\_\+\+REQUEST\+\_\+\+LPUART1\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+LPUART1\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga756b1484fc1d66c693855e56ee407d03}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH1
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga910fb7ab9f1ba1ac8781f0f34aa2103d}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH2}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH2
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaaa1df2f6a5ea611f6d3acda54b18dd76}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH3}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH3
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaa40c2a9f3556ca7a6f1602967885bb3d}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+CH4}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+CH4
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga7957b8a754a16a82af69b0ab4814d424}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+UP}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+UP
\item 
\#define \mbox{\hyperlink{group__DMA__request_gac77cd13316478df217bb893c211001a6}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+TRIG}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+TRIG
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga64a65122ca64be9c98c2c5c5821f55d4}{DMA\+\_\+\+REQUEST\+\_\+\+TIM1\+\_\+\+COM}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM1\+\_\+\+COM
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga942f9250dc28b43e79f7f1d5eb403e9c}{DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM2\+\_\+\+CH1
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga1acbc6ec9a8ff268820a994405d925ce}{DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH2}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM2\+\_\+\+CH2
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga2afe9c04d4b6431dfe9d222bfa31595d}{DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH3}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM2\+\_\+\+CH3
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga6a6febcbf8c622633d1e38886030f9dd}{DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+CH4}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM2\+\_\+\+CH4
\item 
\#define \mbox{\hyperlink{group__DMA__request_gab8ba97ec7a934d17b9459b44e8cf0aed}{DMA\+\_\+\+REQUEST\+\_\+\+TIM2\+\_\+\+UP}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM2\+\_\+\+UP
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga91d2ede71ca7c1a740aec828770f6c70}{DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+CH1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM16\+\_\+\+CH1
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaf17e949db32179dbe017497282a5260d}{DMA\+\_\+\+REQUEST\+\_\+\+TIM16\+\_\+\+UP}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM16\+\_\+\+UP
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga1aa03c25e04d6a91ff1ffaf221774022}{DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+CH1}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM17\+\_\+\+CH1
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaf0ff893545dc5eb65e029664746b8175}{DMA\+\_\+\+REQUEST\+\_\+\+TIM17\+\_\+\+UP}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+TIM17\+\_\+\+UP
\item 
\#define \mbox{\hyperlink{group__DMA__request_gadb517135d5bd2fe5da1bc3d89efa81a9}{DMA\+\_\+\+REQUEST\+\_\+\+AES\+\_\+\+IN}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+AES\+\_\+\+IN
\item 
\#define \mbox{\hyperlink{group__DMA__request_gae95a17151884578781c725fdd207b39a}{DMA\+\_\+\+REQUEST\+\_\+\+AES\+\_\+\+OUT}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+AES\+\_\+\+OUT
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga252237ac5803a767755202319d79bafd}{DMA\+\_\+\+REQUEST\+\_\+\+SUBGHZSPI\+\_\+\+RX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SUBGHZSPI\+\_\+\+RX
\item 
\#define \mbox{\hyperlink{group__DMA__request_ga6949f347a74c786f0ceaa4fbe4fcc820}{DMA\+\_\+\+REQUEST\+\_\+\+SUBGHZSPI\+\_\+\+TX}}~LL\+\_\+\+DMAMUX\+\_\+\+REQ\+\_\+\+SUBGHZSPI\+\_\+\+TX
\item 
\#define \mbox{\hyperlink{group__DMA__request_gaa55af15e2ce9b8329d3e2db03a9f7c33}{DMA\+\_\+\+MAX\+\_\+\+REQUEST}}~LL\+\_\+\+DMAMUX\+\_\+\+MAX\+\_\+\+REQ
\item 
\#define \mbox{\hyperlink{group__DMA__Data__transfer__direction_gacb2cbf03ecae6804ae4a6f60a3e37c12}{DMA\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY}}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+PERIPH\+\_\+\+TO\+\_\+\+MEMORY
\item 
\#define \mbox{\hyperlink{group__DMA__Data__transfer__direction_ga9e76fc559a2d5c766c969e6e921b1ee9}{DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH}}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+PERIPH
\item 
\#define \mbox{\hyperlink{group__DMA__Data__transfer__direction_ga0695035d725855ccf64d2d8452a33810}{DMA\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY}}~LL\+\_\+\+DMA\+\_\+\+DIRECTION\+\_\+\+MEMORY\+\_\+\+TO\+\_\+\+MEMORY
\item 
\#define \mbox{\hyperlink{group__DMA__Peripheral__incremented__mode_gab6d84e5805302516d26c06fb4497a346}{DMA\+\_\+\+PINC\+\_\+\+ENABLE}}~LL\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+INCREMENT
\item 
\#define \mbox{\hyperlink{group__DMA__Peripheral__incremented__mode_ga63e2aff2973d1a8f01d5d7b6e4894f39}{DMA\+\_\+\+PINC\+\_\+\+DISABLE}}~LL\+\_\+\+DMA\+\_\+\+PERIPH\+\_\+\+NOINCREMENT
\item 
\#define \mbox{\hyperlink{group__DMA__Memory__incremented__mode_ga43d30885699cc8378562316ff4fed1cd}{DMA\+\_\+\+MINC\+\_\+\+ENABLE}}~LL\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INCREMENT
\item 
\#define \mbox{\hyperlink{group__DMA__Memory__incremented__mode_ga32625330516c188151743473fad97a33}{DMA\+\_\+\+MINC\+\_\+\+DISABLE}}~LL\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+NOINCREMENT
\item 
\#define \mbox{\hyperlink{group__DMA__Peripheral__data__size_ga55b8c8f5ec95f10d26d6c5b1c9136730}{DMA\+\_\+\+PDATAALIGN\+\_\+\+BYTE}}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+BYTE
\item 
\#define \mbox{\hyperlink{group__DMA__Peripheral__data__size_gac08bfd907442dba5358830b247135bcc}{DMA\+\_\+\+PDATAALIGN\+\_\+\+HALFWORD}}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+HALFWORD
\item 
\#define \mbox{\hyperlink{group__DMA__Peripheral__data__size_gaad50e97cbc4a726660db9c3f42ac93b0}{DMA\+\_\+\+PDATAALIGN\+\_\+\+WORD}}~LL\+\_\+\+DMA\+\_\+\+PDATAALIGN\+\_\+\+WORD
\item 
\#define \mbox{\hyperlink{group__DMA__Memory__data__size_ga9ed07bddf736298eba11508382ea4d51}{DMA\+\_\+\+MDATAALIGN\+\_\+\+BYTE}}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+BYTE
\item 
\#define \mbox{\hyperlink{group__DMA__Memory__data__size_ga2c7355971c0da34a7ffe50ec87403071}{DMA\+\_\+\+MDATAALIGN\+\_\+\+HALFWORD}}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+HALFWORD
\item 
\#define \mbox{\hyperlink{group__DMA__Memory__data__size_ga8812da819f18c873249074f3920220b2}{DMA\+\_\+\+MDATAALIGN\+\_\+\+WORD}}~LL\+\_\+\+DMA\+\_\+\+MDATAALIGN\+\_\+\+WORD
\item 
\#define \mbox{\hyperlink{group__DMA__mode_ga04941acfbbdefc53e1e08133cffa3b8a}{DMA\+\_\+\+NORMAL}}~LL\+\_\+\+DMA\+\_\+\+MODE\+\_\+\+NORMAL
\item 
\#define \mbox{\hyperlink{group__DMA__mode_ga4c4f425cba13edffb3c831c036c91e01}{DMA\+\_\+\+CIRCULAR}}~LL\+\_\+\+DMA\+\_\+\+MODE\+\_\+\+CIRCULAR
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_ga0d1ed2bc9229ba3c953002bcf3a72130}{DMA\+\_\+\+PRIORITY\+\_\+\+LOW}}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+LOW
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_gad6fbeee76fd4a02cbed64365bb4c1781}{DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM}}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+MEDIUM
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_ga6b2f5c5e22895f8b4bd52a27ec6cae2a}{DMA\+\_\+\+PRIORITY\+\_\+\+HIGH}}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+HIGH
\item 
\#define \mbox{\hyperlink{group__DMA__Priority__level_gaed0542331a4d875d1d8d5b2878e9372c}{DMA\+\_\+\+PRIORITY\+\_\+\+VERY\+\_\+\+HIGH}}~LL\+\_\+\+DMA\+\_\+\+PRIORITY\+\_\+\+VERYHIGH
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_ga06e83dd277e0d3e5635cf8ce8dfd6e16}{DMA\+\_\+\+IT\+\_\+\+TC}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaaba9cd82cab0cca23de038e946f81c6a}{DMA\+\_\+\+CCR\+\_\+\+TCIE}}
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_gadf11c572b9797e04a14b105fdc2e5f66}{DMA\+\_\+\+IT\+\_\+\+HT}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga0f0fae31377ab1d33e36cead97b1811b}{DMA\+\_\+\+CCR\+\_\+\+HTIE}}
\item 
\#define \mbox{\hyperlink{group__DMA__interrupt__enable__definitions_gaf9d92649d2a0146f663ff253d8f3b59e}{DMA\+\_\+\+IT\+\_\+\+TE}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3dd2204c9046500140e3c720fb5a415f}{DMA\+\_\+\+CCR\+\_\+\+TEIE}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga44e8f6c1abaebbf8eb3b758242fefd4e}{DMA\+\_\+\+FLAG\+\_\+\+GI1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3475228c998897d0f408a4c5da066186}{DMA\+\_\+\+ISR\+\_\+\+GIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga02b6c752c28b35dba79fa1d2bb55ec06}{DMA\+\_\+\+FLAG\+\_\+\+TC1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga1a1522414af27c7fff2cc27edac1d680}{DMA\+\_\+\+ISR\+\_\+\+TCIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga4317f6260e1aecc4f5fe882fc043f606}{DMA\+\_\+\+FLAG\+\_\+\+HT1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5f83359698adf05854b55705f78d8a5c}{DMA\+\_\+\+ISR\+\_\+\+HTIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga198c0b4984a79514964d3dd5ae546008}{DMA\+\_\+\+FLAG\+\_\+\+TE1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga26bfd55e965445ae253a5c5fa8f1769a}{DMA\+\_\+\+ISR\+\_\+\+TEIF1}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga7c4967d950bea1bde3bd90acb4b3c23d}{DMA\+\_\+\+FLAG\+\_\+\+GI2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga44fa823dbb15b829621961efc60d6a95}{DMA\+\_\+\+ISR\+\_\+\+GIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gacdf2954f3faf8314811ed39272825ab0}{DMA\+\_\+\+FLAG\+\_\+\+TC2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga631741eb4843eda3578808a3d8b527b2}{DMA\+\_\+\+ISR\+\_\+\+TCIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gab21f437ec8a55a600e5ca2af9416baba}{DMA\+\_\+\+FLAG\+\_\+\+HT2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga8ee1947aef188f437f37d3ff444f8646}{DMA\+\_\+\+ISR\+\_\+\+HTIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga6d81cc881182d35ba7a34c2759cd97f3}{DMA\+\_\+\+FLAG\+\_\+\+TE2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5bcd07efcadd5fef598edec1cca70e38}{DMA\+\_\+\+ISR\+\_\+\+TEIF2}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga83f4d42a573855a0de0dece4512dce76}{DMA\+\_\+\+FLAG\+\_\+\+GI3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gacb0bd8fb0e580688c5cf617b618bbc17}{DMA\+\_\+\+ISR\+\_\+\+GIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga17463fb2609ad37aebe6955a044e83c7}{DMA\+\_\+\+FLAG\+\_\+\+TC3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga28664595df654d9d8052fb6f9cc48495}{DMA\+\_\+\+ISR\+\_\+\+TCIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gad28ea63fda2c87dd5e2ec08e0ab407d4}{DMA\+\_\+\+FLAG\+\_\+\+HT3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga53bb9a00737c52faffaaa91ff08b34a1}{DMA\+\_\+\+ISR\+\_\+\+HTIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga3e3d70e09d144c82ffc17d2ece186339}{DMA\+\_\+\+FLAG\+\_\+\+TE3}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaa624379143a2535d7a60d87d59834d10}{DMA\+\_\+\+ISR\+\_\+\+TEIF3}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gac8b038323440eac7e763f9c01949ab6f}{DMA\+\_\+\+FLAG\+\_\+\+GI4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf4f69823d44810c353af1f0a89eaf180}{DMA\+\_\+\+ISR\+\_\+\+GIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gafb3f8a8c7048d344865c47e72a598074}{DMA\+\_\+\+FLAG\+\_\+\+TC4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad7d4e46949a35cf037a303bd65a0c87a}{DMA\+\_\+\+ISR\+\_\+\+TCIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga1a766ffe9b0138d6ab42819c1a9206f1}{DMA\+\_\+\+FLAG\+\_\+\+HT4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga684cf326c770f1ab21c604a5f62907ad}{DMA\+\_\+\+ISR\+\_\+\+HTIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gab1bb20d71697de115b87319347216a26}{DMA\+\_\+\+FLAG\+\_\+\+TE4}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga12fcc1471918f3e7b293b2d825177253}{DMA\+\_\+\+ISR\+\_\+\+TEIF4}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gad82435e0729bea1b9a5ed01169ca6de6}{DMA\+\_\+\+FLAG\+\_\+\+GI5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga83d4d9cba635d1e33e3477b773379cfd}{DMA\+\_\+\+ISR\+\_\+\+GIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga2e3a81f03ed107dbb60cfa7560c32e97}{DMA\+\_\+\+FLAG\+\_\+\+TC5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga5ea57d09f13edbd6ad8afe9465e0fa70}{DMA\+\_\+\+ISR\+\_\+\+TCIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga3f7bd37a3c6a833a5e8dd011f7ef9acd}{DMA\+\_\+\+FLAG\+\_\+\+HT5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga3d1f2b8c82b1e20b4311af8ca9576736}{DMA\+\_\+\+ISR\+\_\+\+HTIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga04a05f5cc8f193757d8658d97a857b3a}{DMA\+\_\+\+FLAG\+\_\+\+TE5}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga42f9b12c4c80cbb7cd0f94f139c73de3}{DMA\+\_\+\+ISR\+\_\+\+TEIF5}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga8c5e51cac200669ba19bd590069582d6}{DMA\+\_\+\+FLAG\+\_\+\+GI6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gac55f4836aa8e6cfc9bdcadfabf65b5d8}{DMA\+\_\+\+ISR\+\_\+\+GIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga1e3da05635b4165ce2a0075646cc9131}{DMA\+\_\+\+FLAG\+\_\+\+TC6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga2d76395cf6c6ef50e05c96d7ae723058}{DMA\+\_\+\+ISR\+\_\+\+TCIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga37e18ea9dab110bafc8de3b6aedabb02}{DMA\+\_\+\+FLAG\+\_\+\+HT6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga41b6d9787aeff76a51581d9488b4604f}{DMA\+\_\+\+ISR\+\_\+\+HTIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga50e2f489b50cbe42d03a80ca7cd42dad}{DMA\+\_\+\+FLAG\+\_\+\+TE6}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gae47d914969922381708ae06c1c71123a}{DMA\+\_\+\+ISR\+\_\+\+TEIF6}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga08693ad6c24f8100a564bb0b13c11fa0}{DMA\+\_\+\+FLAG\+\_\+\+GI7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga86f178e879b2d8ceeea351e4750272dd}{DMA\+\_\+\+ISR\+\_\+\+GIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_gaacfd9fe9de9727dd862aa475b3d5aee8}{DMA\+\_\+\+FLAG\+\_\+\+TC7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga4528af54928542c09502c01827418732}{DMA\+\_\+\+ISR\+\_\+\+TCIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga8216565e4c640761fa93891006d43655}{DMA\+\_\+\+FLAG\+\_\+\+HT7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga769016c2b0bf22ff3ad6967b3dc0e2bb}{DMA\+\_\+\+ISR\+\_\+\+HTIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__flag__definitions_ga312e060067bffdf46136be4f7b0b614c}{DMA\+\_\+\+FLAG\+\_\+\+TE7}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gaf8333b3c78b7d0a07bd4b1e91e902b31}{DMA\+\_\+\+ISR\+\_\+\+TEIF7}}
\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_gaadcee34f0999c8eafd37de2f69daa0ac}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+RESET\+\_\+\+HANDLE\+\_\+\+STATE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$State = \mbox{\hyperlink{group__DMA__Exported__Types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET}})
\begin{DoxyCompactList}\small\item\em Reset DMA handle state. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga93900b3ef3f87ef924eb887279a434b4}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \texorpdfstring{$\vert$}{|}=  \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}})
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_gafeef4c5e8c3f015cdecc0f37bbe063dc}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&=  \texorpdfstring{$\sim$}{\string~}\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gababa3817d21a78079be76bc26b2c10f2}{DMA\+\_\+\+CCR\+\_\+\+EN}})
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_gae3feef5ea50ff13a6a5b98cb353c87b0}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TC\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel transfer complete flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga0095f5f3166a82bedc67744ac94acfba}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+HT\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel half transfer complete flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga5e765bb3b1c5fc9f1b1abbbb764250bc}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+TE\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel transfer error flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga718c628ea8c112c5b09bc61c52b86e75}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+GI\+\_\+\+FLAG\+\_\+\+INDEX}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Return the current DMA Channel Global interrupt flag. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga798d4b3b3fbd32b95540967bb35b35be}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Get the DMA Channel pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_gabc041fb1c85ea7a3af94e42470ef7f2a}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+CLEAR\+\_\+\+FLAG}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+FLAG\+\_\+\+\_\+)
\begin{DoxyCompactList}\small\item\em Clear the DMA Channel pending flags. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga2124233229c04ca90b790cd8cddfa98b}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+ENABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \texorpdfstring{$\vert$}{|}= (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Enable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga2867eab09398df2daac55c3f327654da}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+DISABLE\+\_\+\+IT}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \&= \texorpdfstring{$\sim$}{\string~}(\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+))
\begin{DoxyCompactList}\small\item\em Disable the specified DMA Channel interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga206f24e6bee4600515b9b6b1ec79365b}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+,  \+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)~(((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CCR \& (\+\_\+\+\_\+\+INTERRUPT\+\_\+\+\_\+)))
\begin{DoxyCompactList}\small\item\em Check whether the specified DMA Channel interrupt is enabled or disabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Exported__Macros_ga082d691311bac96641dc35a17cfe8e63}{\+\_\+\+\_\+\+HAL\+\_\+\+DMA\+\_\+\+GET\+\_\+\+COUNTER}}(\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)~((\+\_\+\+\_\+\+HANDLE\+\_\+\+\_\+)-\/$>$Instance-\/$>$CNDTR)
\begin{DoxyCompactList}\small\item\em Returns the number of remaining data units in the current DMA Channel transfer. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gae2b02e8e823854bcd7c5746cdd29e70d}{IS\+\_\+\+DMA\+\_\+\+DIRECTION}}(DIRECTION)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_ga72ef4033bb3bc2cdfdbe579083b05e32}{IS\+\_\+\+DMA\+\_\+\+BUFFER\+\_\+\+SIZE}}(SIZE)~(((SIZE) $>$= 0x1U) \&\& ((SIZE) $<$ \mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_gad42c0abbace3b816e7669e27b3676d2a}{DMA\+\_\+\+CNDTR\+\_\+\+NDT}}))
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_ga28762105b3f567c16ba79a47e68ff0fa}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gaa880f39d499d1e80449cf80381e4eb67}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+INC\+\_\+\+STATE}}(STATE)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_ga0c6c13bc917ee21022b59a3474f256bc}{IS\+\_\+\+DMA\+\_\+\+ALL\+\_\+\+REQUEST}}(REQUEST)~((REQUEST) $<$= \mbox{\hyperlink{group__DMA__request_gaa55af15e2ce9b8329d3e2db03a9f7c33}{DMA\+\_\+\+MAX\+\_\+\+REQUEST}})
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gad7916e0ae55cdf5efdfa68a09a028037}{IS\+\_\+\+DMA\+\_\+\+PERIPHERAL\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gac9e3748cebcb16d4ae4206d562bc804c}{IS\+\_\+\+DMA\+\_\+\+MEMORY\+\_\+\+DATA\+\_\+\+SIZE}}(SIZE)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gad88ee5030574d6a573904378fb62c7ac}{IS\+\_\+\+DMA\+\_\+\+MODE}}(MODE)
\item 
\#define \mbox{\hyperlink{group__DMA__Private__Macros_gaa1cae2ab458948511596467c87cd02b6}{IS\+\_\+\+DMA\+\_\+\+PRIORITY}}(PRIORITY)
\end{DoxyCompactItemize}
\doxysubsubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}
\begin{DoxyCompactList}\small\item\em DMA handle Structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__DMA__Exported__Types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} \{ \mbox{\hyperlink{group__DMA__Exported__Types_gga9c012af359987a240826f29073bbe463a9e7be73da32b8c837cde0318e0d5eed2}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+RESET}} = 0x00U
, \mbox{\hyperlink{group__DMA__Exported__Types_gga9c012af359987a240826f29073bbe463ad497944e6e72bc3ca904694b1098105a}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+READY}} = 0x01U
, \mbox{\hyperlink{group__DMA__Exported__Types_gga9c012af359987a240826f29073bbe463af7a0a2ca8de4e5be9e85b6a9073476ef}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+BUSY}} = 0x02U
, \mbox{\hyperlink{group__DMA__Exported__Types_gga9c012af359987a240826f29073bbe463acf3a5443bf4dc71018512a255e2076eb}{HAL\+\_\+\+DMA\+\_\+\+STATE\+\_\+\+TIMEOUT}} = 0x03U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA State structures definition. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__DMA__Exported__Types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def}} \{ \mbox{\hyperlink{group__DMA__Exported__Types_ggaee3245eea8fa938edeb35a6c9596fd86a5314147c8ba21548763bf89446b78468}{HAL\+\_\+\+DMA\+\_\+\+FULL\+\_\+\+TRANSFER}} = 0x00U
, \mbox{\hyperlink{group__DMA__Exported__Types_ggaee3245eea8fa938edeb35a6c9596fd86ad0ba8bc74a2ae6dcdc3e316e8be0d5d8}{HAL\+\_\+\+DMA\+\_\+\+HALF\+\_\+\+TRANSFER}} = 0x01U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Error Code structure definition. \end{DoxyCompactList}\item 
enum \mbox{\hyperlink{group__DMA__Exported__Types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def}} \{ \newline
\mbox{\hyperlink{group__DMA__Exported__Types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada7d4463d9db2e6d15282128b44ae08e12}{HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+CPLT\+\_\+\+CB\+\_\+\+ID}} = 0x00U
, \mbox{\hyperlink{group__DMA__Exported__Types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada4b1606f39a4eec41d958bc878719f046}{HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+HALFCPLT\+\_\+\+CB\+\_\+\+ID}} = 0x01U
, \mbox{\hyperlink{group__DMA__Exported__Types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3e76bc89154e0b50333cc551bf0337a6}{HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ERROR\+\_\+\+CB\+\_\+\+ID}} = 0x02U
, \mbox{\hyperlink{group__DMA__Exported__Types_ggafbe8b2bd9ce2128de6cdc08ccde7e8ada3059a9412e0624699e9123ba2bccdf3e}{HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ABORT\+\_\+\+CB\+\_\+\+ID}} = 0x03U
, \newline
\mbox{\hyperlink{group__DMA__Exported__Types_ggafbe8b2bd9ce2128de6cdc08ccde7e8adac9935fd906719942d6b09cfd55e837f0}{HAL\+\_\+\+DMA\+\_\+\+XFER\+\_\+\+ALL\+\_\+\+CB\+\_\+\+ID}} = 0x04U
 \}
\begin{DoxyCompactList}\small\item\em HAL DMA Callback ID structure definition. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsubsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group1_ga0fbcb690074233a03f2fa366dc22ff01}{HAL\+\_\+\+DMA\+\_\+\+Init}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group1_ga7bb8587d642da11252a97f5c41c389ef}{HAL\+\_\+\+DMA\+\_\+\+De\+Init}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga96fbd9c285135f558fd9283a57406330}{HAL\+\_\+\+DMA\+\_\+\+Start}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga7eddc0931ac8a3d77b23d6d5e68407c7}{HAL\+\_\+\+DMA\+\_\+\+Start\+\_\+\+IT}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma, uint32\+\_\+t Src\+Address, uint32\+\_\+t Dst\+Address, uint32\+\_\+t Data\+Length)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga001f9fb04328a7460f9ff16908ff987c}{HAL\+\_\+\+DMA\+\_\+\+Abort}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga6677d7e614747341a58ffd7a048fd390}{HAL\+\_\+\+DMA\+\_\+\+Abort\+\_\+\+IT}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga976a30472df973e3ad983f21289c9b5d}{HAL\+\_\+\+DMA\+\_\+\+Poll\+For\+Transfer}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma, \mbox{\hyperlink{group__DMA__Exported__Types_gaee3245eea8fa938edeb35a6c9596fd86}{HAL\+\_\+\+DMA\+\_\+\+Level\+Complete\+Type\+Def}} Complete\+Level, uint32\+\_\+t Timeout)
\item 
void \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga8c8564d06f6d39b702af1c5cbb7dd54a}{HAL\+\_\+\+DMA\+\_\+\+IRQHandler}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_gaabec77de08a59c94f2c6265ce7ae8261}{HAL\+\_\+\+DMA\+\_\+\+Register\+Callback}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma, \mbox{\hyperlink{group__DMA__Exported__Types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def}} Callback\+ID, void(\texorpdfstring{$\ast$}{*}p\+Callback)(\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}\+\_\+hdma))
\item 
\mbox{\hyperlink{stm32wlxx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group2_ga87842d3780f0e54c7fb29a003e6b5ac4}{HAL\+\_\+\+DMA\+\_\+\+Un\+Register\+Callback}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma, \mbox{\hyperlink{group__DMA__Exported__Types_gafbe8b2bd9ce2128de6cdc08ccde7e8ad}{HAL\+\_\+\+DMA\+\_\+\+Callback\+IDType\+Def}} Callback\+ID)
\item 
\mbox{\hyperlink{group__DMA__Exported__Types_ga9c012af359987a240826f29073bbe463}{HAL\+\_\+\+DMA\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{group__DMA__Exported__Functions__Group3_gaef09509c41da57dc118c8ffb9533ce3f}{HAL\+\_\+\+DMA\+\_\+\+Get\+State}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__DMA__Exported__Functions__Group3_gabc0735694a0dd08e352b796d7fa7634f}{HAL\+\_\+\+DMA\+\_\+\+Get\+Error}} (\mbox{\hyperlink{group__DMA__Exported__Types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} \texorpdfstring{$\ast$}{*}hdma)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Header file of DMA HAL module. 

\begin{DoxyAuthor}{Author}
MCD Application Team 
\end{DoxyAuthor}
\begin{DoxyAttention}{Attention}

\end{DoxyAttention}
Copyright (c) 2020 STMicroelectronics. All rights reserved.

This software is licensed under terms that can be found in the LICENSE file in the root directory of this software component. If no LICENSE file comes with this software, it is provided AS-\/\+IS. 

Definition in file \mbox{\hyperlink{stm32wlxx__hal__dma_8h_source}{stm32wlxx\+\_\+hal\+\_\+dma.\+h}}.

