
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001010                       # Number of seconds simulated
sim_ticks                                  1009882260                       # Number of ticks simulated
final_tick                               391109195997                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 180459                       # Simulator instruction rate (inst/s)
host_op_rate                                   237537                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  32016                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378808                       # Number of bytes of host memory used
host_seconds                                 31542.58                       # Real time elapsed on the host
sim_insts                                  5692140994                       # Number of instructions simulated
sim_ops                                    7492545416                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        30720                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        15616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data         7040                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        31104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        15872                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data         9856                       # Number of bytes read from this memory
system.physmem.bytes_read::total               153088                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           17152                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        53120                       # Number of bytes written to this memory
system.physmem.bytes_written::total             53120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          240                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          122                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           28                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data           55                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          243                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          124                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data           77                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1196                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             415                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  415                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     30419388                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     15716684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      3041939                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     15463189                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      3548929                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      6971110                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     30799630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      1647717                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     15716684                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1774464                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data      9759554                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               151589949                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      3041939                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      3548929                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      1647717                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1774464                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           16984158                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52600191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52600191                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52600191                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     30419388                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     15716684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      3041939                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     15463189                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      3548929                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      6971110                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     30799630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      1647717                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     15716684                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1774464                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data      9759554                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              204190140                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          180241                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       162257                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        11278                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups        88084                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits           62948                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS            9841                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          523                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      1897435                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1130302                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             180241                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches        72789                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               223092                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          35789                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        121143                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           110665                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        11165                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.586057                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.908505                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2042832     90.15%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1            7938      0.35%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           16463      0.73%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3            6804      0.30%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           36138      1.59%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           32604      1.44%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6371      0.28%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           13306      0.59%     95.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          103468      4.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2265924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074425                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.466723                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         1886287                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       132672                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           222147                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          736                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         24074                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        15989                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1325148                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         24074                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         1888709                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         104420                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        21722                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           220560                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles         6431                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1323221                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents          2498                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents         2520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           80                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands      1563346                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6226344                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6226344                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1348966                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          214369                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          160                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts           85                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            17896                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       308432                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       154841                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         1418                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         7507                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1318397                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          159                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1255686                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1075                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       123734                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       301762                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.554161                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.348675                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      1817663     80.22%     80.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       135260      5.97%     86.19% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       110321      4.87%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3        48099      2.12%     93.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        60136      2.65%     95.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        57560      2.54%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        32598      1.44%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7         2741      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8         1546      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2265924                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3144     11.16%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.16% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         24315     86.32%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          709      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu       792027     63.08%     63.08% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10985      0.87%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.96% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       298436     23.77%     87.72% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       154163     12.28%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1255686                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.518497                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              28168                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022432                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      4806538                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1442340                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1243168                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1283854                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         2353                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        15733                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1750                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          110                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         24074                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         100647                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1667                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1318556                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts           29                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       308432                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       154841                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts           85                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          1152                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect         5923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         6945                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        12868                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1245660                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       297381                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        10025                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              451503                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          163038                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            154122                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.514357                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1243292                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1243168                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           673063                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1331688                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.513328                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.505421                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1175558                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       143150                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        11316                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.524370                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.344149                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      1814279     80.93%     80.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       156765      6.99%     87.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2        73420      3.27%     91.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        72011      3.21%     94.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        19631      0.88%     95.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        83663      3.73%     99.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         6482      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         4603      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        10996      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2241850                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1175558                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                445790                       # Number of memory references committed
system.switch_cpus0.commit.loads               292699                       # Number of loads committed
system.switch_cpus0.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            155352                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          1045399                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        11459                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        10996                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             3549562                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2661502                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42844                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 155857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1175558                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.421781                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.421781                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.412919                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.412919                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         6148862                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1449843                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1567995                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          196596                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       161016                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        20660                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups        79647                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits           75448                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           19902                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          947                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      1881925                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1101760                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             196596                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches        95350                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               228918                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          57631                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         51130                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           116549                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        20506                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2198702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.615620                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.962508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         1969784     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           10644      0.48%     90.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           16692      0.76%     90.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           22396      1.02%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           23437      1.07%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           19848      0.90%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           10665      0.49%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           16518      0.75%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108718      4.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2198702                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081178                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.454938                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         1862477                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        70987                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           228299                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          374                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         36563                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        32078                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          166                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1350620                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1009                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         36563                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         1868060                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          14041                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        44840                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           223078                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        12118                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1348858                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents          1694                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents         5268                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1883852                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6272771                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6272771                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1600046                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          283806                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            38198                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       126847                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        67303                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          767                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        14999                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1345600                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1266606                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       167884                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       411151                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples      2198702                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.576070                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      1664541     75.71%     75.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       218578      9.94%     85.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       110996      5.05%     90.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3        84555      3.85%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        66191      3.01%     97.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        26704      1.21%     98.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17139      0.78%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         8731      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         1267      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2198702                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu            301     13.28%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.28% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           821     36.22%     49.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         1145     50.51%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1065978     84.16%     84.16% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        18898      1.49%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       114541      9.04%     94.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        67032      5.29%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1266606                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.523006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               2267                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001790                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      4734435                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1513807                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1245798                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1268873                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         2603                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        22942                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1210                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         36563                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          11130                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1233                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1345916                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       126847                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        67303                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          1044                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        12179                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        23468                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1247686                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       107681                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18920                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              174699                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          176822                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             67018                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.515194                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1245864                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1245798                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           716357                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1931889                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.514414                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.370807                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts       932828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1147840                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       198081                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        20731                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2162139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.530882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.378785                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      1691582     78.24%     78.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       233020     10.78%     89.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2        88288      4.08%     93.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        41865      1.94%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        35059      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        20529      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        18312      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         7976      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        25508      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2162139                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts       932828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1147840                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                169998                       # Number of memory references committed
system.switch_cpus1.commit.loads               103905                       # Number of loads committed
system.switch_cpus1.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            165566                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          1034146                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        23635                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        25508                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             3482552                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2728409                       # The number of ROB writes
system.switch_cpus1.timesIdled                  30149                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 223079                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts             932828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1147840                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total       932828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.596171                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.596171                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.385183                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.385183                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5613786                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1737183                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1250592                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           316                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          178438                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       159776                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        15680                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       119662                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          116074                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS            9992                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      1888134                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1018300                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             178438                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       126066                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               225575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          51882                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         33081                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           115539                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        15205                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2182913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520439                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.763654                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         1957338     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           34860      1.60%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           16864      0.77%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           34259      1.57%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4            9609      0.44%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           32075      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            4646      0.21%     95.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7            8076      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8           85186      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2182913                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073680                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.420476                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         1875989                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        45910                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           224982                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          247                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         35779                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        16057                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1131804                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1503                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         35779                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         1877769                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          29300                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        11687                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           223281                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles         5091                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1129390                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents           868                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents         3639                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1474755                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      5108392                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      5108392                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1163777                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          310978                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            13843                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       210221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        31012                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          288                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         6582                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1122060                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1039312                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued          957                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       223804                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       476516                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples      2182913                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.476112                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.089481                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      1730324     79.27%     79.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       136513      6.25%     85.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       156190      7.16%     92.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3        88810      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        45706      2.09%     98.84% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        11930      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        12842      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          321      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          277      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2182913                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           1744     57.67%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.67% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           703     23.25%     80.92% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          577     19.08%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu       810871     78.02%     78.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult         7684      0.74%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       190037     18.28%     97.05% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        30650      2.95%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1039312                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.429152                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               3024                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002910                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      4265518                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1346014                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1010470                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1042336                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads          814                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        46257                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         35779                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24417                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles          638                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1122200                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       210221                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        31012                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           356                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect         9593                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         6888                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        16481                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1025362                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       187134                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        13950                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              217777                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          155851                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             30643                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.423392                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1010899                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1010470                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           612965                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1311752                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.417243                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.467287                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts       801324                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps       896140                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       226106                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        15407                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2147134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.417366                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.287040                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      1816217     84.59%     84.59% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       128097      5.97%     90.55% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2        83813      3.90%     94.46% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        26190      1.22%     95.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        45126      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5         8247      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         5338      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         4768      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        29338      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2147134                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts       801324                       # Number of instructions committed
system.switch_cpus2.commit.committedOps        896140                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                193877                       # Number of memory references committed
system.switch_cpus2.commit.loads               163964                       # Number of loads committed
system.switch_cpus2.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            137974                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           781471                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        10666                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        29338                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             3240042                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2280284                       # The number of ROB writes
system.switch_cpus2.timesIdled                  44155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 238868                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts             801324                       # Number of Instructions Simulated
system.switch_cpus2.committedOps               896140                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total       801324                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      3.022224                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                3.022224                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.330882                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.330882                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         4773414                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1312211                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1209440                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus3.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          189360                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       155317                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        20514                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        77603                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           72166                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           19133                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect          916                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      1816425                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1080168                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             189360                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches        91299                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               236512                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          58539                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        100033                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines           113524                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        20240                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2190670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.603386                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         1954158     89.20%     89.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           25069      1.14%     90.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           29805      1.36%     91.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           16020      0.73%     92.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           17893      0.82%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           10687      0.49%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            7007      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           18217      0.83%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          111814      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2190670                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078190                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446022                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         1800950                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       116120                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           234338                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1957                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         37302                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        30487                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          375                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1317122                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2056                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         37302                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         1804301                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          16003                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        91475                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           232989                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles         8597                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1315245                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          1951                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4155                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands      1831406                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      6120942                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      6120942                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1534419                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          296987                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          345                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          196                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            24497                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       125879                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        67543                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         1717                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        14298                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1311582                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          348                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1231406                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1468                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       179238                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       417630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           43                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2190670                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.562114                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.254241                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      1671766     76.31%     76.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       208893      9.54%     85.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       111975      5.11%     90.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        77789      3.55%     94.51% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        67980      3.10%     97.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        34100      1.56%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6         8507      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         5546      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         4114      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2190670                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            326     12.28%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1117     42.09%     54.37% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1211     45.63%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1031773     83.79%     83.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        19043      1.55%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          149      0.01%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       113585      9.22%     94.57% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        66856      5.43%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1231406                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.508471                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               2654                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      4657604                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1491212                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1209019                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1234060                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3246                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        24116                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           46                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1732                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           17                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         37302                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          11686                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1172                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1311937                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts           70                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       125879                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        67543                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          196                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents           779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           46                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        11273                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        11861                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        23134                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1211411                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       106615                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        19995                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              173432                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          169043                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             66817                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.500215                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1209118                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1209019                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           719883                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          1883881                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.499227                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382128                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts       901038                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1105517                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       206432                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          305                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        20441                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2153368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.513390                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.330482                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      1701485     79.02%     79.02% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       209878      9.75%     88.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2        87762      4.08%     92.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        52584      2.44%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        36343      1.69%     96.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        23604      1.10%     98.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        12475      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7         9775      0.45%     99.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        19462      0.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2153368                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts       901038                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1105517                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                167574                       # Number of memory references committed
system.switch_cpus3.commit.loads               101763                       # Number of loads committed
system.switch_cpus3.commit.membars                152                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            158242                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts           996621                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        22478                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        19462                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             3445842                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            2661206                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 231111                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts             901038                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1105517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total       901038                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.687768                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.687768                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.372056                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.372056                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         5463892                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        1681605                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1228438                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           304                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          217819                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       181516                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        21436                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        82442                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           77252                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           22879                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect          957                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      1880626                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1194431                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             217819                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       100131                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               247685                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          60738                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         84633                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           61                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines           118404                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        20404                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2252564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.652092                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.029715                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2004879     89.00%     89.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           14873      0.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           18760      0.83%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           30051      1.33%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           12615      0.56%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           16268      0.72%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           18764      0.83%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7            8883      0.39%     94.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          127471      5.66%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2252564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089942                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.493204                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         1869994                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        97146                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           246366                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          173                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         38884                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        32820                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          220                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1458568                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1305                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         38884                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         1872495                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles           5849                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        85418                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           244015                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles         5902                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1448354                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents           793                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         4071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2023248                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      6730203                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      6730203                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1657383                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          365854                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          351                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          186                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            22301                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       136955                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        70009                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          830                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        15512                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1411889                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          354                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1342992                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         1724                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       192254                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       406835                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           20                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2252564                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.596206                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319776                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      1685323     74.82%     74.82% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       257445     11.43%     86.25% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       105680      4.69%     90.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3        59801      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        80298      3.56%     97.16% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        25475      1.13%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        24657      1.09%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        12805      0.57%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1080      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2252564                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           9413     78.86%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          1314     11.01%     89.86% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1210     10.14%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1131549     84.26%     84.26% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        18225      1.36%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          164      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       123406      9.19%     94.81% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        69648      5.19%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1342992                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.554547                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              11937                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008888                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      4952205                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1604517                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1305711                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1354929                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         1023                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        29103                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1458                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         38884                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles           4397                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles          560                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1412244                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1122                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       136955                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        70009                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          187                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents           497                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        11879                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        12668                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        24547                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1317900                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       120889                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        25088                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              190502                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          185824                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             69613                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.544186                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1305751                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1305711                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           782528                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2101910                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.539153                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372294                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts       964297                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1188403                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       223840                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          334                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        21402                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2213680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.536845                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.356311                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      1710482     77.27%     77.27% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       255300     11.53%     88.80% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2        92448      4.18%     92.98% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        46041      2.08%     95.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        42011      1.90%     96.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        17840      0.81%     97.76% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        17619      0.80%     98.56% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         8386      0.38%     98.94% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        23553      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2213680                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts       964297                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1188403                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                176399                       # Number of memory references committed
system.switch_cpus4.commit.loads               107848                       # Number of loads committed
system.switch_cpus4.commit.membars                166                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            172275                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1069944                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        24558                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        23553                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             3602357                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            2863386                       # The number of ROB writes
system.switch_cpus4.timesIdled                  30341                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 169217                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts             964297                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1188403                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total       964297                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.511447                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.511447                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.398177                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.398177                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         5927974                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        1826460                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1347617                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           334                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus5.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          181007                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       162907                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        11305                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups        70772                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           62847                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS            9915                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          522                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      1903580                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1134625                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             181007                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        72762                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               223743                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          36009                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        113549                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           111007                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        11180                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2265316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.588502                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.912450                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2041573     90.12%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            7828      0.35%     90.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           16398      0.72%     91.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            6891      0.30%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           36249      1.60%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           32685      1.44%     94.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            6349      0.28%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           13413      0.59%     95.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          103930      4.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2265316                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074741                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.468509                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         1891424                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       126118                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           222784                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          718                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         24264                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        16071                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          181                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1330167                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1089                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         24264                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         1894069                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         100369                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        18720                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           220958                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         6928                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1328247                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents            2                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          2572                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         2734                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents           66                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1569386                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      6249628                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      6249628                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1352905                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          216475                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          162                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts           87                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            19423                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       309431                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       155233                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1388                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         7503                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1323416                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          161                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1259939                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1016                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       124854                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       306536                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2265316                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.556187                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.350291                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      1815177     80.13%     80.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       136012      6.00%     86.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       110891      4.90%     91.03% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        48223      2.13%     93.16% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        60461      2.67%     95.83% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        57476      2.54%     98.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        32849      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         2658      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1569      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2265316                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3138     11.14%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.14% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         24312     86.30%     97.44% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          721      2.56%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       795018     63.10%     63.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        11041      0.88%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           75      0.01%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.98% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       299268     23.75%     87.73% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       154537     12.27%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1259939                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.520253                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              28171                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022359                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      4814381                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1448481                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1247092                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1288110                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2249                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        15907                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         1723                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          112                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         24264                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          96404                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         1743                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1323577                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           23                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       309431                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       155233                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           50                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         5876                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         7099                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        12975                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1249678                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       298150                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        10261                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              452633                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          163602                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            154483                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.516016                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1247210                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1247092                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           675094                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1336211                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.514948                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.505230                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1002978                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1179027                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       144671                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          148                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        11346                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2241052                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.526104                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345954                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      1811898     80.85%     80.85% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       157650      7.03%     87.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        73660      3.29%     91.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        72245      3.22%     94.40% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        19690      0.88%     95.27% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5        83681      3.73%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         6506      0.29%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         4655      0.21%     99.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        11067      0.49%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2241052                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1002978                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1179027                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                447026                       # Number of memory references committed
system.switch_cpus5.commit.loads               293521                       # Number of loads committed
system.switch_cpus5.commit.membars                 74                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            155852                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1048473                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        11503                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        11067                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             3553683                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            2671677                       # The number of ROB writes
system.switch_cpus5.timesIdled                  42905                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 156465                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1002978                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1179027                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1002978                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.414590                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.414590                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.414149                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.414149                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         6167676                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1454929                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1573323                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           148                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus6.numCycles                 2421777                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          178789                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       160072                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        15709                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       119803                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          116213                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           10027                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect          480                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      1890839                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1020202                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             178789                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       126240                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               225992                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          51959                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         31715                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines           115706                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        15231                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2184717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.521069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.764731                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         1958725     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           34891      1.60%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           16922      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           34295      1.57%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4            9655      0.44%     94.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           32094      1.47%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6            4656      0.21%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7            8090      0.37%     96.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8           85389      3.91%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2184717                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.073826                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.421262                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         1878716                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        44523                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           225402                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          243                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         35827                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        16112                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          344                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1134104                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1503                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         35827                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         1880490                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          27926                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        11683                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           223699                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles         5086                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1131707                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents           867                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         3638                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      1478097                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      5119242                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      5119242                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1166627                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          311470                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          140                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts           70                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            13845                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       210423                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        31110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          286                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores         6609                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1124366                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          140                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1041505                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          959                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       224105                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       477176                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.issued_per_cycle::samples      2184717                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.476723                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.090161                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      1731170     79.24%     79.24% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       136920      6.27%     85.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       156388      7.16%     92.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3        88963      4.07%     96.74% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        45829      2.10%     98.84% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        11953      0.55%     99.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        12895      0.59%     99.97% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7          323      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8          276      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2184717                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           1751     57.77%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     57.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           703     23.19%     80.96% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite          577     19.04%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu       812741     78.04%     78.04% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult         7720      0.74%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc           70      0.01%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       190226     18.26%     97.05% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        30748      2.95%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1041505                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.430058                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               3031                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.002910                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      4271717                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1348621                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1012612                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1044536                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads          814                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        46287                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            6                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1099                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         35827                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          23041                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles          639                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1124506                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts           55                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       210423                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        31110                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts           70                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents           357                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           19                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           10                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect         9610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect         6904                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        16514                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1027508                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       187310                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        13997                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              218050                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          156174                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             30740                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.424279                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1013042                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1012612                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           614230                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          1315392                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.418128                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.466956                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts       802965                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps       898145                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       226406                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          140                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        15436                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2148890                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.417958                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.287642                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      1817123     84.56%     84.56% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       128474      5.98%     90.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2        84036      3.91%     94.45% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        26263      1.22%     95.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        45206      2.10%     97.78% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5         8272      0.38%     98.16% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6         5359      0.25%     98.41% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         4784      0.22%     98.63% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        29373      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2148890                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts       802965                       # Number of instructions committed
system.switch_cpus6.commit.committedOps        898145                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                194147                       # Number of memory references committed
system.switch_cpus6.commit.loads               164136                       # Number of loads committed
system.switch_cpus6.commit.membars                 70                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            138279                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts           783252                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        10702                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        29373                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             3244068                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            2284942                       # The number of ROB writes
system.switch_cpus6.timesIdled                  44195                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 237060                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts             802965                       # Number of Instructions Simulated
system.switch_cpus6.committedOps               898145                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total       802965                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      3.016043                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                3.016043                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.331560                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.331560                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         4783033                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        1315271                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1211558                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           140                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2421781                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          197121                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       161435                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        20724                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        79858                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           75648                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           19970                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect          949                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      1887105                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1104678                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             197121                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches        95618                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               229535                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          57802                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles         46471                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           116877                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        20567                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.616929                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.964389                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         1970412     89.57%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           10674      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           16732      0.76%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           22470      1.02%     91.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           23485      1.07%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           19901      0.90%     93.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           10697      0.49%     94.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           16571      0.75%     95.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          109005      4.95%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2199947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.081395                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.456143                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         1867646                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles        66343                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           228912                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles          375                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         36669                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        32169                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          167                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1354243                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1017                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         36669                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         1873236                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          13249                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        40968                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           223685                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        12138                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1352485                       # Number of instructions processed by rename
system.switch_cpus7.rename.IQFullEvents          1698                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         5277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands      1888939                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      6289661                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      6289661                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1604306                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          284633                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          315                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          158                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            38250                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       127210                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        67481                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads          771                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        15050                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1349212                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          316                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1270042                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued          254                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       168367                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       412179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.issued_per_cycle::samples      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.577306                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.271142                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      1664369     75.65%     75.65% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       219126      9.96%     85.62% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       111286      5.06%     90.67% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        84821      3.86%     94.53% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        66359      3.02%     97.55% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        26777      1.22%     98.76% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        17177      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         8758      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         1274      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2199947                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            301     13.27%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     13.27% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead           821     36.18%     49.45% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1147     50.55%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1068839     84.16%     84.16% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        18959      1.49%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.65% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          157      0.01%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.66% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       114877      9.05%     94.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        67210      5.29%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1270042                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.524425                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               2269                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001787                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      4742554                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1517902                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1249151                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1272311                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         2614                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        23021                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation            7                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1214                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         36669                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          10337                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1228                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1349528                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       127210                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        67481                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          158                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1040                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents            7                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        11329                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        12209                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        23538                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1251047                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       107984                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        18995                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              175180                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          177297                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             67196                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.516581                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1249217                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1249151                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           718294                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          1937037                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.515798                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.370821                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts       935301                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1150919                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       198614                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          316                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        20794                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.532025                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.380048                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      1691478     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       233620     10.80%     88.99% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2        88523      4.09%     93.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        41977      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        35151      1.62%     96.65% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        20590      0.95%     97.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        18372      0.85%     98.45% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7         8000      0.37%     98.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        25567      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2163278                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts       935301                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1150919                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                170456                       # Number of memory references committed
system.switch_cpus7.commit.loads               104189                       # Number of loads committed
system.switch_cpus7.commit.membars                158                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            166009                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1036941                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        23709                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        25567                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             3487244                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            2735739                       # The number of ROB writes
system.switch_cpus7.timesIdled                  30233                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 221834                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts             935301                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1150919                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total       935301                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.589307                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.589307                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.386204                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.386204                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         5628924                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        1741875                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1253923                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           316                       # number of misc regfile writes
system.l20.replacements                           254                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          218652                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4350                       # Sample count of references to valid blocks.
system.l20.avg_refs                         50.264828                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           12.551807                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.110228                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   131.368492                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3938.969473                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003201                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.032072                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.961662                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data          460                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    460                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             202                       # number of Writeback hits
system.l20.Writeback_hits::total                  202                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data          460                       # number of demand (read+write) hits
system.l20.demand_hits::total                     460                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data          460                       # number of overall hits
system.l20.overall_hits::total                    460                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          240                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  254                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          240                       # number of demand (read+write) misses
system.l20.demand_misses::total                   254                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          240                       # number of overall misses
system.l20.overall_misses::total                  254                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4806325                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    124643933                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      129450258                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4806325                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    124643933                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       129450258                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4806325                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    124643933                       # number of overall miss cycles
system.l20.overall_miss_latency::total      129450258                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          700                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                714                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          202                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              202                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          700                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 714                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          700                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                714                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.342857                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.355742                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.342857                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.355742                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.342857                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.355742                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 519349.720833                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 509646.685039                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 519349.720833                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 509646.685039                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 343308.928571                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 519349.720833                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 509646.685039                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  69                       # number of writebacks
system.l20.writebacks::total                       69                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          240                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             254                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          240                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              254                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          240                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             254                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    107405331                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    111204086                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    107405331                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    111204086                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3798755                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    107405331                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    111204086                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.355742                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.355742                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.342857                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.355742                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 447522.212500                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 437811.362205                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 447522.212500                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 437811.362205                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 271339.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 447522.212500                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 437811.362205                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                            91                       # number of replacements
system.l21.tagsinuse                      4095.045570                       # Cycle average of tags in use
system.l21.total_refs                          188576                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l21.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          104.190638                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.601073                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    39.417549                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                    1                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3936.836309                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.025437                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003321                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.009623                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000244                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.961142                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999767                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data          306                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l21.Writeback_hits::total                   95                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data          306                       # number of demand (read+write) hits
system.l21.demand_hits::total                     306                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data          306                       # number of overall hits
system.l21.overall_hits::total                    306                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data           77                       # number of ReadReq misses
system.l21.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data           77                       # number of demand (read+write) misses
system.l21.demand_misses::total                    91                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data           77                       # number of overall misses
system.l21.overall_misses::total                   91                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      8175045                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     35589719                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       43764764                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      8175045                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     35589719                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        43764764                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      8175045                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     35589719                       # number of overall miss cycles
system.l21.overall_miss_latency::total       43764764                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          383                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          383                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          383                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.201044                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.201044                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.201044                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 462204.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 480931.472527                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 462204.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 480931.472527                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 583931.785714                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 462204.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 480931.472527                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  44                       # number of writebacks
system.l21.writebacks::total                       44                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data           77                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data           77                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data           77                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     30024122                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     37185717                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     30024122                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     37185717                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      7161595                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     30024122                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     37185717                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.201044                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 408634.252747                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 408634.252747                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 511542.500000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 389923.662338                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 408634.252747                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           137                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                           68505                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l22.avg_refs                         16.183558                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    12.059966                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data    72.368729                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3926.571305                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.002944                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.017668                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.958636                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data          289                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    289                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l22.Writeback_hits::total                   40                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data          289                       # number of demand (read+write) hits
system.l22.demand_hits::total                     289                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data          289                       # number of overall hits
system.l22.overall_hits::total                    289                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          124                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          124                       # number of demand (read+write) misses
system.l22.demand_misses::total                   137                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          124                       # number of overall misses
system.l22.overall_misses::total                  137                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      7296490                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     54248322                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total       61544812                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      7296490                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     54248322                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total        61544812                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      7296490                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     54248322                       # number of overall miss cycles
system.l22.overall_miss_latency::total       61544812                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          413                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          413                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          413                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.300242                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.321596                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.300242                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.321596                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.300242                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.321596                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 437486.467742                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449232.204380                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 437486.467742                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449232.204380                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 561268.461538                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 437486.467742                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449232.204380                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  23                       # number of writebacks
system.l22.writebacks::total                       23                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          124                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          124                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          124                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     45345122                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     51708212                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     45345122                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     51708212                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      6363090                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     45345122                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     51708212                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.321596                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.321596                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.300242                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.321596                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377432.204380                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377432.204380                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 489468.461538                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 365686.467742                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377432.204380                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           146                       # number of replacements
system.l23.tagsinuse                      4094.496637                       # Cycle average of tags in use
system.l23.total_refs                          254730                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4242                       # Sample count of references to valid blocks.
system.l23.avg_refs                         60.049505                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          245.098220                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    18.421356                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    64.750193                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3766.226869                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.059838                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.004497                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.015808                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.919489                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999633                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data          404                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    405                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             238                       # number of Writeback hits
system.l23.Writeback_hits::total                  238                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data            3                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data          407                       # number of demand (read+write) hits
system.l23.demand_hits::total                     408                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data          407                       # number of overall hits
system.l23.overall_hits::total                    408                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           24                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          122                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  146                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           24                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          122                       # number of demand (read+write) misses
system.l23.demand_misses::total                   146                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           24                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          122                       # number of overall misses
system.l23.overall_misses::total                  146                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     25431220                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     68145576                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       93576796                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     25431220                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     68145576                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        93576796                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     25431220                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     68145576                       # number of overall miss cycles
system.l23.overall_miss_latency::total       93576796                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           25                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          526                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                551                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          238                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              238                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           25                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          529                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 554                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           25                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          529                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                554                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.231939                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.264973                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.230624                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.263538                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.960000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.230624                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.263538                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1059634.166667                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 558570.295082                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 640936.958904                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1059634.166667                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 558570.295082                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 640936.958904                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1059634.166667                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 558570.295082                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 640936.958904                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                  95                       # number of writebacks
system.l23.writebacks::total                       95                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           24                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          122                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             146                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           24                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          122                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              146                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           24                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          122                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             146                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     23707237                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     59380653                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     83087890                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     23707237                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     59380653                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     83087890                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     23707237                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     59380653                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     83087890                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.231939                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.264973                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.230624                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.263538                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.960000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.230624                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.263538                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 987801.541667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 486726.663934                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 569095.136986                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 987801.541667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 486726.663934                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 569095.136986                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 987801.541667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 486726.663934                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 569095.136986                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                            83                       # number of replacements
system.l24.tagsinuse                      4095.006266                       # Cycle average of tags in use
system.l24.total_refs                          176458                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4178                       # Sample count of references to valid blocks.
system.l24.avg_refs                         42.235041                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          136.006266                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    20.762508                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    24.144734                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3914.092758                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.033205                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.005069                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.005895                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.955589                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999757                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          289                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    291                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks              88                       # number of Writeback hits
system.l24.Writeback_hits::total                   88                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            2                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    2                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          291                       # number of demand (read+write) hits
system.l24.demand_hits::total                     293                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          291                       # number of overall hits
system.l24.overall_hits::total                    293                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           28                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data           55                       # number of ReadReq misses
system.l24.ReadReq_misses::total                   83                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           28                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data           55                       # number of demand (read+write) misses
system.l24.demand_misses::total                    83                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           28                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data           55                       # number of overall misses
system.l24.overall_misses::total                   83                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     48657097                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     26452077                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       75109174                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     48657097                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     26452077                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        75109174                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     48657097                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     26452077                       # number of overall miss cycles
system.l24.overall_miss_latency::total       75109174                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           30                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          344                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                374                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks           88                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total               88                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            2                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                2                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           30                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          346                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 376                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           30                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          346                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                376                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.159884                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.221925                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.158960                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.220745                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.933333                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.158960                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.220745                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1737753.464286                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 480946.854545                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 904929.807229                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1737753.464286                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 480946.854545                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 904929.807229                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1737753.464286                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 480946.854545                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 904929.807229                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  46                       # number of writebacks
system.l24.writebacks::total                       46                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           28                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data           55                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total              83                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           28                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data           55                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total               83                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           28                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data           55                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total              83                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     46646275                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     22500085                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     69146360                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     46646275                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     22500085                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     69146360                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     46646275                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     22500085                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     69146360                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.159884                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.221925                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.158960                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.220745                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.933333                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.158960                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.220745                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1665938.392857                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 409092.454545                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 833088.674699                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1665938.392857                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 409092.454545                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 833088.674699                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1665938.392857                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 409092.454545                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 833088.674699                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           257                       # number of replacements
system.l25.tagsinuse                             4096                       # Cycle average of tags in use
system.l25.total_refs                          218663                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4353                       # Sample count of references to valid blocks.
system.l25.avg_refs                         50.232713                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           12.550296                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.199267                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   133.828275                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3936.422161                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.003064                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003222                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.032673                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.961041                       # Average percentage of cache occupancy
system.l25.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.data          469                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    469                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             204                       # number of Writeback hits
system.l25.Writeback_hits::total                  204                       # number of Writeback hits
system.l25.demand_hits::switch_cpus5.data          469                       # number of demand (read+write) hits
system.l25.demand_hits::total                     469                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.data          469                       # number of overall hits
system.l25.overall_hits::total                    469                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           14                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          243                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  257                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           14                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          243                       # number of demand (read+write) misses
system.l25.demand_misses::total                   257                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           14                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          243                       # number of overall misses
system.l25.overall_misses::total                  257                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst      6871130                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    122679398                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      129550528                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst      6871130                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    122679398                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       129550528                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst      6871130                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    122679398                       # number of overall miss cycles
system.l25.overall_miss_latency::total      129550528                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           14                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          712                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                726                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          204                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              204                       # number of Writeback accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           14                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          712                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 726                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           14                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          712                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                726                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.341292                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.353994                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.341292                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.353994                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.341292                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.353994                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst       490795                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 504853.489712                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 504087.657588                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst       490795                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 504853.489712                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 504087.657588                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst       490795                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 504853.489712                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 504087.657588                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  71                       # number of writebacks
system.l25.writebacks::total                       71                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          243                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             257                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          243                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              257                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          243                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             257                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    105227399                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    111093329                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    105227399                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    111093329                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst      5865930                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    105227399                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    111093329                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.353994                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.353994                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst            1                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.341292                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.353994                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 433034.563786                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 432269.762646                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 433034.563786                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 432269.762646                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst       418995                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 433034.563786                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 432269.762646                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           137                       # number of replacements
system.l26.tagsinuse                             4096                       # Cycle average of tags in use
system.l26.total_refs                           68505                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4233                       # Sample count of references to valid blocks.
system.l26.avg_refs                         16.183558                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks                  85                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    12.057373                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    72.419989                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3926.522638                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020752                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002944                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.017681                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.958624                       # Average percentage of cache occupancy
system.l26.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.data          289                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    289                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks              40                       # number of Writeback hits
system.l26.Writeback_hits::total                   40                       # number of Writeback hits
system.l26.demand_hits::switch_cpus6.data          289                       # number of demand (read+write) hits
system.l26.demand_hits::total                     289                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.data          289                       # number of overall hits
system.l26.overall_hits::total                    289                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          124                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          124                       # number of demand (read+write) misses
system.l26.demand_misses::total                   137                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          124                       # number of overall misses
system.l26.overall_misses::total                  137                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst      6927658                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     52987439                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       59915097                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst      6927658                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     52987439                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        59915097                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst      6927658                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     52987439                       # number of overall miss cycles
system.l26.overall_miss_latency::total       59915097                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           13                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          413                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                426                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks           40                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total               40                       # number of Writeback accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           13                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          413                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 426                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           13                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          413                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                426                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.300242                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.321596                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.300242                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.321596                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.300242                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.321596                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 532896.769231                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 427318.056452                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 437336.474453                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 532896.769231                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 427318.056452                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 437336.474453                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 532896.769231                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 427318.056452                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 437336.474453                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  23                       # number of writebacks
system.l26.writebacks::total                       23                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          124                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          124                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          124                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst      5993560                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     44077516                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     50071076                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst      5993560                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     44077516                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     50071076                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst      5993560                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     44077516                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     50071076                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.321596                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.321596                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst            1                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.300242                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.321596                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 461043.076923                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 355463.838710                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 365482.306569                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 461043.076923                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 355463.838710                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 365482.306569                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 461043.076923                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 355463.838710                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 365482.306569                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                            91                       # number of replacements
system.l27.tagsinuse                      4095.048383                       # Cycle average of tags in use
system.l27.total_refs                          188576                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4187                       # Sample count of references to valid blocks.
system.l27.avg_refs                         45.038452                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          104.192753                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.604824                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    39.564833                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.inst                    1                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3936.685973                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.025438                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003321                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.009659                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.inst            0.000244                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.961105                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999768                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          306                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    306                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks              95                       # number of Writeback hits
system.l27.Writeback_hits::total                   95                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          306                       # number of demand (read+write) hits
system.l27.demand_hits::total                     306                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          306                       # number of overall hits
system.l27.overall_hits::total                    306                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data           77                       # number of ReadReq misses
system.l27.ReadReq_misses::total                   91                       # number of ReadReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data           77                       # number of demand (read+write) misses
system.l27.demand_misses::total                    91                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data           77                       # number of overall misses
system.l27.overall_misses::total                   91                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6976538                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     33295698                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       40272236                       # number of ReadReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6976538                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     33295698                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        40272236                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6976538                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     33295698                       # number of overall miss cycles
system.l27.overall_miss_latency::total       40272236                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          383                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                397                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks           95                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total               95                       # number of Writeback accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          383                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 397                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          383                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                397                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.201044                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.229219                       # miss rate for ReadReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.201044                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.229219                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.201044                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.229219                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 498324.142857                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 432411.662338                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 442552.043956                       # average ReadReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 498324.142857                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 442552.043956                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 498324.142857                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 432411.662338                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 442552.043956                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                  44                       # number of writebacks
system.l27.writebacks::total                       44                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data           77                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total              91                       # number of ReadReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data           77                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total               91                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data           77                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total              91                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5971338                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     27761110                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     33732448                       # number of ReadReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5971338                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     27761110                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     33732448                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5971338                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     27761110                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     33732448                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.229219                       # mshr miss rate for ReadReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.229219                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.201044                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.229219                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 426524.142857                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 360533.896104                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 370686.241758                       # average ReadReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 426524.142857                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 360533.896104                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 370686.241758                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 426524.142857                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 360533.896104                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 370686.241758                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               556.109230                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750118480                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1346711.813285                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.109230                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          543                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.021008                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.870192                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.891201                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       110648                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         110648                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       110648                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          110648                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       110648                       # number of overall hits
system.cpu0.icache.overall_hits::total         110648                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5425873                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5425873                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5425873                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5425873                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       110665                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       110665                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       110665                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       110665                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       110665                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000154                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       319169                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       319169                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       319169                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       319169                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4923151                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4923151                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4923151                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000127                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000127                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 351653.642857                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 351653.642857                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   700                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               281231206                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   956                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              294174.901674                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   100.658499                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   155.341501                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.393197                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.606803                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       280508                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         280508                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       152938                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        152938                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           78                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           78                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           74                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       433446                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          433446                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       433446                       # number of overall hits
system.cpu0.dcache.overall_hits::total         433446                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2511                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2511                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2511                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2511                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2511                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2511                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    638783744                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    638783744                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    638783744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    638783744                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    638783744                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    638783744                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       283019                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       152938                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           78                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       435957                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       435957                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008872                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005760                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005760                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 254394.163282                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 254394.163282                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 254394.163282                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 254394.163282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 254394.163282                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 254394.163282                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          202                       # number of writebacks
system.cpu0.dcache.writebacks::total              202                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1811                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1811                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1811                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1811                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          700                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    157903649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    157903649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    157903649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    157903649                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    157903649                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    157903649                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002473                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001606                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001606                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 225576.641429                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 225576.641429                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 225576.641429                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 225576.641429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 225576.641429                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 225576.641429                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               488.600069                       # Cycle average of tags in use
system.cpu1.icache.total_refs               731810197                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1496544.370143                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.600069                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          475                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.021795                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.761218                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.783013                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       116531                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         116531                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       116531                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          116531                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       116531                       # number of overall hits
system.cpu1.icache.overall_hits::total         116531                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9525120                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9525120                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9525120                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9525120                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9525120                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9525120                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       116549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       116549                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       116549                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       116549                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       116549                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       116549                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000154                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000154                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000154                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 529173.333333                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 529173.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 529173.333333                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 529173.333333                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      8291245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      8291245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      8291245                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      8291245                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 592231.785714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 592231.785714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   383                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               110536078                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              172982.907668                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   141.890657                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   114.109343                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.554260                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.445740                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        78825                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          78825                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        65795                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         65795                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          158                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          158                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       144620                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          144620                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       144620                       # number of overall hits
system.cpu1.dcache.overall_hits::total         144620                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1268                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         1268                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         1268                       # number of overall misses
system.cpu1.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    229206221                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    229206221                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    229206221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    229206221                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    229206221                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    229206221                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        80093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        80093                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        65795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        65795                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       145888                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       145888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       145888                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       145888                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015832                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015832                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008692                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008692                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008692                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008692                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 180762.003943                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 180762.003943                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 180762.003943                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 180762.003943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 180762.003943                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 180762.003943                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu1.dcache.writebacks::total               95                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data          885                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data          885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data          885                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          383                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     56032931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     56032931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     56032931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     56032931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     56032931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     56032931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004782                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002625                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002625                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 146300.080940                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 146300.080940                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               538.059042                       # Cycle average of tags in use
system.cpu2.icache.total_refs               627182067                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1163603.092764                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.059042                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019325                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842949                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.862274                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       115526                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         115526                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       115526                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          115526                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       115526                       # number of overall hits
system.cpu2.icache.overall_hits::total         115526                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.cpu2.icache.overall_misses::total           13                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7540890                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7540890                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7540890                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7540890                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7540890                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7540890                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       115539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       115539                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       115539                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       115539                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       115539                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       115539                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000113                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000113                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000113                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000113                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 580068.461538                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 580068.461538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 580068.461538                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 580068.461538                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7404390                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7404390                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7404390                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7404390                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000113                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000113                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000113                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 569568.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 569568.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   413                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               147682440                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   669                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              220751.031390                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   138.450398                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   117.549602                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.540822                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.459178                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       172277                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         172277                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        29773                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         29773                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           70                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           70                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       202050                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          202050                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       202050                       # number of overall hits
system.cpu2.dcache.overall_hits::total         202050                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1437                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1437                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         1437                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          1437                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         1437                       # number of overall misses
system.cpu2.dcache.overall_misses::total         1437                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    337805919                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    337805919                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    337805919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    337805919                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    337805919                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    337805919                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       173714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       173714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        29773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        29773                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       203487                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       203487                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       203487                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       203487                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008272                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008272                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007062                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007062                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007062                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007062                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 235077.187891                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 235077.187891                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 235077.187891                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 235077.187891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 235077.187891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 235077.187891                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu2.dcache.writebacks::total               40                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1024                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1024                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          413                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          413                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data     74243083                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     74243083                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data     74243083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     74243083                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data     74243083                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     74243083                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.002377                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002030                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002030                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 179765.334140                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 179765.334140                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               500.904718                       # Cycle average of tags in use
system.cpu3.icache.total_refs               732328637                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   507                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1444435.181460                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    18.904718                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.030296                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802732                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       113488                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         113488                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       113488                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          113488                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       113488                       # number of overall hits
system.cpu3.icache.overall_hits::total         113488                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.cpu3.icache.overall_misses::total           36                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     42652974                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42652974                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     42652974                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42652974                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     42652974                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42652974                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       113524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       113524                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       113524                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       113524                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       113524                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       113524                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000317                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000317                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000317                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000317                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1184804.833333                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1184804.833333                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1184804.833333                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1184804.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1184804.833333                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1184804.833333                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           25                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           25                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     25696474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     25696474                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     25696474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     25696474                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     25696474                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     25696474                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000220                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000220                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000220                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000220                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1027858.960000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1027858.960000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1027858.960000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1027858.960000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1027858.960000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1027858.960000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   529                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               115429541                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   785                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              147044.001274                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   159.115813                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    96.884187                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.621546                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.378454                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        77738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          77738                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        65420                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         65420                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          162                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          162                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          152                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          152                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       143158                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          143158                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       143158                       # number of overall hits
system.cpu3.dcache.overall_hits::total         143158                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1748                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1748                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           63                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           63                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1811                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1811                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1811                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1811                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    390722032                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    390722032                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     24000595                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     24000595                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    414722627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    414722627                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    414722627                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    414722627                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        79486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        79486                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        65483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        65483                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          162                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          152                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       144969                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       144969                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       144969                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       144969                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021991                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021991                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000962                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012492                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012492                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012492                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012492                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 223525.189931                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 223525.189931                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 380961.825397                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 380961.825397                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 229002.002761                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 229002.002761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 229002.002761                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 229002.002761                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       214973                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       214973                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          238                       # number of writebacks
system.cpu3.dcache.writebacks::total              238                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1222                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1222                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           60                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1282                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1282                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1282                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          526                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          526                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          529                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          529                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          529                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data     95692178                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     95692178                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       197327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       197327                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data     95889505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     95889505                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data     95889505                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     95889505                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006618                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003649                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003649                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003649                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 181924.292776                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 181924.292776                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 65775.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 65775.666667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 181265.604915                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 181265.604915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 181265.604915                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 181265.604915                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               476.904452                       # Cycle average of tags in use
system.cpu4.icache.total_refs               735279205                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   485                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1516039.597938                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    21.904452                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.035103                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.764270                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       118364                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         118364                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       118364                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          118364                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       118364                       # number of overall hits
system.cpu4.icache.overall_hits::total         118364                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.cpu4.icache.overall_misses::total           39                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     71690789                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     71690789                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     71690789                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     71690789                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     71690789                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     71690789                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       118403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       118403                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       118403                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       118403                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       118403                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       118403                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000329                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000329                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000329                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000329                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1838225.358974                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1838225.358974                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1838225.358974                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1838225.358974                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1838225.358974                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1838225.358974                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       971692                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       242923                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            9                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            9                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           30                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           30                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     49018900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     49018900                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     49018900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     49018900                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     49018900                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     49018900                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000253                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000253                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000253                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000253                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1633963.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1633963.333333                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1633963.333333                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1633963.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1633963.333333                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1633963.333333                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   346                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               106627053                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   602                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              177121.350498                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   126.828654                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   129.171346                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.495424                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.504576                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        92785                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          92785                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        68204                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         68204                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          179                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          179                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          167                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          167                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       160989                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          160989                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       160989                       # number of overall hits
system.cpu4.dcache.overall_hits::total         160989                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data          891                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total          891                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            7                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data          898                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total           898                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data          898                       # number of overall misses
system.cpu4.dcache.overall_misses::total          898                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    119527084                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    119527084                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data       542763                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total       542763                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    120069847                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    120069847                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    120069847                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    120069847                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        93676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        93676                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        68211                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        68211                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          179                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          167                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       161887                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       161887                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       161887                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       161887                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009512                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005547                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005547                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005547                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005547                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 134149.364759                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 134149.364759                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 77537.571429                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 77537.571429                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 133708.070156                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 133708.070156                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 133708.070156                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 133708.070156                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks           88                       # number of writebacks
system.cpu4.dcache.writebacks::total               88                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data          547                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total          547                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total          552                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data          552                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total          552                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          344                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            2                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          346                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          346                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          346                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     45616878                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     45616878                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       133374                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       133374                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     45750252                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     45750252                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     45750252                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     45750252                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003672                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002137                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002137                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002137                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002137                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 132607.203488                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 132607.203488                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        66687                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        66687                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 132226.161850                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 132226.161850                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 132226.161850                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 132226.161850                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               556.198272                       # Cycle average of tags in use
system.cpu5.icache.total_refs               750118822                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1346712.427289                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    13.198272                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          543                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.021151                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.870192                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.891343                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       110990                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         110990                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       110990                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          110990                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       110990                       # number of overall hits
system.cpu5.icache.overall_hits::total         110990                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           17                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           17                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           17                       # number of overall misses
system.cpu5.icache.overall_misses::total           17                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8451106                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8451106                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8451106                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8451106                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8451106                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8451106                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       111007                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       111007                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       111007                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       111007                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       111007                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       111007                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000153                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000153                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000153                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000153                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 497123.882353                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 497123.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 497123.882353                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 497123.882353                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            3                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            3                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           14                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           14                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6988015                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6988015                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6988015                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6988015                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000126                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000126                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000126                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000126                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 499143.928571                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 499143.928571                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   712                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               281232447                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                   968                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              290529.387397                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   100.748171                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   155.251829                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.393548                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.606452                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       281333                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         281333                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       153355                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        153355                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           77                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           77                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           74                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       434688                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          434688                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       434688                       # number of overall hits
system.cpu5.dcache.overall_hits::total         434688                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         2533                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         2533                       # number of ReadReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2533                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2533                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2533                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2533                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    632599465                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    632599465                       # number of ReadReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    632599465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    632599465                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    632599465                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    632599465                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       283866                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       283866                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       153355                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       153355                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           77                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       437221                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       437221                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       437221                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       437221                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.008923                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.008923                       # miss rate for ReadReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005793                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005793                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005793                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005793                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 249743.176076                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 249743.176076                       # average ReadReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 249743.176076                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 249743.176076                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 249743.176076                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 249743.176076                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          204                       # number of writebacks
system.cpu5.dcache.writebacks::total              204                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         1821                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         1821                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         1821                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          712                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          712                       # number of ReadReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          712                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          712                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          712                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    156688546                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    156688546                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    156688546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    156688546                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    156688546                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    156688546                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002508                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001628                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001628                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001628                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001628                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 220068.182584                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 220068.182584                       # average ReadReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 220068.182584                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 220068.182584                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 220068.182584                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 220068.182584                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               538.056448                       # Cycle average of tags in use
system.cpu6.icache.total_refs               627182234                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   539                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1163603.402597                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    12.056448                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          526                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.019321                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.842949                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.862270                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       115693                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         115693                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       115693                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          115693                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       115693                       # number of overall hits
system.cpu6.icache.overall_hits::total         115693                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           13                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           13                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           13                       # number of overall misses
system.cpu6.icache.overall_misses::total           13                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7172668                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7172668                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7172668                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7172668                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7172668                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7172668                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       115706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       115706                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       115706                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       115706                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       115706                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       115706                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000112                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000112                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000112                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000112                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 551743.692308                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 551743.692308                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 551743.692308                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 551743.692308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 551743.692308                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 551743.692308                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           13                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           13                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      7036168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      7036168                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      7036168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      7036168                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      7036168                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      7036168                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000112                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000112                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000112                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000112                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 541243.692308                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 541243.692308                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 541243.692308                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 541243.692308                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 541243.692308                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 541243.692308                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   413                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               147682660                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   669                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              220751.360239                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   138.427461                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   117.572539                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.540732                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.459268                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       172399                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         172399                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        29871                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         29871                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data           70                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total           70                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data           70                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total           70                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       202270                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          202270                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       202270                       # number of overall hits
system.cpu6.dcache.overall_hits::total         202270                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1437                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1437                       # number of ReadReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1437                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1437                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1437                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1437                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    333246851                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    333246851                       # number of ReadReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    333246851                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    333246851                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    333246851                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    333246851                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       173836                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       173836                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        29871                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        29871                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           70                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total           70                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       203707                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       203707                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       203707                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       203707                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008266                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008266                       # miss rate for ReadReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.007054                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.007054                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.007054                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.007054                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231904.558803                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231904.558803                       # average ReadReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 231904.558803                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 231904.558803                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 231904.558803                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 231904.558803                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           40                       # number of writebacks
system.cpu6.dcache.writebacks::total               40                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1024                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1024                       # number of ReadReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1024                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1024                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1024                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          413                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          413                       # number of ReadReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          413                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          413                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          413                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          413                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     72981962                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     72981962                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     72981962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     72981962                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     72981962                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     72981962                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002376                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002027                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002027                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002027                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002027                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 176711.772397                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 176711.772397                       # average ReadReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 176711.772397                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 176711.772397                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 176711.772397                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 176711.772397                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               488.603828                       # Cycle average of tags in use
system.cpu7.icache.total_refs               731810527                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   489                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1496545.044990                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.603828                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.021801                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.783019                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       116861                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         116861                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       116861                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          116861                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       116861                       # number of overall hits
system.cpu7.icache.overall_hits::total         116861                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           16                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           16                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           16                       # number of overall misses
system.cpu7.icache.overall_misses::total           16                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      8429932                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      8429932                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      8429932                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      8429932                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      8429932                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      8429932                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       116877                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       116877                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       116877                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       116877                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       116877                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000137                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000137                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000137                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000137                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 526870.750000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 526870.750000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 526870.750000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 526870.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 526870.750000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 526870.750000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            2                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            2                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7092738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7092738                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7092738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7092738                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7092738                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7092738                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000120                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 506624.142857                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 506624.142857                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 506624.142857                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 506624.142857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 506624.142857                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 506624.142857                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   383                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               110536484                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   639                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              172983.543036                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   142.146587                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data   113.853413                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.555260                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.444740                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        79057                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          79057                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        65969                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         65969                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          158                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          158                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          158                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          158                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       145026                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          145026                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       145026                       # number of overall hits
system.cpu7.dcache.overall_hits::total         145026                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         1268                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         1268                       # number of ReadReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         1268                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          1268                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         1268                       # number of overall misses
system.cpu7.dcache.overall_misses::total         1268                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    231698489                       # number of ReadReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    231698489                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    231698489                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    231698489                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        80325                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        65969                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          158                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       146294                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       146294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015786                       # miss rate for ReadReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008667                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008667                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 182727.514984                       # average ReadReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 182727.514984                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 182727.514984                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           95                       # number of writebacks
system.cpu7.dcache.writebacks::total               95                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total          885                       # number of ReadReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total          885                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data          885                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total          885                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          383                       # number of ReadReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          383                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          383                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          383                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total     53738786                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total     53738786                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total     53738786                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004768                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 140310.146214                       # average ReadReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 140310.146214                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
