

================================================================
== Vivado HLS Report for 'sha256_final'
================================================================
* Date:           Wed Apr  7 17:44:54 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        SHA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.522|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  459|  959|  459|  959|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |                             |                  |  Latency  |  Interval | Pipeline|
        |           Instance          |      Module      | min | max | min | max |   Type  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+
        |grp_sha256_transform_fu_514  |sha256_transform  |  435|  435|  435|  435|   none  |
        +-----------------------------+------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name| min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1  |    0|   56|         1|          -|          -| 0 ~ 56 |    no    |
        |- Loop 2  |    0|    8|         1|          -|          -|  0 ~ 8 |    no    |
        |- Loop 3  |   56|   56|         1|          -|          -|      56|    no    |
        |- Loop 4  |   16|   16|         4|          -|          -|       4|    no    |
        +----------+-----+-----+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   1250|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        3|      -|     782|   1464|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    581|    -|
|Register         |        -|      -|     709|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        3|      0|    1491|   3295|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      0|       1|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |           Instance          |      Module      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |grp_sha256_transform_fu_514  |sha256_transform  |        3|      0|  782|  1464|    0|
    +-----------------------------+------------------+---------+-------+-----+------+-----+
    |Total                        |                  |        3|      0|  782|  1464|    0|
    +-----------------------------+------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+-----+------------+------------+
    |add_ln134_1_fu_735_p2   |     +    |      0|  0|   39|          32|          32|
    |add_ln134_fu_681_p2     |     +    |      0|  0|   39|           1|          32|
    |add_ln135_1_fu_740_p2   |     +    |      0|  0|   31|          24|          24|
    |add_ln135_2_fu_746_p2   |     +    |      0|  0|   23|          16|          16|
    |add_ln135_fu_752_p2     |     +    |      0|  0|   15|           8|           8|
    |add_ln154_fu_1011_p2    |     +    |      0|  0|   15|           5|           5|
    |i_4_fu_621_p2           |     +    |      0|  0|   39|          32|           1|
    |i_5_fu_654_p2           |     +    |      0|  0|   15|           6|           1|
    |i_6_fu_851_p2           |     +    |      0|  0|   12|           3|           1|
    |i_fu_824_p2             |     +    |      0|  0|   39|          32|           1|
    |sub_ln149_fu_869_p2     |     -    |      0|  0|   15|           5|           5|
    |icmp_ln113_fu_610_p2    |   icmp   |      0|  0|   18|          32|           6|
    |icmp_ln115_fu_830_p2    |   icmp   |      0|  0|   18|          32|           6|
    |icmp_ln122_fu_637_p2    |   icmp   |      0|  0|   18|          26|           1|
    |icmp_ln127_fu_648_p2    |   icmp   |      0|  0|   11|           6|           5|
    |icmp_ln134_fu_676_p2    |   icmp   |      0|  0|   18|          32|          32|
    |icmp_ln147_fu_845_p2    |   icmp   |      0|  0|    9|           3|           4|
    |lshr_ln149_fu_879_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln150_fu_889_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln151_fu_911_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln152_fu_935_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln153_fu_945_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln154_fu_955_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln155_fu_965_p2    |   lshr   |      0|  0|  101|          32|          32|
    |lshr_ln156_fu_975_p2    |   lshr   |      0|  0|  101|          32|          32|
    |select_ln134_fu_686_p3  |  select  |      0|  0|   32|           1|          32|
    |xor_ln134_fu_670_p2     |    xor   |      0|  0|   32|          32|           2|
    |xor_ln150_fu_900_p2     |    xor   |      0|  0|    4|           3|           4|
    +------------------------+----------+-------+---+-----+------------+------------+
    |Total                   |          |      0|  0| 1250|         587|         474|
    +------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                     |  62|         15|    1|         15|
    |ctx_data_address0                             |  44|          9|    6|         54|
    |ctx_data_address1                             |  38|          7|    6|         42|
    |ctx_data_ce0                                  |  15|          3|    1|          3|
    |ctx_data_ce1                                  |  15|          3|    1|          3|
    |ctx_data_d0                                   |  38|          7|    8|         56|
    |ctx_data_d1                                   |  33|          6|    8|         48|
    |ctx_state_0_0_reg_422                         |   9|          2|   32|         64|
    |ctx_state_1_0_reg_432                         |   9|          2|   32|         64|
    |ctx_state_2_0_reg_442                         |   9|          2|   32|         64|
    |ctx_state_3_0_reg_452                         |   9|          2|   32|         64|
    |ctx_state_4_0_reg_462                         |   9|          2|   32|         64|
    |ctx_state_5_0_reg_472                         |   9|          2|   32|         64|
    |ctx_state_6_0_reg_482                         |   9|          2|   32|         64|
    |ctx_state_7_0_reg_492                         |   9|          2|   32|         64|
    |grp_sha256_transform_fu_514_ctx_state_0_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_1_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_2_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_3_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_4_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_5_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_6_read  |  15|          3|   32|         96|
    |grp_sha256_transform_fu_514_ctx_state_7_read  |  15|          3|   32|         96|
    |hash_address0                                 |  27|          5|    6|         30|
    |hash_address1                                 |  27|          5|    6|         30|
    |hash_d0                                       |  27|          5|    8|         40|
    |hash_d1                                       |  27|          5|    8|         40|
    |i_0_in_reg_413                                |   9|          2|   32|         64|
    |i_1_in_reg_393                                |   9|          2|   32|         64|
    |i_2_reg_402                                   |   9|          2|    6|         12|
    |i_3_reg_502                                   |   9|          2|    3|          6|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         | 581|        118|  644|       1787|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                 |  14|   0|   14|          0|
    |ctx_state_0_0_reg_422                     |  32|   0|   32|          0|
    |ctx_state_1_0_reg_432                     |  32|   0|   32|          0|
    |ctx_state_2_0_reg_442                     |  32|   0|   32|          0|
    |ctx_state_3_0_reg_452                     |  32|   0|   32|          0|
    |ctx_state_4_0_reg_462                     |  32|   0|   32|          0|
    |ctx_state_5_0_reg_472                     |  32|   0|   32|          0|
    |ctx_state_6_0_reg_482                     |  32|   0|   32|          0|
    |ctx_state_7_0_reg_492                     |  32|   0|   32|          0|
    |grp_sha256_transform_fu_514_ap_start_reg  |   1|   0|    1|          0|
    |i_0_in_reg_413                            |  32|   0|   32|          0|
    |i_1_in_reg_393                            |  32|   0|   32|          0|
    |i_2_reg_402                               |   6|   0|    6|          0|
    |i_3_reg_502                               |   3|   0|    3|          0|
    |i_6_reg_1176                              |   3|   0|    3|          0|
    |icmp_ln113_reg_1110                       |   1|   0|    1|          0|
    |or_ln_reg_1192                            |   3|   0|    4|          1|
    |reg_570                                   |  32|   0|   32|          0|
    |reg_575                                   |  32|   0|   32|          0|
    |reg_580                                   |  32|   0|   32|          0|
    |reg_585                                   |  32|   0|   32|          0|
    |reg_590                                   |  32|   0|   32|          0|
    |reg_595                                   |  32|   0|   32|          0|
    |reg_600                                   |  32|   0|   32|          0|
    |reg_605                                   |  32|   0|   32|          0|
    |trunc_ln139_reg_1140                      |   8|   0|    8|          0|
    |trunc_ln149_1_reg_1181                    |   8|   0|    8|          0|
    |trunc_ln152_reg_1197                      |   8|   0|    8|          0|
    |trunc_ln153_reg_1202                      |   8|   0|    8|          0|
    |trunc_ln154_reg_1207                      |   8|   0|    8|          0|
    |trunc_ln155_reg_1212                      |   8|   0|    8|          0|
    |trunc_ln156_reg_1217                      |   8|   0|    8|          0|
    |trunc_ln2_reg_1130                        |   8|   0|    8|          0|
    |trunc_ln3_reg_1135                        |   8|   0|    8|          0|
    |trunc_ln5_reg_1145                        |   8|   0|    8|          0|
    |trunc_ln6_reg_1150                        |   8|   0|    8|          0|
    |trunc_ln7_reg_1155                        |   8|   0|    8|          0|
    |xor_ln150_reg_1186                        |   3|   0|    3|          0|
    |zext_ln147_reg_1168                       |   3|   0|    5|          2|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     | 709|   0|  712|          3|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    sha256_final   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    sha256_final   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    sha256_final   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    sha256_final   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    sha256_final   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    sha256_final   | return value |
|ctx_data_address0  | out |    6|  ap_memory |      ctx_data     |     array    |
|ctx_data_ce0       | out |    1|  ap_memory |      ctx_data     |     array    |
|ctx_data_we0       | out |    1|  ap_memory |      ctx_data     |     array    |
|ctx_data_d0        | out |    8|  ap_memory |      ctx_data     |     array    |
|ctx_data_q0        |  in |    8|  ap_memory |      ctx_data     |     array    |
|ctx_data_address1  | out |    6|  ap_memory |      ctx_data     |     array    |
|ctx_data_ce1       | out |    1|  ap_memory |      ctx_data     |     array    |
|ctx_data_we1       | out |    1|  ap_memory |      ctx_data     |     array    |
|ctx_data_d1        | out |    8|  ap_memory |      ctx_data     |     array    |
|ctx_data_q1        |  in |    8|  ap_memory |      ctx_data     |     array    |
|ctx_datalen_read   |  in |   32|   ap_none  |  ctx_datalen_read |    scalar    |
|ctx_bitlen_0_read  |  in |   32|   ap_none  | ctx_bitlen_0_read |    scalar    |
|p_read3            |  in |   32|   ap_none  |      p_read3      |    scalar    |
|p_read2            |  in |   32|   ap_none  |      p_read2      |    scalar    |
|p_read4            |  in |   32|   ap_none  |      p_read4      |    scalar    |
|p_read5            |  in |   32|   ap_none  |      p_read5      |    scalar    |
|p_read6            |  in |   32|   ap_none  |      p_read6      |    scalar    |
|p_read7            |  in |   32|   ap_none  |      p_read7      |    scalar    |
|p_read8            |  in |   32|   ap_none  |      p_read8      |    scalar    |
|p_read9            |  in |   32|   ap_none  |      p_read9      |    scalar    |
|p_read10           |  in |   32|   ap_none  |      p_read10     |    scalar    |
|hash_address0      | out |    6|  ap_memory |        hash       |     array    |
|hash_ce0           | out |    1|  ap_memory |        hash       |     array    |
|hash_we0           | out |    1|  ap_memory |        hash       |     array    |
|hash_d0            | out |    8|  ap_memory |        hash       |     array    |
|hash_address1      | out |    6|  ap_memory |        hash       |     array    |
|hash_ce1           | out |    1|  ap_memory |        hash       |     array    |
|hash_we1           | out |    1|  ap_memory |        hash       |     array    |
|hash_d1            | out |    8|  ap_memory |        hash       |     array    |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 5 
2 --> 3 2 
3 --> 4 
4 --> 4 6 
5 --> 5 4 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.47>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read10)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 15 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read_6 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read9)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 16 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read_7 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read8)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 17 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read_8 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read7)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 18 'read' 'p_read_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read_9 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read6)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 19 'read' 'p_read_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read58 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read5)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 20 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read47 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read4)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 21 'read' 'p_read47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_read26 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read2)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 22 'read' 'p_read26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read35 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %p_read3)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 23 'read' 'p_read35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ctx_bitlen_0_read_1 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_bitlen_0_read)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 24 'read' 'ctx_bitlen_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ctx_datalen_read_2 = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %ctx_datalen_read)" [SHA_new/SHA_new/sha256_impl.c:106]   --->   Operation 25 'read' 'ctx_datalen_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.47ns)   --->   "%icmp_ln113 = icmp ult i32 %ctx_datalen_read_2, 56" [SHA_new/SHA_new/sha256_impl.c:113]   --->   Operation 26 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i32 %ctx_datalen_read_2 to i64" [SHA_new/SHA_new/sha256_impl.c:114]   --->   Operation 27 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ctx_data_addr = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln114" [SHA_new/SHA_new/sha256_impl.c:114]   --->   Operation 28 'getelementptr' 'ctx_data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "store i8 -128, i8* %ctx_data_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:114]   --->   Operation 29 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln113, label %.preheader2.preheader, label %.preheader.preheader" [SHA_new/SHA_new/sha256_impl.c:113]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.76ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:121]   --->   Operation 31 'br' <Predicate = (!icmp_ln113)> <Delay = 1.76>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %.preheader2" [SHA_new/SHA_new/sha256_impl.c:114]   --->   Operation 32 'br' <Predicate = (icmp_ln113)> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_1_in = phi i32 [ %i_4, %hls_label_2 ], [ %ctx_datalen_read_2, %.preheader.preheader ]"   --->   Operation 33 'phi' 'i_1_in' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (2.55ns)   --->   "%i_4 = add i32 %i_1_in, 1" [SHA_new/SHA_new/sha256_impl.c:121]   --->   Operation 34 'add' 'i_4' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i26 @_ssdm_op_PartSelect.i26.i32.i32.i32(i32 %i_4, i32 6, i32 31)" [SHA_new/SHA_new/sha256_impl.c:122]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (2.45ns)   --->   "%icmp_ln122 = icmp eq i26 %tmp_2, 0" [SHA_new/SHA_new/sha256_impl.c:122]   --->   Operation 36 'icmp' 'icmp_ln122' <Predicate = true> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln122, label %hls_label_2, label %1" [SHA_new/SHA_new/sha256_impl.c:122]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [SHA_new/SHA_new/sha256_impl.c:122]   --->   Operation 38 'specregionbegin' 'tmp_1' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 8, i32 4, [1 x i8]* @p_str1) nounwind" [SHA_new/SHA_new/sha256_impl.c:123]   --->   Operation 39 'speclooptripcount' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln124 = zext i32 %i_4 to i64" [SHA_new/SHA_new/sha256_impl.c:124]   --->   Operation 40 'zext' 'zext_ln124' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%ctx_data_addr_2 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln124" [SHA_new/SHA_new/sha256_impl.c:124]   --->   Operation 41 'getelementptr' 'ctx_data_addr_2' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_2, align 1" [SHA_new/SHA_new/sha256_impl.c:124]   --->   Operation 42 'store' <Predicate = (icmp_ln122)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_1)" [SHA_new/SHA_new/sha256_impl.c:125]   --->   Operation 43 'specregionend' 'empty_10' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "br label %.preheader" [SHA_new/SHA_new/sha256_impl.c:125]   --->   Operation 44 'br' <Predicate = (icmp_ln122)> <Delay = 0.00>
ST_2 : Operation 45 [2/2] (1.76ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read26, i32 %p_read47, i32 %p_read58, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 45 'call' 'call_ret1' <Predicate = (!icmp_ln122)> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.55>
ST_3 : Operation 46 [1/2] (2.55ns)   --->   "%call_ret1 = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %p_read26, i32 %p_read47, i32 %p_read58, i32 %p_read_9, i32 %p_read_8, i32 %p_read_7, i32 %p_read_6, i32 %p_read, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 46 'call' 'call_ret1' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ctx_state_0_ret4 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 0" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 47 'extractvalue' 'ctx_state_0_ret4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%ctx_state_1_ret5 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 1" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 48 'extractvalue' 'ctx_state_1_ret5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%ctx_state_2_ret6 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 2" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 49 'extractvalue' 'ctx_state_2_ret6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%ctx_state_3_ret7 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 3" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 50 'extractvalue' 'ctx_state_3_ret7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%ctx_state_4_ret8 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 4" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 51 'extractvalue' 'ctx_state_4_ret8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%ctx_state_5_ret9 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 5" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 52 'extractvalue' 'ctx_state_5_ret9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ctx_state_6_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 6" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 53 'extractvalue' 'ctx_state_6_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%ctx_state_7_ret1 = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret1, 7" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 54 'extractvalue' 'ctx_state_7_ret1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (1.76ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:127]   --->   Operation 55 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 4.39>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%i_2 = phi i6 [ 0, %1 ], [ %i_5, %3 ]"   --->   Operation 56 'phi' 'i_2' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.42ns)   --->   "%icmp_ln127 = icmp eq i6 %i_2, -8" [SHA_new/SHA_new/sha256_impl.c:127]   --->   Operation 57 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln113)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 56, i64 56, i64 56)"   --->   Operation 58 'speclooptripcount' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.82ns)   --->   "%i_5 = add i6 %i_2, 1" [SHA_new/SHA_new/sha256_impl.c:127]   --->   Operation 59 'add' 'i_5' <Predicate = (!icmp_ln113)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br i1 %icmp_ln127, label %.loopexit.loopexit, label %3" [SHA_new/SHA_new/sha256_impl.c:127]   --->   Operation 60 'br' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln128 = zext i6 %i_2 to i64" [SHA_new/SHA_new/sha256_impl.c:128]   --->   Operation 61 'zext' 'zext_ln128' <Predicate = (!icmp_ln113 & !icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%ctx_data_addr_6 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln128" [SHA_new/SHA_new/sha256_impl.c:128]   --->   Operation 62 'getelementptr' 'ctx_data_addr_6' <Predicate = (!icmp_ln113 & !icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_6, align 1" [SHA_new/SHA_new/sha256_impl.c:128]   --->   Operation 63 'store' <Predicate = (!icmp_ln113 & !icmp_ln127)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "br label %2" [SHA_new/SHA_new/sha256_impl.c:127]   --->   Operation 64 'br' <Predicate = (!icmp_ln113 & !icmp_ln127)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 65 'br' <Predicate = (!icmp_ln113 & icmp_ln127)> <Delay = 1.76>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln134 = shl i32 %ctx_datalen_read_2, 3" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 66 'shl' 'shl_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln134)   --->   "%xor_ln134 = xor i32 %shl_ln134, -1" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 67 'xor' 'xor_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (2.47ns) (out node of the LUT)   --->   "%icmp_ln134 = icmp ugt i32 %ctx_bitlen_0_read_1, %xor_ln134" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 68 'icmp' 'icmp_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%add_ln134 = add i32 1, %p_read35" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 69 'add' 'add_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (0.69ns)   --->   "%select_ln134 = select i1 %icmp_ln134, i32 %add_ln134, i32 %p_read35" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 70 'select' 'select_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln134 = trunc i32 %ctx_bitlen_0_read_1 to i8" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 71 'trunc' 'trunc_ln134' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln134_2 = trunc i32 %ctx_datalen_read_2 to i5" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 72 'trunc' 'trunc_ln134_2' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln134_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %trunc_ln134_2, i3 0)" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 73 'bitconcatenate' 'trunc_ln134_1' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln134_3 = trunc i32 %ctx_bitlen_0_read_1 to i16" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 74 'trunc' 'trunc_ln134_3' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln134_4 = trunc i32 %ctx_datalen_read_2 to i13" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 75 'trunc' 'trunc_ln134_4' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln134_5 = call i16 @_ssdm_op_BitConcatenate.i16.i13.i3(i13 %trunc_ln134_4, i3 0)" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 76 'bitconcatenate' 'trunc_ln134_5' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln134_6 = trunc i32 %ctx_bitlen_0_read_1 to i24" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 77 'trunc' 'trunc_ln134_6' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln134_8 = trunc i32 %ctx_datalen_read_2 to i21" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 78 'trunc' 'trunc_ln134_8' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln134_7 = call i24 @_ssdm_op_BitConcatenate.i24.i21.i3(i21 %trunc_ln134_8, i3 0)" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 79 'bitconcatenate' 'trunc_ln134_7' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (2.55ns)   --->   "%add_ln134_1 = add i32 %ctx_bitlen_0_read_1, %shl_ln134" [SHA_new/SHA_new/sha256_impl.c:134]   --->   Operation 80 'add' 'add_ln134_1' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/1] (2.31ns)   --->   "%add_ln135_1 = add i24 %trunc_ln134_7, %trunc_ln134_6" [SHA_new/SHA_new/sha256_impl.c:135]   --->   Operation 81 'add' 'add_ln135_1' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 82 [1/1] (2.07ns)   --->   "%add_ln135_2 = add i16 %trunc_ln134_5, %trunc_ln134_3" [SHA_new/SHA_new/sha256_impl.c:135]   --->   Operation 82 'add' 'add_ln135_2' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (1.91ns)   --->   "%add_ln135 = add i8 %trunc_ln134, %trunc_ln134_1" [SHA_new/SHA_new/sha256_impl.c:135]   --->   Operation 83 'add' 'add_ln135' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%ctx_data_addr_3 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 63" [SHA_new/SHA_new/sha256_impl.c:135]   --->   Operation 84 'getelementptr' 'ctx_data_addr_3' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (2.32ns)   --->   "store i8 %add_ln135, i8* %ctx_data_addr_3, align 1" [SHA_new/SHA_new/sha256_impl.c:135]   --->   Operation 85 'store' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln1 = call i8 @_ssdm_op_PartSelect.i8.i16.i32.i32(i16 %add_ln135_2, i32 8, i32 15)" [SHA_new/SHA_new/sha256_impl.c:136]   --->   Operation 86 'partselect' 'trunc_ln1' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%ctx_data_addr_4 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 62" [SHA_new/SHA_new/sha256_impl.c:136]   --->   Operation 87 'getelementptr' 'ctx_data_addr_4' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (2.32ns)   --->   "store i8 %trunc_ln1, i8* %ctx_data_addr_4, align 1" [SHA_new/SHA_new/sha256_impl.c:136]   --->   Operation 88 'store' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %add_ln135_1, i32 16, i32 23)" [SHA_new/SHA_new/sha256_impl.c:137]   --->   Operation 89 'partselect' 'trunc_ln2' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln3 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %add_ln134_1, i32 24, i32 31)" [SHA_new/SHA_new/sha256_impl.c:138]   --->   Operation 90 'partselect' 'trunc_ln3' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln139 = trunc i32 %select_ln134 to i8" [SHA_new/SHA_new/sha256_impl.c:139]   --->   Operation 91 'trunc' 'trunc_ln139' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln134, i32 8, i32 15)" [SHA_new/SHA_new/sha256_impl.c:140]   --->   Operation 92 'partselect' 'trunc_ln5' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln6 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln134, i32 16, i32 23)" [SHA_new/SHA_new/sha256_impl.c:141]   --->   Operation 93 'partselect' 'trunc_ln6' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%trunc_ln7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %select_ln134, i32 24, i32 31)" [SHA_new/SHA_new/sha256_impl.c:142]   --->   Operation 94 'partselect' 'trunc_ln7' <Predicate = (icmp_ln127) | (icmp_ln113)> <Delay = 0.00>

State 5 <SV = 1> <Delay = 4.87>
ST_5 : Operation 95 [1/1] (0.00ns)   --->   "%i_0_in = phi i32 [ %i, %hls_label_1 ], [ %ctx_datalen_read_2, %.preheader2.preheader ]"   --->   Operation 95 'phi' 'i_0_in' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 96 [1/1] (2.55ns)   --->   "%i = add i32 %i_0_in, 1" [SHA_new/SHA_new/sha256_impl.c:114]   --->   Operation 96 'add' 'i' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (2.47ns)   --->   "%icmp_ln115 = icmp eq i32 %i_0_in, 55" [SHA_new/SHA_new/sha256_impl.c:115]   --->   Operation 97 'icmp' 'icmp_ln115' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln115, label %.loopexit.loopexit15, label %hls_label_1" [SHA_new/SHA_new/sha256_impl.c:115]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [SHA_new/SHA_new/sha256_impl.c:115]   --->   Operation 99 'specregionbegin' 'tmp' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 56, i32 28, [1 x i8]* @p_str1) nounwind" [SHA_new/SHA_new/sha256_impl.c:116]   --->   Operation 100 'speclooptripcount' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i32 %i to i64" [SHA_new/SHA_new/sha256_impl.c:117]   --->   Operation 101 'zext' 'zext_ln117' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%ctx_data_addr_1 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 %zext_ln117" [SHA_new/SHA_new/sha256_impl.c:117]   --->   Operation 102 'getelementptr' 'ctx_data_addr_1' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (2.32ns)   --->   "store i8 0, i8* %ctx_data_addr_1, align 1" [SHA_new/SHA_new/sha256_impl.c:117]   --->   Operation 103 'store' <Predicate = (!icmp_ln115)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp)" [SHA_new/SHA_new/sha256_impl.c:118]   --->   Operation 104 'specregionend' 'empty' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader2" [SHA_new/SHA_new/sha256_impl.c:118]   --->   Operation 105 'br' <Predicate = (!icmp_ln115)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (1.76ns)   --->   "br label %.loopexit"   --->   Operation 106 'br' <Predicate = (icmp_ln115)> <Delay = 1.76>

State 6 <SV = 4> <Delay = 2.32>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%ctx_state_0_0 = phi i32 [ %ctx_state_0_ret4, %.loopexit.loopexit ], [ %p_read26, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 107 'phi' 'ctx_state_0_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%ctx_state_1_0 = phi i32 [ %ctx_state_1_ret5, %.loopexit.loopexit ], [ %p_read47, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 108 'phi' 'ctx_state_1_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%ctx_state_2_0 = phi i32 [ %ctx_state_2_ret6, %.loopexit.loopexit ], [ %p_read58, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 109 'phi' 'ctx_state_2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ctx_state_3_0 = phi i32 [ %ctx_state_3_ret7, %.loopexit.loopexit ], [ %p_read_9, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 110 'phi' 'ctx_state_3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%ctx_state_4_0 = phi i32 [ %ctx_state_4_ret8, %.loopexit.loopexit ], [ %p_read_8, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 111 'phi' 'ctx_state_4_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%ctx_state_5_0 = phi i32 [ %ctx_state_5_ret9, %.loopexit.loopexit ], [ %p_read_7, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 112 'phi' 'ctx_state_5_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%ctx_state_6_0 = phi i32 [ %ctx_state_6_ret1, %.loopexit.loopexit ], [ %p_read_6, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 113 'phi' 'ctx_state_6_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%ctx_state_7_0 = phi i32 [ %ctx_state_7_ret1, %.loopexit.loopexit ], [ %p_read, %.loopexit.loopexit15 ]" [SHA_new/SHA_new/sha256_impl.c:126]   --->   Operation 114 'phi' 'ctx_state_7_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%ctx_data_addr_5 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 61" [SHA_new/SHA_new/sha256_impl.c:137]   --->   Operation 115 'getelementptr' 'ctx_data_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (2.32ns)   --->   "store i8 %trunc_ln2, i8* %ctx_data_addr_5, align 1" [SHA_new/SHA_new/sha256_impl.c:137]   --->   Operation 116 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%ctx_data_addr_7 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 60" [SHA_new/SHA_new/sha256_impl.c:138]   --->   Operation 117 'getelementptr' 'ctx_data_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (2.32ns)   --->   "store i8 %trunc_ln3, i8* %ctx_data_addr_7, align 1" [SHA_new/SHA_new/sha256_impl.c:138]   --->   Operation 118 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 7 <SV = 5> <Delay = 2.32>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "%ctx_data_addr_8 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 59" [SHA_new/SHA_new/sha256_impl.c:139]   --->   Operation 119 'getelementptr' 'ctx_data_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (2.32ns)   --->   "store i8 %trunc_ln139, i8* %ctx_data_addr_8, align 1" [SHA_new/SHA_new/sha256_impl.c:139]   --->   Operation 120 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%ctx_data_addr_9 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 58" [SHA_new/SHA_new/sha256_impl.c:140]   --->   Operation 121 'getelementptr' 'ctx_data_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (2.32ns)   --->   "store i8 %trunc_ln5, i8* %ctx_data_addr_9, align 1" [SHA_new/SHA_new/sha256_impl.c:140]   --->   Operation 122 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 2.32>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%ctx_data_addr_10 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 57" [SHA_new/SHA_new/sha256_impl.c:141]   --->   Operation 123 'getelementptr' 'ctx_data_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (2.32ns)   --->   "store i8 %trunc_ln6, i8* %ctx_data_addr_10, align 1" [SHA_new/SHA_new/sha256_impl.c:141]   --->   Operation 124 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%ctx_data_addr_11 = getelementptr [64 x i8]* %ctx_data, i64 0, i64 56" [SHA_new/SHA_new/sha256_impl.c:142]   --->   Operation 125 'getelementptr' 'ctx_data_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (2.32ns)   --->   "store i8 %trunc_ln7, i8* %ctx_data_addr_11, align 1" [SHA_new/SHA_new/sha256_impl.c:142]   --->   Operation 126 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 9 <SV = 7> <Delay = 1.76>
ST_9 : Operation 127 [2/2] (1.76ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 127 'call' 'call_ret' <Predicate = true> <Delay = 1.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 8> <Delay = 2.55>
ST_10 : Operation 128 [1/2] (2.55ns)   --->   "%call_ret = call fastcc { i32, i32, i32, i32, i32, i32, i32, i32 } @sha256_transform(i32 %ctx_state_0_0, i32 %ctx_state_1_0, i32 %ctx_state_2_0, i32 %ctx_state_3_0, i32 %ctx_state_4_0, i32 %ctx_state_5_0, i32 %ctx_state_6_0, i32 %ctx_state_7_0, [64 x i8]* %ctx_data)" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 128 'call' 'call_ret' <Predicate = true> <Delay = 2.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%ctx_state_0_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 0" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 129 'extractvalue' 'ctx_state_0_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "%ctx_state_1_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 1" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 130 'extractvalue' 'ctx_state_1_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "%ctx_state_2_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 2" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 131 'extractvalue' 'ctx_state_2_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%ctx_state_3_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 3" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 132 'extractvalue' 'ctx_state_3_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "%ctx_state_4_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 4" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 133 'extractvalue' 'ctx_state_4_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "%ctx_state_5_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 5" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 134 'extractvalue' 'ctx_state_5_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/1] (0.00ns)   --->   "%ctx_state_6_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 6" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 135 'extractvalue' 'ctx_state_6_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "%ctx_state_7_ret = extractvalue { i32, i32, i32, i32, i32, i32, i32, i32 } %call_ret, 7" [SHA_new/SHA_new/sha256_impl.c:143]   --->   Operation 136 'extractvalue' 'ctx_state_7_ret' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 137 [1/1] (1.76ns)   --->   "br label %4" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 137 'br' <Predicate = true> <Delay = 1.76>

State 11 <SV = 9> <Delay = 8.52>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%i_3 = phi i3 [ 0, %.loopexit ], [ %i_6, %5 ]"   --->   Operation 138 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i3 %i_3 to i5" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 139 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (1.13ns)   --->   "%icmp_ln147 = icmp eq i3 %i_3, -4" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 140 'icmp' 'icmp_ln147' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 141 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (1.65ns)   --->   "%i_6 = add i3 %i_3, 1" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 142 'add' 'i_6' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "br i1 %icmp_ln147, label %6, label %5" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln149 = trunc i3 %i_3 to i2" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 144 'trunc' 'trunc_ln149' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln149, i3 0)" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 145 'bitconcatenate' 'shl_ln1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (1.78ns)   --->   "%sub_ln149 = sub i5 -8, %shl_ln1" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 146 'sub' 'sub_ln149' <Predicate = (!icmp_ln147)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i5 %sub_ln149 to i32" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 147 'zext' 'zext_ln149_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (4.42ns)   --->   "%lshr_ln149 = lshr i32 %ctx_state_0_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 148 'lshr' 'lshr_ln149' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln149_1 = trunc i32 %lshr_ln149 to i8" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 149 'trunc' 'trunc_ln149_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (4.42ns)   --->   "%lshr_ln150 = lshr i32 %ctx_state_1_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 150 'lshr' 'lshr_ln150' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln150 = trunc i32 %lshr_ln150 to i8" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 151 'trunc' 'trunc_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.96ns)   --->   "%xor_ln150 = xor i3 %i_3, -4" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 152 'xor' 'xor_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i3 %xor_ln150 to i64" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 153 'zext' 'zext_ln150' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%hash_addr_1 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln150" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 154 'getelementptr' 'hash_addr_1' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (2.32ns)   --->   "store i8 %trunc_ln150, i8* %hash_addr_1, align 1" [SHA_new/SHA_new/sha256_impl.c:150]   --->   Operation 155 'store' <Predicate = (!icmp_ln147)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 156 [1/1] (4.42ns)   --->   "%lshr_ln151 = lshr i32 %ctx_state_2_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 156 'lshr' 'lshr_ln151' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln151 = trunc i32 %lshr_ln151 to i8" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 157 'trunc' 'trunc_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%or_ln = call i4 @_ssdm_op_BitConcatenate.i4.i1.i3(i1 true, i3 %i_3)" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 158 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i4 %or_ln to i64" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 159 'zext' 'zext_ln151' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%hash_addr_2 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln151" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 160 'getelementptr' 'hash_addr_2' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (2.32ns)   --->   "store i8 %trunc_ln151, i8* %hash_addr_2, align 1" [SHA_new/SHA_new/sha256_impl.c:151]   --->   Operation 161 'store' <Predicate = (!icmp_ln147)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 162 [1/1] (4.42ns)   --->   "%lshr_ln152 = lshr i32 %ctx_state_3_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 162 'lshr' 'lshr_ln152' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln152 = trunc i32 %lshr_ln152 to i8" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 163 'trunc' 'trunc_ln152' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (4.42ns)   --->   "%lshr_ln153 = lshr i32 %ctx_state_4_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 164 'lshr' 'lshr_ln153' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%trunc_ln153 = trunc i32 %lshr_ln153 to i8" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 165 'trunc' 'trunc_ln153' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (4.42ns)   --->   "%lshr_ln154 = lshr i32 %ctx_state_5_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 166 'lshr' 'lshr_ln154' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %lshr_ln154 to i8" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 167 'trunc' 'trunc_ln154' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (4.42ns)   --->   "%lshr_ln155 = lshr i32 %ctx_state_6_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 168 'lshr' 'lshr_ln155' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%trunc_ln155 = trunc i32 %lshr_ln155 to i8" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 169 'trunc' 'trunc_ln155' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (4.42ns)   --->   "%lshr_ln156 = lshr i32 %ctx_state_7_ret, %zext_ln149_1" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 170 'lshr' 'lshr_ln156' <Predicate = (!icmp_ln147)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln156 = trunc i32 %lshr_ln156 to i8" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 171 'trunc' 'trunc_ln156' <Predicate = (!icmp_ln147)> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 172 'ret' <Predicate = (icmp_ln147)> <Delay = 0.00>

State 12 <SV = 10> <Delay = 2.32>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i3 %i_3 to i64" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 173 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%hash_addr = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln149" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 174 'getelementptr' 'hash_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (2.32ns)   --->   "store i8 %trunc_ln149_1, i8* %hash_addr, align 1" [SHA_new/SHA_new/sha256_impl.c:149]   --->   Operation 175 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln152 = sext i3 %xor_ln150 to i4" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 176 'sext' 'sext_ln152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i4 %sext_ln152 to i64" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 177 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%hash_addr_3 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln152" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 178 'getelementptr' 'hash_addr_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (2.32ns)   --->   "store i8 %trunc_ln152, i8* %hash_addr_3, align 1" [SHA_new/SHA_new/sha256_impl.c:152]   --->   Operation 179 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 13 <SV = 11> <Delay = 4.10>
ST_13 : Operation 180 [1/1] (0.00ns)   --->   "%or_ln3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 -2, i3 %i_3)" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 180 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i5 %or_ln3 to i64" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 181 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 182 [1/1] (0.00ns)   --->   "%hash_addr_4 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln153" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 182 'getelementptr' 'hash_addr_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 183 [1/1] (2.32ns)   --->   "store i8 %trunc_ln153, i8* %hash_addr_4, align 1" [SHA_new/SHA_new/sha256_impl.c:153]   --->   Operation 183 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_13 : Operation 184 [1/1] (1.78ns)   --->   "%add_ln154 = add i5 -12, %zext_ln147" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 184 'add' 'add_ln154' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln154 = zext i5 %add_ln154 to i64" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 185 'zext' 'zext_ln154' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 186 [1/1] (0.00ns)   --->   "%hash_addr_5 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln154" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 186 'getelementptr' 'hash_addr_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 187 [1/1] (2.32ns)   --->   "store i8 %trunc_ln154, i8* %hash_addr_5, align 1" [SHA_new/SHA_new/sha256_impl.c:154]   --->   Operation 187 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 14 <SV = 12> <Delay = 2.32>
ST_14 : Operation 188 [1/1] (0.00ns)   --->   "%sext_ln155 = sext i4 %or_ln to i5" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 188 'sext' 'sext_ln155' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i5 %sext_ln155 to i64" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 189 'zext' 'zext_ln155' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 190 [1/1] (0.00ns)   --->   "%hash_addr_6 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln155" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 190 'getelementptr' 'hash_addr_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 191 [1/1] (2.32ns)   --->   "store i8 %trunc_ln155, i8* %hash_addr_6, align 1" [SHA_new/SHA_new/sha256_impl.c:155]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln156 = sext i3 %xor_ln150 to i5" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 192 'sext' 'sext_ln156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i5 %sext_ln156 to i64" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 193 'zext' 'zext_ln156' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 194 [1/1] (0.00ns)   --->   "%hash_addr_7 = getelementptr [64 x i8]* %hash, i64 0, i64 %zext_ln156" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 194 'getelementptr' 'hash_addr_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 195 [1/1] (2.32ns)   --->   "store i8 %trunc_ln156, i8* %hash_addr_7, align 1" [SHA_new/SHA_new/sha256_impl.c:156]   --->   Operation 195 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 196 [1/1] (0.00ns)   --->   "br label %4" [SHA_new/SHA_new/sha256_impl.c:147]   --->   Operation 196 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ctx_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ ctx_datalen_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ctx_bitlen_0_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read                  (read             ) [ 001111100000000]
p_read_6                (read             ) [ 001111100000000]
p_read_7                (read             ) [ 001111100000000]
p_read_8                (read             ) [ 001111100000000]
p_read_9                (read             ) [ 001111100000000]
p_read58                (read             ) [ 001111100000000]
p_read47                (read             ) [ 001111100000000]
p_read26                (read             ) [ 001111100000000]
p_read35                (read             ) [ 001111000000000]
ctx_bitlen_0_read_1     (read             ) [ 001111000000000]
ctx_datalen_read_2      (read             ) [ 011111000000000]
icmp_ln113              (icmp             ) [ 011111000000000]
zext_ln114              (zext             ) [ 000000000000000]
ctx_data_addr           (getelementptr    ) [ 000000000000000]
store_ln114             (store            ) [ 000000000000000]
br_ln113                (br               ) [ 000000000000000]
br_ln121                (br               ) [ 011000000000000]
br_ln114                (br               ) [ 010001000000000]
i_1_in                  (phi              ) [ 001000000000000]
i_4                     (add              ) [ 011000000000000]
tmp_2                   (partselect       ) [ 000000000000000]
icmp_ln122              (icmp             ) [ 001000000000000]
br_ln122                (br               ) [ 000000000000000]
tmp_1                   (specregionbegin  ) [ 000000000000000]
speclooptripcount_ln123 (speclooptripcount) [ 000000000000000]
zext_ln124              (zext             ) [ 000000000000000]
ctx_data_addr_2         (getelementptr    ) [ 000000000000000]
store_ln124             (store            ) [ 000000000000000]
empty_10                (specregionend    ) [ 000000000000000]
br_ln125                (br               ) [ 011000000000000]
call_ret1               (call             ) [ 000000000000000]
ctx_state_0_ret4        (extractvalue     ) [ 000011100000000]
ctx_state_1_ret5        (extractvalue     ) [ 000011100000000]
ctx_state_2_ret6        (extractvalue     ) [ 000011100000000]
ctx_state_3_ret7        (extractvalue     ) [ 000011100000000]
ctx_state_4_ret8        (extractvalue     ) [ 000011100000000]
ctx_state_5_ret9        (extractvalue     ) [ 000011100000000]
ctx_state_6_ret1        (extractvalue     ) [ 000011100000000]
ctx_state_7_ret1        (extractvalue     ) [ 000011100000000]
br_ln127                (br               ) [ 000110000000000]
i_2                     (phi              ) [ 000010000000000]
icmp_ln127              (icmp             ) [ 000010000000000]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
i_5                     (add              ) [ 000110000000000]
br_ln127                (br               ) [ 000000000000000]
zext_ln128              (zext             ) [ 000000000000000]
ctx_data_addr_6         (getelementptr    ) [ 000000000000000]
store_ln128             (store            ) [ 000000000000000]
br_ln127                (br               ) [ 000110000000000]
br_ln0                  (br               ) [ 000011100000000]
shl_ln134               (shl              ) [ 000000000000000]
xor_ln134               (xor              ) [ 000000000000000]
icmp_ln134              (icmp             ) [ 000000000000000]
add_ln134               (add              ) [ 000000000000000]
select_ln134            (select           ) [ 000000000000000]
trunc_ln134             (trunc            ) [ 000000000000000]
trunc_ln134_2           (trunc            ) [ 000000000000000]
trunc_ln134_1           (bitconcatenate   ) [ 000000000000000]
trunc_ln134_3           (trunc            ) [ 000000000000000]
trunc_ln134_4           (trunc            ) [ 000000000000000]
trunc_ln134_5           (bitconcatenate   ) [ 000000000000000]
trunc_ln134_6           (trunc            ) [ 000000000000000]
trunc_ln134_8           (trunc            ) [ 000000000000000]
trunc_ln134_7           (bitconcatenate   ) [ 000000000000000]
add_ln134_1             (add              ) [ 000000000000000]
add_ln135_1             (add              ) [ 000000000000000]
add_ln135_2             (add              ) [ 000000000000000]
add_ln135               (add              ) [ 000000000000000]
ctx_data_addr_3         (getelementptr    ) [ 000000000000000]
store_ln135             (store            ) [ 000000000000000]
trunc_ln1               (partselect       ) [ 000000000000000]
ctx_data_addr_4         (getelementptr    ) [ 000000000000000]
store_ln136             (store            ) [ 000000000000000]
trunc_ln2               (partselect       ) [ 000000100000000]
trunc_ln3               (partselect       ) [ 000000100000000]
trunc_ln139             (trunc            ) [ 000000110000000]
trunc_ln5               (partselect       ) [ 000000110000000]
trunc_ln6               (partselect       ) [ 000000111000000]
trunc_ln7               (partselect       ) [ 000000111000000]
i_0_in                  (phi              ) [ 000001000000000]
i                       (add              ) [ 010001000000000]
icmp_ln115              (icmp             ) [ 000001000000000]
br_ln115                (br               ) [ 000000000000000]
tmp                     (specregionbegin  ) [ 000000000000000]
speclooptripcount_ln116 (speclooptripcount) [ 000000000000000]
zext_ln117              (zext             ) [ 000000000000000]
ctx_data_addr_1         (getelementptr    ) [ 000000000000000]
store_ln117             (store            ) [ 000000000000000]
empty                   (specregionend    ) [ 000000000000000]
br_ln118                (br               ) [ 010001000000000]
br_ln0                  (br               ) [ 000011100000000]
ctx_state_0_0           (phi              ) [ 000000111110000]
ctx_state_1_0           (phi              ) [ 000000111110000]
ctx_state_2_0           (phi              ) [ 000000111110000]
ctx_state_3_0           (phi              ) [ 000000111110000]
ctx_state_4_0           (phi              ) [ 000000111110000]
ctx_state_5_0           (phi              ) [ 000000111110000]
ctx_state_6_0           (phi              ) [ 000000111110000]
ctx_state_7_0           (phi              ) [ 000000111110000]
ctx_data_addr_5         (getelementptr    ) [ 000000000000000]
store_ln137             (store            ) [ 000000000000000]
ctx_data_addr_7         (getelementptr    ) [ 000000000000000]
store_ln138             (store            ) [ 000000000000000]
ctx_data_addr_8         (getelementptr    ) [ 000000000000000]
store_ln139             (store            ) [ 000000000000000]
ctx_data_addr_9         (getelementptr    ) [ 000000000000000]
store_ln140             (store            ) [ 000000000000000]
ctx_data_addr_10        (getelementptr    ) [ 000000000000000]
store_ln141             (store            ) [ 000000000000000]
ctx_data_addr_11        (getelementptr    ) [ 000000000000000]
store_ln142             (store            ) [ 000000000000000]
call_ret                (call             ) [ 000000000000000]
ctx_state_0_ret         (extractvalue     ) [ 000000000001111]
ctx_state_1_ret         (extractvalue     ) [ 000000000001111]
ctx_state_2_ret         (extractvalue     ) [ 000000000001111]
ctx_state_3_ret         (extractvalue     ) [ 000000000001111]
ctx_state_4_ret         (extractvalue     ) [ 000000000001111]
ctx_state_5_ret         (extractvalue     ) [ 000000000001111]
ctx_state_6_ret         (extractvalue     ) [ 000000000001111]
ctx_state_7_ret         (extractvalue     ) [ 000000000001111]
br_ln147                (br               ) [ 000000000011111]
i_3                     (phi              ) [ 000000000001110]
zext_ln147              (zext             ) [ 000000000000110]
icmp_ln147              (icmp             ) [ 000000000001111]
speclooptripcount_ln0   (speclooptripcount) [ 000000000000000]
i_6                     (add              ) [ 000000000011111]
br_ln147                (br               ) [ 000000000000000]
trunc_ln149             (trunc            ) [ 000000000000000]
shl_ln1                 (bitconcatenate   ) [ 000000000000000]
sub_ln149               (sub              ) [ 000000000000000]
zext_ln149_1            (zext             ) [ 000000000000000]
lshr_ln149              (lshr             ) [ 000000000000000]
trunc_ln149_1           (trunc            ) [ 000000000000100]
lshr_ln150              (lshr             ) [ 000000000000000]
trunc_ln150             (trunc            ) [ 000000000000000]
xor_ln150               (xor              ) [ 000000000000111]
zext_ln150              (zext             ) [ 000000000000000]
hash_addr_1             (getelementptr    ) [ 000000000000000]
store_ln150             (store            ) [ 000000000000000]
lshr_ln151              (lshr             ) [ 000000000000000]
trunc_ln151             (trunc            ) [ 000000000000000]
or_ln                   (bitconcatenate   ) [ 000000000000111]
zext_ln151              (zext             ) [ 000000000000000]
hash_addr_2             (getelementptr    ) [ 000000000000000]
store_ln151             (store            ) [ 000000000000000]
lshr_ln152              (lshr             ) [ 000000000000000]
trunc_ln152             (trunc            ) [ 000000000000100]
lshr_ln153              (lshr             ) [ 000000000000000]
trunc_ln153             (trunc            ) [ 000000000000110]
lshr_ln154              (lshr             ) [ 000000000000000]
trunc_ln154             (trunc            ) [ 000000000000110]
lshr_ln155              (lshr             ) [ 000000000000000]
trunc_ln155             (trunc            ) [ 000000000000111]
lshr_ln156              (lshr             ) [ 000000000000000]
trunc_ln156             (trunc            ) [ 000000000000111]
ret_ln0                 (ret              ) [ 000000000000000]
zext_ln149              (zext             ) [ 000000000000000]
hash_addr               (getelementptr    ) [ 000000000000000]
store_ln149             (store            ) [ 000000000000000]
sext_ln152              (sext             ) [ 000000000000000]
zext_ln152              (zext             ) [ 000000000000000]
hash_addr_3             (getelementptr    ) [ 000000000000000]
store_ln152             (store            ) [ 000000000000000]
or_ln3                  (bitconcatenate   ) [ 000000000000000]
zext_ln153              (zext             ) [ 000000000000000]
hash_addr_4             (getelementptr    ) [ 000000000000000]
store_ln153             (store            ) [ 000000000000000]
add_ln154               (add              ) [ 000000000000000]
zext_ln154              (zext             ) [ 000000000000000]
hash_addr_5             (getelementptr    ) [ 000000000000000]
store_ln154             (store            ) [ 000000000000000]
sext_ln155              (sext             ) [ 000000000000000]
zext_ln155              (zext             ) [ 000000000000000]
hash_addr_6             (getelementptr    ) [ 000000000000000]
store_ln155             (store            ) [ 000000000000000]
sext_ln156              (sext             ) [ 000000000000000]
zext_ln156              (zext             ) [ 000000000000000]
hash_addr_7             (getelementptr    ) [ 000000000000000]
store_ln156             (store            ) [ 000000000000000]
br_ln147                (br               ) [ 000000000011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ctx_data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_data"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ctx_datalen_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_datalen_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ctx_bitlen_0_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ctx_bitlen_0_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="p_read9">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read9"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="p_read10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="hash">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="k">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_transform"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i13.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i21.i3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1004" name="p_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_read_6_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_read_7_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="p_read_8_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="0"/>
<pin id="159" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_8/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="p_read_9_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_9/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_read58_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read58/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_read47_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="0"/>
<pin id="177" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read47/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="p_read26_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read26/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_read35_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="32" slack="0"/>
<pin id="189" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read35/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="ctx_bitlen_0_read_1_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_bitlen_0_read_1/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="ctx_datalen_read_2_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="0"/>
<pin id="201" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ctx_datalen_read_2/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="ctx_data_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="6" slack="0"/>
<pin id="213" dir="0" index="1" bw="8" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="0"/>
<pin id="252" dir="0" index="4" bw="6" slack="0"/>
<pin id="253" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="254" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="255" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln114/1 store_ln124/2 store_ln128/4 store_ln135/4 store_ln136/4 store_ln117/5 store_ln137/6 store_ln138/6 store_ln139/7 store_ln140/7 store_ln141/8 store_ln142/8 "/>
</bind>
</comp>

<comp id="218" class="1004" name="ctx_data_addr_2_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="32" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_2/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="ctx_data_addr_6_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_6/4 "/>
</bind>
</comp>

<comp id="235" class="1004" name="ctx_data_addr_3_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="8" slack="0"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="7" slack="0"/>
<pin id="239" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_3/4 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ctx_data_addr_4_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="8" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_4/4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="ctx_data_addr_1_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="8" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="32" slack="0"/>
<pin id="261" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_1/5 "/>
</bind>
</comp>

<comp id="266" class="1004" name="ctx_data_addr_5_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_5/6 "/>
</bind>
</comp>

<comp id="275" class="1004" name="ctx_data_addr_7_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="7" slack="0"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_7/6 "/>
</bind>
</comp>

<comp id="284" class="1004" name="ctx_data_addr_8_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_8/7 "/>
</bind>
</comp>

<comp id="293" class="1004" name="ctx_data_addr_9_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_9/7 "/>
</bind>
</comp>

<comp id="302" class="1004" name="ctx_data_addr_10_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="7" slack="0"/>
<pin id="306" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_10/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="ctx_data_addr_11_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="7" slack="0"/>
<pin id="315" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ctx_data_addr_11/8 "/>
</bind>
</comp>

<comp id="320" class="1004" name="hash_addr_1_gep_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="3" slack="0"/>
<pin id="324" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_1/11 "/>
</bind>
</comp>

<comp id="327" class="1004" name="grp_access_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="6" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="0" index="2" bw="0" slack="0"/>
<pin id="340" dir="0" index="4" bw="6" slack="0"/>
<pin id="341" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="342" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="331" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="343" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln150/11 store_ln151/11 store_ln149/12 store_ln152/12 store_ln153/13 store_ln154/13 store_ln155/14 store_ln156/14 "/>
</bind>
</comp>

<comp id="333" class="1004" name="hash_addr_2_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="8" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="4" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_2/11 "/>
</bind>
</comp>

<comp id="345" class="1004" name="hash_addr_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="3" slack="0"/>
<pin id="349" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr/12 "/>
</bind>
</comp>

<comp id="353" class="1004" name="hash_addr_3_gep_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="1" slack="0"/>
<pin id="356" dir="0" index="2" bw="4" slack="0"/>
<pin id="357" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_3/12 "/>
</bind>
</comp>

<comp id="361" class="1004" name="hash_addr_4_gep_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="8" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="0" index="2" bw="5" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_4/13 "/>
</bind>
</comp>

<comp id="369" class="1004" name="hash_addr_5_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="8" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="5" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_5/13 "/>
</bind>
</comp>

<comp id="377" class="1004" name="hash_addr_6_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="5" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_6/14 "/>
</bind>
</comp>

<comp id="385" class="1004" name="hash_addr_7_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="5" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_7/14 "/>
</bind>
</comp>

<comp id="393" class="1005" name="i_1_in_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="395" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_1_in (phireg) "/>
</bind>
</comp>

<comp id="396" class="1004" name="i_1_in_phi_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="32" slack="1"/>
<pin id="400" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1_in/2 "/>
</bind>
</comp>

<comp id="402" class="1005" name="i_2_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="6" slack="1"/>
<pin id="404" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="406" class="1004" name="i_2_phi_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="1"/>
<pin id="408" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="409" dir="0" index="2" bw="6" slack="0"/>
<pin id="410" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="411" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/4 "/>
</bind>
</comp>

<comp id="413" class="1005" name="i_0_in_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="i_0_in (phireg) "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_0_in_phi_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="32" slack="1"/>
<pin id="420" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="421" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_in/5 "/>
</bind>
</comp>

<comp id="422" class="1005" name="ctx_state_0_0_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="3"/>
<pin id="424" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_0_0 (phireg) "/>
</bind>
</comp>

<comp id="425" class="1004" name="ctx_state_0_0_phi_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="32" slack="2"/>
<pin id="427" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="428" dir="0" index="2" bw="32" slack="4"/>
<pin id="429" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="430" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_0_0/6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="ctx_state_1_0_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="3"/>
<pin id="434" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_1_0 (phireg) "/>
</bind>
</comp>

<comp id="435" class="1004" name="ctx_state_1_0_phi_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="2"/>
<pin id="437" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="438" dir="0" index="2" bw="32" slack="4"/>
<pin id="439" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="440" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_1_0/6 "/>
</bind>
</comp>

<comp id="442" class="1005" name="ctx_state_2_0_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="3"/>
<pin id="444" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_2_0 (phireg) "/>
</bind>
</comp>

<comp id="445" class="1004" name="ctx_state_2_0_phi_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="2"/>
<pin id="447" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="448" dir="0" index="2" bw="32" slack="4"/>
<pin id="449" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="450" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_2_0/6 "/>
</bind>
</comp>

<comp id="452" class="1005" name="ctx_state_3_0_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="3"/>
<pin id="454" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_3_0 (phireg) "/>
</bind>
</comp>

<comp id="455" class="1004" name="ctx_state_3_0_phi_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="2"/>
<pin id="457" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="32" slack="4"/>
<pin id="459" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="460" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_3_0/6 "/>
</bind>
</comp>

<comp id="462" class="1005" name="ctx_state_4_0_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="3"/>
<pin id="464" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_4_0 (phireg) "/>
</bind>
</comp>

<comp id="465" class="1004" name="ctx_state_4_0_phi_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="2"/>
<pin id="467" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="468" dir="0" index="2" bw="32" slack="4"/>
<pin id="469" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="470" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_4_0/6 "/>
</bind>
</comp>

<comp id="472" class="1005" name="ctx_state_5_0_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="3"/>
<pin id="474" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_5_0 (phireg) "/>
</bind>
</comp>

<comp id="475" class="1004" name="ctx_state_5_0_phi_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="2"/>
<pin id="477" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="478" dir="0" index="2" bw="32" slack="4"/>
<pin id="479" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="480" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_5_0/6 "/>
</bind>
</comp>

<comp id="482" class="1005" name="ctx_state_6_0_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="3"/>
<pin id="484" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_6_0 (phireg) "/>
</bind>
</comp>

<comp id="485" class="1004" name="ctx_state_6_0_phi_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="2"/>
<pin id="487" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="488" dir="0" index="2" bw="32" slack="4"/>
<pin id="489" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="490" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_6_0/6 "/>
</bind>
</comp>

<comp id="492" class="1005" name="ctx_state_7_0_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="3"/>
<pin id="494" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_state_7_0 (phireg) "/>
</bind>
</comp>

<comp id="495" class="1004" name="ctx_state_7_0_phi_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="2"/>
<pin id="497" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="498" dir="0" index="2" bw="32" slack="4"/>
<pin id="499" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="500" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ctx_state_7_0/6 "/>
</bind>
</comp>

<comp id="502" class="1005" name="i_3_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="3" slack="1"/>
<pin id="504" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="506" class="1004" name="i_3_phi_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="1"/>
<pin id="508" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="2" bw="3" slack="0"/>
<pin id="510" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="514" class="1004" name="grp_sha256_transform_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="256" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="1"/>
<pin id="517" dir="0" index="2" bw="32" slack="1"/>
<pin id="518" dir="0" index="3" bw="32" slack="1"/>
<pin id="519" dir="0" index="4" bw="32" slack="1"/>
<pin id="520" dir="0" index="5" bw="32" slack="1"/>
<pin id="521" dir="0" index="6" bw="32" slack="1"/>
<pin id="522" dir="0" index="7" bw="32" slack="1"/>
<pin id="523" dir="0" index="8" bw="32" slack="1"/>
<pin id="524" dir="0" index="9" bw="8" slack="0"/>
<pin id="525" dir="0" index="10" bw="32" slack="0"/>
<pin id="526" dir="1" index="11" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/2 call_ret/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="256" slack="0"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_0_ret4/3 ctx_state_0_ret/10 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="256" slack="0"/>
<pin id="544" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_1_ret5/3 ctx_state_1_ret/10 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="256" slack="0"/>
<pin id="548" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_2_ret6/3 ctx_state_2_ret/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="grp_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="256" slack="0"/>
<pin id="552" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_3_ret7/3 ctx_state_3_ret/10 "/>
</bind>
</comp>

<comp id="554" class="1004" name="grp_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="256" slack="0"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_4_ret8/3 ctx_state_4_ret/10 "/>
</bind>
</comp>

<comp id="558" class="1004" name="grp_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="256" slack="0"/>
<pin id="560" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_5_ret9/3 ctx_state_5_ret/10 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="256" slack="0"/>
<pin id="564" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_6_ret1/3 ctx_state_6_ret/10 "/>
</bind>
</comp>

<comp id="566" class="1004" name="grp_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="256" slack="0"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="ctx_state_7_ret1/3 ctx_state_7_ret/10 "/>
</bind>
</comp>

<comp id="570" class="1005" name="reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_0_ret4 ctx_state_0_ret "/>
</bind>
</comp>

<comp id="575" class="1005" name="reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="1"/>
<pin id="577" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_1_ret5 ctx_state_1_ret "/>
</bind>
</comp>

<comp id="580" class="1005" name="reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_2_ret6 ctx_state_2_ret "/>
</bind>
</comp>

<comp id="585" class="1005" name="reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="32" slack="1"/>
<pin id="587" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_3_ret7 ctx_state_3_ret "/>
</bind>
</comp>

<comp id="590" class="1005" name="reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="1"/>
<pin id="592" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_4_ret8 ctx_state_4_ret "/>
</bind>
</comp>

<comp id="595" class="1005" name="reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_5_ret9 ctx_state_5_ret "/>
</bind>
</comp>

<comp id="600" class="1005" name="reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="1"/>
<pin id="602" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_6_ret1 ctx_state_6_ret "/>
</bind>
</comp>

<comp id="605" class="1005" name="reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_state_7_ret1 ctx_state_7_ret "/>
</bind>
</comp>

<comp id="610" class="1004" name="icmp_ln113_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="0"/>
<pin id="612" dir="0" index="1" bw="32" slack="0"/>
<pin id="613" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/1 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln114_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln114/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="i_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/2 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_2_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="26" slack="0"/>
<pin id="629" dir="0" index="1" bw="32" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="0" index="3" bw="6" slack="0"/>
<pin id="632" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="icmp_ln122_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="26" slack="0"/>
<pin id="639" dir="0" index="1" bw="26" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln122/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln124_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln124/2 "/>
</bind>
</comp>

<comp id="648" class="1004" name="icmp_ln127_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="0"/>
<pin id="650" dir="0" index="1" bw="6" slack="0"/>
<pin id="651" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln127/4 "/>
</bind>
</comp>

<comp id="654" class="1004" name="i_5_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="6" slack="0"/>
<pin id="656" dir="0" index="1" bw="1" slack="0"/>
<pin id="657" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_5/4 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln128_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="6" slack="0"/>
<pin id="662" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln128/4 "/>
</bind>
</comp>

<comp id="665" class="1004" name="shl_ln134_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="32" slack="3"/>
<pin id="667" dir="0" index="1" bw="3" slack="0"/>
<pin id="668" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln134/4 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln134_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln134/4 "/>
</bind>
</comp>

<comp id="676" class="1004" name="icmp_ln134_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="3"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="add_ln134_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="32" slack="3"/>
<pin id="684" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/4 "/>
</bind>
</comp>

<comp id="686" class="1004" name="select_ln134_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="1" slack="0"/>
<pin id="688" dir="0" index="1" bw="32" slack="0"/>
<pin id="689" dir="0" index="2" bw="32" slack="3"/>
<pin id="690" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln134/4 "/>
</bind>
</comp>

<comp id="693" class="1004" name="trunc_ln134_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="3"/>
<pin id="695" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="trunc_ln134_2_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="3"/>
<pin id="698" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_2/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="trunc_ln134_1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="8" slack="0"/>
<pin id="701" dir="0" index="1" bw="5" slack="0"/>
<pin id="702" dir="0" index="2" bw="1" slack="0"/>
<pin id="703" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln134_1/4 "/>
</bind>
</comp>

<comp id="707" class="1004" name="trunc_ln134_3_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="3"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_3/4 "/>
</bind>
</comp>

<comp id="710" class="1004" name="trunc_ln134_4_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="3"/>
<pin id="712" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_4/4 "/>
</bind>
</comp>

<comp id="713" class="1004" name="trunc_ln134_5_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="16" slack="0"/>
<pin id="715" dir="0" index="1" bw="13" slack="0"/>
<pin id="716" dir="0" index="2" bw="1" slack="0"/>
<pin id="717" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln134_5/4 "/>
</bind>
</comp>

<comp id="721" class="1004" name="trunc_ln134_6_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="3"/>
<pin id="723" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_6/4 "/>
</bind>
</comp>

<comp id="724" class="1004" name="trunc_ln134_8_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="32" slack="3"/>
<pin id="726" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln134_8/4 "/>
</bind>
</comp>

<comp id="727" class="1004" name="trunc_ln134_7_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="24" slack="0"/>
<pin id="729" dir="0" index="1" bw="21" slack="0"/>
<pin id="730" dir="0" index="2" bw="1" slack="0"/>
<pin id="731" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln134_7/4 "/>
</bind>
</comp>

<comp id="735" class="1004" name="add_ln134_1_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="3"/>
<pin id="737" dir="0" index="1" bw="32" slack="0"/>
<pin id="738" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/4 "/>
</bind>
</comp>

<comp id="740" class="1004" name="add_ln135_1_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="24" slack="0"/>
<pin id="742" dir="0" index="1" bw="24" slack="0"/>
<pin id="743" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_1/4 "/>
</bind>
</comp>

<comp id="746" class="1004" name="add_ln135_2_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="16" slack="0"/>
<pin id="748" dir="0" index="1" bw="16" slack="0"/>
<pin id="749" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135_2/4 "/>
</bind>
</comp>

<comp id="752" class="1004" name="add_ln135_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="0"/>
<pin id="754" dir="0" index="1" bw="8" slack="0"/>
<pin id="755" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln135/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="trunc_ln1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="0"/>
<pin id="761" dir="0" index="1" bw="16" slack="0"/>
<pin id="762" dir="0" index="2" bw="5" slack="0"/>
<pin id="763" dir="0" index="3" bw="5" slack="0"/>
<pin id="764" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/4 "/>
</bind>
</comp>

<comp id="770" class="1004" name="trunc_ln2_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="8" slack="0"/>
<pin id="772" dir="0" index="1" bw="24" slack="0"/>
<pin id="773" dir="0" index="2" bw="6" slack="0"/>
<pin id="774" dir="0" index="3" bw="6" slack="0"/>
<pin id="775" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/4 "/>
</bind>
</comp>

<comp id="780" class="1004" name="trunc_ln3_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="8" slack="0"/>
<pin id="782" dir="0" index="1" bw="32" slack="0"/>
<pin id="783" dir="0" index="2" bw="6" slack="0"/>
<pin id="784" dir="0" index="3" bw="6" slack="0"/>
<pin id="785" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/4 "/>
</bind>
</comp>

<comp id="790" class="1004" name="trunc_ln139_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="0"/>
<pin id="792" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln139/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="trunc_ln5_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="8" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="0"/>
<pin id="797" dir="0" index="2" bw="5" slack="0"/>
<pin id="798" dir="0" index="3" bw="5" slack="0"/>
<pin id="799" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="804" class="1004" name="trunc_ln6_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="0"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="0" index="2" bw="6" slack="0"/>
<pin id="808" dir="0" index="3" bw="6" slack="0"/>
<pin id="809" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/4 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln7_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="8" slack="0"/>
<pin id="816" dir="0" index="1" bw="32" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="0" index="3" bw="6" slack="0"/>
<pin id="819" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="i_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="0"/>
<pin id="826" dir="0" index="1" bw="1" slack="0"/>
<pin id="827" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="830" class="1004" name="icmp_ln115_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="0" index="1" bw="32" slack="0"/>
<pin id="833" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln115/5 "/>
</bind>
</comp>

<comp id="836" class="1004" name="zext_ln117_fu_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="32" slack="0"/>
<pin id="838" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln117/5 "/>
</bind>
</comp>

<comp id="841" class="1004" name="zext_ln147_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="3" slack="0"/>
<pin id="843" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/11 "/>
</bind>
</comp>

<comp id="845" class="1004" name="icmp_ln147_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="3" slack="0"/>
<pin id="847" dir="0" index="1" bw="3" slack="0"/>
<pin id="848" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln147/11 "/>
</bind>
</comp>

<comp id="851" class="1004" name="i_6_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="3" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_6/11 "/>
</bind>
</comp>

<comp id="857" class="1004" name="trunc_ln149_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="3" slack="0"/>
<pin id="859" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149/11 "/>
</bind>
</comp>

<comp id="861" class="1004" name="shl_ln1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="5" slack="0"/>
<pin id="863" dir="0" index="1" bw="2" slack="0"/>
<pin id="864" dir="0" index="2" bw="1" slack="0"/>
<pin id="865" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/11 "/>
</bind>
</comp>

<comp id="869" class="1004" name="sub_ln149_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="4" slack="0"/>
<pin id="871" dir="0" index="1" bw="5" slack="0"/>
<pin id="872" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln149/11 "/>
</bind>
</comp>

<comp id="875" class="1004" name="zext_ln149_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="5" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149_1/11 "/>
</bind>
</comp>

<comp id="879" class="1004" name="lshr_ln149_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="0" index="1" bw="5" slack="0"/>
<pin id="882" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln149/11 "/>
</bind>
</comp>

<comp id="885" class="1004" name="trunc_ln149_1_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="32" slack="0"/>
<pin id="887" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln149_1/11 "/>
</bind>
</comp>

<comp id="889" class="1004" name="lshr_ln150_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="0" index="1" bw="5" slack="0"/>
<pin id="892" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln150/11 "/>
</bind>
</comp>

<comp id="895" class="1004" name="trunc_ln150_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="32" slack="0"/>
<pin id="897" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln150/11 "/>
</bind>
</comp>

<comp id="900" class="1004" name="xor_ln150_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="3" slack="0"/>
<pin id="902" dir="0" index="1" bw="3" slack="0"/>
<pin id="903" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln150/11 "/>
</bind>
</comp>

<comp id="906" class="1004" name="zext_ln150_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="3" slack="0"/>
<pin id="908" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/11 "/>
</bind>
</comp>

<comp id="911" class="1004" name="lshr_ln151_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="1"/>
<pin id="913" dir="0" index="1" bw="5" slack="0"/>
<pin id="914" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln151/11 "/>
</bind>
</comp>

<comp id="917" class="1004" name="trunc_ln151_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="0"/>
<pin id="919" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln151/11 "/>
</bind>
</comp>

<comp id="922" class="1004" name="or_ln_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="4" slack="0"/>
<pin id="924" dir="0" index="1" bw="1" slack="0"/>
<pin id="925" dir="0" index="2" bw="3" slack="0"/>
<pin id="926" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/11 "/>
</bind>
</comp>

<comp id="930" class="1004" name="zext_ln151_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="4" slack="0"/>
<pin id="932" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/11 "/>
</bind>
</comp>

<comp id="935" class="1004" name="lshr_ln152_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="32" slack="1"/>
<pin id="937" dir="0" index="1" bw="5" slack="0"/>
<pin id="938" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln152/11 "/>
</bind>
</comp>

<comp id="941" class="1004" name="trunc_ln152_fu_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="32" slack="0"/>
<pin id="943" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln152/11 "/>
</bind>
</comp>

<comp id="945" class="1004" name="lshr_ln153_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="0" index="1" bw="5" slack="0"/>
<pin id="948" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln153/11 "/>
</bind>
</comp>

<comp id="951" class="1004" name="trunc_ln153_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln153/11 "/>
</bind>
</comp>

<comp id="955" class="1004" name="lshr_ln154_fu_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="32" slack="1"/>
<pin id="957" dir="0" index="1" bw="5" slack="0"/>
<pin id="958" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln154/11 "/>
</bind>
</comp>

<comp id="961" class="1004" name="trunc_ln154_fu_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="32" slack="0"/>
<pin id="963" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln154/11 "/>
</bind>
</comp>

<comp id="965" class="1004" name="lshr_ln155_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="1"/>
<pin id="967" dir="0" index="1" bw="5" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln155/11 "/>
</bind>
</comp>

<comp id="971" class="1004" name="trunc_ln155_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln155/11 "/>
</bind>
</comp>

<comp id="975" class="1004" name="lshr_ln156_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="1"/>
<pin id="977" dir="0" index="1" bw="5" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln156/11 "/>
</bind>
</comp>

<comp id="981" class="1004" name="trunc_ln156_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="32" slack="0"/>
<pin id="983" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln156/11 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln149_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="3" slack="1"/>
<pin id="987" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln149/12 "/>
</bind>
</comp>

<comp id="990" class="1004" name="sext_ln152_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="3" slack="1"/>
<pin id="992" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln152/12 "/>
</bind>
</comp>

<comp id="993" class="1004" name="zext_ln152_fu_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="3" slack="0"/>
<pin id="995" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/12 "/>
</bind>
</comp>

<comp id="998" class="1004" name="or_ln3_fu_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="5" slack="0"/>
<pin id="1000" dir="0" index="1" bw="2" slack="0"/>
<pin id="1001" dir="0" index="2" bw="3" slack="2"/>
<pin id="1002" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/13 "/>
</bind>
</comp>

<comp id="1006" class="1004" name="zext_ln153_fu_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="5" slack="0"/>
<pin id="1008" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/13 "/>
</bind>
</comp>

<comp id="1011" class="1004" name="add_ln154_fu_1011">
<pin_list>
<pin id="1012" dir="0" index="0" bw="5" slack="0"/>
<pin id="1013" dir="0" index="1" bw="3" slack="2"/>
<pin id="1014" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln154/13 "/>
</bind>
</comp>

<comp id="1016" class="1004" name="zext_ln154_fu_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="5" slack="0"/>
<pin id="1018" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln154/13 "/>
</bind>
</comp>

<comp id="1021" class="1004" name="sext_ln155_fu_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="4" slack="3"/>
<pin id="1023" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln155/14 "/>
</bind>
</comp>

<comp id="1024" class="1004" name="zext_ln155_fu_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/14 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="sext_ln156_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="3"/>
<pin id="1031" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln156/14 "/>
</bind>
</comp>

<comp id="1032" class="1004" name="zext_ln156_fu_1032">
<pin_list>
<pin id="1033" dir="0" index="0" bw="3" slack="0"/>
<pin id="1034" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/14 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="p_read_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="32" slack="1"/>
<pin id="1039" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read "/>
</bind>
</comp>

<comp id="1043" class="1005" name="p_read_6_reg_1043">
<pin_list>
<pin id="1044" dir="0" index="0" bw="32" slack="1"/>
<pin id="1045" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_6 "/>
</bind>
</comp>

<comp id="1049" class="1005" name="p_read_7_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="32" slack="1"/>
<pin id="1051" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="1055" class="1005" name="p_read_8_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="32" slack="1"/>
<pin id="1057" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_8 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="p_read_9_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="1"/>
<pin id="1063" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read_9 "/>
</bind>
</comp>

<comp id="1067" class="1005" name="p_read58_reg_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="32" slack="1"/>
<pin id="1069" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read58 "/>
</bind>
</comp>

<comp id="1073" class="1005" name="p_read47_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="1"/>
<pin id="1075" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read47 "/>
</bind>
</comp>

<comp id="1079" class="1005" name="p_read26_reg_1079">
<pin_list>
<pin id="1080" dir="0" index="0" bw="32" slack="1"/>
<pin id="1081" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read26 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="p_read35_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="3"/>
<pin id="1087" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="p_read35 "/>
</bind>
</comp>

<comp id="1091" class="1005" name="ctx_bitlen_0_read_1_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="32" slack="3"/>
<pin id="1093" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="ctx_bitlen_0_read_1 "/>
</bind>
</comp>

<comp id="1100" class="1005" name="ctx_datalen_read_2_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="32" slack="1"/>
<pin id="1102" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ctx_datalen_read_2 "/>
</bind>
</comp>

<comp id="1110" class="1005" name="icmp_ln113_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="1" slack="3"/>
<pin id="1112" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln113 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="i_4_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="0"/>
<pin id="1116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="i_5_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="0"/>
<pin id="1127" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="trunc_ln2_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="8" slack="1"/>
<pin id="1132" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="trunc_ln3_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="8" slack="1"/>
<pin id="1137" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="1140" class="1005" name="trunc_ln139_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="8" slack="2"/>
<pin id="1142" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln139 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="trunc_ln5_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="8" slack="2"/>
<pin id="1147" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="trunc_ln6_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="8" slack="3"/>
<pin id="1152" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="trunc_ln7_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="3"/>
<pin id="1157" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="i_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="1168" class="1005" name="zext_ln147_reg_1168">
<pin_list>
<pin id="1169" dir="0" index="0" bw="5" slack="2"/>
<pin id="1170" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln147 "/>
</bind>
</comp>

<comp id="1176" class="1005" name="i_6_reg_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="3" slack="0"/>
<pin id="1178" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="trunc_ln149_1_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="8" slack="1"/>
<pin id="1183" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln149_1 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="xor_ln150_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="3" slack="1"/>
<pin id="1188" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln150 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="or_ln_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="4" slack="3"/>
<pin id="1194" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="1197" class="1005" name="trunc_ln152_reg_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="8" slack="1"/>
<pin id="1199" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln152 "/>
</bind>
</comp>

<comp id="1202" class="1005" name="trunc_ln153_reg_1202">
<pin_list>
<pin id="1203" dir="0" index="0" bw="8" slack="2"/>
<pin id="1204" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln153 "/>
</bind>
</comp>

<comp id="1207" class="1005" name="trunc_ln154_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="8" slack="2"/>
<pin id="1209" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln154 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="trunc_ln155_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="8" slack="3"/>
<pin id="1214" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln155 "/>
</bind>
</comp>

<comp id="1217" class="1005" name="trunc_ln156_reg_1217">
<pin_list>
<pin id="1218" dir="0" index="0" bw="8" slack="3"/>
<pin id="1219" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln156 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="22" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="28" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="18" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="28" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="16" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="28" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="28" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="10" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="8" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="4" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="28" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="2" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="34" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="217"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="32" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="226"><net_src comp="218" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="232"><net_src comp="0" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="32" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="234"><net_src comp="227" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="242"><net_src comp="86" pin="0"/><net_sink comp="235" pin=2"/></net>

<net id="243"><net_src comp="235" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="249"><net_src comp="0" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="256"><net_src comp="244" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="262"><net_src comp="0" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="32" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="211" pin=4"/></net>

<net id="265"><net_src comp="257" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="271"><net_src comp="0" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="32" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="110" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="274"><net_src comp="266" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="280"><net_src comp="0" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="112" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="283"><net_src comp="275" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="289"><net_src comp="0" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="32" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="114" pin="0"/><net_sink comp="284" pin=2"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="116" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="301"><net_src comp="293" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="307"><net_src comp="0" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="32" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="118" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="310"><net_src comp="302" pin="3"/><net_sink comp="211" pin=2"/></net>

<net id="316"><net_src comp="0" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="32" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="70" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="319"><net_src comp="311" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="325"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="32" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="332"><net_src comp="320" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="32" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="333" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="350"><net_src comp="24" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="32" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="345" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="358"><net_src comp="24" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="359"><net_src comp="32" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="360"><net_src comp="353" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="366"><net_src comp="24" pin="0"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="32" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="361" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="374"><net_src comp="24" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="32" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="369" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="382"><net_src comp="24" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="32" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="390"><net_src comp="24" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="32" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="327" pin=2"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="412"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="431"><net_src comp="425" pin="4"/><net_sink comp="422" pin=0"/></net>

<net id="441"><net_src comp="435" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="451"><net_src comp="445" pin="4"/><net_sink comp="442" pin=0"/></net>

<net id="461"><net_src comp="455" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="471"><net_src comp="465" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="481"><net_src comp="475" pin="4"/><net_sink comp="472" pin=0"/></net>

<net id="491"><net_src comp="485" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="501"><net_src comp="495" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="505"><net_src comp="80" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="512"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="506" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="527"><net_src comp="64" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="528"><net_src comp="0" pin="0"/><net_sink comp="514" pin=9"/></net>

<net id="529"><net_src comp="26" pin="0"/><net_sink comp="514" pin=10"/></net>

<net id="530"><net_src comp="422" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="531"><net_src comp="432" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="532"><net_src comp="442" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="533"><net_src comp="452" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="534"><net_src comp="462" pin="1"/><net_sink comp="514" pin=5"/></net>

<net id="535"><net_src comp="472" pin="1"/><net_sink comp="514" pin=6"/></net>

<net id="536"><net_src comp="482" pin="1"/><net_sink comp="514" pin=7"/></net>

<net id="537"><net_src comp="492" pin="1"/><net_sink comp="514" pin=8"/></net>

<net id="541"><net_src comp="514" pin="11"/><net_sink comp="538" pin=0"/></net>

<net id="545"><net_src comp="514" pin="11"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="514" pin="11"/><net_sink comp="546" pin=0"/></net>

<net id="553"><net_src comp="514" pin="11"/><net_sink comp="550" pin=0"/></net>

<net id="557"><net_src comp="514" pin="11"/><net_sink comp="554" pin=0"/></net>

<net id="561"><net_src comp="514" pin="11"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="514" pin="11"/><net_sink comp="562" pin=0"/></net>

<net id="569"><net_src comp="514" pin="11"/><net_sink comp="566" pin=0"/></net>

<net id="573"><net_src comp="538" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="578"><net_src comp="542" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="583"><net_src comp="546" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="588"><net_src comp="550" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="593"><net_src comp="554" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="598"><net_src comp="558" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="603"><net_src comp="562" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="608"><net_src comp="566" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="614"><net_src comp="198" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="615"><net_src comp="30" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="619"><net_src comp="198" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="625"><net_src comp="396" pin="4"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="36" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="38" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="40" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="42" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="641"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="44" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="646"><net_src comp="621" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="652"><net_src comp="406" pin="4"/><net_sink comp="648" pin=0"/></net>

<net id="653"><net_src comp="68" pin="0"/><net_sink comp="648" pin=1"/></net>

<net id="658"><net_src comp="406" pin="4"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="72" pin="0"/><net_sink comp="654" pin=1"/></net>

<net id="663"><net_src comp="406" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="669"><net_src comp="74" pin="0"/><net_sink comp="665" pin=1"/></net>

<net id="674"><net_src comp="665" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="76" pin="0"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="670" pin="2"/><net_sink comp="676" pin=1"/></net>

<net id="685"><net_src comp="36" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="691"><net_src comp="676" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="686" pin=1"/></net>

<net id="704"><net_src comp="78" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="696" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="80" pin="0"/><net_sink comp="699" pin=2"/></net>

<net id="718"><net_src comp="82" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="710" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="80" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="732"><net_src comp="84" pin="0"/><net_sink comp="727" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="727" pin=1"/></net>

<net id="734"><net_src comp="80" pin="0"/><net_sink comp="727" pin=2"/></net>

<net id="739"><net_src comp="665" pin="2"/><net_sink comp="735" pin=1"/></net>

<net id="744"><net_src comp="727" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="721" pin="1"/><net_sink comp="740" pin=1"/></net>

<net id="750"><net_src comp="713" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="751"><net_src comp="707" pin="1"/><net_sink comp="746" pin=1"/></net>

<net id="756"><net_src comp="693" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="757"><net_src comp="699" pin="3"/><net_sink comp="752" pin=1"/></net>

<net id="758"><net_src comp="752" pin="2"/><net_sink comp="211" pin=1"/></net>

<net id="765"><net_src comp="88" pin="0"/><net_sink comp="759" pin=0"/></net>

<net id="766"><net_src comp="746" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="767"><net_src comp="54" pin="0"/><net_sink comp="759" pin=2"/></net>

<net id="768"><net_src comp="90" pin="0"/><net_sink comp="759" pin=3"/></net>

<net id="769"><net_src comp="759" pin="4"/><net_sink comp="211" pin=4"/></net>

<net id="776"><net_src comp="94" pin="0"/><net_sink comp="770" pin=0"/></net>

<net id="777"><net_src comp="740" pin="2"/><net_sink comp="770" pin=1"/></net>

<net id="778"><net_src comp="96" pin="0"/><net_sink comp="770" pin=2"/></net>

<net id="779"><net_src comp="98" pin="0"/><net_sink comp="770" pin=3"/></net>

<net id="786"><net_src comp="100" pin="0"/><net_sink comp="780" pin=0"/></net>

<net id="787"><net_src comp="735" pin="2"/><net_sink comp="780" pin=1"/></net>

<net id="788"><net_src comp="102" pin="0"/><net_sink comp="780" pin=2"/></net>

<net id="789"><net_src comp="42" pin="0"/><net_sink comp="780" pin=3"/></net>

<net id="793"><net_src comp="686" pin="3"/><net_sink comp="790" pin=0"/></net>

<net id="800"><net_src comp="100" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="801"><net_src comp="686" pin="3"/><net_sink comp="794" pin=1"/></net>

<net id="802"><net_src comp="54" pin="0"/><net_sink comp="794" pin=2"/></net>

<net id="803"><net_src comp="90" pin="0"/><net_sink comp="794" pin=3"/></net>

<net id="810"><net_src comp="100" pin="0"/><net_sink comp="804" pin=0"/></net>

<net id="811"><net_src comp="686" pin="3"/><net_sink comp="804" pin=1"/></net>

<net id="812"><net_src comp="96" pin="0"/><net_sink comp="804" pin=2"/></net>

<net id="813"><net_src comp="98" pin="0"/><net_sink comp="804" pin=3"/></net>

<net id="820"><net_src comp="100" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="686" pin="3"/><net_sink comp="814" pin=1"/></net>

<net id="822"><net_src comp="102" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="823"><net_src comp="42" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="828"><net_src comp="416" pin="4"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="36" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="834"><net_src comp="416" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="835"><net_src comp="104" pin="0"/><net_sink comp="830" pin=1"/></net>

<net id="839"><net_src comp="824" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="844"><net_src comp="506" pin="4"/><net_sink comp="841" pin=0"/></net>

<net id="849"><net_src comp="506" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="120" pin="0"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="506" pin="4"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="124" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="506" pin="4"/><net_sink comp="857" pin=0"/></net>

<net id="866"><net_src comp="126" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="867"><net_src comp="857" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="868"><net_src comp="80" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="873"><net_src comp="128" pin="0"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="861" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="883"><net_src comp="570" pin="1"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="875" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="888"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="575" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="894"><net_src comp="875" pin="1"/><net_sink comp="889" pin=1"/></net>

<net id="898"><net_src comp="889" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="904"><net_src comp="506" pin="4"/><net_sink comp="900" pin=0"/></net>

<net id="905"><net_src comp="120" pin="0"/><net_sink comp="900" pin=1"/></net>

<net id="909"><net_src comp="900" pin="2"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="320" pin=2"/></net>

<net id="915"><net_src comp="580" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="916"><net_src comp="875" pin="1"/><net_sink comp="911" pin=1"/></net>

<net id="920"><net_src comp="911" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="927"><net_src comp="130" pin="0"/><net_sink comp="922" pin=0"/></net>

<net id="928"><net_src comp="132" pin="0"/><net_sink comp="922" pin=1"/></net>

<net id="929"><net_src comp="506" pin="4"/><net_sink comp="922" pin=2"/></net>

<net id="933"><net_src comp="922" pin="3"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="939"><net_src comp="585" pin="1"/><net_sink comp="935" pin=0"/></net>

<net id="940"><net_src comp="875" pin="1"/><net_sink comp="935" pin=1"/></net>

<net id="944"><net_src comp="935" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="949"><net_src comp="590" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="950"><net_src comp="875" pin="1"/><net_sink comp="945" pin=1"/></net>

<net id="954"><net_src comp="945" pin="2"/><net_sink comp="951" pin=0"/></net>

<net id="959"><net_src comp="595" pin="1"/><net_sink comp="955" pin=0"/></net>

<net id="960"><net_src comp="875" pin="1"/><net_sink comp="955" pin=1"/></net>

<net id="964"><net_src comp="955" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="969"><net_src comp="600" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="875" pin="1"/><net_sink comp="965" pin=1"/></net>

<net id="974"><net_src comp="965" pin="2"/><net_sink comp="971" pin=0"/></net>

<net id="979"><net_src comp="605" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="875" pin="1"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="975" pin="2"/><net_sink comp="981" pin=0"/></net>

<net id="988"><net_src comp="502" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="996"><net_src comp="990" pin="1"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="353" pin=2"/></net>

<net id="1003"><net_src comp="126" pin="0"/><net_sink comp="998" pin=0"/></net>

<net id="1004"><net_src comp="134" pin="0"/><net_sink comp="998" pin=1"/></net>

<net id="1005"><net_src comp="502" pin="1"/><net_sink comp="998" pin=2"/></net>

<net id="1009"><net_src comp="998" pin="3"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="1015"><net_src comp="136" pin="0"/><net_sink comp="1011" pin=0"/></net>

<net id="1019"><net_src comp="1011" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="1027"><net_src comp="1021" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="1035"><net_src comp="1029" pin="1"/><net_sink comp="1032" pin=0"/></net>

<net id="1036"><net_src comp="1032" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="1040"><net_src comp="138" pin="2"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="514" pin=8"/></net>

<net id="1042"><net_src comp="1037" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1046"><net_src comp="144" pin="2"/><net_sink comp="1043" pin=0"/></net>

<net id="1047"><net_src comp="1043" pin="1"/><net_sink comp="514" pin=7"/></net>

<net id="1048"><net_src comp="1043" pin="1"/><net_sink comp="485" pin=2"/></net>

<net id="1052"><net_src comp="150" pin="2"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="514" pin=6"/></net>

<net id="1054"><net_src comp="1049" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="1058"><net_src comp="156" pin="2"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="514" pin=5"/></net>

<net id="1060"><net_src comp="1055" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="1064"><net_src comp="162" pin="2"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="514" pin=4"/></net>

<net id="1066"><net_src comp="1061" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="1070"><net_src comp="168" pin="2"/><net_sink comp="1067" pin=0"/></net>

<net id="1071"><net_src comp="1067" pin="1"/><net_sink comp="514" pin=3"/></net>

<net id="1072"><net_src comp="1067" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="1076"><net_src comp="174" pin="2"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="514" pin=2"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="1082"><net_src comp="180" pin="2"/><net_sink comp="1079" pin=0"/></net>

<net id="1083"><net_src comp="1079" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="1084"><net_src comp="1079" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="1088"><net_src comp="186" pin="2"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="1090"><net_src comp="1085" pin="1"/><net_sink comp="686" pin=2"/></net>

<net id="1094"><net_src comp="192" pin="2"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="1096"><net_src comp="1091" pin="1"/><net_sink comp="693" pin=0"/></net>

<net id="1097"><net_src comp="1091" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1098"><net_src comp="1091" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1099"><net_src comp="1091" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="1103"><net_src comp="198" pin="2"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="1105"><net_src comp="1100" pin="1"/><net_sink comp="665" pin=0"/></net>

<net id="1106"><net_src comp="1100" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="1107"><net_src comp="1100" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="1108"><net_src comp="1100" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1109"><net_src comp="1100" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1113"><net_src comp="610" pin="2"/><net_sink comp="1110" pin=0"/></net>

<net id="1117"><net_src comp="621" pin="2"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1128"><net_src comp="654" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="406" pin=2"/></net>

<net id="1133"><net_src comp="770" pin="4"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="1138"><net_src comp="780" pin="4"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1143"><net_src comp="790" pin="1"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="1148"><net_src comp="794" pin="4"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1153"><net_src comp="804" pin="4"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="211" pin=4"/></net>

<net id="1158"><net_src comp="814" pin="4"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="211" pin=1"/></net>

<net id="1163"><net_src comp="824" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1171"><net_src comp="841" pin="1"/><net_sink comp="1168" pin=0"/></net>

<net id="1172"><net_src comp="1168" pin="1"/><net_sink comp="1011" pin=1"/></net>

<net id="1179"><net_src comp="851" pin="2"/><net_sink comp="1176" pin=0"/></net>

<net id="1180"><net_src comp="1176" pin="1"/><net_sink comp="506" pin=2"/></net>

<net id="1184"><net_src comp="885" pin="1"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1189"><net_src comp="900" pin="2"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="990" pin=0"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="1029" pin=0"/></net>

<net id="1195"><net_src comp="922" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="1021" pin=0"/></net>

<net id="1200"><net_src comp="941" pin="1"/><net_sink comp="1197" pin=0"/></net>

<net id="1201"><net_src comp="1197" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="1205"><net_src comp="951" pin="1"/><net_sink comp="1202" pin=0"/></net>

<net id="1206"><net_src comp="1202" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1210"><net_src comp="961" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="1215"><net_src comp="971" pin="1"/><net_sink comp="1212" pin=0"/></net>

<net id="1216"><net_src comp="1212" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="1220"><net_src comp="981" pin="1"/><net_sink comp="1217" pin=0"/></net>

<net id="1221"><net_src comp="1217" pin="1"/><net_sink comp="327" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ctx_data | {1 2 4 5 6 7 8 }
	Port: hash | {11 12 13 14 }
	Port: k | {}
 - Input state : 
	Port: sha256_final : ctx_data | {2 3 9 10 }
	Port: sha256_final : ctx_datalen_read | {1 }
	Port: sha256_final : ctx_bitlen_0_read | {1 }
	Port: sha256_final : p_read3 | {1 }
	Port: sha256_final : p_read2 | {1 }
	Port: sha256_final : p_read4 | {1 }
	Port: sha256_final : p_read5 | {1 }
	Port: sha256_final : p_read6 | {1 }
	Port: sha256_final : p_read7 | {1 }
	Port: sha256_final : p_read8 | {1 }
	Port: sha256_final : p_read9 | {1 }
	Port: sha256_final : p_read10 | {1 }
	Port: sha256_final : k | {2 3 9 10 }
  - Chain level:
	State 1
		ctx_data_addr : 1
		store_ln114 : 2
		br_ln113 : 1
	State 2
		i_4 : 1
		tmp_2 : 2
		icmp_ln122 : 3
		br_ln122 : 4
		zext_ln124 : 2
		ctx_data_addr_2 : 3
		store_ln124 : 4
		empty_10 : 1
	State 3
		ctx_state_0_ret4 : 1
		ctx_state_1_ret5 : 1
		ctx_state_2_ret6 : 1
		ctx_state_3_ret7 : 1
		ctx_state_4_ret8 : 1
		ctx_state_5_ret9 : 1
		ctx_state_6_ret1 : 1
		ctx_state_7_ret1 : 1
	State 4
		icmp_ln127 : 1
		i_5 : 1
		br_ln127 : 2
		zext_ln128 : 1
		ctx_data_addr_6 : 2
		store_ln128 : 3
		select_ln134 : 1
		trunc_ln134_1 : 1
		trunc_ln134_5 : 1
		trunc_ln134_7 : 1
		add_ln135_1 : 2
		add_ln135_2 : 2
		add_ln135 : 2
		store_ln135 : 3
		trunc_ln1 : 3
		store_ln136 : 4
		trunc_ln2 : 3
		trunc_ln3 : 1
		trunc_ln139 : 2
		trunc_ln5 : 2
		trunc_ln6 : 2
		trunc_ln7 : 2
	State 5
		i : 1
		icmp_ln115 : 1
		br_ln115 : 2
		zext_ln117 : 2
		ctx_data_addr_1 : 3
		store_ln117 : 4
		empty : 1
	State 6
		store_ln137 : 1
		store_ln138 : 1
	State 7
		store_ln139 : 1
		store_ln140 : 1
	State 8
		store_ln141 : 1
		store_ln142 : 1
	State 9
	State 10
		ctx_state_0_ret : 1
		ctx_state_1_ret : 1
		ctx_state_2_ret : 1
		ctx_state_3_ret : 1
		ctx_state_4_ret : 1
		ctx_state_5_ret : 1
		ctx_state_6_ret : 1
		ctx_state_7_ret : 1
	State 11
		zext_ln147 : 1
		icmp_ln147 : 1
		i_6 : 1
		br_ln147 : 2
		trunc_ln149 : 1
		shl_ln1 : 2
		sub_ln149 : 3
		zext_ln149_1 : 4
		lshr_ln149 : 5
		trunc_ln149_1 : 6
		lshr_ln150 : 5
		trunc_ln150 : 6
		xor_ln150 : 1
		zext_ln150 : 1
		hash_addr_1 : 2
		store_ln150 : 7
		lshr_ln151 : 5
		trunc_ln151 : 6
		or_ln : 1
		zext_ln151 : 2
		hash_addr_2 : 3
		store_ln151 : 7
		lshr_ln152 : 5
		trunc_ln152 : 6
		lshr_ln153 : 5
		trunc_ln153 : 6
		lshr_ln154 : 5
		trunc_ln154 : 6
		lshr_ln155 : 5
		trunc_ln155 : 6
		lshr_ln156 : 5
		trunc_ln156 : 6
	State 12
		hash_addr : 1
		store_ln149 : 2
		zext_ln152 : 1
		hash_addr_3 : 2
		store_ln152 : 3
	State 13
		zext_ln153 : 1
		hash_addr_4 : 2
		store_ln153 : 3
		zext_ln154 : 1
		hash_addr_5 : 2
		store_ln154 : 3
	State 14
		zext_ln155 : 1
		hash_addr_6 : 2
		store_ln155 : 3
		zext_ln156 : 1
		hash_addr_7 : 2
		store_ln156 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|---------|---------|
| Operation|         Functional Unit         |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   call   |   grp_sha256_transform_fu_514   |    2    | 12.9109 |   902   |   1269  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        lshr_ln149_fu_879        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln150_fu_889        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln151_fu_911        |    0    |    0    |    0    |   101   |    0    |
|   lshr   |        lshr_ln152_fu_935        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln153_fu_945        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln154_fu_955        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln155_fu_965        |    0    |    0    |    0    |   101   |    0    |
|          |        lshr_ln156_fu_975        |    0    |    0    |    0    |   101   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            i_4_fu_621           |    0    |    0    |    0    |    39   |    0    |
|          |            i_5_fu_654           |    0    |    0    |    0    |    15   |    0    |
|          |         add_ln134_fu_681        |    0    |    0    |    0    |    39   |    0    |
|          |        add_ln134_1_fu_735       |    0    |    0    |    0    |    39   |    0    |
|    add   |        add_ln135_1_fu_740       |    0    |    0    |    0    |    31   |    0    |
|          |        add_ln135_2_fu_746       |    0    |    0    |    0    |    23   |    0    |
|          |         add_ln135_fu_752        |    0    |    0    |    0    |    15   |    0    |
|          |             i_fu_824            |    0    |    0    |    0    |    39   |    0    |
|          |            i_6_fu_851           |    0    |    0    |    0    |    12   |    0    |
|          |        add_ln154_fu_1011        |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        icmp_ln113_fu_610        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln122_fu_637        |    0    |    0    |    0    |    18   |    0    |
|   icmp   |        icmp_ln127_fu_648        |    0    |    0    |    0    |    11   |    0    |
|          |        icmp_ln134_fu_676        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln115_fu_830        |    0    |    0    |    0    |    18   |    0    |
|          |        icmp_ln147_fu_845        |    0    |    0    |    0    |    9    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    xor   |         xor_ln134_fu_670        |    0    |    0    |    0    |    32   |    0    |
|          |         xor_ln150_fu_900        |    0    |    0    |    0    |    3    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|  select  |       select_ln134_fu_686       |    0    |    0    |    0    |    32   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    sub   |         sub_ln149_fu_869        |    0    |    0    |    0    |    15   |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        p_read_read_fu_138       |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_6_read_fu_144      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_7_read_fu_150      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_8_read_fu_156      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read_9_read_fu_162      |    0    |    0    |    0    |    0    |    0    |
|   read   |       p_read58_read_fu_168      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read47_read_fu_174      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read26_read_fu_180      |    0    |    0    |    0    |    0    |    0    |
|          |       p_read35_read_fu_186      |    0    |    0    |    0    |    0    |    0    |
|          | ctx_bitlen_0_read_1_read_fu_192 |    0    |    0    |    0    |    0    |    0    |
|          |  ctx_datalen_read_2_read_fu_198 |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |            grp_fu_538           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_542           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_546           |    0    |    0    |    0    |    0    |    0    |
|extractvalue|            grp_fu_550           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_554           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_558           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_562           |    0    |    0    |    0    |    0    |    0    |
|          |            grp_fu_566           |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        zext_ln114_fu_616        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln124_fu_643        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln128_fu_660        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln117_fu_836        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln147_fu_841        |    0    |    0    |    0    |    0    |    0    |
|          |       zext_ln149_1_fu_875       |    0    |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln150_fu_906        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln151_fu_930        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln149_fu_985        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln152_fu_993        |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln153_fu_1006       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln154_fu_1016       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln155_fu_1024       |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln156_fu_1032       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |           tmp_2_fu_627          |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln1_fu_759        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln2_fu_770        |    0    |    0    |    0    |    0    |    0    |
|partselect|         trunc_ln3_fu_780        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln5_fu_794        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln6_fu_804        |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln7_fu_814        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|    shl   |         shl_ln134_fu_665        |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        trunc_ln134_fu_693       |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_2_fu_696      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_3_fu_707      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_4_fu_710      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_6_fu_721      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_8_fu_724      |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln139_fu_790       |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln149_fu_857       |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln149_1_fu_885      |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln150_fu_895       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln151_fu_917       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln152_fu_941       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln153_fu_951       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln154_fu_961       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln155_fu_971       |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln156_fu_981       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |       trunc_ln134_1_fu_699      |    0    |    0    |    0    |    0    |    0    |
|          |       trunc_ln134_5_fu_713      |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|       trunc_ln134_7_fu_727      |    0    |    0    |    0    |    0    |    0    |
|          |          shl_ln1_fu_861         |    0    |    0    |    0    |    0    |    0    |
|          |           or_ln_fu_922          |    0    |    0    |    0    |    0    |    0    |
|          |          or_ln3_fu_998          |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|          |        sext_ln152_fu_990        |    0    |    0    |    0    |    0    |    0    |
|   sext   |        sext_ln155_fu_1021       |    0    |    0    |    0    |    0    |    0    |
|          |        sext_ln156_fu_1029       |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                 |    2    | 12.9109 |   902   |   2518  |    0    |
|----------|---------------------------------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|ctx_bitlen_0_read_1_reg_1091|   32   |
| ctx_datalen_read_2_reg_1100|   32   |
|    ctx_state_0_0_reg_422   |   32   |
|    ctx_state_1_0_reg_432   |   32   |
|    ctx_state_2_0_reg_442   |   32   |
|    ctx_state_3_0_reg_452   |   32   |
|    ctx_state_4_0_reg_462   |   32   |
|    ctx_state_5_0_reg_472   |   32   |
|    ctx_state_6_0_reg_482   |   32   |
|    ctx_state_7_0_reg_492   |   32   |
|       i_0_in_reg_413       |   32   |
|       i_1_in_reg_393       |   32   |
|         i_2_reg_402        |    6   |
|         i_3_reg_502        |    3   |
|        i_4_reg_1114        |   32   |
|        i_5_reg_1125        |    6   |
|        i_6_reg_1176        |    3   |
|         i_reg_1160         |   32   |
|     icmp_ln113_reg_1110    |    1   |
|       or_ln_reg_1192       |    4   |
|      p_read26_reg_1079     |   32   |
|      p_read35_reg_1085     |   32   |
|      p_read47_reg_1073     |   32   |
|      p_read58_reg_1067     |   32   |
|      p_read_6_reg_1043     |   32   |
|      p_read_7_reg_1049     |   32   |
|      p_read_8_reg_1055     |   32   |
|      p_read_9_reg_1061     |   32   |
|       p_read_reg_1037      |   32   |
|           reg_570          |   32   |
|           reg_575          |   32   |
|           reg_580          |   32   |
|           reg_585          |   32   |
|           reg_590          |   32   |
|           reg_595          |   32   |
|           reg_600          |   32   |
|           reg_605          |   32   |
|    trunc_ln139_reg_1140    |    8   |
|   trunc_ln149_1_reg_1181   |    8   |
|    trunc_ln152_reg_1197    |    8   |
|    trunc_ln153_reg_1202    |    8   |
|    trunc_ln154_reg_1207    |    8   |
|    trunc_ln155_reg_1212    |    8   |
|    trunc_ln156_reg_1217    |    8   |
|     trunc_ln2_reg_1130     |    8   |
|     trunc_ln3_reg_1135     |    8   |
|     trunc_ln5_reg_1145     |    8   |
|     trunc_ln6_reg_1150     |    8   |
|     trunc_ln7_reg_1155     |    8   |
|     xor_ln150_reg_1186     |    3   |
|     zext_ln147_reg_1168    |    5   |
+----------------------------+--------+
|            Total           |  1119  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|      grp_access_fu_211      |  p0  |   7  |   6  |   42   ||    38   |
|      grp_access_fu_211      |  p1  |   6  |   8  |   48   ||    27   |
|      grp_access_fu_211      |  p2  |   5  |   0  |    0   ||    27   |
|      grp_access_fu_211      |  p4  |   5  |   6  |   30   ||    27   |
|      grp_access_fu_327      |  p0  |   4  |   6  |   24   ||    21   |
|      grp_access_fu_327      |  p1  |   4  |   8  |   32   ||    21   |
|      grp_access_fu_327      |  p2  |   4  |   0  |    0   ||    21   |
|      grp_access_fu_327      |  p4  |   4  |   6  |   24   ||    21   |
|         i_3_reg_502         |  p0  |   2  |   3  |    6   ||    9    |
| grp_sha256_transform_fu_514 |  p1  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p2  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p3  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p4  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p5  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p6  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p7  |   2  |  32  |   64   ||    9    |
| grp_sha256_transform_fu_514 |  p8  |   2  |  32  |   64   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   718  || 31.1042 ||   284   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   12   |   902  |  2518  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   284  |    -   |
|  Register |    -   |    -   |  1119  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |   44   |  2021  |  2802  |    0   |
+-----------+--------+--------+--------+--------+--------+
