# Lab 7: Verifying Your Custom Component Using System Console and `/dev/mem`

## Overview
In this lab, the custom component that was created using Platform Designer was tested again through the terminal by executing C code on the hardened processing system (HPS) to interact with the FPGA fabric.

### Questions 
#### What hex value was written to `base_period` to have a .125 sec base period?
`0x2` was written
#### What hex value was written to `base_period` to have a .5625 sec base period?
`0x9` was written
