
Lab3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026b8  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  080027c4  080027c4  000127c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002900  08002900  00020020  2**0
                  CONTENTS
  4 .ARM          00000000  08002900  08002900  00020020  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002900  08002900  00020020  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002900  08002900  00012900  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002904  08002904  00012904  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000020  20000000  08002908  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000c4  20000020  08002928  00020020  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000e4  08002928  000200e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020020  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009524  00000000  00000000  00020049  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bca  00000000  00000000  0002956d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a90  00000000  00000000  0002b138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000998  00000000  00000000  0002bbc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016bee  00000000  00000000  0002c560  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b5c5  00000000  00000000  0004314e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082623  00000000  00000000  0004e713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0d36  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a34  00000000  00000000  000d0d8c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000020 	.word	0x20000020
 8000128:	00000000 	.word	0x00000000
 800012c:	080027ac 	.word	0x080027ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000024 	.word	0x20000024
 8000148:	080027ac 	.word	0x080027ac

0800014c <display7SEG>:

#include "7SEG.h"
#include "main.h"

int led_buffer[4] = {0,0,0,0};
void display7SEG(int number){
 800014c:	b580      	push	{r7, lr}
 800014e:	b0c8      	sub	sp, #288	; 0x120
 8000150:	af00      	add	r7, sp, #0
 8000152:	1d3b      	adds	r3, r7, #4
 8000154:	6018      	str	r0, [r3, #0]
	int a[10][7] = {
 8000156:	f107 0308 	add.w	r3, r7, #8
 800015a:	4a42      	ldr	r2, [pc, #264]	; (8000264 <display7SEG+0x118>)
 800015c:	4618      	mov	r0, r3
 800015e:	4611      	mov	r1, r2
 8000160:	f44f 738c 	mov.w	r3, #280	; 0x118
 8000164:	461a      	mov	r2, r3
 8000166:	f002 fb0b 	bl	8002780 <memcpy>
		{0, 1, 0, 0, 0, 0, 0}, 	//6
		{0, 0, 0, 1, 1, 1, 1},	//7
		{0, 0, 0, 0, 0, 0, 0}, 	//8
		{0, 0, 0, 0, 1, 0, 0}   //9
	};
	HAL_GPIO_WritePin(GPIOB, seg_a_Pin, a[number][0]);
 800016a:	f107 0108 	add.w	r1, r7, #8
 800016e:	1d3b      	adds	r3, r7, #4
 8000170:	681a      	ldr	r2, [r3, #0]
 8000172:	4613      	mov	r3, r2
 8000174:	00db      	lsls	r3, r3, #3
 8000176:	1a9b      	subs	r3, r3, r2
 8000178:	009b      	lsls	r3, r3, #2
 800017a:	440b      	add	r3, r1
 800017c:	681b      	ldr	r3, [r3, #0]
 800017e:	b2db      	uxtb	r3, r3
 8000180:	461a      	mov	r2, r3
 8000182:	2108      	movs	r1, #8
 8000184:	4838      	ldr	r0, [pc, #224]	; (8000268 <display7SEG+0x11c>)
 8000186:	f001 fae2 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_b_Pin, a[number][1]);
 800018a:	f107 0108 	add.w	r1, r7, #8
 800018e:	1d3b      	adds	r3, r7, #4
 8000190:	681a      	ldr	r2, [r3, #0]
 8000192:	4613      	mov	r3, r2
 8000194:	00db      	lsls	r3, r3, #3
 8000196:	1a9b      	subs	r3, r3, r2
 8000198:	009b      	lsls	r3, r3, #2
 800019a:	440b      	add	r3, r1
 800019c:	3304      	adds	r3, #4
 800019e:	681b      	ldr	r3, [r3, #0]
 80001a0:	b2db      	uxtb	r3, r3
 80001a2:	461a      	mov	r2, r3
 80001a4:	2110      	movs	r1, #16
 80001a6:	4830      	ldr	r0, [pc, #192]	; (8000268 <display7SEG+0x11c>)
 80001a8:	f001 fad1 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_c_Pin, a[number][2]);
 80001ac:	f107 0108 	add.w	r1, r7, #8
 80001b0:	1d3b      	adds	r3, r7, #4
 80001b2:	681a      	ldr	r2, [r3, #0]
 80001b4:	4613      	mov	r3, r2
 80001b6:	00db      	lsls	r3, r3, #3
 80001b8:	1a9b      	subs	r3, r3, r2
 80001ba:	009b      	lsls	r3, r3, #2
 80001bc:	440b      	add	r3, r1
 80001be:	3308      	adds	r3, #8
 80001c0:	681b      	ldr	r3, [r3, #0]
 80001c2:	b2db      	uxtb	r3, r3
 80001c4:	461a      	mov	r2, r3
 80001c6:	2120      	movs	r1, #32
 80001c8:	4827      	ldr	r0, [pc, #156]	; (8000268 <display7SEG+0x11c>)
 80001ca:	f001 fac0 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_d_Pin, a[number][3]);
 80001ce:	f107 0108 	add.w	r1, r7, #8
 80001d2:	1d3b      	adds	r3, r7, #4
 80001d4:	681a      	ldr	r2, [r3, #0]
 80001d6:	4613      	mov	r3, r2
 80001d8:	00db      	lsls	r3, r3, #3
 80001da:	1a9b      	subs	r3, r3, r2
 80001dc:	009b      	lsls	r3, r3, #2
 80001de:	440b      	add	r3, r1
 80001e0:	330c      	adds	r3, #12
 80001e2:	681b      	ldr	r3, [r3, #0]
 80001e4:	b2db      	uxtb	r3, r3
 80001e6:	461a      	mov	r2, r3
 80001e8:	2140      	movs	r1, #64	; 0x40
 80001ea:	481f      	ldr	r0, [pc, #124]	; (8000268 <display7SEG+0x11c>)
 80001ec:	f001 faaf 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_e_Pin, a[number][4]);
 80001f0:	f107 0108 	add.w	r1, r7, #8
 80001f4:	1d3b      	adds	r3, r7, #4
 80001f6:	681a      	ldr	r2, [r3, #0]
 80001f8:	4613      	mov	r3, r2
 80001fa:	00db      	lsls	r3, r3, #3
 80001fc:	1a9b      	subs	r3, r3, r2
 80001fe:	009b      	lsls	r3, r3, #2
 8000200:	440b      	add	r3, r1
 8000202:	3310      	adds	r3, #16
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	b2db      	uxtb	r3, r3
 8000208:	461a      	mov	r2, r3
 800020a:	2180      	movs	r1, #128	; 0x80
 800020c:	4816      	ldr	r0, [pc, #88]	; (8000268 <display7SEG+0x11c>)
 800020e:	f001 fa9e 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_f_Pin, a[number][5]);
 8000212:	f107 0108 	add.w	r1, r7, #8
 8000216:	1d3b      	adds	r3, r7, #4
 8000218:	681a      	ldr	r2, [r3, #0]
 800021a:	4613      	mov	r3, r2
 800021c:	00db      	lsls	r3, r3, #3
 800021e:	1a9b      	subs	r3, r3, r2
 8000220:	009b      	lsls	r3, r3, #2
 8000222:	440b      	add	r3, r1
 8000224:	3314      	adds	r3, #20
 8000226:	681b      	ldr	r3, [r3, #0]
 8000228:	b2db      	uxtb	r3, r3
 800022a:	461a      	mov	r2, r3
 800022c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000230:	480d      	ldr	r0, [pc, #52]	; (8000268 <display7SEG+0x11c>)
 8000232:	f001 fa8c 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, seg_g_Pin, a[number][6]);
 8000236:	f107 0108 	add.w	r1, r7, #8
 800023a:	1d3b      	adds	r3, r7, #4
 800023c:	681a      	ldr	r2, [r3, #0]
 800023e:	4613      	mov	r3, r2
 8000240:	00db      	lsls	r3, r3, #3
 8000242:	1a9b      	subs	r3, r3, r2
 8000244:	009b      	lsls	r3, r3, #2
 8000246:	440b      	add	r3, r1
 8000248:	3318      	adds	r3, #24
 800024a:	681b      	ldr	r3, [r3, #0]
 800024c:	b2db      	uxtb	r3, r3
 800024e:	461a      	mov	r2, r3
 8000250:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000254:	4804      	ldr	r0, [pc, #16]	; (8000268 <display7SEG+0x11c>)
 8000256:	f001 fa7a 	bl	800174e <HAL_GPIO_WritePin>

}
 800025a:	bf00      	nop
 800025c:	f507 7790 	add.w	r7, r7, #288	; 0x120
 8000260:	46bd      	mov	sp, r7
 8000262:	bd80      	pop	{r7, pc}
 8000264:	080027c4 	.word	0x080027c4
 8000268:	40010c00 	.word	0x40010c00

0800026c <update_display>:

void update_display(int* display_flag){
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
 8000272:	6078      	str	r0, [r7, #4]
	switch (*display_flag){
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	681b      	ldr	r3, [r3, #0]
 8000278:	2b03      	cmp	r3, #3
 800027a:	f200 8095 	bhi.w	80003a8 <update_display+0x13c>
 800027e:	a201      	add	r2, pc, #4	; (adr r2, 8000284 <update_display+0x18>)
 8000280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000284:	08000295 	.word	0x08000295
 8000288:	080002db 	.word	0x080002db
 800028c:	08000321 	.word	0x08000321
 8000290:	08000367 	.word	0x08000367
		case 0:{
			(*display_flag)++;
 8000294:	687b      	ldr	r3, [r7, #4]
 8000296:	681b      	ldr	r3, [r3, #0]
 8000298:	1c5a      	adds	r2, r3, #1
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin, GPIO_PIN_SET);
 800029e:	2201      	movs	r2, #1
 80002a0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002a4:	4843      	ldr	r0, [pc, #268]	; (80003b4 <update_display+0x148>)
 80002a6:	f001 fa52 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER2_Pin, GPIO_PIN_RESET);
 80002aa:	2200      	movs	r2, #0
 80002ac:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002b0:	4840      	ldr	r0, [pc, #256]	; (80003b4 <update_display+0x148>)
 80002b2:	f001 fa4c 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI1_Pin, GPIO_PIN_SET);
 80002b6:	2201      	movs	r2, #1
 80002b8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80002bc:	483d      	ldr	r0, [pc, #244]	; (80003b4 <update_display+0x148>)
 80002be:	f001 fa46 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI2_Pin, GPIO_PIN_SET);
 80002c2:	2201      	movs	r2, #1
 80002c4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80002c8:	483a      	ldr	r0, [pc, #232]	; (80003b4 <update_display+0x148>)
 80002ca:	f001 fa40 	bl	800174e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[1]);
 80002ce:	4b3a      	ldr	r3, [pc, #232]	; (80003b8 <update_display+0x14c>)
 80002d0:	685b      	ldr	r3, [r3, #4]
 80002d2:	4618      	mov	r0, r3
 80002d4:	f7ff ff3a 	bl	800014c <display7SEG>
			break;
 80002d8:	e067      	b.n	80003aa <update_display+0x13e>
		}
		case 1:{
			(*display_flag)++;
 80002da:	687b      	ldr	r3, [r7, #4]
 80002dc:	681b      	ldr	r3, [r3, #0]
 80002de:	1c5a      	adds	r2, r3, #1
 80002e0:	687b      	ldr	r3, [r7, #4]
 80002e2:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin, GPIO_PIN_SET);
 80002e4:	2201      	movs	r2, #1
 80002e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80002ea:	4832      	ldr	r0, [pc, #200]	; (80003b4 <update_display+0x148>)
 80002ec:	f001 fa2f 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER2_Pin, GPIO_PIN_SET);
 80002f0:	2201      	movs	r2, #1
 80002f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80002f6:	482f      	ldr	r0, [pc, #188]	; (80003b4 <update_display+0x148>)
 80002f8:	f001 fa29 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI1_Pin, GPIO_PIN_RESET);
 80002fc:	2200      	movs	r2, #0
 80002fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000302:	482c      	ldr	r0, [pc, #176]	; (80003b4 <update_display+0x148>)
 8000304:	f001 fa23 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI2_Pin, GPIO_PIN_SET);
 8000308:	2201      	movs	r2, #1
 800030a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800030e:	4829      	ldr	r0, [pc, #164]	; (80003b4 <update_display+0x148>)
 8000310:	f001 fa1d 	bl	800174e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[2]);
 8000314:	4b28      	ldr	r3, [pc, #160]	; (80003b8 <update_display+0x14c>)
 8000316:	689b      	ldr	r3, [r3, #8]
 8000318:	4618      	mov	r0, r3
 800031a:	f7ff ff17 	bl	800014c <display7SEG>
			break;
 800031e:	e044      	b.n	80003aa <update_display+0x13e>
		}
		case 2:{
			(*display_flag)++;
 8000320:	687b      	ldr	r3, [r7, #4]
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	1c5a      	adds	r2, r3, #1
 8000326:	687b      	ldr	r3, [r7, #4]
 8000328:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin, GPIO_PIN_SET);
 800032a:	2201      	movs	r2, #1
 800032c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000330:	4820      	ldr	r0, [pc, #128]	; (80003b4 <update_display+0x148>)
 8000332:	f001 fa0c 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER2_Pin, GPIO_PIN_SET);
 8000336:	2201      	movs	r2, #1
 8000338:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800033c:	481d      	ldr	r0, [pc, #116]	; (80003b4 <update_display+0x148>)
 800033e:	f001 fa06 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI1_Pin, GPIO_PIN_SET);
 8000342:	2201      	movs	r2, #1
 8000344:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000348:	481a      	ldr	r0, [pc, #104]	; (80003b4 <update_display+0x148>)
 800034a:	f001 fa00 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI2_Pin, GPIO_PIN_RESET);
 800034e:	2200      	movs	r2, #0
 8000350:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000354:	4817      	ldr	r0, [pc, #92]	; (80003b4 <update_display+0x148>)
 8000356:	f001 f9fa 	bl	800174e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[3]);
 800035a:	4b17      	ldr	r3, [pc, #92]	; (80003b8 <update_display+0x14c>)
 800035c:	68db      	ldr	r3, [r3, #12]
 800035e:	4618      	mov	r0, r3
 8000360:	f7ff fef4 	bl	800014c <display7SEG>
			break;
 8000364:	e021      	b.n	80003aa <update_display+0x13e>
		}
		case 3:{
			(*display_flag) = 0;
 8000366:	687b      	ldr	r3, [r7, #4]
 8000368:	2200      	movs	r2, #0
 800036a:	601a      	str	r2, [r3, #0]
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin, GPIO_PIN_RESET);
 800036c:	2200      	movs	r2, #0
 800036e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000372:	4810      	ldr	r0, [pc, #64]	; (80003b4 <update_display+0x148>)
 8000374:	f001 f9eb 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER2_Pin, GPIO_PIN_SET);
 8000378:	2201      	movs	r2, #1
 800037a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800037e:	480d      	ldr	r0, [pc, #52]	; (80003b4 <update_display+0x148>)
 8000380:	f001 f9e5 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI1_Pin, GPIO_PIN_SET);
 8000384:	2201      	movs	r2, #1
 8000386:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800038a:	480a      	ldr	r0, [pc, #40]	; (80003b4 <update_display+0x148>)
 800038c:	f001 f9df 	bl	800174e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI2_Pin, GPIO_PIN_SET);
 8000390:	2201      	movs	r2, #1
 8000392:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000396:	4807      	ldr	r0, [pc, #28]	; (80003b4 <update_display+0x148>)
 8000398:	f001 f9d9 	bl	800174e <HAL_GPIO_WritePin>
			display7SEG(led_buffer[0]);
 800039c:	4b06      	ldr	r3, [pc, #24]	; (80003b8 <update_display+0x14c>)
 800039e:	681b      	ldr	r3, [r3, #0]
 80003a0:	4618      	mov	r0, r3
 80003a2:	f7ff fed3 	bl	800014c <display7SEG>
			break;
 80003a6:	e000      	b.n	80003aa <update_display+0x13e>
		}
		default:{
			break;
 80003a8:	bf00      	nop
		}
	}
}
 80003aa:	bf00      	nop
 80003ac:	3708      	adds	r7, #8
 80003ae:	46bd      	mov	sp, r7
 80003b0:	bd80      	pop	{r7, pc}
 80003b2:	bf00      	nop
 80003b4:	40010c00 	.word	0x40010c00
 80003b8:	2000003c 	.word	0x2000003c

080003bc <Init7SEG>:

void Init7SEG(){
 80003bc:	b580      	push	{r7, lr}
 80003be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin, GPIO_PIN_RESET);
 80003c0:	2200      	movs	r2, #0
 80003c2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80003c6:	480e      	ldr	r0, [pc, #56]	; (8000400 <Init7SEG+0x44>)
 80003c8:	f001 f9c1 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER2_Pin, GPIO_PIN_SET);
 80003cc:	2201      	movs	r2, #1
 80003ce:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80003d2:	480b      	ldr	r0, [pc, #44]	; (8000400 <Init7SEG+0x44>)
 80003d4:	f001 f9bb 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI1_Pin, GPIO_PIN_SET);
 80003d8:	2201      	movs	r2, #1
 80003da:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80003de:	4808      	ldr	r0, [pc, #32]	; (8000400 <Init7SEG+0x44>)
 80003e0:	f001 f9b5 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, EN_7SEG_HORI2_Pin, GPIO_PIN_SET);
 80003e4:	2201      	movs	r2, #1
 80003e6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80003ea:	4805      	ldr	r0, [pc, #20]	; (8000400 <Init7SEG+0x44>)
 80003ec:	f001 f9af 	bl	800174e <HAL_GPIO_WritePin>
	display7SEG(led_buffer[0]);
 80003f0:	4b04      	ldr	r3, [pc, #16]	; (8000404 <Init7SEG+0x48>)
 80003f2:	681b      	ldr	r3, [r3, #0]
 80003f4:	4618      	mov	r0, r3
 80003f6:	f7ff fea9 	bl	800014c <display7SEG>
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
 80003fe:	bf00      	nop
 8000400:	40010c00 	.word	0x40010c00
 8000404:	2000003c 	.word	0x2000003c

08000408 <update_7seg_buffer>:

void update_7seg_buffer(int vertical, int horizontal){
 8000408:	b480      	push	{r7}
 800040a:	b083      	sub	sp, #12
 800040c:	af00      	add	r7, sp, #0
 800040e:	6078      	str	r0, [r7, #4]
 8000410:	6039      	str	r1, [r7, #0]
	led_buffer[0] = (int)vertical/10;
 8000412:	687b      	ldr	r3, [r7, #4]
 8000414:	4a2b      	ldr	r2, [pc, #172]	; (80004c4 <update_7seg_buffer+0xbc>)
 8000416:	fb82 1203 	smull	r1, r2, r2, r3
 800041a:	1092      	asrs	r2, r2, #2
 800041c:	17db      	asrs	r3, r3, #31
 800041e:	1ad3      	subs	r3, r2, r3
 8000420:	4a29      	ldr	r2, [pc, #164]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000422:	6013      	str	r3, [r2, #0]
	led_buffer[1] = vertical%10;
 8000424:	6879      	ldr	r1, [r7, #4]
 8000426:	4b27      	ldr	r3, [pc, #156]	; (80004c4 <update_7seg_buffer+0xbc>)
 8000428:	fb83 2301 	smull	r2, r3, r3, r1
 800042c:	109a      	asrs	r2, r3, #2
 800042e:	17cb      	asrs	r3, r1, #31
 8000430:	1ad2      	subs	r2, r2, r3
 8000432:	4613      	mov	r3, r2
 8000434:	009b      	lsls	r3, r3, #2
 8000436:	4413      	add	r3, r2
 8000438:	005b      	lsls	r3, r3, #1
 800043a:	1aca      	subs	r2, r1, r3
 800043c:	4b22      	ldr	r3, [pc, #136]	; (80004c8 <update_7seg_buffer+0xc0>)
 800043e:	605a      	str	r2, [r3, #4]
	led_buffer[2] = (int)horizontal/10;
 8000440:	683b      	ldr	r3, [r7, #0]
 8000442:	4a20      	ldr	r2, [pc, #128]	; (80004c4 <update_7seg_buffer+0xbc>)
 8000444:	fb82 1203 	smull	r1, r2, r2, r3
 8000448:	1092      	asrs	r2, r2, #2
 800044a:	17db      	asrs	r3, r3, #31
 800044c:	1ad3      	subs	r3, r2, r3
 800044e:	4a1e      	ldr	r2, [pc, #120]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000450:	6093      	str	r3, [r2, #8]
	led_buffer[3] = horizontal%10;
 8000452:	6839      	ldr	r1, [r7, #0]
 8000454:	4b1b      	ldr	r3, [pc, #108]	; (80004c4 <update_7seg_buffer+0xbc>)
 8000456:	fb83 2301 	smull	r2, r3, r3, r1
 800045a:	109a      	asrs	r2, r3, #2
 800045c:	17cb      	asrs	r3, r1, #31
 800045e:	1ad2      	subs	r2, r2, r3
 8000460:	4613      	mov	r3, r2
 8000462:	009b      	lsls	r3, r3, #2
 8000464:	4413      	add	r3, r2
 8000466:	005b      	lsls	r3, r3, #1
 8000468:	1aca      	subs	r2, r1, r3
 800046a:	4b17      	ldr	r3, [pc, #92]	; (80004c8 <update_7seg_buffer+0xc0>)
 800046c:	60da      	str	r2, [r3, #12]
	if(led_buffer[3] <= 0){
 800046e:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000470:	68db      	ldr	r3, [r3, #12]
 8000472:	2b00      	cmp	r3, #0
 8000474:	dc07      	bgt.n	8000486 <update_7seg_buffer+0x7e>
		led_buffer[3] = 0;
 8000476:	4b14      	ldr	r3, [pc, #80]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000478:	2200      	movs	r2, #0
 800047a:	60da      	str	r2, [r3, #12]
		led_buffer[2]--;
 800047c:	4b12      	ldr	r3, [pc, #72]	; (80004c8 <update_7seg_buffer+0xc0>)
 800047e:	689b      	ldr	r3, [r3, #8]
 8000480:	3b01      	subs	r3, #1
 8000482:	4a11      	ldr	r2, [pc, #68]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000484:	6093      	str	r3, [r2, #8]
	}
	if(led_buffer[2] <= 0){
 8000486:	4b10      	ldr	r3, [pc, #64]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000488:	689b      	ldr	r3, [r3, #8]
 800048a:	2b00      	cmp	r3, #0
 800048c:	dc02      	bgt.n	8000494 <update_7seg_buffer+0x8c>
		led_buffer[2] = 0;
 800048e:	4b0e      	ldr	r3, [pc, #56]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000490:	2200      	movs	r2, #0
 8000492:	609a      	str	r2, [r3, #8]
	}
	if(led_buffer[1] <= 0){
 8000494:	4b0c      	ldr	r3, [pc, #48]	; (80004c8 <update_7seg_buffer+0xc0>)
 8000496:	685b      	ldr	r3, [r3, #4]
 8000498:	2b00      	cmp	r3, #0
 800049a:	dc07      	bgt.n	80004ac <update_7seg_buffer+0xa4>
		led_buffer[0]--;
 800049c:	4b0a      	ldr	r3, [pc, #40]	; (80004c8 <update_7seg_buffer+0xc0>)
 800049e:	681b      	ldr	r3, [r3, #0]
 80004a0:	3b01      	subs	r3, #1
 80004a2:	4a09      	ldr	r2, [pc, #36]	; (80004c8 <update_7seg_buffer+0xc0>)
 80004a4:	6013      	str	r3, [r2, #0]
		led_buffer[1] = 0;
 80004a6:	4b08      	ldr	r3, [pc, #32]	; (80004c8 <update_7seg_buffer+0xc0>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	605a      	str	r2, [r3, #4]
	}
	if(led_buffer[0] <= 0){
 80004ac:	4b06      	ldr	r3, [pc, #24]	; (80004c8 <update_7seg_buffer+0xc0>)
 80004ae:	681b      	ldr	r3, [r3, #0]
 80004b0:	2b00      	cmp	r3, #0
 80004b2:	dc02      	bgt.n	80004ba <update_7seg_buffer+0xb2>
		led_buffer[0] = 0;
 80004b4:	4b04      	ldr	r3, [pc, #16]	; (80004c8 <update_7seg_buffer+0xc0>)
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
	}
}
 80004ba:	bf00      	nop
 80004bc:	370c      	adds	r7, #12
 80004be:	46bd      	mov	sp, r7
 80004c0:	bc80      	pop	{r7}
 80004c2:	4770      	bx	lr
 80004c4:	66666667 	.word	0x66666667
 80004c8:	2000003c 	.word	0x2000003c

080004cc <fsm_for_input_processing>:
	MODE4
};

enum SystemState mode = MODE1;

void fsm_for_input_processing(void){
 80004cc:	b580      	push	{r7, lr}
 80004ce:	af00      	add	r7, sp, #0
	switch(mode){
 80004d0:	4b35      	ldr	r3, [pc, #212]	; (80005a8 <fsm_for_input_processing+0xdc>)
 80004d2:	781b      	ldrb	r3, [r3, #0]
 80004d4:	2b03      	cmp	r3, #3
 80004d6:	d85c      	bhi.n	8000592 <fsm_for_input_processing+0xc6>
 80004d8:	a201      	add	r2, pc, #4	; (adr r2, 80004e0 <fsm_for_input_processing+0x14>)
 80004da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004de:	bf00      	nop
 80004e0:	080004f1 	.word	0x080004f1
 80004e4:	08000509 	.word	0x08000509
 80004e8:	0800053f 	.word	0x0800053f
 80004ec:	08000569 	.word	0x08000569
	case MODE1:
	{
		// Normal mode
		TrafficLight();
 80004f0:	f000 fa60 	bl	80009b4 <TrafficLight>
		if(is_button_pressed(0) == 1){
 80004f4:	2000      	movs	r0, #0
 80004f6:	f000 f8f3 	bl	80006e0 <is_button_pressed>
 80004fa:	4603      	mov	r3, r0
 80004fc:	2b01      	cmp	r3, #1
 80004fe:	d14a      	bne.n	8000596 <fsm_for_input_processing+0xca>
			mode = MODE2;
 8000500:	4b29      	ldr	r3, [pc, #164]	; (80005a8 <fsm_for_input_processing+0xdc>)
 8000502:	2201      	movs	r2, #1
 8000504:	701a      	strb	r2, [r3, #0]
			//INCREASE VALUE OF PORT A BY ONE UNIT
		}
		break;
 8000506:	e046      	b.n	8000596 <fsm_for_input_processing+0xca>
	}
	case MODE2:{
		// Modify RED
		update_7seg_buffer(GetRedCycle()/1000, 2);
 8000508:	f000 f938 	bl	800077c <GetRedCycle>
 800050c:	4603      	mov	r3, r0
 800050e:	4a27      	ldr	r2, [pc, #156]	; (80005ac <fsm_for_input_processing+0xe0>)
 8000510:	fb82 1203 	smull	r1, r2, r2, r3
 8000514:	1192      	asrs	r2, r2, #6
 8000516:	17db      	asrs	r3, r3, #31
 8000518:	1ad3      	subs	r3, r2, r3
 800051a:	2102      	movs	r1, #2
 800051c:	4618      	mov	r0, r3
 800051e:	f7ff ff73 	bl	8000408 <update_7seg_buffer>
		Scan4LEDs();
 8000522:	f000 f9d3 	bl	80008cc <Scan4LEDs>
		DisplayRedLight();
 8000526:	f000 f947 	bl	80007b8 <DisplayRedLight>
		if(is_button_pressed(0) == 1){
 800052a:	2000      	movs	r0, #0
 800052c:	f000 f8d8 	bl	80006e0 <is_button_pressed>
 8000530:	4603      	mov	r3, r0
 8000532:	2b01      	cmp	r3, #1
 8000534:	d131      	bne.n	800059a <fsm_for_input_processing+0xce>
			mode = MODE3;
 8000536:	4b1c      	ldr	r3, [pc, #112]	; (80005a8 <fsm_for_input_processing+0xdc>)
 8000538:	2202      	movs	r2, #2
 800053a:	701a      	strb	r2, [r3, #0]
		}
		break;
 800053c:	e02d      	b.n	800059a <fsm_for_input_processing+0xce>
	}
	case MODE3:{
		// Modify Yellow(Amber)
		update_7seg_buffer(GetYellowCycle(), 3);
 800053e:	f000 f927 	bl	8000790 <GetYellowCycle>
 8000542:	4603      	mov	r3, r0
 8000544:	2103      	movs	r1, #3
 8000546:	4618      	mov	r0, r3
 8000548:	f7ff ff5e 	bl	8000408 <update_7seg_buffer>
		Scan4LEDs();
 800054c:	f000 f9be 	bl	80008cc <Scan4LEDs>
		DisplayYellowLight();
 8000550:	f000 f954 	bl	80007fc <DisplayYellowLight>
		if(is_button_pressed(0) == 1){
 8000554:	2000      	movs	r0, #0
 8000556:	f000 f8c3 	bl	80006e0 <is_button_pressed>
 800055a:	4603      	mov	r3, r0
 800055c:	2b01      	cmp	r3, #1
 800055e:	d11e      	bne.n	800059e <fsm_for_input_processing+0xd2>
			mode = MODE4;
 8000560:	4b11      	ldr	r3, [pc, #68]	; (80005a8 <fsm_for_input_processing+0xdc>)
 8000562:	2203      	movs	r2, #3
 8000564:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000566:	e01a      	b.n	800059e <fsm_for_input_processing+0xd2>
	}
	case MODE4:{
		// Modify Green
		update_7seg_buffer(GetGreenCycle(), 4);
 8000568:	f000 f91c 	bl	80007a4 <GetGreenCycle>
 800056c:	4603      	mov	r3, r0
 800056e:	2104      	movs	r1, #4
 8000570:	4618      	mov	r0, r3
 8000572:	f7ff ff49 	bl	8000408 <update_7seg_buffer>
		Scan4LEDs();
 8000576:	f000 f9a9 	bl	80008cc <Scan4LEDs>
		DisplayGreenLight();
 800057a:	f000 f961 	bl	8000840 <DisplayGreenLight>
		if(is_button_pressed(0) == 1){
 800057e:	2000      	movs	r0, #0
 8000580:	f000 f8ae 	bl	80006e0 <is_button_pressed>
 8000584:	4603      	mov	r3, r0
 8000586:	2b01      	cmp	r3, #1
 8000588:	d10b      	bne.n	80005a2 <fsm_for_input_processing+0xd6>
			mode = MODE1;
 800058a:	4b07      	ldr	r3, [pc, #28]	; (80005a8 <fsm_for_input_processing+0xdc>)
 800058c:	2200      	movs	r2, #0
 800058e:	701a      	strb	r2, [r3, #0]
		}
		break;
 8000590:	e007      	b.n	80005a2 <fsm_for_input_processing+0xd6>
	}
	default:
		break;
 8000592:	bf00      	nop
 8000594:	e006      	b.n	80005a4 <fsm_for_input_processing+0xd8>
		break;
 8000596:	bf00      	nop
 8000598:	e004      	b.n	80005a4 <fsm_for_input_processing+0xd8>
		break;
 800059a:	bf00      	nop
 800059c:	e002      	b.n	80005a4 <fsm_for_input_processing+0xd8>
		break;
 800059e:	bf00      	nop
 80005a0:	e000      	b.n	80005a4 <fsm_for_input_processing+0xd8>
		break;
 80005a2:	bf00      	nop
	}
}
 80005a4:	bf00      	nop
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	2000004c 	.word	0x2000004c
 80005ac:	10624dd3 	.word	0x10624dd3

080005b0 <button_reading>:
//we define counter for automatically increasing the value
//after the button is pressed more than 1 second.
static uint16_t counterForButtonPress1s[N0_OF_BUTTONS];
int hold_counter = 0;

void button_reading(void){
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0
//				flagForButtonPress1s[i] = 0;
//			}
//	}
	/* Sample code end here */

	for (int i=0; i< N0_OF_BUTTONS; i++){
 80005b6:	2300      	movs	r3, #0
 80005b8:	607b      	str	r3, [r7, #4]
 80005ba:	e076      	b.n	80006aa <button_reading+0xfa>
		// 3 button buffer for debouncing
		debounceButtonBuffer0[i] = debounceButtonBuffer1[i];
 80005bc:	4a3f      	ldr	r2, [pc, #252]	; (80006bc <button_reading+0x10c>)
 80005be:	687b      	ldr	r3, [r7, #4]
 80005c0:	4413      	add	r3, r2
 80005c2:	7819      	ldrb	r1, [r3, #0]
 80005c4:	4a3e      	ldr	r2, [pc, #248]	; (80006c0 <button_reading+0x110>)
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	4413      	add	r3, r2
 80005ca:	460a      	mov	r2, r1
 80005cc:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer1[i] = debounceButtonBuffer2[i];
 80005ce:	4a3d      	ldr	r2, [pc, #244]	; (80006c4 <button_reading+0x114>)
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	4413      	add	r3, r2
 80005d4:	7819      	ldrb	r1, [r3, #0]
 80005d6:	4a39      	ldr	r2, [pc, #228]	; (80006bc <button_reading+0x10c>)
 80005d8:	687b      	ldr	r3, [r7, #4]
 80005da:	4413      	add	r3, r2
 80005dc:	460a      	mov	r2, r1
 80005de:	701a      	strb	r2, [r3, #0]
		debounceButtonBuffer2[i] = HAL_GPIO_ReadPin(GPIOB, BUTTON1_Pin);
 80005e0:	2101      	movs	r1, #1
 80005e2:	4839      	ldr	r0, [pc, #228]	; (80006c8 <button_reading+0x118>)
 80005e4:	f001 f89c 	bl	8001720 <HAL_GPIO_ReadPin>
 80005e8:	4603      	mov	r3, r0
 80005ea:	4619      	mov	r1, r3
 80005ec:	4a35      	ldr	r2, [pc, #212]	; (80006c4 <button_reading+0x114>)
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	4413      	add	r3, r2
 80005f2:	460a      	mov	r2, r1
 80005f4:	701a      	strb	r2, [r3, #0]

		//If a button is pressed, start counting
		if( (debounceButtonBuffer1[i] == debounceButtonBuffer2[i]) && (debounceButtonBuffer0[i] == debounceButtonBuffer1[i]) ){
 80005f6:	4a31      	ldr	r2, [pc, #196]	; (80006bc <button_reading+0x10c>)
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	4413      	add	r3, r2
 80005fc:	781a      	ldrb	r2, [r3, #0]
 80005fe:	4931      	ldr	r1, [pc, #196]	; (80006c4 <button_reading+0x114>)
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	440b      	add	r3, r1
 8000604:	781b      	ldrb	r3, [r3, #0]
 8000606:	429a      	cmp	r2, r3
 8000608:	d14c      	bne.n	80006a4 <button_reading+0xf4>
 800060a:	4a2d      	ldr	r2, [pc, #180]	; (80006c0 <button_reading+0x110>)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	4413      	add	r3, r2
 8000610:	781a      	ldrb	r2, [r3, #0]
 8000612:	492a      	ldr	r1, [pc, #168]	; (80006bc <button_reading+0x10c>)
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	440b      	add	r3, r1
 8000618:	781b      	ldrb	r3, [r3, #0]
 800061a:	429a      	cmp	r2, r3
 800061c:	d142      	bne.n	80006a4 <button_reading+0xf4>
			//Processing for pressing and releasing
			if(debounceButtonBuffer3[i] != debounceButtonBuffer2[i]){
 800061e:	4a2b      	ldr	r2, [pc, #172]	; (80006cc <button_reading+0x11c>)
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	4413      	add	r3, r2
 8000624:	781a      	ldrb	r2, [r3, #0]
 8000626:	4927      	ldr	r1, [pc, #156]	; (80006c4 <button_reading+0x114>)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	440b      	add	r3, r1
 800062c:	781b      	ldrb	r3, [r3, #0]
 800062e:	429a      	cmp	r2, r3
 8000630:	d019      	beq.n	8000666 <button_reading+0xb6>
				debounceButtonBuffer3[i] = debounceButtonBuffer2[i];
 8000632:	4a24      	ldr	r2, [pc, #144]	; (80006c4 <button_reading+0x114>)
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	4413      	add	r3, r2
 8000638:	7819      	ldrb	r1, [r3, #0]
 800063a:	4a24      	ldr	r2, [pc, #144]	; (80006cc <button_reading+0x11c>)
 800063c:	687b      	ldr	r3, [r7, #4]
 800063e:	4413      	add	r3, r2
 8000640:	460a      	mov	r2, r1
 8000642:	701a      	strb	r2, [r3, #0]

				if(debounceButtonBuffer2[i] == BUTTON_IS_PRESSED){
 8000644:	4a1f      	ldr	r2, [pc, #124]	; (80006c4 <button_reading+0x114>)
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	4413      	add	r3, r2
 800064a:	781b      	ldrb	r3, [r3, #0]
 800064c:	2b00      	cmp	r3, #0
 800064e:	d129      	bne.n	80006a4 <button_reading+0xf4>
					buttonBuffer[i] = BUTTON_IS_PRESSED;
 8000650:	4a1f      	ldr	r2, [pc, #124]	; (80006d0 <button_reading+0x120>)
 8000652:	687b      	ldr	r3, [r7, #4]
 8000654:	4413      	add	r3, r2
 8000656:	2200      	movs	r2, #0
 8000658:	701a      	strb	r2, [r3, #0]
					counterForButtonPress1s[i] = 0;
 800065a:	4a1e      	ldr	r2, [pc, #120]	; (80006d4 <button_reading+0x124>)
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2100      	movs	r1, #0
 8000660:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000664:	e01e      	b.n	80006a4 <button_reading+0xf4>
				}
			}
			//Processing for pressing and holding
			else{
				counterForButtonPress1s[i]++;
 8000666:	4a1b      	ldr	r2, [pc, #108]	; (80006d4 <button_reading+0x124>)
 8000668:	687b      	ldr	r3, [r7, #4]
 800066a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800066e:	3301      	adds	r3, #1
 8000670:	b299      	uxth	r1, r3
 8000672:	4a18      	ldr	r2, [pc, #96]	; (80006d4 <button_reading+0x124>)
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
				if(counterForButtonPress1s[i] >= DURATION_FOR_AUTO_INCREASING){
 800067a:	4a16      	ldr	r2, [pc, #88]	; (80006d4 <button_reading+0x124>)
 800067c:	687b      	ldr	r3, [r7, #4]
 800067e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000682:	2b63      	cmp	r3, #99	; 0x63
 8000684:	d90e      	bls.n	80006a4 <button_reading+0xf4>
					flagForButtonPress1s[i] = 1;
 8000686:	4a14      	ldr	r2, [pc, #80]	; (80006d8 <button_reading+0x128>)
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4413      	add	r3, r2
 800068c:	2201      	movs	r2, #1
 800068e:	701a      	strb	r2, [r3, #0]
					counterForButtonPress1s[i] =0;
 8000690:	4a10      	ldr	r2, [pc, #64]	; (80006d4 <button_reading+0x124>)
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	2100      	movs	r1, #0
 8000696:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					hold_counter++;
 800069a:	4b10      	ldr	r3, [pc, #64]	; (80006dc <button_reading+0x12c>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	3301      	adds	r3, #1
 80006a0:	4a0e      	ldr	r2, [pc, #56]	; (80006dc <button_reading+0x12c>)
 80006a2:	6013      	str	r3, [r2, #0]
	for (int i=0; i< N0_OF_BUTTONS; i++){
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	3301      	adds	r3, #1
 80006a8:	607b      	str	r3, [r7, #4]
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b02      	cmp	r3, #2
 80006ae:	dd85      	ble.n	80005bc <button_reading+0xc>
				}
			}
		}
	}
}
 80006b0:	bf00      	nop
 80006b2:	bf00      	nop
 80006b4:	3708      	adds	r7, #8
 80006b6:	46bd      	mov	sp, r7
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	20000008 	.word	0x20000008
 80006c0:	20000004 	.word	0x20000004
 80006c4:	2000000c 	.word	0x2000000c
 80006c8:	40010c00 	.word	0x40010c00
 80006cc:	20000010 	.word	0x20000010
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000054 	.word	0x20000054
 80006d8:	20000050 	.word	0x20000050
 80006dc:	2000005c 	.word	0x2000005c

080006e0 <is_button_pressed>:

//Checking a button is pressed or not
int is_button_pressed(uint8_t index){
 80006e0:	b480      	push	{r7}
 80006e2:	b083      	sub	sp, #12
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	4603      	mov	r3, r0
 80006e8:	71fb      	strb	r3, [r7, #7]
	if(index >= N0_OF_BUTTONS) return 0;
 80006ea:	79fb      	ldrb	r3, [r7, #7]
 80006ec:	2b02      	cmp	r3, #2
 80006ee:	d901      	bls.n	80006f4 <is_button_pressed+0x14>
 80006f0:	2300      	movs	r3, #0
 80006f2:	e011      	b.n	8000718 <is_button_pressed+0x38>

	if(buttonBuffer[index] == BUTTON_IS_PRESSED){
 80006f4:	79fb      	ldrb	r3, [r7, #7]
 80006f6:	4a0b      	ldr	r2, [pc, #44]	; (8000724 <is_button_pressed+0x44>)
 80006f8:	5cd3      	ldrb	r3, [r2, r3]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d105      	bne.n	800070a <is_button_pressed+0x2a>
		buttonBuffer[index] = BUTTON_IS_RELEASED;
 80006fe:	79fb      	ldrb	r3, [r7, #7]
 8000700:	4a08      	ldr	r2, [pc, #32]	; (8000724 <is_button_pressed+0x44>)
 8000702:	2101      	movs	r1, #1
 8000704:	54d1      	strb	r1, [r2, r3]
		return 1;
 8000706:	2301      	movs	r3, #1
 8000708:	e006      	b.n	8000718 <is_button_pressed+0x38>
	}else if(buttonBuffer[index] != BUTTON_IS_PRESSED){
 800070a:	79fb      	ldrb	r3, [r7, #7]
 800070c:	4a05      	ldr	r2, [pc, #20]	; (8000724 <is_button_pressed+0x44>)
 800070e:	5cd3      	ldrb	r3, [r2, r3]
 8000710:	2b00      	cmp	r3, #0
 8000712:	d001      	beq.n	8000718 <is_button_pressed+0x38>
		return 0;
 8000714:	2300      	movs	r3, #0
 8000716:	e7ff      	b.n	8000718 <is_button_pressed+0x38>
	}
}
 8000718:	4618      	mov	r0, r3
 800071a:	370c      	adds	r7, #12
 800071c:	46bd      	mov	sp, r7
 800071e:	bc80      	pop	{r7}
 8000720:	4770      	bx	lr
 8000722:	bf00      	nop
 8000724:	20000000 	.word	0x20000000

08000728 <SetRedCycle>:
int green_cycle = 0;
enum TrafficLightState VERTICAL = RED;
enum TrafficLightState HORIZONTAL = GREEN;
int display_flag;

void SetRedCycle(int duration){
 8000728:	b480      	push	{r7}
 800072a:	b083      	sub	sp, #12
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
	red_cycle = duration;
 8000730:	4a03      	ldr	r2, [pc, #12]	; (8000740 <SetRedCycle+0x18>)
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	6013      	str	r3, [r2, #0]
}
 8000736:	bf00      	nop
 8000738:	370c      	adds	r7, #12
 800073a:	46bd      	mov	sp, r7
 800073c:	bc80      	pop	{r7}
 800073e:	4770      	bx	lr
 8000740:	20000060 	.word	0x20000060

08000744 <SetYellowCycle>:
void SetYellowCycle(int duration){
 8000744:	b480      	push	{r7}
 8000746:	b083      	sub	sp, #12
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
	yellow_cycle = duration;
 800074c:	4a03      	ldr	r2, [pc, #12]	; (800075c <SetYellowCycle+0x18>)
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	6013      	str	r3, [r2, #0]
}
 8000752:	bf00      	nop
 8000754:	370c      	adds	r7, #12
 8000756:	46bd      	mov	sp, r7
 8000758:	bc80      	pop	{r7}
 800075a:	4770      	bx	lr
 800075c:	20000064 	.word	0x20000064

08000760 <SetGreenCycle>:
void SetGreenCycle(int duration){
 8000760:	b480      	push	{r7}
 8000762:	b083      	sub	sp, #12
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
	green_cycle = duration;
 8000768:	4a03      	ldr	r2, [pc, #12]	; (8000778 <SetGreenCycle+0x18>)
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	6013      	str	r3, [r2, #0]
}
 800076e:	bf00      	nop
 8000770:	370c      	adds	r7, #12
 8000772:	46bd      	mov	sp, r7
 8000774:	bc80      	pop	{r7}
 8000776:	4770      	bx	lr
 8000778:	20000068 	.word	0x20000068

0800077c <GetRedCycle>:

int GetRedCycle(){
 800077c:	b480      	push	{r7}
 800077e:	af00      	add	r7, sp, #0
	return red_cycle;
 8000780:	4b02      	ldr	r3, [pc, #8]	; (800078c <GetRedCycle+0x10>)
 8000782:	681b      	ldr	r3, [r3, #0]
}
 8000784:	4618      	mov	r0, r3
 8000786:	46bd      	mov	sp, r7
 8000788:	bc80      	pop	{r7}
 800078a:	4770      	bx	lr
 800078c:	20000060 	.word	0x20000060

08000790 <GetYellowCycle>:

int GetYellowCycle(){
 8000790:	b480      	push	{r7}
 8000792:	af00      	add	r7, sp, #0
	return yellow_cycle;
 8000794:	4b02      	ldr	r3, [pc, #8]	; (80007a0 <GetYellowCycle+0x10>)
 8000796:	681b      	ldr	r3, [r3, #0]
}
 8000798:	4618      	mov	r0, r3
 800079a:	46bd      	mov	sp, r7
 800079c:	bc80      	pop	{r7}
 800079e:	4770      	bx	lr
 80007a0:	20000064 	.word	0x20000064

080007a4 <GetGreenCycle>:

int GetGreenCycle(){
 80007a4:	b480      	push	{r7}
 80007a6:	af00      	add	r7, sp, #0
	return green_cycle;
 80007a8:	4b02      	ldr	r3, [pc, #8]	; (80007b4 <GetGreenCycle+0x10>)
 80007aa:	681b      	ldr	r3, [r3, #0]
}
 80007ac:	4618      	mov	r0, r3
 80007ae:	46bd      	mov	sp, r7
 80007b0:	bc80      	pop	{r7}
 80007b2:	4770      	bx	lr
 80007b4:	20000068 	.word	0x20000068

080007b8 <DisplayRedLight>:


void DisplayRedLight(){
 80007b8:	b580      	push	{r7, lr}
 80007ba:	af00      	add	r7, sp, #0
	// Turn on Red LEDs
	HAL_GPIO_WritePin(GPIOA, RED_HORIZONTAL_Pin|RED_VERTICAL_Pin, RESET);
 80007bc:	2200      	movs	r2, #0
 80007be:	2112      	movs	r1, #18
 80007c0:	480c      	ldr	r0, [pc, #48]	; (80007f4 <DisplayRedLight+0x3c>)
 80007c2:	f000 ffc4 	bl	800174e <HAL_GPIO_WritePin>
	// Turn off other LEDs
	HAL_GPIO_WritePin(GPIOA, YELLOW_HORIZONTAL_Pin|YELLOW_VERTICAL_Pin|
 80007c6:	2201      	movs	r2, #1
 80007c8:	216c      	movs	r1, #108	; 0x6c
 80007ca:	480a      	ldr	r0, [pc, #40]	; (80007f4 <DisplayRedLight+0x3c>)
 80007cc:	f000 ffbf 	bl	800174e <HAL_GPIO_WritePin>
					GREEN_HORIZONTAL_Pin|GREEN_VERTICAL_Pin, SET);
	if(timer2_flag == 1){
 80007d0:	4b09      	ldr	r3, [pc, #36]	; (80007f8 <DisplayRedLight+0x40>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	2b01      	cmp	r3, #1
 80007d6:	d10b      	bne.n	80007f0 <DisplayRedLight+0x38>
		setTimer2(100, GetInterruptCycle());
 80007d8:	f000 fb40 	bl	8000e5c <GetInterruptCycle>
 80007dc:	4603      	mov	r3, r0
 80007de:	4619      	mov	r1, r3
 80007e0:	2064      	movs	r0, #100	; 0x64
 80007e2:	f000 fb63 	bl	8000eac <setTimer2>
		HAL_GPIO_TogglePin(GPIOA, EN_HORI1_Pin|EN_HORI2_Pin|EN_VER1_Pin|EN_VER2_Pin);
 80007e6:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 80007ea:	4802      	ldr	r0, [pc, #8]	; (80007f4 <DisplayRedLight+0x3c>)
 80007ec:	f000 ffc7 	bl	800177e <HAL_GPIO_TogglePin>
	}
}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	40010800 	.word	0x40010800
 80007f8:	20000088 	.word	0x20000088

080007fc <DisplayYellowLight>:

void DisplayYellowLight(){
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
	// Turn on Yellow LEDs
	HAL_GPIO_WritePin(GPIOA, YELLOW_HORIZONTAL_Pin|YELLOW_VERTICAL_Pin, RESET);
 8000800:	2200      	movs	r2, #0
 8000802:	2124      	movs	r1, #36	; 0x24
 8000804:	480c      	ldr	r0, [pc, #48]	; (8000838 <DisplayYellowLight+0x3c>)
 8000806:	f000 ffa2 	bl	800174e <HAL_GPIO_WritePin>
	// Turn off other LEDs
	HAL_GPIO_WritePin(GPIOA, RED_HORIZONTAL_Pin|RED_VERTICAL_Pin|
 800080a:	2201      	movs	r2, #1
 800080c:	215a      	movs	r1, #90	; 0x5a
 800080e:	480a      	ldr	r0, [pc, #40]	; (8000838 <DisplayYellowLight+0x3c>)
 8000810:	f000 ff9d 	bl	800174e <HAL_GPIO_WritePin>
					GREEN_HORIZONTAL_Pin|GREEN_VERTICAL_Pin, SET);
	if(timer2_flag == 1){
 8000814:	4b09      	ldr	r3, [pc, #36]	; (800083c <DisplayYellowLight+0x40>)
 8000816:	681b      	ldr	r3, [r3, #0]
 8000818:	2b01      	cmp	r3, #1
 800081a:	d10b      	bne.n	8000834 <DisplayYellowLight+0x38>
		setTimer2(100, GetInterruptCycle());
 800081c:	f000 fb1e 	bl	8000e5c <GetInterruptCycle>
 8000820:	4603      	mov	r3, r0
 8000822:	4619      	mov	r1, r3
 8000824:	2064      	movs	r0, #100	; 0x64
 8000826:	f000 fb41 	bl	8000eac <setTimer2>
		HAL_GPIO_TogglePin(GPIOA, EN_HORI1_Pin|EN_HORI2_Pin|EN_VER1_Pin|EN_VER2_Pin);
 800082a:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 800082e:	4802      	ldr	r0, [pc, #8]	; (8000838 <DisplayYellowLight+0x3c>)
 8000830:	f000 ffa5 	bl	800177e <HAL_GPIO_TogglePin>
	}
}
 8000834:	bf00      	nop
 8000836:	bd80      	pop	{r7, pc}
 8000838:	40010800 	.word	0x40010800
 800083c:	20000088 	.word	0x20000088

08000840 <DisplayGreenLight>:

void DisplayGreenLight(){
 8000840:	b580      	push	{r7, lr}
 8000842:	af00      	add	r7, sp, #0
	// Turn on Green LEDs
	HAL_GPIO_WritePin(GPIOA, GREEN_HORIZONTAL_Pin|GREEN_VERTICAL_Pin, RESET);
 8000844:	2200      	movs	r2, #0
 8000846:	2148      	movs	r1, #72	; 0x48
 8000848:	480c      	ldr	r0, [pc, #48]	; (800087c <DisplayGreenLight+0x3c>)
 800084a:	f000 ff80 	bl	800174e <HAL_GPIO_WritePin>
	// Turn off other LEDs
	HAL_GPIO_WritePin(GPIOA, RED_HORIZONTAL_Pin|RED_VERTICAL_Pin|
 800084e:	2201      	movs	r2, #1
 8000850:	2136      	movs	r1, #54	; 0x36
 8000852:	480a      	ldr	r0, [pc, #40]	; (800087c <DisplayGreenLight+0x3c>)
 8000854:	f000 ff7b 	bl	800174e <HAL_GPIO_WritePin>
					YELLOW_HORIZONTAL_Pin|YELLOW_VERTICAL_Pin, SET);
	if(timer2_flag == 1){
 8000858:	4b09      	ldr	r3, [pc, #36]	; (8000880 <DisplayGreenLight+0x40>)
 800085a:	681b      	ldr	r3, [r3, #0]
 800085c:	2b01      	cmp	r3, #1
 800085e:	d10b      	bne.n	8000878 <DisplayGreenLight+0x38>
		setTimer2(100, GetInterruptCycle());
 8000860:	f000 fafc 	bl	8000e5c <GetInterruptCycle>
 8000864:	4603      	mov	r3, r0
 8000866:	4619      	mov	r1, r3
 8000868:	2064      	movs	r0, #100	; 0x64
 800086a:	f000 fb1f 	bl	8000eac <setTimer2>
		HAL_GPIO_TogglePin(GPIOA, EN_HORI1_Pin|EN_HORI2_Pin|EN_VER1_Pin|EN_VER2_Pin);
 800086e:	f44f 61f0 	mov.w	r1, #1920	; 0x780
 8000872:	4802      	ldr	r0, [pc, #8]	; (800087c <DisplayGreenLight+0x3c>)
 8000874:	f000 ff83 	bl	800177e <HAL_GPIO_TogglePin>
	}
}
 8000878:	bf00      	nop
 800087a:	bd80      	pop	{r7, pc}
 800087c:	40010800 	.word	0x40010800
 8000880:	20000088 	.word	0x20000088

08000884 <Scan2LEDs>:

void Scan2LEDs(uint16_t led1, uint16_t led2){
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	4603      	mov	r3, r0
 800088c:	460a      	mov	r2, r1
 800088e:	80fb      	strh	r3, [r7, #6]
 8000890:	4613      	mov	r3, r2
 8000892:	80bb      	strh	r3, [r7, #4]
	if(timer2_flag == 1){
 8000894:	4b0b      	ldr	r3, [pc, #44]	; (80008c4 <Scan2LEDs+0x40>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	2b01      	cmp	r3, #1
 800089a:	d10e      	bne.n	80008ba <Scan2LEDs+0x36>
		setTimer2(100, GetInterruptCycle());
 800089c:	f000 fade 	bl	8000e5c <GetInterruptCycle>
 80008a0:	4603      	mov	r3, r0
 80008a2:	4619      	mov	r1, r3
 80008a4:	2064      	movs	r0, #100	; 0x64
 80008a6:	f000 fb01 	bl	8000eac <setTimer2>
		HAL_GPIO_TogglePin(GPIOA, led1|led2);
 80008aa:	88fa      	ldrh	r2, [r7, #6]
 80008ac:	88bb      	ldrh	r3, [r7, #4]
 80008ae:	4313      	orrs	r3, r2
 80008b0:	b29b      	uxth	r3, r3
 80008b2:	4619      	mov	r1, r3
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <Scan2LEDs+0x44>)
 80008b6:	f000 ff62 	bl	800177e <HAL_GPIO_TogglePin>
	}
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	20000088 	.word	0x20000088
 80008c8:	40010800 	.word	0x40010800

080008cc <Scan4LEDs>:

void Scan4LEDs(){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	af00      	add	r7, sp, #0
	if(timer4_flag == 1){
 80008d0:	4b07      	ldr	r3, [pc, #28]	; (80008f0 <Scan4LEDs+0x24>)
 80008d2:	681b      	ldr	r3, [r3, #0]
 80008d4:	2b01      	cmp	r3, #1
 80008d6:	d109      	bne.n	80008ec <Scan4LEDs+0x20>
		setTimer4(100, GetInterruptCycle());
 80008d8:	f000 fac0 	bl	8000e5c <GetInterruptCycle>
 80008dc:	4603      	mov	r3, r0
 80008de:	4619      	mov	r1, r3
 80008e0:	2064      	movs	r0, #100	; 0x64
 80008e2:	f000 fb13 	bl	8000f0c <setTimer4>
		update_display(&display_flag);
 80008e6:	4803      	ldr	r0, [pc, #12]	; (80008f4 <Scan4LEDs+0x28>)
 80008e8:	f7ff fcc0 	bl	800026c <update_display>
	}
}
 80008ec:	bf00      	nop
 80008ee:	bd80      	pop	{r7, pc}
 80008f0:	20000090 	.word	0x20000090
 80008f4:	20000094 	.word	0x20000094

080008f8 <InitTrafficLight>:

// Set up initial state
void InitTrafficLight(){
 80008f8:	b598      	push	{r3, r4, r7, lr}
 80008fa:	af00      	add	r7, sp, #0
	// initialize for traffic system LEDs
	HAL_GPIO_WritePin(GPIOA, RED_VERTICAL_Pin, RESET);
 80008fc:	2200      	movs	r2, #0
 80008fe:	2102      	movs	r1, #2
 8000900:	4828      	ldr	r0, [pc, #160]	; (80009a4 <InitTrafficLight+0xac>)
 8000902:	f000 ff24 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW_VERTICAL_Pin | GREEN_VERTICAL_Pin, SET);
 8000906:	2201      	movs	r2, #1
 8000908:	210c      	movs	r1, #12
 800090a:	4826      	ldr	r0, [pc, #152]	; (80009a4 <InitTrafficLight+0xac>)
 800090c:	f000 ff1f 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GREEN_HORIZONTAL_Pin, RESET);
 8000910:	2200      	movs	r2, #0
 8000912:	2140      	movs	r1, #64	; 0x40
 8000914:	4823      	ldr	r0, [pc, #140]	; (80009a4 <InitTrafficLight+0xac>)
 8000916:	f000 ff1a 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, YELLOW_HORIZONTAL_Pin | GREEN_HORIZONTAL_Pin, SET);
 800091a:	2201      	movs	r2, #1
 800091c:	2160      	movs	r1, #96	; 0x60
 800091e:	4821      	ldr	r0, [pc, #132]	; (80009a4 <InitTrafficLight+0xac>)
 8000920:	f000 ff15 	bl	800174e <HAL_GPIO_WritePin>

	// initialize for scan traffic led
	HAL_GPIO_WritePin(GPIOA, EN_VER1_Pin|EN_HORI1_Pin, GPIO_PIN_RESET);
 8000924:	2200      	movs	r2, #0
 8000926:	f44f 7120 	mov.w	r1, #640	; 0x280
 800092a:	481e      	ldr	r0, [pc, #120]	; (80009a4 <InitTrafficLight+0xac>)
 800092c:	f000 ff0f 	bl	800174e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, EN_VER2_Pin|EN_HORI2_Pin, GPIO_PIN_SET);
 8000930:	2201      	movs	r2, #1
 8000932:	f44f 61a0 	mov.w	r1, #1280	; 0x500
 8000936:	481b      	ldr	r0, [pc, #108]	; (80009a4 <InitTrafficLight+0xac>)
 8000938:	f000 ff09 	bl	800174e <HAL_GPIO_WritePin>

	// initialize cycles
	SetRedCycle(INIT_RED);
 800093c:	f241 3088 	movw	r0, #5000	; 0x1388
 8000940:	f7ff fef2 	bl	8000728 <SetRedCycle>
	SetYellowCycle(INIT_YELLOW);
 8000944:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000948:	f7ff fefc 	bl	8000744 <SetYellowCycle>
	SetGreenCycle(INIT_GREEN);
 800094c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000950:	f7ff ff06 	bl	8000760 <SetGreenCycle>

	setTimer1(red_cycle,GetInterruptCycle());
 8000954:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <InitTrafficLight+0xb0>)
 8000956:	681c      	ldr	r4, [r3, #0]
 8000958:	f000 fa80 	bl	8000e5c <GetInterruptCycle>
 800095c:	4603      	mov	r3, r0
 800095e:	4619      	mov	r1, r3
 8000960:	4620      	mov	r0, r4
 8000962:	f000 fa8b 	bl	8000e7c <setTimer1>
	setTimer3(green_cycle,GetInterruptCycle());
 8000966:	4b11      	ldr	r3, [pc, #68]	; (80009ac <InitTrafficLight+0xb4>)
 8000968:	681c      	ldr	r4, [r3, #0]
 800096a:	f000 fa77 	bl	8000e5c <GetInterruptCycle>
 800096e:	4603      	mov	r3, r0
 8000970:	4619      	mov	r1, r3
 8000972:	4620      	mov	r0, r4
 8000974:	f000 fab2 	bl	8000edc <setTimer3>

	// 100: time scan ( for both traffic light and 7segment LED)
	setTimer2(100,GetInterruptCycle());
 8000978:	f000 fa70 	bl	8000e5c <GetInterruptCycle>
 800097c:	4603      	mov	r3, r0
 800097e:	4619      	mov	r1, r3
 8000980:	2064      	movs	r0, #100	; 0x64
 8000982:	f000 fa93 	bl	8000eac <setTimer2>
	setTimer4(100,GetInterruptCycle());
 8000986:	f000 fa69 	bl	8000e5c <GetInterruptCycle>
 800098a:	4603      	mov	r3, r0
 800098c:	4619      	mov	r1, r3
 800098e:	2064      	movs	r0, #100	; 0x64
 8000990:	f000 fabc 	bl	8000f0c <setTimer4>

	// Turn on the 1st 7Segment LED, for scan LED
	Init7SEG();
 8000994:	f7ff fd12 	bl	80003bc <Init7SEG>
	display_flag = 0;
 8000998:	4b05      	ldr	r3, [pc, #20]	; (80009b0 <InitTrafficLight+0xb8>)
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
}
 800099e:	bf00      	nop
 80009a0:	bd98      	pop	{r3, r4, r7, pc}
 80009a2:	bf00      	nop
 80009a4:	40010800 	.word	0x40010800
 80009a8:	20000060 	.word	0x20000060
 80009ac:	20000068 	.word	0x20000068
 80009b0:	20000094 	.word	0x20000094

080009b4 <TrafficLight>:


void TrafficLight(){
 80009b4:	b590      	push	{r4, r7, lr}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
	int vertical = getTimer1()*GetInterruptCycle()/1000;
 80009ba:	f000 fabf 	bl	8000f3c <getTimer1>
 80009be:	4604      	mov	r4, r0
 80009c0:	f000 fa4c 	bl	8000e5c <GetInterruptCycle>
 80009c4:	4603      	mov	r3, r0
 80009c6:	fb03 f304 	mul.w	r3, r3, r4
 80009ca:	4a83      	ldr	r2, [pc, #524]	; (8000bd8 <TrafficLight+0x224>)
 80009cc:	fb82 1203 	smull	r1, r2, r2, r3
 80009d0:	1192      	asrs	r2, r2, #6
 80009d2:	17db      	asrs	r3, r3, #31
 80009d4:	1ad3      	subs	r3, r2, r3
 80009d6:	607b      	str	r3, [r7, #4]
	int horizontal = getTimer3()*GetInterruptCycle()/1000;
 80009d8:	f000 faba 	bl	8000f50 <getTimer3>
 80009dc:	4604      	mov	r4, r0
 80009de:	f000 fa3d 	bl	8000e5c <GetInterruptCycle>
 80009e2:	4603      	mov	r3, r0
 80009e4:	fb03 f304 	mul.w	r3, r3, r4
 80009e8:	4a7b      	ldr	r2, [pc, #492]	; (8000bd8 <TrafficLight+0x224>)
 80009ea:	fb82 1203 	smull	r1, r2, r2, r3
 80009ee:	1192      	asrs	r2, r2, #6
 80009f0:	17db      	asrs	r3, r3, #31
 80009f2:	1ad3      	subs	r3, r2, r3
 80009f4:	603b      	str	r3, [r7, #0]

	update_7seg_buffer(vertical, horizontal);
 80009f6:	6839      	ldr	r1, [r7, #0]
 80009f8:	6878      	ldr	r0, [r7, #4]
 80009fa:	f7ff fd05 	bl	8000408 <update_7seg_buffer>
	Scan4LEDs();
 80009fe:	f7ff ff65 	bl	80008cc <Scan4LEDs>

	switch(VERTICAL){
 8000a02:	4b76      	ldr	r3, [pc, #472]	; (8000bdc <TrafficLight+0x228>)
 8000a04:	781b      	ldrb	r3, [r3, #0]
 8000a06:	2b02      	cmp	r3, #2
 8000a08:	d026      	beq.n	8000a58 <TrafficLight+0xa4>
 8000a0a:	2b02      	cmp	r3, #2
 8000a0c:	dc64      	bgt.n	8000ad8 <TrafficLight+0x124>
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d002      	beq.n	8000a18 <TrafficLight+0x64>
 8000a12:	2b01      	cmp	r3, #1
 8000a14:	d040      	beq.n	8000a98 <TrafficLight+0xe4>
				setTimer1(red_cycle, GetInterruptCycle());
			}
			break;
		}
		default:{
			break;
 8000a16:	e05f      	b.n	8000ad8 <TrafficLight+0x124>
			HAL_GPIO_WritePin(GPIOA, RED_VERTICAL_Pin, RESET);
 8000a18:	2200      	movs	r2, #0
 8000a1a:	2102      	movs	r1, #2
 8000a1c:	4870      	ldr	r0, [pc, #448]	; (8000be0 <TrafficLight+0x22c>)
 8000a1e:	f000 fe96 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_VER1_Pin, EN_VER2_Pin);
 8000a22:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a26:	2080      	movs	r0, #128	; 0x80
 8000a28:	f7ff ff2c 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,YELLOW_VERTICAL_Pin | GREEN_VERTICAL_Pin , SET);
 8000a2c:	2201      	movs	r2, #1
 8000a2e:	210c      	movs	r1, #12
 8000a30:	486b      	ldr	r0, [pc, #428]	; (8000be0 <TrafficLight+0x22c>)
 8000a32:	f000 fe8c 	bl	800174e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000a36:	4b6b      	ldr	r3, [pc, #428]	; (8000be4 <TrafficLight+0x230>)
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	2b01      	cmp	r3, #1
 8000a3c:	d14e      	bne.n	8000adc <TrafficLight+0x128>
				VERTICAL = GREEN;
 8000a3e:	4b67      	ldr	r3, [pc, #412]	; (8000bdc <TrafficLight+0x228>)
 8000a40:	2202      	movs	r2, #2
 8000a42:	701a      	strb	r2, [r3, #0]
				setTimer1(green_cycle, GetInterruptCycle());
 8000a44:	4b68      	ldr	r3, [pc, #416]	; (8000be8 <TrafficLight+0x234>)
 8000a46:	681c      	ldr	r4, [r3, #0]
 8000a48:	f000 fa08 	bl	8000e5c <GetInterruptCycle>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	4619      	mov	r1, r3
 8000a50:	4620      	mov	r0, r4
 8000a52:	f000 fa13 	bl	8000e7c <setTimer1>
			break;
 8000a56:	e041      	b.n	8000adc <TrafficLight+0x128>
			HAL_GPIO_WritePin(GPIOA, GREEN_VERTICAL_Pin, RESET);
 8000a58:	2200      	movs	r2, #0
 8000a5a:	2108      	movs	r1, #8
 8000a5c:	4860      	ldr	r0, [pc, #384]	; (8000be0 <TrafficLight+0x22c>)
 8000a5e:	f000 fe76 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_VER1_Pin, EN_VER2_Pin);
 8000a62:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a66:	2080      	movs	r0, #128	; 0x80
 8000a68:	f7ff ff0c 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,RED_VERTICAL_Pin | YELLOW_VERTICAL_Pin , SET);
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	2106      	movs	r1, #6
 8000a70:	485b      	ldr	r0, [pc, #364]	; (8000be0 <TrafficLight+0x22c>)
 8000a72:	f000 fe6c 	bl	800174e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000a76:	4b5b      	ldr	r3, [pc, #364]	; (8000be4 <TrafficLight+0x230>)
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d130      	bne.n	8000ae0 <TrafficLight+0x12c>
				VERTICAL = YELLOW;
 8000a7e:	4b57      	ldr	r3, [pc, #348]	; (8000bdc <TrafficLight+0x228>)
 8000a80:	2201      	movs	r2, #1
 8000a82:	701a      	strb	r2, [r3, #0]
				setTimer1(yellow_cycle, GetInterruptCycle());
 8000a84:	4b59      	ldr	r3, [pc, #356]	; (8000bec <TrafficLight+0x238>)
 8000a86:	681c      	ldr	r4, [r3, #0]
 8000a88:	f000 f9e8 	bl	8000e5c <GetInterruptCycle>
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	4619      	mov	r1, r3
 8000a90:	4620      	mov	r0, r4
 8000a92:	f000 f9f3 	bl	8000e7c <setTimer1>
			break;
 8000a96:	e023      	b.n	8000ae0 <TrafficLight+0x12c>
			HAL_GPIO_WritePin(GPIOA, YELLOW_VERTICAL_Pin, RESET);
 8000a98:	2200      	movs	r2, #0
 8000a9a:	2104      	movs	r1, #4
 8000a9c:	4850      	ldr	r0, [pc, #320]	; (8000be0 <TrafficLight+0x22c>)
 8000a9e:	f000 fe56 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_VER1_Pin, EN_VER2_Pin);
 8000aa2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aa6:	2080      	movs	r0, #128	; 0x80
 8000aa8:	f7ff feec 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,RED_VERTICAL_Pin | GREEN_VERTICAL_Pin , SET);
 8000aac:	2201      	movs	r2, #1
 8000aae:	210a      	movs	r1, #10
 8000ab0:	484b      	ldr	r0, [pc, #300]	; (8000be0 <TrafficLight+0x22c>)
 8000ab2:	f000 fe4c 	bl	800174e <HAL_GPIO_WritePin>
			if(timer1_flag == 1){
 8000ab6:	4b4b      	ldr	r3, [pc, #300]	; (8000be4 <TrafficLight+0x230>)
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	2b01      	cmp	r3, #1
 8000abc:	d112      	bne.n	8000ae4 <TrafficLight+0x130>
				VERTICAL = RED;
 8000abe:	4b47      	ldr	r3, [pc, #284]	; (8000bdc <TrafficLight+0x228>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	701a      	strb	r2, [r3, #0]
				setTimer1(red_cycle, GetInterruptCycle());
 8000ac4:	4b4a      	ldr	r3, [pc, #296]	; (8000bf0 <TrafficLight+0x23c>)
 8000ac6:	681c      	ldr	r4, [r3, #0]
 8000ac8:	f000 f9c8 	bl	8000e5c <GetInterruptCycle>
 8000acc:	4603      	mov	r3, r0
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4620      	mov	r0, r4
 8000ad2:	f000 f9d3 	bl	8000e7c <setTimer1>
			break;
 8000ad6:	e005      	b.n	8000ae4 <TrafficLight+0x130>
			break;
 8000ad8:	bf00      	nop
 8000ada:	e004      	b.n	8000ae6 <TrafficLight+0x132>
			break;
 8000adc:	bf00      	nop
 8000ade:	e002      	b.n	8000ae6 <TrafficLight+0x132>
			break;
 8000ae0:	bf00      	nop
 8000ae2:	e000      	b.n	8000ae6 <TrafficLight+0x132>
			break;
 8000ae4:	bf00      	nop
		}
	}

	switch(HORIZONTAL){
 8000ae6:	4b43      	ldr	r3, [pc, #268]	; (8000bf4 <TrafficLight+0x240>)
 8000ae8:	781b      	ldrb	r3, [r3, #0]
 8000aea:	2b02      	cmp	r3, #2
 8000aec:	d027      	beq.n	8000b3e <TrafficLight+0x18a>
 8000aee:	2b02      	cmp	r3, #2
 8000af0:	dc67      	bgt.n	8000bc2 <TrafficLight+0x20e>
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d002      	beq.n	8000afc <TrafficLight+0x148>
 8000af6:	2b01      	cmp	r3, #1
 8000af8:	d042      	beq.n	8000b80 <TrafficLight+0x1cc>
				setTimer3(red_cycle,GetInterruptCycle());
			}
			break;
		}
		default:{
			break;
 8000afa:	e062      	b.n	8000bc2 <TrafficLight+0x20e>
			HAL_GPIO_WritePin(GPIOA, RED_HORIZONTAL_Pin, RESET);
 8000afc:	2200      	movs	r2, #0
 8000afe:	2110      	movs	r1, #16
 8000b00:	4837      	ldr	r0, [pc, #220]	; (8000be0 <TrafficLight+0x22c>)
 8000b02:	f000 fe24 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_HORI1_Pin, EN_HORI2_Pin);
 8000b06:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b0a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b0e:	f7ff feb9 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,YELLOW_HORIZONTAL_Pin|GREEN_HORIZONTAL_Pin , SET);
 8000b12:	2201      	movs	r2, #1
 8000b14:	2160      	movs	r1, #96	; 0x60
 8000b16:	4832      	ldr	r0, [pc, #200]	; (8000be0 <TrafficLight+0x22c>)
 8000b18:	f000 fe19 	bl	800174e <HAL_GPIO_WritePin>
			if(timer3_flag == 1){
 8000b1c:	4b36      	ldr	r3, [pc, #216]	; (8000bf8 <TrafficLight+0x244>)
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	2b01      	cmp	r3, #1
 8000b22:	d150      	bne.n	8000bc6 <TrafficLight+0x212>
				HORIZONTAL = GREEN;
 8000b24:	4b33      	ldr	r3, [pc, #204]	; (8000bf4 <TrafficLight+0x240>)
 8000b26:	2202      	movs	r2, #2
 8000b28:	701a      	strb	r2, [r3, #0]
				setTimer3(green_cycle,GetInterruptCycle());
 8000b2a:	4b2f      	ldr	r3, [pc, #188]	; (8000be8 <TrafficLight+0x234>)
 8000b2c:	681c      	ldr	r4, [r3, #0]
 8000b2e:	f000 f995 	bl	8000e5c <GetInterruptCycle>
 8000b32:	4603      	mov	r3, r0
 8000b34:	4619      	mov	r1, r3
 8000b36:	4620      	mov	r0, r4
 8000b38:	f000 f9d0 	bl	8000edc <setTimer3>
			break;
 8000b3c:	e043      	b.n	8000bc6 <TrafficLight+0x212>
			HAL_GPIO_WritePin(GPIOA, GREEN_HORIZONTAL_Pin, RESET);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2140      	movs	r1, #64	; 0x40
 8000b42:	4827      	ldr	r0, [pc, #156]	; (8000be0 <TrafficLight+0x22c>)
 8000b44:	f000 fe03 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_HORI1_Pin, EN_HORI2_Pin);
 8000b48:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b4c:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b50:	f7ff fe98 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,YELLOW_HORIZONTAL_Pin|RED_HORIZONTAL_Pin , SET);
 8000b54:	2201      	movs	r2, #1
 8000b56:	2130      	movs	r1, #48	; 0x30
 8000b58:	4821      	ldr	r0, [pc, #132]	; (8000be0 <TrafficLight+0x22c>)
 8000b5a:	f000 fdf8 	bl	800174e <HAL_GPIO_WritePin>
			if(timer3_flag == 1){
 8000b5e:	4b26      	ldr	r3, [pc, #152]	; (8000bf8 <TrafficLight+0x244>)
 8000b60:	681b      	ldr	r3, [r3, #0]
 8000b62:	2b01      	cmp	r3, #1
 8000b64:	d131      	bne.n	8000bca <TrafficLight+0x216>
				HORIZONTAL = YELLOW;
 8000b66:	4b23      	ldr	r3, [pc, #140]	; (8000bf4 <TrafficLight+0x240>)
 8000b68:	2201      	movs	r2, #1
 8000b6a:	701a      	strb	r2, [r3, #0]
				setTimer3(yellow_cycle,GetInterruptCycle());
 8000b6c:	4b1f      	ldr	r3, [pc, #124]	; (8000bec <TrafficLight+0x238>)
 8000b6e:	681c      	ldr	r4, [r3, #0]
 8000b70:	f000 f974 	bl	8000e5c <GetInterruptCycle>
 8000b74:	4603      	mov	r3, r0
 8000b76:	4619      	mov	r1, r3
 8000b78:	4620      	mov	r0, r4
 8000b7a:	f000 f9af 	bl	8000edc <setTimer3>
			break;
 8000b7e:	e024      	b.n	8000bca <TrafficLight+0x216>
			HAL_GPIO_WritePin(GPIOA, YELLOW_HORIZONTAL_Pin, RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	2120      	movs	r1, #32
 8000b84:	4816      	ldr	r0, [pc, #88]	; (8000be0 <TrafficLight+0x22c>)
 8000b86:	f000 fde2 	bl	800174e <HAL_GPIO_WritePin>
			Scan2LEDs(EN_HORI1_Pin, EN_HORI2_Pin);
 8000b8a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000b8e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000b92:	f7ff fe77 	bl	8000884 <Scan2LEDs>
			HAL_GPIO_WritePin(GPIOA,RED_HORIZONTAL_Pin|GREEN_HORIZONTAL_Pin , SET);
 8000b96:	2201      	movs	r2, #1
 8000b98:	2150      	movs	r1, #80	; 0x50
 8000b9a:	4811      	ldr	r0, [pc, #68]	; (8000be0 <TrafficLight+0x22c>)
 8000b9c:	f000 fdd7 	bl	800174e <HAL_GPIO_WritePin>
			if(timer3_flag == 1){
 8000ba0:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <TrafficLight+0x244>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	2b01      	cmp	r3, #1
 8000ba6:	d112      	bne.n	8000bce <TrafficLight+0x21a>
				HORIZONTAL = RED;
 8000ba8:	4b12      	ldr	r3, [pc, #72]	; (8000bf4 <TrafficLight+0x240>)
 8000baa:	2200      	movs	r2, #0
 8000bac:	701a      	strb	r2, [r3, #0]
				setTimer3(red_cycle,GetInterruptCycle());
 8000bae:	4b10      	ldr	r3, [pc, #64]	; (8000bf0 <TrafficLight+0x23c>)
 8000bb0:	681c      	ldr	r4, [r3, #0]
 8000bb2:	f000 f953 	bl	8000e5c <GetInterruptCycle>
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	4619      	mov	r1, r3
 8000bba:	4620      	mov	r0, r4
 8000bbc:	f000 f98e 	bl	8000edc <setTimer3>
			break;
 8000bc0:	e005      	b.n	8000bce <TrafficLight+0x21a>
			break;
 8000bc2:	bf00      	nop
 8000bc4:	e004      	b.n	8000bd0 <TrafficLight+0x21c>
			break;
 8000bc6:	bf00      	nop
 8000bc8:	e002      	b.n	8000bd0 <TrafficLight+0x21c>
			break;
 8000bca:	bf00      	nop
 8000bcc:	e000      	b.n	8000bd0 <TrafficLight+0x21c>
			break;
 8000bce:	bf00      	nop
		}
	}

}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	bd90      	pop	{r4, r7, pc}
 8000bd8:	10624dd3 	.word	0x10624dd3
 8000bdc:	2000006c 	.word	0x2000006c
 8000be0:	40010800 	.word	0x40010800
 8000be4:	20000084 	.word	0x20000084
 8000be8:	20000068 	.word	0x20000068
 8000bec:	20000064 	.word	0x20000064
 8000bf0:	20000060 	.word	0x20000060
 8000bf4:	20000013 	.word	0x20000013
 8000bf8:	2000008c 	.word	0x2000008c

08000bfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c00:	f000 faa4 	bl	800114c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c04:	f000 f81a 	bl	8000c3c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c08:	f000 f8b4 	bl	8000d74 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000c0c:	f000 f852 	bl	8000cb4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 8000c10:	4809      	ldr	r0, [pc, #36]	; (8000c38 <main+0x3c>)
 8000c12:	f001 f9f9 	bl	8002008 <HAL_TIM_Base_Start_IT>
  SetRedCycle(INIT_RED);
 8000c16:	f241 3088 	movw	r0, #5000	; 0x1388
 8000c1a:	f7ff fd85 	bl	8000728 <SetRedCycle>
  SetYellowCycle(INIT_YELLOW);
 8000c1e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8000c22:	f7ff fd8f 	bl	8000744 <SetYellowCycle>
  SetGreenCycle(INIT_GREEN);
 8000c26:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000c2a:	f7ff fd99 	bl	8000760 <SetGreenCycle>
  InitTrafficLight();
 8000c2e:	f7ff fe63 	bl	80008f8 <InitTrafficLight>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	fsm_for_input_processing();
 8000c32:	f7ff fc4b 	bl	80004cc <fsm_for_input_processing>
 8000c36:	e7fc      	b.n	8000c32 <main+0x36>
 8000c38:	20000098 	.word	0x20000098

08000c3c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b090      	sub	sp, #64	; 0x40
 8000c40:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c42:	f107 0318 	add.w	r3, r7, #24
 8000c46:	2228      	movs	r2, #40	; 0x28
 8000c48:	2100      	movs	r1, #0
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f001 fda6 	bl	800279c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	2200      	movs	r2, #0
 8000c54:	601a      	str	r2, [r3, #0]
 8000c56:	605a      	str	r2, [r3, #4]
 8000c58:	609a      	str	r2, [r3, #8]
 8000c5a:	60da      	str	r2, [r3, #12]
 8000c5c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000c5e:	2302      	movs	r3, #2
 8000c60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000c62:	2301      	movs	r3, #1
 8000c64:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000c66:	2310      	movs	r3, #16
 8000c68:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c6e:	f107 0318 	add.w	r3, r7, #24
 8000c72:	4618      	mov	r0, r3
 8000c74:	f000 fd9c 	bl	80017b0 <HAL_RCC_OscConfig>
 8000c78:	4603      	mov	r3, r0
 8000c7a:	2b00      	cmp	r3, #0
 8000c7c:	d001      	beq.n	8000c82 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000c7e:	f000 f8f7 	bl	8000e70 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c82:	230f      	movs	r3, #15
 8000c84:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000c86:	2300      	movs	r3, #0
 8000c88:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000c96:	1d3b      	adds	r3, r7, #4
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4618      	mov	r0, r3
 8000c9c:	f001 f808 	bl	8001cb0 <HAL_RCC_ClockConfig>
 8000ca0:	4603      	mov	r3, r0
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d001      	beq.n	8000caa <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000ca6:	f000 f8e3 	bl	8000e70 <Error_Handler>
  }
}
 8000caa:	bf00      	nop
 8000cac:	3740      	adds	r7, #64	; 0x40
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
	...

08000cb4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b086      	sub	sp, #24
 8000cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cba:	f107 0308 	add.w	r3, r7, #8
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	601a      	str	r2, [r3, #0]
 8000cc2:	605a      	str	r2, [r3, #4]
 8000cc4:	609a      	str	r2, [r3, #8]
 8000cc6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc8:	463b      	mov	r3, r7
 8000cca:	2200      	movs	r2, #0
 8000ccc:	601a      	str	r2, [r3, #0]
 8000cce:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cd0:	4b25      	ldr	r3, [pc, #148]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000cd2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000cd6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000cd8:	4b23      	ldr	r3, [pc, #140]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000cda:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8000cde:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ce0:	4b21      	ldr	r3, [pc, #132]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000ce6:	4b20      	ldr	r3, [pc, #128]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000ce8:	2209      	movs	r2, #9
 8000cea:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cec:	4b1e      	ldr	r3, [pc, #120]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000cf2:	4b1d      	ldr	r3, [pc, #116]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cf8:	481b      	ldr	r0, [pc, #108]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000cfa:	f001 f935 	bl	8001f68 <HAL_TIM_Base_Init>
 8000cfe:	4603      	mov	r3, r0
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000d04:	f000 f8b4 	bl	8000e70 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d08:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000d0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d0e:	f107 0308 	add.w	r3, r7, #8
 8000d12:	4619      	mov	r1, r3
 8000d14:	4814      	ldr	r0, [pc, #80]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000d16:	f001 facb 	bl	80022b0 <HAL_TIM_ConfigClockSource>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d20:	f000 f8a6 	bl	8000e70 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d24:	2300      	movs	r3, #0
 8000d26:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d2c:	463b      	mov	r3, r7
 8000d2e:	4619      	mov	r1, r3
 8000d30:	480d      	ldr	r0, [pc, #52]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000d32:	f001 fc97 	bl	8002664 <HAL_TIMEx_MasterConfigSynchronization>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d3c:	f000 f898 	bl	8000e70 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */
  interrupt_cycle = (int)(((1+htim2.Init.Prescaler)*(1+htim2.Init.Period))/8000);
 8000d40:	4b09      	ldr	r3, [pc, #36]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000d42:	685b      	ldr	r3, [r3, #4]
 8000d44:	3301      	adds	r3, #1
 8000d46:	4a08      	ldr	r2, [pc, #32]	; (8000d68 <MX_TIM2_Init+0xb4>)
 8000d48:	68d2      	ldr	r2, [r2, #12]
 8000d4a:	3201      	adds	r2, #1
 8000d4c:	fb02 f303 	mul.w	r3, r2, r3
 8000d50:	4a06      	ldr	r2, [pc, #24]	; (8000d6c <MX_TIM2_Init+0xb8>)
 8000d52:	fba2 2303 	umull	r2, r3, r2, r3
 8000d56:	0a5b      	lsrs	r3, r3, #9
 8000d58:	461a      	mov	r2, r3
 8000d5a:	4b05      	ldr	r3, [pc, #20]	; (8000d70 <MX_TIM2_Init+0xbc>)
 8000d5c:	601a      	str	r2, [r3, #0]
  /* USER CODE END TIM2_Init 2 */

}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}
 8000d66:	bf00      	nop
 8000d68:	20000098 	.word	0x20000098
 8000d6c:	10624dd3 	.word	0x10624dd3
 8000d70:	20000070 	.word	0x20000070

08000d74 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	b086      	sub	sp, #24
 8000d78:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d7a:	f107 0308 	add.w	r3, r7, #8
 8000d7e:	2200      	movs	r2, #0
 8000d80:	601a      	str	r2, [r3, #0]
 8000d82:	605a      	str	r2, [r3, #4]
 8000d84:	609a      	str	r2, [r3, #8]
 8000d86:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d88:	4b28      	ldr	r3, [pc, #160]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000d8a:	699b      	ldr	r3, [r3, #24]
 8000d8c:	4a27      	ldr	r2, [pc, #156]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000d8e:	f043 0304 	orr.w	r3, r3, #4
 8000d92:	6193      	str	r3, [r2, #24]
 8000d94:	4b25      	ldr	r3, [pc, #148]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000d96:	699b      	ldr	r3, [r3, #24]
 8000d98:	f003 0304 	and.w	r3, r3, #4
 8000d9c:	607b      	str	r3, [r7, #4]
 8000d9e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000da0:	4b22      	ldr	r3, [pc, #136]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000da2:	699b      	ldr	r3, [r3, #24]
 8000da4:	4a21      	ldr	r2, [pc, #132]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000da6:	f043 0308 	orr.w	r3, r3, #8
 8000daa:	6193      	str	r3, [r2, #24]
 8000dac:	4b1f      	ldr	r3, [pc, #124]	; (8000e2c <MX_GPIO_Init+0xb8>)
 8000dae:	699b      	ldr	r3, [r3, #24]
 8000db0:	f003 0308 	and.w	r3, r3, #8
 8000db4:	603b      	str	r3, [r7, #0]
 8000db6:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, RED_VERTICAL_Pin|YELLOW_VERTICAL_Pin|GREEN_VERTICAL_Pin|RED_HORIZONTAL_Pin
 8000db8:	2200      	movs	r2, #0
 8000dba:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8000dbe:	481c      	ldr	r0, [pc, #112]	; (8000e30 <MX_GPIO_Init+0xbc>)
 8000dc0:	f000 fcc5 	bl	800174e <HAL_GPIO_WritePin>
                          |YELLOW_HORIZONTAL_Pin|GREEN_HORIZONTAL_Pin|EN_VER1_Pin|EN_VER2_Pin
                          |EN_HORI1_Pin|EN_HORI2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EN_7SEG_VER1_Pin|EN_7SEG_VER2_Pin|EN_7SEG_HORI1_Pin|EN_7SEG_HORI2_Pin
 8000dc4:	2200      	movs	r2, #0
 8000dc6:	f647 31f8 	movw	r1, #31736	; 0x7bf8
 8000dca:	481a      	ldr	r0, [pc, #104]	; (8000e34 <MX_GPIO_Init+0xc0>)
 8000dcc:	f000 fcbf 	bl	800174e <HAL_GPIO_WritePin>
                          |seg_e_Pin|seg_f_Pin|seg_g_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : RED_VERTICAL_Pin YELLOW_VERTICAL_Pin GREEN_VERTICAL_Pin RED_HORIZONTAL_Pin
                           YELLOW_HORIZONTAL_Pin GREEN_HORIZONTAL_Pin EN_VER1_Pin EN_VER2_Pin
                           EN_HORI1_Pin EN_HORI2_Pin */
  GPIO_InitStruct.Pin = RED_VERTICAL_Pin|YELLOW_VERTICAL_Pin|GREEN_VERTICAL_Pin|RED_HORIZONTAL_Pin
 8000dd0:	f240 73fe 	movw	r3, #2046	; 0x7fe
 8000dd4:	60bb      	str	r3, [r7, #8]
                          |YELLOW_HORIZONTAL_Pin|GREEN_HORIZONTAL_Pin|EN_VER1_Pin|EN_VER2_Pin
                          |EN_HORI1_Pin|EN_HORI2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd6:	2301      	movs	r3, #1
 8000dd8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dde:	2302      	movs	r3, #2
 8000de0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de2:	f107 0308 	add.w	r3, r7, #8
 8000de6:	4619      	mov	r1, r3
 8000de8:	4811      	ldr	r0, [pc, #68]	; (8000e30 <MX_GPIO_Init+0xbc>)
 8000dea:	f000 fb1f 	bl	800142c <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON1_Pin BUTTON2_Pin BUTTON3_Pin */
  GPIO_InitStruct.Pin = BUTTON1_Pin|BUTTON2_Pin|BUTTON3_Pin;
 8000dee:	2307      	movs	r3, #7
 8000df0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df2:	2300      	movs	r3, #0
 8000df4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df6:	2300      	movs	r3, #0
 8000df8:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000dfa:	f107 0308 	add.w	r3, r7, #8
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480c      	ldr	r0, [pc, #48]	; (8000e34 <MX_GPIO_Init+0xc0>)
 8000e02:	f000 fb13 	bl	800142c <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_7SEG_VER1_Pin EN_7SEG_VER2_Pin EN_7SEG_HORI1_Pin EN_7SEG_HORI2_Pin
                           seg_a_Pin seg_b_Pin seg_c_Pin seg_d_Pin
                           seg_e_Pin seg_f_Pin seg_g_Pin */
  GPIO_InitStruct.Pin = EN_7SEG_VER1_Pin|EN_7SEG_VER2_Pin|EN_7SEG_HORI1_Pin|EN_7SEG_HORI2_Pin
 8000e06:	f647 33f8 	movw	r3, #31736	; 0x7bf8
 8000e0a:	60bb      	str	r3, [r7, #8]
                          |seg_a_Pin|seg_b_Pin|seg_c_Pin|seg_d_Pin
                          |seg_e_Pin|seg_f_Pin|seg_g_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e0c:	2301      	movs	r3, #1
 8000e0e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2302      	movs	r3, #2
 8000e16:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e18:	f107 0308 	add.w	r3, r7, #8
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <MX_GPIO_Init+0xc0>)
 8000e20:	f000 fb04 	bl	800142c <HAL_GPIO_Init>

}
 8000e24:	bf00      	nop
 8000e26:	3718      	adds	r7, #24
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	bd80      	pop	{r7, pc}
 8000e2c:	40021000 	.word	0x40021000
 8000e30:	40010800 	.word	0x40010800
 8000e34:	40010c00 	.word	0x40010c00

08000e38 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b082      	sub	sp, #8
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000e48:	d103      	bne.n	8000e52 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8000e4a:	f7ff fbb1 	bl	80005b0 <button_reading>
		timerRun();
 8000e4e:	f000 f889 	bl	8000f64 <timerRun>
	}
}
 8000e52:	bf00      	nop
 8000e54:	3708      	adds	r7, #8
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd80      	pop	{r7, pc}
	...

08000e5c <GetInterruptCycle>:

int GetInterruptCycle(){
 8000e5c:	b480      	push	{r7}
 8000e5e:	af00      	add	r7, sp, #0
	return interrupt_cycle;
 8000e60:	4b02      	ldr	r3, [pc, #8]	; (8000e6c <GetInterruptCycle+0x10>)
 8000e62:	681b      	ldr	r3, [r3, #0]
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bc80      	pop	{r7}
 8000e6a:	4770      	bx	lr
 8000e6c:	20000070 	.word	0x20000070

08000e70 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000e70:	b480      	push	{r7}
 8000e72:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000e74:	b672      	cpsid	i
}
 8000e76:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e78:	e7fe      	b.n	8000e78 <Error_Handler+0x8>
	...

08000e7c <setTimer1>:
int timer1_flag =0;
int timer2_flag =0;
int timer3_flag =0;
int timer4_flag =0;

void setTimer1(int duration,int interrupt_cycle){
 8000e7c:	b480      	push	{r7}
 8000e7e:	b083      	sub	sp, #12
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
 8000e84:	6039      	str	r1, [r7, #0]
	timer1_counter = duration/interrupt_cycle;
 8000e86:	687a      	ldr	r2, [r7, #4]
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000e8e:	4a05      	ldr	r2, [pc, #20]	; (8000ea4 <setTimer1+0x28>)
 8000e90:	6013      	str	r3, [r2, #0]
	timer1_flag =0;
 8000e92:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <setTimer1+0x2c>)
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
}
 8000e98:	bf00      	nop
 8000e9a:	370c      	adds	r7, #12
 8000e9c:	46bd      	mov	sp, r7
 8000e9e:	bc80      	pop	{r7}
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	20000074 	.word	0x20000074
 8000ea8:	20000084 	.word	0x20000084

08000eac <setTimer2>:

void setTimer2(int duration,int interrupt_cycle){
 8000eac:	b480      	push	{r7}
 8000eae:	b083      	sub	sp, #12
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	6078      	str	r0, [r7, #4]
 8000eb4:	6039      	str	r1, [r7, #0]
	timer2_counter = duration/interrupt_cycle;
 8000eb6:	687a      	ldr	r2, [r7, #4]
 8000eb8:	683b      	ldr	r3, [r7, #0]
 8000eba:	fb92 f3f3 	sdiv	r3, r2, r3
 8000ebe:	4a05      	ldr	r2, [pc, #20]	; (8000ed4 <setTimer2+0x28>)
 8000ec0:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000ec2:	4b05      	ldr	r3, [pc, #20]	; (8000ed8 <setTimer2+0x2c>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	370c      	adds	r7, #12
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc80      	pop	{r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000078 	.word	0x20000078
 8000ed8:	20000088 	.word	0x20000088

08000edc <setTimer3>:

void setTimer3(int duration,int interrupt_cycle){
 8000edc:	b480      	push	{r7}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	6078      	str	r0, [r7, #4]
 8000ee4:	6039      	str	r1, [r7, #0]
	timer3_counter = duration/interrupt_cycle;
 8000ee6:	687a      	ldr	r2, [r7, #4]
 8000ee8:	683b      	ldr	r3, [r7, #0]
 8000eea:	fb92 f3f3 	sdiv	r3, r2, r3
 8000eee:	4a05      	ldr	r2, [pc, #20]	; (8000f04 <setTimer3+0x28>)
 8000ef0:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 8000ef2:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <setTimer3+0x2c>)
 8000ef4:	2200      	movs	r2, #0
 8000ef6:	601a      	str	r2, [r3, #0]
}
 8000ef8:	bf00      	nop
 8000efa:	370c      	adds	r7, #12
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bc80      	pop	{r7}
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	2000007c 	.word	0x2000007c
 8000f08:	2000008c 	.word	0x2000008c

08000f0c <setTimer4>:

void setTimer4(int duration,int interrupt_cycle){
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
 8000f14:	6039      	str	r1, [r7, #0]
	timer4_counter = duration/interrupt_cycle;
 8000f16:	687a      	ldr	r2, [r7, #4]
 8000f18:	683b      	ldr	r3, [r7, #0]
 8000f1a:	fb92 f3f3 	sdiv	r3, r2, r3
 8000f1e:	4a05      	ldr	r2, [pc, #20]	; (8000f34 <setTimer4+0x28>)
 8000f20:	6013      	str	r3, [r2, #0]
	timer4_flag = 0;
 8000f22:	4b05      	ldr	r3, [pc, #20]	; (8000f38 <setTimer4+0x2c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
}
 8000f28:	bf00      	nop
 8000f2a:	370c      	adds	r7, #12
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop
 8000f34:	20000080 	.word	0x20000080
 8000f38:	20000090 	.word	0x20000090

08000f3c <getTimer1>:

int getTimer1(){
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
	return timer1_counter;
 8000f40:	4b02      	ldr	r3, [pc, #8]	; (8000f4c <getTimer1+0x10>)
 8000f42:	681b      	ldr	r3, [r3, #0]
}
 8000f44:	4618      	mov	r0, r3
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bc80      	pop	{r7}
 8000f4a:	4770      	bx	lr
 8000f4c:	20000074 	.word	0x20000074

08000f50 <getTimer3>:

int getTimer3(){
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
	return timer1_counter;
 8000f54:	4b02      	ldr	r3, [pc, #8]	; (8000f60 <getTimer3+0x10>)
 8000f56:	681b      	ldr	r3, [r3, #0]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bc80      	pop	{r7}
 8000f5e:	4770      	bx	lr
 8000f60:	20000074 	.word	0x20000074

08000f64 <timerRun>:

void timerRun(){
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
	timer1_counter--;	// for led cycle (vertical)
 8000f68:	4b19      	ldr	r3, [pc, #100]	; (8000fd0 <timerRun+0x6c>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	3b01      	subs	r3, #1
 8000f6e:	4a18      	ldr	r2, [pc, #96]	; (8000fd0 <timerRun+0x6c>)
 8000f70:	6013      	str	r3, [r2, #0]
	timer2_counter--;	// for scan LEDs
 8000f72:	4b18      	ldr	r3, [pc, #96]	; (8000fd4 <timerRun+0x70>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3b01      	subs	r3, #1
 8000f78:	4a16      	ldr	r2, [pc, #88]	; (8000fd4 <timerRun+0x70>)
 8000f7a:	6013      	str	r3, [r2, #0]
	timer3_counter--;	// for led cycle (vertical)
 8000f7c:	4b16      	ldr	r3, [pc, #88]	; (8000fd8 <timerRun+0x74>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	3b01      	subs	r3, #1
 8000f82:	4a15      	ldr	r2, [pc, #84]	; (8000fd8 <timerRun+0x74>)
 8000f84:	6013      	str	r3, [r2, #0]
	timer4_counter--;	// for scan 7segment LEDs
 8000f86:	4b15      	ldr	r3, [pc, #84]	; (8000fdc <timerRun+0x78>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3b01      	subs	r3, #1
 8000f8c:	4a13      	ldr	r2, [pc, #76]	; (8000fdc <timerRun+0x78>)
 8000f8e:	6013      	str	r3, [r2, #0]

	if(timer1_counter <=0){
 8000f90:	4b0f      	ldr	r3, [pc, #60]	; (8000fd0 <timerRun+0x6c>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	dc02      	bgt.n	8000f9e <timerRun+0x3a>
		timer1_flag =1;
 8000f98:	4b11      	ldr	r3, [pc, #68]	; (8000fe0 <timerRun+0x7c>)
 8000f9a:	2201      	movs	r2, #1
 8000f9c:	601a      	str	r2, [r3, #0]
	}
	if(timer2_counter <=0){
 8000f9e:	4b0d      	ldr	r3, [pc, #52]	; (8000fd4 <timerRun+0x70>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	2b00      	cmp	r3, #0
 8000fa4:	dc02      	bgt.n	8000fac <timerRun+0x48>
			timer1_flag =1;
 8000fa6:	4b0e      	ldr	r3, [pc, #56]	; (8000fe0 <timerRun+0x7c>)
 8000fa8:	2201      	movs	r2, #1
 8000faa:	601a      	str	r2, [r3, #0]
	}
	if(timer3_counter <=0){
 8000fac:	4b0a      	ldr	r3, [pc, #40]	; (8000fd8 <timerRun+0x74>)
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	dc02      	bgt.n	8000fba <timerRun+0x56>
			timer1_flag =1;
 8000fb4:	4b0a      	ldr	r3, [pc, #40]	; (8000fe0 <timerRun+0x7c>)
 8000fb6:	2201      	movs	r2, #1
 8000fb8:	601a      	str	r2, [r3, #0]
	}
	if(timer4_counter <=0){
 8000fba:	4b08      	ldr	r3, [pc, #32]	; (8000fdc <timerRun+0x78>)
 8000fbc:	681b      	ldr	r3, [r3, #0]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	dc02      	bgt.n	8000fc8 <timerRun+0x64>
			timer1_flag =1;
 8000fc2:	4b07      	ldr	r3, [pc, #28]	; (8000fe0 <timerRun+0x7c>)
 8000fc4:	2201      	movs	r2, #1
 8000fc6:	601a      	str	r2, [r3, #0]
	}
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	bc80      	pop	{r7}
 8000fce:	4770      	bx	lr
 8000fd0:	20000074 	.word	0x20000074
 8000fd4:	20000078 	.word	0x20000078
 8000fd8:	2000007c 	.word	0x2000007c
 8000fdc:	20000080 	.word	0x20000080
 8000fe0:	20000084 	.word	0x20000084

08000fe4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	b085      	sub	sp, #20
 8000fe8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000fea:	4b15      	ldr	r3, [pc, #84]	; (8001040 <HAL_MspInit+0x5c>)
 8000fec:	699b      	ldr	r3, [r3, #24]
 8000fee:	4a14      	ldr	r2, [pc, #80]	; (8001040 <HAL_MspInit+0x5c>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	6193      	str	r3, [r2, #24]
 8000ff6:	4b12      	ldr	r3, [pc, #72]	; (8001040 <HAL_MspInit+0x5c>)
 8000ff8:	699b      	ldr	r3, [r3, #24]
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60bb      	str	r3, [r7, #8]
 8001000:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001002:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <HAL_MspInit+0x5c>)
 8001004:	69db      	ldr	r3, [r3, #28]
 8001006:	4a0e      	ldr	r2, [pc, #56]	; (8001040 <HAL_MspInit+0x5c>)
 8001008:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800100c:	61d3      	str	r3, [r2, #28]
 800100e:	4b0c      	ldr	r3, [pc, #48]	; (8001040 <HAL_MspInit+0x5c>)
 8001010:	69db      	ldr	r3, [r3, #28]
 8001012:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001016:	607b      	str	r3, [r7, #4]
 8001018:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800101a:	4b0a      	ldr	r3, [pc, #40]	; (8001044 <HAL_MspInit+0x60>)
 800101c:	685b      	ldr	r3, [r3, #4]
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001026:	60fb      	str	r3, [r7, #12]
 8001028:	68fb      	ldr	r3, [r7, #12]
 800102a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800102e:	60fb      	str	r3, [r7, #12]
 8001030:	4a04      	ldr	r2, [pc, #16]	; (8001044 <HAL_MspInit+0x60>)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001036:	bf00      	nop
 8001038:	3714      	adds	r7, #20
 800103a:	46bd      	mov	sp, r7
 800103c:	bc80      	pop	{r7}
 800103e:	4770      	bx	lr
 8001040:	40021000 	.word	0x40021000
 8001044:	40010000 	.word	0x40010000

08001048 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	b084      	sub	sp, #16
 800104c:	af00      	add	r7, sp, #0
 800104e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001058:	d113      	bne.n	8001082 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800105a:	4b0c      	ldr	r3, [pc, #48]	; (800108c <HAL_TIM_Base_MspInit+0x44>)
 800105c:	69db      	ldr	r3, [r3, #28]
 800105e:	4a0b      	ldr	r2, [pc, #44]	; (800108c <HAL_TIM_Base_MspInit+0x44>)
 8001060:	f043 0301 	orr.w	r3, r3, #1
 8001064:	61d3      	str	r3, [r2, #28]
 8001066:	4b09      	ldr	r3, [pc, #36]	; (800108c <HAL_TIM_Base_MspInit+0x44>)
 8001068:	69db      	ldr	r3, [r3, #28]
 800106a:	f003 0301 	and.w	r3, r3, #1
 800106e:	60fb      	str	r3, [r7, #12]
 8001070:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001072:	2200      	movs	r2, #0
 8001074:	2100      	movs	r1, #0
 8001076:	201c      	movs	r0, #28
 8001078:	f000 f9a1 	bl	80013be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800107c:	201c      	movs	r0, #28
 800107e:	f000 f9ba 	bl	80013f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001082:	bf00      	nop
 8001084:	3710      	adds	r7, #16
 8001086:	46bd      	mov	sp, r7
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	40021000 	.word	0x40021000

08001090 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001090:	b480      	push	{r7}
 8001092:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001094:	e7fe      	b.n	8001094 <NMI_Handler+0x4>

08001096 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001096:	b480      	push	{r7}
 8001098:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800109a:	e7fe      	b.n	800109a <HardFault_Handler+0x4>

0800109c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800109c:	b480      	push	{r7}
 800109e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010a0:	e7fe      	b.n	80010a0 <MemManage_Handler+0x4>

080010a2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010a2:	b480      	push	{r7}
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010a6:	e7fe      	b.n	80010a6 <BusFault_Handler+0x4>

080010a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010a8:	b480      	push	{r7}
 80010aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010ac:	e7fe      	b.n	80010ac <UsageFault_Handler+0x4>

080010ae <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ae:	b480      	push	{r7}
 80010b0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010b2:	bf00      	nop
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bc80      	pop	{r7}
 80010b8:	4770      	bx	lr

080010ba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010ba:	b480      	push	{r7}
 80010bc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010be:	bf00      	nop
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr

080010c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80010c6:	b480      	push	{r7}
 80010c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80010ca:	bf00      	nop
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bc80      	pop	{r7}
 80010d0:	4770      	bx	lr

080010d2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80010d2:	b580      	push	{r7, lr}
 80010d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80010d6:	f000 f87f 	bl	80011d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80010da:	bf00      	nop
 80010dc:	bd80      	pop	{r7, pc}
	...

080010e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80010e4:	4802      	ldr	r0, [pc, #8]	; (80010f0 <TIM2_IRQHandler+0x10>)
 80010e6:	f000 ffdb 	bl	80020a0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	20000098 	.word	0x20000098

080010f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80010f4:	b480      	push	{r7}
 80010f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010f8:	bf00      	nop
 80010fa:	46bd      	mov	sp, r7
 80010fc:	bc80      	pop	{r7}
 80010fe:	4770      	bx	lr

08001100 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001100:	f7ff fff8 	bl	80010f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001104:	480b      	ldr	r0, [pc, #44]	; (8001134 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001106:	490c      	ldr	r1, [pc, #48]	; (8001138 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001108:	4a0c      	ldr	r2, [pc, #48]	; (800113c <LoopFillZerobss+0x16>)
  movs r3, #0
 800110a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800110c:	e002      	b.n	8001114 <LoopCopyDataInit>

0800110e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800110e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001110:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001112:	3304      	adds	r3, #4

08001114 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001114:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001116:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001118:	d3f9      	bcc.n	800110e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800111a:	4a09      	ldr	r2, [pc, #36]	; (8001140 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800111c:	4c09      	ldr	r4, [pc, #36]	; (8001144 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800111e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001120:	e001      	b.n	8001126 <LoopFillZerobss>

08001122 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001122:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001124:	3204      	adds	r2, #4

08001126 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001126:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001128:	d3fb      	bcc.n	8001122 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800112a:	f001 fb05 	bl	8002738 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800112e:	f7ff fd65 	bl	8000bfc <main>
  bx lr
 8001132:	4770      	bx	lr
  ldr r0, =_sdata
 8001134:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001138:	20000020 	.word	0x20000020
  ldr r2, =_sidata
 800113c:	08002908 	.word	0x08002908
  ldr r2, =_sbss
 8001140:	20000020 	.word	0x20000020
  ldr r4, =_ebss
 8001144:	200000e4 	.word	0x200000e4

08001148 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001148:	e7fe      	b.n	8001148 <ADC1_2_IRQHandler>
	...

0800114c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001150:	4b08      	ldr	r3, [pc, #32]	; (8001174 <HAL_Init+0x28>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a07      	ldr	r2, [pc, #28]	; (8001174 <HAL_Init+0x28>)
 8001156:	f043 0310 	orr.w	r3, r3, #16
 800115a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800115c:	2003      	movs	r0, #3
 800115e:	f000 f923 	bl	80013a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001162:	200f      	movs	r0, #15
 8001164:	f000 f808 	bl	8001178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001168:	f7ff ff3c 	bl	8000fe4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800116c:	2300      	movs	r3, #0
}
 800116e:	4618      	mov	r0, r3
 8001170:	bd80      	pop	{r7, pc}
 8001172:	bf00      	nop
 8001174:	40022000 	.word	0x40022000

08001178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b082      	sub	sp, #8
 800117c:	af00      	add	r7, sp, #0
 800117e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001180:	4b12      	ldr	r3, [pc, #72]	; (80011cc <HAL_InitTick+0x54>)
 8001182:	681a      	ldr	r2, [r3, #0]
 8001184:	4b12      	ldr	r3, [pc, #72]	; (80011d0 <HAL_InitTick+0x58>)
 8001186:	781b      	ldrb	r3, [r3, #0]
 8001188:	4619      	mov	r1, r3
 800118a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800118e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001192:	fbb2 f3f3 	udiv	r3, r2, r3
 8001196:	4618      	mov	r0, r3
 8001198:	f000 f93b 	bl	8001412 <HAL_SYSTICK_Config>
 800119c:	4603      	mov	r3, r0
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d001      	beq.n	80011a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011a2:	2301      	movs	r3, #1
 80011a4:	e00e      	b.n	80011c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2b0f      	cmp	r3, #15
 80011aa:	d80a      	bhi.n	80011c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011ac:	2200      	movs	r2, #0
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	f04f 30ff 	mov.w	r0, #4294967295
 80011b4:	f000 f903 	bl	80013be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80011b8:	4a06      	ldr	r2, [pc, #24]	; (80011d4 <HAL_InitTick+0x5c>)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
 80011c0:	e000      	b.n	80011c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80011c2:	2301      	movs	r3, #1
}
 80011c4:	4618      	mov	r0, r3
 80011c6:	3708      	adds	r7, #8
 80011c8:	46bd      	mov	sp, r7
 80011ca:	bd80      	pop	{r7, pc}
 80011cc:	20000014 	.word	0x20000014
 80011d0:	2000001c 	.word	0x2000001c
 80011d4:	20000018 	.word	0x20000018

080011d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80011d8:	b480      	push	{r7}
 80011da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80011dc:	4b05      	ldr	r3, [pc, #20]	; (80011f4 <HAL_IncTick+0x1c>)
 80011de:	781b      	ldrb	r3, [r3, #0]
 80011e0:	461a      	mov	r2, r3
 80011e2:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <HAL_IncTick+0x20>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	4413      	add	r3, r2
 80011e8:	4a03      	ldr	r2, [pc, #12]	; (80011f8 <HAL_IncTick+0x20>)
 80011ea:	6013      	str	r3, [r2, #0]
}
 80011ec:	bf00      	nop
 80011ee:	46bd      	mov	sp, r7
 80011f0:	bc80      	pop	{r7}
 80011f2:	4770      	bx	lr
 80011f4:	2000001c 	.word	0x2000001c
 80011f8:	200000e0 	.word	0x200000e0

080011fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80011fc:	b480      	push	{r7}
 80011fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001200:	4b02      	ldr	r3, [pc, #8]	; (800120c <HAL_GetTick+0x10>)
 8001202:	681b      	ldr	r3, [r3, #0]
}
 8001204:	4618      	mov	r0, r3
 8001206:	46bd      	mov	sp, r7
 8001208:	bc80      	pop	{r7}
 800120a:	4770      	bx	lr
 800120c:	200000e0 	.word	0x200000e0

08001210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001210:	b480      	push	{r7}
 8001212:	b085      	sub	sp, #20
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	f003 0307 	and.w	r3, r3, #7
 800121e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001220:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001222:	68db      	ldr	r3, [r3, #12]
 8001224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001226:	68ba      	ldr	r2, [r7, #8]
 8001228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800122c:	4013      	ands	r3, r2
 800122e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001234:	68bb      	ldr	r3, [r7, #8]
 8001236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800123c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001242:	4a04      	ldr	r2, [pc, #16]	; (8001254 <__NVIC_SetPriorityGrouping+0x44>)
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	60d3      	str	r3, [r2, #12]
}
 8001248:	bf00      	nop
 800124a:	3714      	adds	r7, #20
 800124c:	46bd      	mov	sp, r7
 800124e:	bc80      	pop	{r7}
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000ed00 	.word	0xe000ed00

08001258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001258:	b480      	push	{r7}
 800125a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800125c:	4b04      	ldr	r3, [pc, #16]	; (8001270 <__NVIC_GetPriorityGrouping+0x18>)
 800125e:	68db      	ldr	r3, [r3, #12]
 8001260:	0a1b      	lsrs	r3, r3, #8
 8001262:	f003 0307 	and.w	r3, r3, #7
}
 8001266:	4618      	mov	r0, r3
 8001268:	46bd      	mov	sp, r7
 800126a:	bc80      	pop	{r7}
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001274:	b480      	push	{r7}
 8001276:	b083      	sub	sp, #12
 8001278:	af00      	add	r7, sp, #0
 800127a:	4603      	mov	r3, r0
 800127c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800127e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001282:	2b00      	cmp	r3, #0
 8001284:	db0b      	blt.n	800129e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001286:	79fb      	ldrb	r3, [r7, #7]
 8001288:	f003 021f 	and.w	r2, r3, #31
 800128c:	4906      	ldr	r1, [pc, #24]	; (80012a8 <__NVIC_EnableIRQ+0x34>)
 800128e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	2001      	movs	r0, #1
 8001296:	fa00 f202 	lsl.w	r2, r0, r2
 800129a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800129e:	bf00      	nop
 80012a0:	370c      	adds	r7, #12
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bc80      	pop	{r7}
 80012a6:	4770      	bx	lr
 80012a8:	e000e100 	.word	0xe000e100

080012ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b083      	sub	sp, #12
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	4603      	mov	r3, r0
 80012b4:	6039      	str	r1, [r7, #0]
 80012b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80012b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012bc:	2b00      	cmp	r3, #0
 80012be:	db0a      	blt.n	80012d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	b2da      	uxtb	r2, r3
 80012c4:	490c      	ldr	r1, [pc, #48]	; (80012f8 <__NVIC_SetPriority+0x4c>)
 80012c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80012ca:	0112      	lsls	r2, r2, #4
 80012cc:	b2d2      	uxtb	r2, r2
 80012ce:	440b      	add	r3, r1
 80012d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80012d4:	e00a      	b.n	80012ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d6:	683b      	ldr	r3, [r7, #0]
 80012d8:	b2da      	uxtb	r2, r3
 80012da:	4908      	ldr	r1, [pc, #32]	; (80012fc <__NVIC_SetPriority+0x50>)
 80012dc:	79fb      	ldrb	r3, [r7, #7]
 80012de:	f003 030f 	and.w	r3, r3, #15
 80012e2:	3b04      	subs	r3, #4
 80012e4:	0112      	lsls	r2, r2, #4
 80012e6:	b2d2      	uxtb	r2, r2
 80012e8:	440b      	add	r3, r1
 80012ea:	761a      	strb	r2, [r3, #24]
}
 80012ec:	bf00      	nop
 80012ee:	370c      	adds	r7, #12
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bc80      	pop	{r7}
 80012f4:	4770      	bx	lr
 80012f6:	bf00      	nop
 80012f8:	e000e100 	.word	0xe000e100
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001300:	b480      	push	{r7}
 8001302:	b089      	sub	sp, #36	; 0x24
 8001304:	af00      	add	r7, sp, #0
 8001306:	60f8      	str	r0, [r7, #12]
 8001308:	60b9      	str	r1, [r7, #8]
 800130a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	f003 0307 	and.w	r3, r3, #7
 8001312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001314:	69fb      	ldr	r3, [r7, #28]
 8001316:	f1c3 0307 	rsb	r3, r3, #7
 800131a:	2b04      	cmp	r3, #4
 800131c:	bf28      	it	cs
 800131e:	2304      	movcs	r3, #4
 8001320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001322:	69fb      	ldr	r3, [r7, #28]
 8001324:	3304      	adds	r3, #4
 8001326:	2b06      	cmp	r3, #6
 8001328:	d902      	bls.n	8001330 <NVIC_EncodePriority+0x30>
 800132a:	69fb      	ldr	r3, [r7, #28]
 800132c:	3b03      	subs	r3, #3
 800132e:	e000      	b.n	8001332 <NVIC_EncodePriority+0x32>
 8001330:	2300      	movs	r3, #0
 8001332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001334:	f04f 32ff 	mov.w	r2, #4294967295
 8001338:	69bb      	ldr	r3, [r7, #24]
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	43da      	mvns	r2, r3
 8001340:	68bb      	ldr	r3, [r7, #8]
 8001342:	401a      	ands	r2, r3
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001348:	f04f 31ff 	mov.w	r1, #4294967295
 800134c:	697b      	ldr	r3, [r7, #20]
 800134e:	fa01 f303 	lsl.w	r3, r1, r3
 8001352:	43d9      	mvns	r1, r3
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001358:	4313      	orrs	r3, r2
         );
}
 800135a:	4618      	mov	r0, r3
 800135c:	3724      	adds	r7, #36	; 0x24
 800135e:	46bd      	mov	sp, r7
 8001360:	bc80      	pop	{r7}
 8001362:	4770      	bx	lr

08001364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	b082      	sub	sp, #8
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	3b01      	subs	r3, #1
 8001370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001374:	d301      	bcc.n	800137a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001376:	2301      	movs	r3, #1
 8001378:	e00f      	b.n	800139a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800137a:	4a0a      	ldr	r2, [pc, #40]	; (80013a4 <SysTick_Config+0x40>)
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	3b01      	subs	r3, #1
 8001380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001382:	210f      	movs	r1, #15
 8001384:	f04f 30ff 	mov.w	r0, #4294967295
 8001388:	f7ff ff90 	bl	80012ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800138c:	4b05      	ldr	r3, [pc, #20]	; (80013a4 <SysTick_Config+0x40>)
 800138e:	2200      	movs	r2, #0
 8001390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001392:	4b04      	ldr	r3, [pc, #16]	; (80013a4 <SysTick_Config+0x40>)
 8001394:	2207      	movs	r2, #7
 8001396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3708      	adds	r7, #8
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	e000e010 	.word	0xe000e010

080013a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b082      	sub	sp, #8
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80013b0:	6878      	ldr	r0, [r7, #4]
 80013b2:	f7ff ff2d 	bl	8001210 <__NVIC_SetPriorityGrouping>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80013be:	b580      	push	{r7, lr}
 80013c0:	b086      	sub	sp, #24
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	4603      	mov	r3, r0
 80013c6:	60b9      	str	r1, [r7, #8]
 80013c8:	607a      	str	r2, [r7, #4]
 80013ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80013cc:	2300      	movs	r3, #0
 80013ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80013d0:	f7ff ff42 	bl	8001258 <__NVIC_GetPriorityGrouping>
 80013d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	68b9      	ldr	r1, [r7, #8]
 80013da:	6978      	ldr	r0, [r7, #20]
 80013dc:	f7ff ff90 	bl	8001300 <NVIC_EncodePriority>
 80013e0:	4602      	mov	r2, r0
 80013e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80013e6:	4611      	mov	r1, r2
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff ff5f 	bl	80012ac <__NVIC_SetPriority>
}
 80013ee:	bf00      	nop
 80013f0:	3718      	adds	r7, #24
 80013f2:	46bd      	mov	sp, r7
 80013f4:	bd80      	pop	{r7, pc}

080013f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013f6:	b580      	push	{r7, lr}
 80013f8:	b082      	sub	sp, #8
 80013fa:	af00      	add	r7, sp, #0
 80013fc:	4603      	mov	r3, r0
 80013fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001404:	4618      	mov	r0, r3
 8001406:	f7ff ff35 	bl	8001274 <__NVIC_EnableIRQ>
}
 800140a:	bf00      	nop
 800140c:	3708      	adds	r7, #8
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}

08001412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001412:	b580      	push	{r7, lr}
 8001414:	b082      	sub	sp, #8
 8001416:	af00      	add	r7, sp, #0
 8001418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800141a:	6878      	ldr	r0, [r7, #4]
 800141c:	f7ff ffa2 	bl	8001364 <SysTick_Config>
 8001420:	4603      	mov	r3, r0
}
 8001422:	4618      	mov	r0, r3
 8001424:	3708      	adds	r7, #8
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
	...

0800142c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800142c:	b480      	push	{r7}
 800142e:	b08b      	sub	sp, #44	; 0x2c
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001436:	2300      	movs	r3, #0
 8001438:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800143a:	2300      	movs	r3, #0
 800143c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800143e:	e148      	b.n	80016d2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001440:	2201      	movs	r2, #1
 8001442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001444:	fa02 f303 	lsl.w	r3, r2, r3
 8001448:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800144a:	683b      	ldr	r3, [r7, #0]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	69fa      	ldr	r2, [r7, #28]
 8001450:	4013      	ands	r3, r2
 8001452:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001454:	69ba      	ldr	r2, [r7, #24]
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	429a      	cmp	r2, r3
 800145a:	f040 8137 	bne.w	80016cc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800145e:	683b      	ldr	r3, [r7, #0]
 8001460:	685b      	ldr	r3, [r3, #4]
 8001462:	4aa3      	ldr	r2, [pc, #652]	; (80016f0 <HAL_GPIO_Init+0x2c4>)
 8001464:	4293      	cmp	r3, r2
 8001466:	d05e      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
 8001468:	4aa1      	ldr	r2, [pc, #644]	; (80016f0 <HAL_GPIO_Init+0x2c4>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d875      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 800146e:	4aa1      	ldr	r2, [pc, #644]	; (80016f4 <HAL_GPIO_Init+0x2c8>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d058      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
 8001474:	4a9f      	ldr	r2, [pc, #636]	; (80016f4 <HAL_GPIO_Init+0x2c8>)
 8001476:	4293      	cmp	r3, r2
 8001478:	d86f      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 800147a:	4a9f      	ldr	r2, [pc, #636]	; (80016f8 <HAL_GPIO_Init+0x2cc>)
 800147c:	4293      	cmp	r3, r2
 800147e:	d052      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
 8001480:	4a9d      	ldr	r2, [pc, #628]	; (80016f8 <HAL_GPIO_Init+0x2cc>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d869      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 8001486:	4a9d      	ldr	r2, [pc, #628]	; (80016fc <HAL_GPIO_Init+0x2d0>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d04c      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
 800148c:	4a9b      	ldr	r2, [pc, #620]	; (80016fc <HAL_GPIO_Init+0x2d0>)
 800148e:	4293      	cmp	r3, r2
 8001490:	d863      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 8001492:	4a9b      	ldr	r2, [pc, #620]	; (8001700 <HAL_GPIO_Init+0x2d4>)
 8001494:	4293      	cmp	r3, r2
 8001496:	d046      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
 8001498:	4a99      	ldr	r2, [pc, #612]	; (8001700 <HAL_GPIO_Init+0x2d4>)
 800149a:	4293      	cmp	r3, r2
 800149c:	d85d      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 800149e:	2b12      	cmp	r3, #18
 80014a0:	d82a      	bhi.n	80014f8 <HAL_GPIO_Init+0xcc>
 80014a2:	2b12      	cmp	r3, #18
 80014a4:	d859      	bhi.n	800155a <HAL_GPIO_Init+0x12e>
 80014a6:	a201      	add	r2, pc, #4	; (adr r2, 80014ac <HAL_GPIO_Init+0x80>)
 80014a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ac:	08001527 	.word	0x08001527
 80014b0:	08001501 	.word	0x08001501
 80014b4:	08001513 	.word	0x08001513
 80014b8:	08001555 	.word	0x08001555
 80014bc:	0800155b 	.word	0x0800155b
 80014c0:	0800155b 	.word	0x0800155b
 80014c4:	0800155b 	.word	0x0800155b
 80014c8:	0800155b 	.word	0x0800155b
 80014cc:	0800155b 	.word	0x0800155b
 80014d0:	0800155b 	.word	0x0800155b
 80014d4:	0800155b 	.word	0x0800155b
 80014d8:	0800155b 	.word	0x0800155b
 80014dc:	0800155b 	.word	0x0800155b
 80014e0:	0800155b 	.word	0x0800155b
 80014e4:	0800155b 	.word	0x0800155b
 80014e8:	0800155b 	.word	0x0800155b
 80014ec:	0800155b 	.word	0x0800155b
 80014f0:	08001509 	.word	0x08001509
 80014f4:	0800151d 	.word	0x0800151d
 80014f8:	4a82      	ldr	r2, [pc, #520]	; (8001704 <HAL_GPIO_Init+0x2d8>)
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d013      	beq.n	8001526 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014fe:	e02c      	b.n	800155a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	68db      	ldr	r3, [r3, #12]
 8001504:	623b      	str	r3, [r7, #32]
          break;
 8001506:	e029      	b.n	800155c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001508:	683b      	ldr	r3, [r7, #0]
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	3304      	adds	r3, #4
 800150e:	623b      	str	r3, [r7, #32]
          break;
 8001510:	e024      	b.n	800155c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001512:	683b      	ldr	r3, [r7, #0]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	3308      	adds	r3, #8
 8001518:	623b      	str	r3, [r7, #32]
          break;
 800151a:	e01f      	b.n	800155c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800151c:	683b      	ldr	r3, [r7, #0]
 800151e:	68db      	ldr	r3, [r3, #12]
 8001520:	330c      	adds	r3, #12
 8001522:	623b      	str	r3, [r7, #32]
          break;
 8001524:	e01a      	b.n	800155c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	689b      	ldr	r3, [r3, #8]
 800152a:	2b00      	cmp	r3, #0
 800152c:	d102      	bne.n	8001534 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800152e:	2304      	movs	r3, #4
 8001530:	623b      	str	r3, [r7, #32]
          break;
 8001532:	e013      	b.n	800155c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	689b      	ldr	r3, [r3, #8]
 8001538:	2b01      	cmp	r3, #1
 800153a:	d105      	bne.n	8001548 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800153c:	2308      	movs	r3, #8
 800153e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	69fa      	ldr	r2, [r7, #28]
 8001544:	611a      	str	r2, [r3, #16]
          break;
 8001546:	e009      	b.n	800155c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001548:	2308      	movs	r3, #8
 800154a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	69fa      	ldr	r2, [r7, #28]
 8001550:	615a      	str	r2, [r3, #20]
          break;
 8001552:	e003      	b.n	800155c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001554:	2300      	movs	r3, #0
 8001556:	623b      	str	r3, [r7, #32]
          break;
 8001558:	e000      	b.n	800155c <HAL_GPIO_Init+0x130>
          break;
 800155a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800155c:	69bb      	ldr	r3, [r7, #24]
 800155e:	2bff      	cmp	r3, #255	; 0xff
 8001560:	d801      	bhi.n	8001566 <HAL_GPIO_Init+0x13a>
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	e001      	b.n	800156a <HAL_GPIO_Init+0x13e>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	3304      	adds	r3, #4
 800156a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800156c:	69bb      	ldr	r3, [r7, #24]
 800156e:	2bff      	cmp	r3, #255	; 0xff
 8001570:	d802      	bhi.n	8001578 <HAL_GPIO_Init+0x14c>
 8001572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001574:	009b      	lsls	r3, r3, #2
 8001576:	e002      	b.n	800157e <HAL_GPIO_Init+0x152>
 8001578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800157a:	3b08      	subs	r3, #8
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001580:	697b      	ldr	r3, [r7, #20]
 8001582:	681a      	ldr	r2, [r3, #0]
 8001584:	210f      	movs	r1, #15
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	fa01 f303 	lsl.w	r3, r1, r3
 800158c:	43db      	mvns	r3, r3
 800158e:	401a      	ands	r2, r3
 8001590:	6a39      	ldr	r1, [r7, #32]
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	fa01 f303 	lsl.w	r3, r1, r3
 8001598:	431a      	orrs	r2, r3
 800159a:	697b      	ldr	r3, [r7, #20]
 800159c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800159e:	683b      	ldr	r3, [r7, #0]
 80015a0:	685b      	ldr	r3, [r3, #4]
 80015a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	f000 8090 	beq.w	80016cc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80015ac:	4b56      	ldr	r3, [pc, #344]	; (8001708 <HAL_GPIO_Init+0x2dc>)
 80015ae:	699b      	ldr	r3, [r3, #24]
 80015b0:	4a55      	ldr	r2, [pc, #340]	; (8001708 <HAL_GPIO_Init+0x2dc>)
 80015b2:	f043 0301 	orr.w	r3, r3, #1
 80015b6:	6193      	str	r3, [r2, #24]
 80015b8:	4b53      	ldr	r3, [pc, #332]	; (8001708 <HAL_GPIO_Init+0x2dc>)
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	f003 0301 	and.w	r3, r3, #1
 80015c0:	60bb      	str	r3, [r7, #8]
 80015c2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80015c4:	4a51      	ldr	r2, [pc, #324]	; (800170c <HAL_GPIO_Init+0x2e0>)
 80015c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015c8:	089b      	lsrs	r3, r3, #2
 80015ca:	3302      	adds	r3, #2
 80015cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015d0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80015d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015d4:	f003 0303 	and.w	r3, r3, #3
 80015d8:	009b      	lsls	r3, r3, #2
 80015da:	220f      	movs	r2, #15
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	68fa      	ldr	r2, [r7, #12]
 80015e4:	4013      	ands	r3, r2
 80015e6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	4a49      	ldr	r2, [pc, #292]	; (8001710 <HAL_GPIO_Init+0x2e4>)
 80015ec:	4293      	cmp	r3, r2
 80015ee:	d00d      	beq.n	800160c <HAL_GPIO_Init+0x1e0>
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	4a48      	ldr	r2, [pc, #288]	; (8001714 <HAL_GPIO_Init+0x2e8>)
 80015f4:	4293      	cmp	r3, r2
 80015f6:	d007      	beq.n	8001608 <HAL_GPIO_Init+0x1dc>
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	4a47      	ldr	r2, [pc, #284]	; (8001718 <HAL_GPIO_Init+0x2ec>)
 80015fc:	4293      	cmp	r3, r2
 80015fe:	d101      	bne.n	8001604 <HAL_GPIO_Init+0x1d8>
 8001600:	2302      	movs	r3, #2
 8001602:	e004      	b.n	800160e <HAL_GPIO_Init+0x1e2>
 8001604:	2303      	movs	r3, #3
 8001606:	e002      	b.n	800160e <HAL_GPIO_Init+0x1e2>
 8001608:	2301      	movs	r3, #1
 800160a:	e000      	b.n	800160e <HAL_GPIO_Init+0x1e2>
 800160c:	2300      	movs	r3, #0
 800160e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001610:	f002 0203 	and.w	r2, r2, #3
 8001614:	0092      	lsls	r2, r2, #2
 8001616:	4093      	lsls	r3, r2
 8001618:	68fa      	ldr	r2, [r7, #12]
 800161a:	4313      	orrs	r3, r2
 800161c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800161e:	493b      	ldr	r1, [pc, #236]	; (800170c <HAL_GPIO_Init+0x2e0>)
 8001620:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001622:	089b      	lsrs	r3, r3, #2
 8001624:	3302      	adds	r3, #2
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001634:	2b00      	cmp	r3, #0
 8001636:	d006      	beq.n	8001646 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001638:	4b38      	ldr	r3, [pc, #224]	; (800171c <HAL_GPIO_Init+0x2f0>)
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	4937      	ldr	r1, [pc, #220]	; (800171c <HAL_GPIO_Init+0x2f0>)
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	608b      	str	r3, [r1, #8]
 8001644:	e006      	b.n	8001654 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001646:	4b35      	ldr	r3, [pc, #212]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001648:	689a      	ldr	r2, [r3, #8]
 800164a:	69bb      	ldr	r3, [r7, #24]
 800164c:	43db      	mvns	r3, r3
 800164e:	4933      	ldr	r1, [pc, #204]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001650:	4013      	ands	r3, r2
 8001652:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001654:	683b      	ldr	r3, [r7, #0]
 8001656:	685b      	ldr	r3, [r3, #4]
 8001658:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800165c:	2b00      	cmp	r3, #0
 800165e:	d006      	beq.n	800166e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001660:	4b2e      	ldr	r3, [pc, #184]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001662:	68da      	ldr	r2, [r3, #12]
 8001664:	492d      	ldr	r1, [pc, #180]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	4313      	orrs	r3, r2
 800166a:	60cb      	str	r3, [r1, #12]
 800166c:	e006      	b.n	800167c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800166e:	4b2b      	ldr	r3, [pc, #172]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001670:	68da      	ldr	r2, [r3, #12]
 8001672:	69bb      	ldr	r3, [r7, #24]
 8001674:	43db      	mvns	r3, r3
 8001676:	4929      	ldr	r1, [pc, #164]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001678:	4013      	ands	r3, r2
 800167a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001684:	2b00      	cmp	r3, #0
 8001686:	d006      	beq.n	8001696 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001688:	4b24      	ldr	r3, [pc, #144]	; (800171c <HAL_GPIO_Init+0x2f0>)
 800168a:	685a      	ldr	r2, [r3, #4]
 800168c:	4923      	ldr	r1, [pc, #140]	; (800171c <HAL_GPIO_Init+0x2f0>)
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	604b      	str	r3, [r1, #4]
 8001694:	e006      	b.n	80016a4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001696:	4b21      	ldr	r3, [pc, #132]	; (800171c <HAL_GPIO_Init+0x2f0>)
 8001698:	685a      	ldr	r2, [r3, #4]
 800169a:	69bb      	ldr	r3, [r7, #24]
 800169c:	43db      	mvns	r3, r3
 800169e:	491f      	ldr	r1, [pc, #124]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80016a0:	4013      	ands	r3, r2
 80016a2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	685b      	ldr	r3, [r3, #4]
 80016a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d006      	beq.n	80016be <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80016b0:	4b1a      	ldr	r3, [pc, #104]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	4919      	ldr	r1, [pc, #100]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80016b6:	69bb      	ldr	r3, [r7, #24]
 80016b8:	4313      	orrs	r3, r2
 80016ba:	600b      	str	r3, [r1, #0]
 80016bc:	e006      	b.n	80016cc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80016be:	4b17      	ldr	r3, [pc, #92]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80016c0:	681a      	ldr	r2, [r3, #0]
 80016c2:	69bb      	ldr	r3, [r7, #24]
 80016c4:	43db      	mvns	r3, r3
 80016c6:	4915      	ldr	r1, [pc, #84]	; (800171c <HAL_GPIO_Init+0x2f0>)
 80016c8:	4013      	ands	r3, r2
 80016ca:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80016cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016ce:	3301      	adds	r3, #1
 80016d0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	681a      	ldr	r2, [r3, #0]
 80016d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d8:	fa22 f303 	lsr.w	r3, r2, r3
 80016dc:	2b00      	cmp	r3, #0
 80016de:	f47f aeaf 	bne.w	8001440 <HAL_GPIO_Init+0x14>
  }
}
 80016e2:	bf00      	nop
 80016e4:	bf00      	nop
 80016e6:	372c      	adds	r7, #44	; 0x2c
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bc80      	pop	{r7}
 80016ec:	4770      	bx	lr
 80016ee:	bf00      	nop
 80016f0:	10320000 	.word	0x10320000
 80016f4:	10310000 	.word	0x10310000
 80016f8:	10220000 	.word	0x10220000
 80016fc:	10210000 	.word	0x10210000
 8001700:	10120000 	.word	0x10120000
 8001704:	10110000 	.word	0x10110000
 8001708:	40021000 	.word	0x40021000
 800170c:	40010000 	.word	0x40010000
 8001710:	40010800 	.word	0x40010800
 8001714:	40010c00 	.word	0x40010c00
 8001718:	40011000 	.word	0x40011000
 800171c:	40010400 	.word	0x40010400

08001720 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001720:	b480      	push	{r7}
 8001722:	b085      	sub	sp, #20
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
 8001728:	460b      	mov	r3, r1
 800172a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	689a      	ldr	r2, [r3, #8]
 8001730:	887b      	ldrh	r3, [r7, #2]
 8001732:	4013      	ands	r3, r2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d002      	beq.n	800173e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001738:	2301      	movs	r3, #1
 800173a:	73fb      	strb	r3, [r7, #15]
 800173c:	e001      	b.n	8001742 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800173e:	2300      	movs	r3, #0
 8001740:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001742:	7bfb      	ldrb	r3, [r7, #15]
}
 8001744:	4618      	mov	r0, r3
 8001746:	3714      	adds	r7, #20
 8001748:	46bd      	mov	sp, r7
 800174a:	bc80      	pop	{r7}
 800174c:	4770      	bx	lr

0800174e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800174e:	b480      	push	{r7}
 8001750:	b083      	sub	sp, #12
 8001752:	af00      	add	r7, sp, #0
 8001754:	6078      	str	r0, [r7, #4]
 8001756:	460b      	mov	r3, r1
 8001758:	807b      	strh	r3, [r7, #2]
 800175a:	4613      	mov	r3, r2
 800175c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800175e:	787b      	ldrb	r3, [r7, #1]
 8001760:	2b00      	cmp	r3, #0
 8001762:	d003      	beq.n	800176c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001764:	887a      	ldrh	r2, [r7, #2]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800176a:	e003      	b.n	8001774 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800176c:	887b      	ldrh	r3, [r7, #2]
 800176e:	041a      	lsls	r2, r3, #16
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	611a      	str	r2, [r3, #16]
}
 8001774:	bf00      	nop
 8001776:	370c      	adds	r7, #12
 8001778:	46bd      	mov	sp, r7
 800177a:	bc80      	pop	{r7}
 800177c:	4770      	bx	lr

0800177e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800177e:	b480      	push	{r7}
 8001780:	b085      	sub	sp, #20
 8001782:	af00      	add	r7, sp, #0
 8001784:	6078      	str	r0, [r7, #4]
 8001786:	460b      	mov	r3, r1
 8001788:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	68db      	ldr	r3, [r3, #12]
 800178e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001790:	887a      	ldrh	r2, [r7, #2]
 8001792:	68fb      	ldr	r3, [r7, #12]
 8001794:	4013      	ands	r3, r2
 8001796:	041a      	lsls	r2, r3, #16
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	43d9      	mvns	r1, r3
 800179c:	887b      	ldrh	r3, [r7, #2]
 800179e:	400b      	ands	r3, r1
 80017a0:	431a      	orrs	r2, r3
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	611a      	str	r2, [r3, #16]
}
 80017a6:	bf00      	nop
 80017a8:	3714      	adds	r7, #20
 80017aa:	46bd      	mov	sp, r7
 80017ac:	bc80      	pop	{r7}
 80017ae:	4770      	bx	lr

080017b0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b086      	sub	sp, #24
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d101      	bne.n	80017c2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80017be:	2301      	movs	r3, #1
 80017c0:	e26c      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f003 0301 	and.w	r3, r3, #1
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	f000 8087 	beq.w	80018de <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80017d0:	4b92      	ldr	r3, [pc, #584]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	f003 030c 	and.w	r3, r3, #12
 80017d8:	2b04      	cmp	r3, #4
 80017da:	d00c      	beq.n	80017f6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80017dc:	4b8f      	ldr	r3, [pc, #572]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f003 030c 	and.w	r3, r3, #12
 80017e4:	2b08      	cmp	r3, #8
 80017e6:	d112      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
 80017e8:	4b8c      	ldr	r3, [pc, #560]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80017f4:	d10b      	bne.n	800180e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017f6:	4b89      	ldr	r3, [pc, #548]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d06c      	beq.n	80018dc <HAL_RCC_OscConfig+0x12c>
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b00      	cmp	r3, #0
 8001808:	d168      	bne.n	80018dc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800180a:	2301      	movs	r3, #1
 800180c:	e246      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001816:	d106      	bne.n	8001826 <HAL_RCC_OscConfig+0x76>
 8001818:	4b80      	ldr	r3, [pc, #512]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a7f      	ldr	r2, [pc, #508]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800181e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001822:	6013      	str	r3, [r2, #0]
 8001824:	e02e      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	2b00      	cmp	r3, #0
 800182c:	d10c      	bne.n	8001848 <HAL_RCC_OscConfig+0x98>
 800182e:	4b7b      	ldr	r3, [pc, #492]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	4a7a      	ldr	r2, [pc, #488]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001834:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001838:	6013      	str	r3, [r2, #0]
 800183a:	4b78      	ldr	r3, [pc, #480]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	4a77      	ldr	r2, [pc, #476]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001840:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e01d      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001850:	d10c      	bne.n	800186c <HAL_RCC_OscConfig+0xbc>
 8001852:	4b72      	ldr	r3, [pc, #456]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a71      	ldr	r2, [pc, #452]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001858:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800185c:	6013      	str	r3, [r2, #0]
 800185e:	4b6f      	ldr	r3, [pc, #444]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a6e      	ldr	r2, [pc, #440]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001864:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001868:	6013      	str	r3, [r2, #0]
 800186a:	e00b      	b.n	8001884 <HAL_RCC_OscConfig+0xd4>
 800186c:	4b6b      	ldr	r3, [pc, #428]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	4a6a      	ldr	r2, [pc, #424]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001872:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001876:	6013      	str	r3, [r2, #0]
 8001878:	4b68      	ldr	r3, [pc, #416]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a67      	ldr	r2, [pc, #412]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 800187e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001882:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	685b      	ldr	r3, [r3, #4]
 8001888:	2b00      	cmp	r3, #0
 800188a:	d013      	beq.n	80018b4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800188c:	f7ff fcb6 	bl	80011fc <HAL_GetTick>
 8001890:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001892:	e008      	b.n	80018a6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001894:	f7ff fcb2 	bl	80011fc <HAL_GetTick>
 8001898:	4602      	mov	r2, r0
 800189a:	693b      	ldr	r3, [r7, #16]
 800189c:	1ad3      	subs	r3, r2, r3
 800189e:	2b64      	cmp	r3, #100	; 0x64
 80018a0:	d901      	bls.n	80018a6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80018a2:	2303      	movs	r3, #3
 80018a4:	e1fa      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018a6:	4b5d      	ldr	r3, [pc, #372]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d0f0      	beq.n	8001894 <HAL_RCC_OscConfig+0xe4>
 80018b2:	e014      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018b4:	f7ff fca2 	bl	80011fc <HAL_GetTick>
 80018b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ba:	e008      	b.n	80018ce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80018bc:	f7ff fc9e 	bl	80011fc <HAL_GetTick>
 80018c0:	4602      	mov	r2, r0
 80018c2:	693b      	ldr	r3, [r7, #16]
 80018c4:	1ad3      	subs	r3, r2, r3
 80018c6:	2b64      	cmp	r3, #100	; 0x64
 80018c8:	d901      	bls.n	80018ce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80018ca:	2303      	movs	r3, #3
 80018cc:	e1e6      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80018ce:	4b53      	ldr	r3, [pc, #332]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d1f0      	bne.n	80018bc <HAL_RCC_OscConfig+0x10c>
 80018da:	e000      	b.n	80018de <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80018dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d063      	beq.n	80019b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80018ea:	4b4c      	ldr	r3, [pc, #304]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	f003 030c 	and.w	r3, r3, #12
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00b      	beq.n	800190e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80018f6:	4b49      	ldr	r3, [pc, #292]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80018f8:	685b      	ldr	r3, [r3, #4]
 80018fa:	f003 030c 	and.w	r3, r3, #12
 80018fe:	2b08      	cmp	r3, #8
 8001900:	d11c      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
 8001902:	4b46      	ldr	r3, [pc, #280]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001904:	685b      	ldr	r3, [r3, #4]
 8001906:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d116      	bne.n	800193c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800190e:	4b43      	ldr	r3, [pc, #268]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	f003 0302 	and.w	r3, r3, #2
 8001916:	2b00      	cmp	r3, #0
 8001918:	d005      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	691b      	ldr	r3, [r3, #16]
 800191e:	2b01      	cmp	r3, #1
 8001920:	d001      	beq.n	8001926 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001922:	2301      	movs	r3, #1
 8001924:	e1ba      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001926:	4b3d      	ldr	r3, [pc, #244]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	695b      	ldr	r3, [r3, #20]
 8001932:	00db      	lsls	r3, r3, #3
 8001934:	4939      	ldr	r1, [pc, #228]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001936:	4313      	orrs	r3, r2
 8001938:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800193a:	e03a      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	691b      	ldr	r3, [r3, #16]
 8001940:	2b00      	cmp	r3, #0
 8001942:	d020      	beq.n	8001986 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001944:	4b36      	ldr	r3, [pc, #216]	; (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001946:	2201      	movs	r2, #1
 8001948:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800194a:	f7ff fc57 	bl	80011fc <HAL_GetTick>
 800194e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001950:	e008      	b.n	8001964 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001952:	f7ff fc53 	bl	80011fc <HAL_GetTick>
 8001956:	4602      	mov	r2, r0
 8001958:	693b      	ldr	r3, [r7, #16]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	2b02      	cmp	r3, #2
 800195e:	d901      	bls.n	8001964 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e19b      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001964:	4b2d      	ldr	r3, [pc, #180]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	f003 0302 	and.w	r3, r3, #2
 800196c:	2b00      	cmp	r3, #0
 800196e:	d0f0      	beq.n	8001952 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001970:	4b2a      	ldr	r3, [pc, #168]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	695b      	ldr	r3, [r3, #20]
 800197c:	00db      	lsls	r3, r3, #3
 800197e:	4927      	ldr	r1, [pc, #156]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 8001980:	4313      	orrs	r3, r2
 8001982:	600b      	str	r3, [r1, #0]
 8001984:	e015      	b.n	80019b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001986:	4b26      	ldr	r3, [pc, #152]	; (8001a20 <HAL_RCC_OscConfig+0x270>)
 8001988:	2200      	movs	r2, #0
 800198a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800198c:	f7ff fc36 	bl	80011fc <HAL_GetTick>
 8001990:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001992:	e008      	b.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001994:	f7ff fc32 	bl	80011fc <HAL_GetTick>
 8001998:	4602      	mov	r2, r0
 800199a:	693b      	ldr	r3, [r7, #16]
 800199c:	1ad3      	subs	r3, r2, r3
 800199e:	2b02      	cmp	r3, #2
 80019a0:	d901      	bls.n	80019a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80019a2:	2303      	movs	r3, #3
 80019a4:	e17a      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80019a6:	4b1d      	ldr	r3, [pc, #116]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	f003 0302 	and.w	r3, r3, #2
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d1f0      	bne.n	8001994 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f003 0308 	and.w	r3, r3, #8
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d03a      	beq.n	8001a34 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d019      	beq.n	80019fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80019c6:	4b17      	ldr	r3, [pc, #92]	; (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019c8:	2201      	movs	r2, #1
 80019ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019cc:	f7ff fc16 	bl	80011fc <HAL_GetTick>
 80019d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019d2:	e008      	b.n	80019e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d4:	f7ff fc12 	bl	80011fc <HAL_GetTick>
 80019d8:	4602      	mov	r2, r0
 80019da:	693b      	ldr	r3, [r7, #16]
 80019dc:	1ad3      	subs	r3, r2, r3
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d901      	bls.n	80019e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80019e2:	2303      	movs	r3, #3
 80019e4:	e15a      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80019e6:	4b0d      	ldr	r3, [pc, #52]	; (8001a1c <HAL_RCC_OscConfig+0x26c>)
 80019e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ea:	f003 0302 	and.w	r3, r3, #2
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d0f0      	beq.n	80019d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80019f2:	2001      	movs	r0, #1
 80019f4:	f000 fa9a 	bl	8001f2c <RCC_Delay>
 80019f8:	e01c      	b.n	8001a34 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019fa:	4b0a      	ldr	r3, [pc, #40]	; (8001a24 <HAL_RCC_OscConfig+0x274>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a00:	f7ff fbfc 	bl	80011fc <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a06:	e00f      	b.n	8001a28 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001a08:	f7ff fbf8 	bl	80011fc <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b02      	cmp	r3, #2
 8001a14:	d908      	bls.n	8001a28 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e140      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
 8001a1a:	bf00      	nop
 8001a1c:	40021000 	.word	0x40021000
 8001a20:	42420000 	.word	0x42420000
 8001a24:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001a28:	4b9e      	ldr	r3, [pc, #632]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a2c:	f003 0302 	and.w	r3, r3, #2
 8001a30:	2b00      	cmp	r3, #0
 8001a32:	d1e9      	bne.n	8001a08 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	f003 0304 	and.w	r3, r3, #4
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	f000 80a6 	beq.w	8001b8e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a42:	2300      	movs	r3, #0
 8001a44:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001a46:	4b97      	ldr	r3, [pc, #604]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a48:	69db      	ldr	r3, [r3, #28]
 8001a4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d10d      	bne.n	8001a6e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a52:	4b94      	ldr	r3, [pc, #592]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a54:	69db      	ldr	r3, [r3, #28]
 8001a56:	4a93      	ldr	r2, [pc, #588]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	61d3      	str	r3, [r2, #28]
 8001a5e:	4b91      	ldr	r3, [pc, #580]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001a60:	69db      	ldr	r3, [r3, #28]
 8001a62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a66:	60bb      	str	r3, [r7, #8]
 8001a68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a6e:	4b8e      	ldr	r3, [pc, #568]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d118      	bne.n	8001aac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a7a:	4b8b      	ldr	r3, [pc, #556]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4a8a      	ldr	r2, [pc, #552]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001a80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001a84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a86:	f7ff fbb9 	bl	80011fc <HAL_GetTick>
 8001a8a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a8c:	e008      	b.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a8e:	f7ff fbb5 	bl	80011fc <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	693b      	ldr	r3, [r7, #16]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	2b64      	cmp	r3, #100	; 0x64
 8001a9a:	d901      	bls.n	8001aa0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001a9c:	2303      	movs	r3, #3
 8001a9e:	e0fd      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001aa0:	4b81      	ldr	r3, [pc, #516]	; (8001ca8 <HAL_RCC_OscConfig+0x4f8>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d0f0      	beq.n	8001a8e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	68db      	ldr	r3, [r3, #12]
 8001ab0:	2b01      	cmp	r3, #1
 8001ab2:	d106      	bne.n	8001ac2 <HAL_RCC_OscConfig+0x312>
 8001ab4:	4b7b      	ldr	r3, [pc, #492]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ab6:	6a1b      	ldr	r3, [r3, #32]
 8001ab8:	4a7a      	ldr	r2, [pc, #488]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001aba:	f043 0301 	orr.w	r3, r3, #1
 8001abe:	6213      	str	r3, [r2, #32]
 8001ac0:	e02d      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d10c      	bne.n	8001ae4 <HAL_RCC_OscConfig+0x334>
 8001aca:	4b76      	ldr	r3, [pc, #472]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001acc:	6a1b      	ldr	r3, [r3, #32]
 8001ace:	4a75      	ldr	r2, [pc, #468]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ad0:	f023 0301 	bic.w	r3, r3, #1
 8001ad4:	6213      	str	r3, [r2, #32]
 8001ad6:	4b73      	ldr	r3, [pc, #460]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001ad8:	6a1b      	ldr	r3, [r3, #32]
 8001ada:	4a72      	ldr	r2, [pc, #456]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001adc:	f023 0304 	bic.w	r3, r3, #4
 8001ae0:	6213      	str	r3, [r2, #32]
 8001ae2:	e01c      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	68db      	ldr	r3, [r3, #12]
 8001ae8:	2b05      	cmp	r3, #5
 8001aea:	d10c      	bne.n	8001b06 <HAL_RCC_OscConfig+0x356>
 8001aec:	4b6d      	ldr	r3, [pc, #436]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001aee:	6a1b      	ldr	r3, [r3, #32]
 8001af0:	4a6c      	ldr	r2, [pc, #432]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001af2:	f043 0304 	orr.w	r3, r3, #4
 8001af6:	6213      	str	r3, [r2, #32]
 8001af8:	4b6a      	ldr	r3, [pc, #424]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001afa:	6a1b      	ldr	r3, [r3, #32]
 8001afc:	4a69      	ldr	r2, [pc, #420]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001afe:	f043 0301 	orr.w	r3, r3, #1
 8001b02:	6213      	str	r3, [r2, #32]
 8001b04:	e00b      	b.n	8001b1e <HAL_RCC_OscConfig+0x36e>
 8001b06:	4b67      	ldr	r3, [pc, #412]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	4a66      	ldr	r2, [pc, #408]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b0c:	f023 0301 	bic.w	r3, r3, #1
 8001b10:	6213      	str	r3, [r2, #32]
 8001b12:	4b64      	ldr	r3, [pc, #400]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b14:	6a1b      	ldr	r3, [r3, #32]
 8001b16:	4a63      	ldr	r2, [pc, #396]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b18:	f023 0304 	bic.w	r3, r3, #4
 8001b1c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	68db      	ldr	r3, [r3, #12]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d015      	beq.n	8001b52 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b26:	f7ff fb69 	bl	80011fc <HAL_GetTick>
 8001b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b2c:	e00a      	b.n	8001b44 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b2e:	f7ff fb65 	bl	80011fc <HAL_GetTick>
 8001b32:	4602      	mov	r2, r0
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	1ad3      	subs	r3, r2, r3
 8001b38:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b3c:	4293      	cmp	r3, r2
 8001b3e:	d901      	bls.n	8001b44 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001b40:	2303      	movs	r3, #3
 8001b42:	e0ab      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001b44:	4b57      	ldr	r3, [pc, #348]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b46:	6a1b      	ldr	r3, [r3, #32]
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d0ee      	beq.n	8001b2e <HAL_RCC_OscConfig+0x37e>
 8001b50:	e014      	b.n	8001b7c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b52:	f7ff fb53 	bl	80011fc <HAL_GetTick>
 8001b56:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b58:	e00a      	b.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b5a:	f7ff fb4f 	bl	80011fc <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	693b      	ldr	r3, [r7, #16]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	f241 3288 	movw	r2, #5000	; 0x1388
 8001b68:	4293      	cmp	r3, r2
 8001b6a:	d901      	bls.n	8001b70 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001b6c:	2303      	movs	r3, #3
 8001b6e:	e095      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b70:	4b4c      	ldr	r3, [pc, #304]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b72:	6a1b      	ldr	r3, [r3, #32]
 8001b74:	f003 0302 	and.w	r3, r3, #2
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d1ee      	bne.n	8001b5a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001b7c:	7dfb      	ldrb	r3, [r7, #23]
 8001b7e:	2b01      	cmp	r3, #1
 8001b80:	d105      	bne.n	8001b8e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b82:	4b48      	ldr	r3, [pc, #288]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b84:	69db      	ldr	r3, [r3, #28]
 8001b86:	4a47      	ldr	r2, [pc, #284]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b88:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001b8c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	69db      	ldr	r3, [r3, #28]
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	f000 8081 	beq.w	8001c9a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b98:	4b42      	ldr	r3, [pc, #264]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001b9a:	685b      	ldr	r3, [r3, #4]
 8001b9c:	f003 030c 	and.w	r3, r3, #12
 8001ba0:	2b08      	cmp	r3, #8
 8001ba2:	d061      	beq.n	8001c68 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	69db      	ldr	r3, [r3, #28]
 8001ba8:	2b02      	cmp	r3, #2
 8001baa:	d146      	bne.n	8001c3a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bac:	4b3f      	ldr	r3, [pc, #252]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb2:	f7ff fb23 	bl	80011fc <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bba:	f7ff fb1f 	bl	80011fc <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e067      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bcc:	4b35      	ldr	r3, [pc, #212]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f0      	bne.n	8001bba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6a1b      	ldr	r3, [r3, #32]
 8001bdc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001be0:	d108      	bne.n	8001bf4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001be2:	4b30      	ldr	r3, [pc, #192]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001be4:	685b      	ldr	r3, [r3, #4]
 8001be6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	689b      	ldr	r3, [r3, #8]
 8001bee:	492d      	ldr	r1, [pc, #180]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bf0:	4313      	orrs	r3, r2
 8001bf2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001bf4:	4b2b      	ldr	r3, [pc, #172]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6a19      	ldr	r1, [r3, #32]
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c04:	430b      	orrs	r3, r1
 8001c06:	4927      	ldr	r1, [pc, #156]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c0c:	4b27      	ldr	r3, [pc, #156]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001c0e:	2201      	movs	r2, #1
 8001c10:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c12:	f7ff faf3 	bl	80011fc <HAL_GetTick>
 8001c16:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c18:	e008      	b.n	8001c2c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c1a:	f7ff faef 	bl	80011fc <HAL_GetTick>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	1ad3      	subs	r3, r2, r3
 8001c24:	2b02      	cmp	r3, #2
 8001c26:	d901      	bls.n	8001c2c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001c28:	2303      	movs	r3, #3
 8001c2a:	e037      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001c2c:	4b1d      	ldr	r3, [pc, #116]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c2e:	681b      	ldr	r3, [r3, #0]
 8001c30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d0f0      	beq.n	8001c1a <HAL_RCC_OscConfig+0x46a>
 8001c38:	e02f      	b.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001c3a:	4b1c      	ldr	r3, [pc, #112]	; (8001cac <HAL_RCC_OscConfig+0x4fc>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001c40:	f7ff fadc 	bl	80011fc <HAL_GetTick>
 8001c44:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c46:	e008      	b.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c48:	f7ff fad8 	bl	80011fc <HAL_GetTick>
 8001c4c:	4602      	mov	r2, r0
 8001c4e:	693b      	ldr	r3, [r7, #16]
 8001c50:	1ad3      	subs	r3, r2, r3
 8001c52:	2b02      	cmp	r3, #2
 8001c54:	d901      	bls.n	8001c5a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001c56:	2303      	movs	r3, #3
 8001c58:	e020      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001c5a:	4b12      	ldr	r3, [pc, #72]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001c62:	2b00      	cmp	r3, #0
 8001c64:	d1f0      	bne.n	8001c48 <HAL_RCC_OscConfig+0x498>
 8001c66:	e018      	b.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	69db      	ldr	r3, [r3, #28]
 8001c6c:	2b01      	cmp	r3, #1
 8001c6e:	d101      	bne.n	8001c74 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001c70:	2301      	movs	r3, #1
 8001c72:	e013      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c74:	4b0b      	ldr	r3, [pc, #44]	; (8001ca4 <HAL_RCC_OscConfig+0x4f4>)
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	6a1b      	ldr	r3, [r3, #32]
 8001c84:	429a      	cmp	r2, r3
 8001c86:	d106      	bne.n	8001c96 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8001c88:	68fb      	ldr	r3, [r7, #12]
 8001c8a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d001      	beq.n	8001c9a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	3718      	adds	r7, #24
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}
 8001ca4:	40021000 	.word	0x40021000
 8001ca8:	40007000 	.word	0x40007000
 8001cac:	42420060 	.word	0x42420060

08001cb0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
 8001cb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001cc0:	2301      	movs	r3, #1
 8001cc2:	e0d0      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001cc4:	4b6a      	ldr	r3, [pc, #424]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f003 0307 	and.w	r3, r3, #7
 8001ccc:	683a      	ldr	r2, [r7, #0]
 8001cce:	429a      	cmp	r2, r3
 8001cd0:	d910      	bls.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001cd2:	4b67      	ldr	r3, [pc, #412]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	f023 0207 	bic.w	r2, r3, #7
 8001cda:	4965      	ldr	r1, [pc, #404]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001ce2:	4b63      	ldr	r3, [pc, #396]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f003 0307 	and.w	r3, r3, #7
 8001cea:	683a      	ldr	r2, [r7, #0]
 8001cec:	429a      	cmp	r2, r3
 8001cee:	d001      	beq.n	8001cf4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e0b8      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	f003 0302 	and.w	r3, r3, #2
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d020      	beq.n	8001d42 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f003 0304 	and.w	r3, r3, #4
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d005      	beq.n	8001d18 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001d0c:	4b59      	ldr	r3, [pc, #356]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	4a58      	ldr	r2, [pc, #352]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d12:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001d16:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f003 0308 	and.w	r3, r3, #8
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d005      	beq.n	8001d30 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001d24:	4b53      	ldr	r3, [pc, #332]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	4a52      	ldr	r2, [pc, #328]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d2a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001d2e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001d30:	4b50      	ldr	r3, [pc, #320]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	689b      	ldr	r3, [r3, #8]
 8001d3c:	494d      	ldr	r1, [pc, #308]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d3e:	4313      	orrs	r3, r2
 8001d40:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d040      	beq.n	8001dd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b01      	cmp	r3, #1
 8001d54:	d107      	bne.n	8001d66 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001d56:	4b47      	ldr	r3, [pc, #284]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d115      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d62:	2301      	movs	r3, #1
 8001d64:	e07f      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	685b      	ldr	r3, [r3, #4]
 8001d6a:	2b02      	cmp	r3, #2
 8001d6c:	d107      	bne.n	8001d7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d6e:	4b41      	ldr	r3, [pc, #260]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d109      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d7a:	2301      	movs	r3, #1
 8001d7c:	e073      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001d7e:	4b3d      	ldr	r3, [pc, #244]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	f003 0302 	and.w	r3, r3, #2
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d101      	bne.n	8001d8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001d8a:	2301      	movs	r3, #1
 8001d8c:	e06b      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d8e:	4b39      	ldr	r3, [pc, #228]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d90:	685b      	ldr	r3, [r3, #4]
 8001d92:	f023 0203 	bic.w	r2, r3, #3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	4936      	ldr	r1, [pc, #216]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001d9c:	4313      	orrs	r3, r2
 8001d9e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001da0:	f7ff fa2c 	bl	80011fc <HAL_GetTick>
 8001da4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001da6:	e00a      	b.n	8001dbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001da8:	f7ff fa28 	bl	80011fc <HAL_GetTick>
 8001dac:	4602      	mov	r2, r0
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	1ad3      	subs	r3, r2, r3
 8001db2:	f241 3288 	movw	r2, #5000	; 0x1388
 8001db6:	4293      	cmp	r3, r2
 8001db8:	d901      	bls.n	8001dbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	e053      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001dbe:	4b2d      	ldr	r3, [pc, #180]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	f003 020c 	and.w	r2, r3, #12
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d1eb      	bne.n	8001da8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001dd0:	4b27      	ldr	r3, [pc, #156]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	f003 0307 	and.w	r3, r3, #7
 8001dd8:	683a      	ldr	r2, [r7, #0]
 8001dda:	429a      	cmp	r2, r3
 8001ddc:	d210      	bcs.n	8001e00 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001dde:	4b24      	ldr	r3, [pc, #144]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	f023 0207 	bic.w	r2, r3, #7
 8001de6:	4922      	ldr	r1, [pc, #136]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	4313      	orrs	r3, r2
 8001dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dee:	4b20      	ldr	r3, [pc, #128]	; (8001e70 <HAL_RCC_ClockConfig+0x1c0>)
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f003 0307 	and.w	r3, r3, #7
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d001      	beq.n	8001e00 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001dfc:	2301      	movs	r3, #1
 8001dfe:	e032      	b.n	8001e66 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	f003 0304 	and.w	r3, r3, #4
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d008      	beq.n	8001e1e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e0c:	4b19      	ldr	r3, [pc, #100]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e0e:	685b      	ldr	r3, [r3, #4]
 8001e10:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	4916      	ldr	r1, [pc, #88]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e1a:	4313      	orrs	r3, r2
 8001e1c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f003 0308 	and.w	r3, r3, #8
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d009      	beq.n	8001e3e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e2a:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	691b      	ldr	r3, [r3, #16]
 8001e36:	00db      	lsls	r3, r3, #3
 8001e38:	490e      	ldr	r1, [pc, #56]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001e3e:	f000 f821 	bl	8001e84 <HAL_RCC_GetSysClockFreq>
 8001e42:	4602      	mov	r2, r0
 8001e44:	4b0b      	ldr	r3, [pc, #44]	; (8001e74 <HAL_RCC_ClockConfig+0x1c4>)
 8001e46:	685b      	ldr	r3, [r3, #4]
 8001e48:	091b      	lsrs	r3, r3, #4
 8001e4a:	f003 030f 	and.w	r3, r3, #15
 8001e4e:	490a      	ldr	r1, [pc, #40]	; (8001e78 <HAL_RCC_ClockConfig+0x1c8>)
 8001e50:	5ccb      	ldrb	r3, [r1, r3]
 8001e52:	fa22 f303 	lsr.w	r3, r2, r3
 8001e56:	4a09      	ldr	r2, [pc, #36]	; (8001e7c <HAL_RCC_ClockConfig+0x1cc>)
 8001e58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001e5a:	4b09      	ldr	r3, [pc, #36]	; (8001e80 <HAL_RCC_ClockConfig+0x1d0>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4618      	mov	r0, r3
 8001e60:	f7ff f98a 	bl	8001178 <HAL_InitTick>

  return HAL_OK;
 8001e64:	2300      	movs	r3, #0
}
 8001e66:	4618      	mov	r0, r3
 8001e68:	3710      	adds	r7, #16
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40022000 	.word	0x40022000
 8001e74:	40021000 	.word	0x40021000
 8001e78:	080028dc 	.word	0x080028dc
 8001e7c:	20000014 	.word	0x20000014
 8001e80:	20000018 	.word	0x20000018

08001e84 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b087      	sub	sp, #28
 8001e88:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	60fb      	str	r3, [r7, #12]
 8001e8e:	2300      	movs	r3, #0
 8001e90:	60bb      	str	r3, [r7, #8]
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	2300      	movs	r3, #0
 8001e98:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001e9e:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ea0:	685b      	ldr	r3, [r3, #4]
 8001ea2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	f003 030c 	and.w	r3, r3, #12
 8001eaa:	2b04      	cmp	r3, #4
 8001eac:	d002      	beq.n	8001eb4 <HAL_RCC_GetSysClockFreq+0x30>
 8001eae:	2b08      	cmp	r3, #8
 8001eb0:	d003      	beq.n	8001eba <HAL_RCC_GetSysClockFreq+0x36>
 8001eb2:	e027      	b.n	8001f04 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001eb4:	4b19      	ldr	r3, [pc, #100]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001eb6:	613b      	str	r3, [r7, #16]
      break;
 8001eb8:	e027      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	0c9b      	lsrs	r3, r3, #18
 8001ebe:	f003 030f 	and.w	r3, r3, #15
 8001ec2:	4a17      	ldr	r2, [pc, #92]	; (8001f20 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ec4:	5cd3      	ldrb	r3, [r2, r3]
 8001ec6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d010      	beq.n	8001ef4 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001ed2:	4b11      	ldr	r3, [pc, #68]	; (8001f18 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ed4:	685b      	ldr	r3, [r3, #4]
 8001ed6:	0c5b      	lsrs	r3, r3, #17
 8001ed8:	f003 0301 	and.w	r3, r3, #1
 8001edc:	4a11      	ldr	r2, [pc, #68]	; (8001f24 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001ede:	5cd3      	ldrb	r3, [r2, r3]
 8001ee0:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a0d      	ldr	r2, [pc, #52]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ee6:	fb02 f203 	mul.w	r2, r2, r3
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ef0:	617b      	str	r3, [r7, #20]
 8001ef2:	e004      	b.n	8001efe <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	4a0c      	ldr	r2, [pc, #48]	; (8001f28 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001ef8:	fb02 f303 	mul.w	r3, r2, r3
 8001efc:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	613b      	str	r3, [r7, #16]
      break;
 8001f02:	e002      	b.n	8001f0a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001f04:	4b05      	ldr	r3, [pc, #20]	; (8001f1c <HAL_RCC_GetSysClockFreq+0x98>)
 8001f06:	613b      	str	r3, [r7, #16]
      break;
 8001f08:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001f0a:	693b      	ldr	r3, [r7, #16]
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	371c      	adds	r7, #28
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bc80      	pop	{r7}
 8001f14:	4770      	bx	lr
 8001f16:	bf00      	nop
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	007a1200 	.word	0x007a1200
 8001f20:	080028ec 	.word	0x080028ec
 8001f24:	080028fc 	.word	0x080028fc
 8001f28:	003d0900 	.word	0x003d0900

08001f2c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001f2c:	b480      	push	{r7}
 8001f2e:	b085      	sub	sp, #20
 8001f30:	af00      	add	r7, sp, #0
 8001f32:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001f34:	4b0a      	ldr	r3, [pc, #40]	; (8001f60 <RCC_Delay+0x34>)
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	4a0a      	ldr	r2, [pc, #40]	; (8001f64 <RCC_Delay+0x38>)
 8001f3a:	fba2 2303 	umull	r2, r3, r2, r3
 8001f3e:	0a5b      	lsrs	r3, r3, #9
 8001f40:	687a      	ldr	r2, [r7, #4]
 8001f42:	fb02 f303 	mul.w	r3, r2, r3
 8001f46:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001f48:	bf00      	nop
  }
  while (Delay --);
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	1e5a      	subs	r2, r3, #1
 8001f4e:	60fa      	str	r2, [r7, #12]
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d1f9      	bne.n	8001f48 <RCC_Delay+0x1c>
}
 8001f54:	bf00      	nop
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	bc80      	pop	{r7}
 8001f5e:	4770      	bx	lr
 8001f60:	20000014 	.word	0x20000014
 8001f64:	10624dd3 	.word	0x10624dd3

08001f68 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b082      	sub	sp, #8
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f76:	2301      	movs	r3, #1
 8001f78:	e041      	b.n	8001ffe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d106      	bne.n	8001f94 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	2200      	movs	r2, #0
 8001f8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f8e:	6878      	ldr	r0, [r7, #4]
 8001f90:	f7ff f85a 	bl	8001048 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	4619      	mov	r1, r3
 8001fa6:	4610      	mov	r0, r2
 8001fa8:	f000 fa6e 	bl	8002488 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2201      	movs	r2, #1
 8001fc8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	2201      	movs	r2, #1
 8001fd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	2201      	movs	r2, #1
 8001fd8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2201      	movs	r2, #1
 8001fe0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2201      	movs	r2, #1
 8001fe8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	2201      	movs	r2, #1
 8001ff8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001ffc:	2300      	movs	r3, #0
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	3708      	adds	r7, #8
 8002002:	46bd      	mov	sp, r7
 8002004:	bd80      	pop	{r7, pc}
	...

08002008 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b085      	sub	sp, #20
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002016:	b2db      	uxtb	r3, r3
 8002018:	2b01      	cmp	r3, #1
 800201a:	d001      	beq.n	8002020 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e035      	b.n	800208c <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2202      	movs	r2, #2
 8002024:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	68da      	ldr	r2, [r3, #12]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	f042 0201 	orr.w	r2, r2, #1
 8002036:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a16      	ldr	r2, [pc, #88]	; (8002098 <HAL_TIM_Base_Start_IT+0x90>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d009      	beq.n	8002056 <HAL_TIM_Base_Start_IT+0x4e>
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800204a:	d004      	beq.n	8002056 <HAL_TIM_Base_Start_IT+0x4e>
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4a12      	ldr	r2, [pc, #72]	; (800209c <HAL_TIM_Base_Start_IT+0x94>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d111      	bne.n	800207a <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	689b      	ldr	r3, [r3, #8]
 800205c:	f003 0307 	and.w	r3, r3, #7
 8002060:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002062:	68fb      	ldr	r3, [r7, #12]
 8002064:	2b06      	cmp	r3, #6
 8002066:	d010      	beq.n	800208a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	681b      	ldr	r3, [r3, #0]
 8002072:	f042 0201 	orr.w	r2, r2, #1
 8002076:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002078:	e007      	b.n	800208a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	681a      	ldr	r2, [r3, #0]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f042 0201 	orr.w	r2, r2, #1
 8002088:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800208a:	2300      	movs	r3, #0
}
 800208c:	4618      	mov	r0, r3
 800208e:	3714      	adds	r7, #20
 8002090:	46bd      	mov	sp, r7
 8002092:	bc80      	pop	{r7}
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40012c00 	.word	0x40012c00
 800209c:	40000400 	.word	0x40000400

080020a0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	b082      	sub	sp, #8
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	691b      	ldr	r3, [r3, #16]
 80020ae:	f003 0302 	and.w	r3, r3, #2
 80020b2:	2b02      	cmp	r3, #2
 80020b4:	d122      	bne.n	80020fc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	681b      	ldr	r3, [r3, #0]
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	f003 0302 	and.w	r3, r3, #2
 80020c0:	2b02      	cmp	r3, #2
 80020c2:	d11b      	bne.n	80020fc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f06f 0202 	mvn.w	r2, #2
 80020cc:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2201      	movs	r2, #1
 80020d2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	699b      	ldr	r3, [r3, #24]
 80020da:	f003 0303 	and.w	r3, r3, #3
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d003      	beq.n	80020ea <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 f9b4 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 80020e8:	e005      	b.n	80020f6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ea:	6878      	ldr	r0, [r7, #4]
 80020ec:	f000 f9a7 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020f0:	6878      	ldr	r0, [r7, #4]
 80020f2:	f000 f9b6 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	691b      	ldr	r3, [r3, #16]
 8002102:	f003 0304 	and.w	r3, r3, #4
 8002106:	2b04      	cmp	r3, #4
 8002108:	d122      	bne.n	8002150 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	68db      	ldr	r3, [r3, #12]
 8002110:	f003 0304 	and.w	r3, r3, #4
 8002114:	2b04      	cmp	r3, #4
 8002116:	d11b      	bne.n	8002150 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f06f 0204 	mvn.w	r2, #4
 8002120:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	2202      	movs	r2, #2
 8002126:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	699b      	ldr	r3, [r3, #24]
 800212e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002132:	2b00      	cmp	r3, #0
 8002134:	d003      	beq.n	800213e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f000 f98a 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 800213c:	e005      	b.n	800214a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800213e:	6878      	ldr	r0, [r7, #4]
 8002140:	f000 f97d 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002144:	6878      	ldr	r0, [r7, #4]
 8002146:	f000 f98c 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	2200      	movs	r2, #0
 800214e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	691b      	ldr	r3, [r3, #16]
 8002156:	f003 0308 	and.w	r3, r3, #8
 800215a:	2b08      	cmp	r3, #8
 800215c:	d122      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68db      	ldr	r3, [r3, #12]
 8002164:	f003 0308 	and.w	r3, r3, #8
 8002168:	2b08      	cmp	r3, #8
 800216a:	d11b      	bne.n	80021a4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	f06f 0208 	mvn.w	r2, #8
 8002174:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2204      	movs	r2, #4
 800217a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	69db      	ldr	r3, [r3, #28]
 8002182:	f003 0303 	and.w	r3, r3, #3
 8002186:	2b00      	cmp	r3, #0
 8002188:	d003      	beq.n	8002192 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800218a:	6878      	ldr	r0, [r7, #4]
 800218c:	f000 f960 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 8002190:	e005      	b.n	800219e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002192:	6878      	ldr	r0, [r7, #4]
 8002194:	f000 f953 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002198:	6878      	ldr	r0, [r7, #4]
 800219a:	f000 f962 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	691b      	ldr	r3, [r3, #16]
 80021aa:	f003 0310 	and.w	r3, r3, #16
 80021ae:	2b10      	cmp	r3, #16
 80021b0:	d122      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	68db      	ldr	r3, [r3, #12]
 80021b8:	f003 0310 	and.w	r3, r3, #16
 80021bc:	2b10      	cmp	r3, #16
 80021be:	d11b      	bne.n	80021f8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	f06f 0210 	mvn.w	r2, #16
 80021c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2208      	movs	r2, #8
 80021ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	69db      	ldr	r3, [r3, #28]
 80021d6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d003      	beq.n	80021e6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021de:	6878      	ldr	r0, [r7, #4]
 80021e0:	f000 f936 	bl	8002450 <HAL_TIM_IC_CaptureCallback>
 80021e4:	e005      	b.n	80021f2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021e6:	6878      	ldr	r0, [r7, #4]
 80021e8:	f000 f929 	bl	800243e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021ec:	6878      	ldr	r0, [r7, #4]
 80021ee:	f000 f938 	bl	8002462 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	2200      	movs	r2, #0
 80021f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	691b      	ldr	r3, [r3, #16]
 80021fe:	f003 0301 	and.w	r3, r3, #1
 8002202:	2b01      	cmp	r3, #1
 8002204:	d10e      	bne.n	8002224 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	f003 0301 	and.w	r3, r3, #1
 8002210:	2b01      	cmp	r3, #1
 8002212:	d107      	bne.n	8002224 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	f06f 0201 	mvn.w	r2, #1
 800221c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800221e:	6878      	ldr	r0, [r7, #4]
 8002220:	f7fe fe0a 	bl	8000e38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	691b      	ldr	r3, [r3, #16]
 800222a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800222e:	2b80      	cmp	r3, #128	; 0x80
 8002230:	d10e      	bne.n	8002250 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	68db      	ldr	r3, [r3, #12]
 8002238:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800223c:	2b80      	cmp	r3, #128	; 0x80
 800223e:	d107      	bne.n	8002250 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002248:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f000 fa6b 	bl	8002726 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	691b      	ldr	r3, [r3, #16]
 8002256:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800225a:	2b40      	cmp	r3, #64	; 0x40
 800225c:	d10e      	bne.n	800227c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	68db      	ldr	r3, [r3, #12]
 8002264:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002268:	2b40      	cmp	r3, #64	; 0x40
 800226a:	d107      	bne.n	800227c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002274:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002276:	6878      	ldr	r0, [r7, #4]
 8002278:	f000 f8fc 	bl	8002474 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	691b      	ldr	r3, [r3, #16]
 8002282:	f003 0320 	and.w	r3, r3, #32
 8002286:	2b20      	cmp	r3, #32
 8002288:	d10e      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68db      	ldr	r3, [r3, #12]
 8002290:	f003 0320 	and.w	r3, r3, #32
 8002294:	2b20      	cmp	r3, #32
 8002296:	d107      	bne.n	80022a8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	f06f 0220 	mvn.w	r2, #32
 80022a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80022a2:	6878      	ldr	r0, [r7, #4]
 80022a4:	f000 fa36 	bl	8002714 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80022a8:	bf00      	nop
 80022aa:	3708      	adds	r7, #8
 80022ac:	46bd      	mov	sp, r7
 80022ae:	bd80      	pop	{r7, pc}

080022b0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]
 80022b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80022ba:	2300      	movs	r3, #0
 80022bc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d101      	bne.n	80022cc <HAL_TIM_ConfigClockSource+0x1c>
 80022c8:	2302      	movs	r3, #2
 80022ca:	e0b4      	b.n	8002436 <HAL_TIM_ConfigClockSource+0x186>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	2201      	movs	r2, #1
 80022d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2202      	movs	r2, #2
 80022d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	689b      	ldr	r3, [r3, #8]
 80022e2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80022e4:	68bb      	ldr	r3, [r7, #8]
 80022e6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80022ea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80022ec:	68bb      	ldr	r3, [r7, #8]
 80022ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80022f2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	68ba      	ldr	r2, [r7, #8]
 80022fa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002304:	d03e      	beq.n	8002384 <HAL_TIM_ConfigClockSource+0xd4>
 8002306:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800230a:	f200 8087 	bhi.w	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800230e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002312:	f000 8086 	beq.w	8002422 <HAL_TIM_ConfigClockSource+0x172>
 8002316:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800231a:	d87f      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800231c:	2b70      	cmp	r3, #112	; 0x70
 800231e:	d01a      	beq.n	8002356 <HAL_TIM_ConfigClockSource+0xa6>
 8002320:	2b70      	cmp	r3, #112	; 0x70
 8002322:	d87b      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002324:	2b60      	cmp	r3, #96	; 0x60
 8002326:	d050      	beq.n	80023ca <HAL_TIM_ConfigClockSource+0x11a>
 8002328:	2b60      	cmp	r3, #96	; 0x60
 800232a:	d877      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800232c:	2b50      	cmp	r3, #80	; 0x50
 800232e:	d03c      	beq.n	80023aa <HAL_TIM_ConfigClockSource+0xfa>
 8002330:	2b50      	cmp	r3, #80	; 0x50
 8002332:	d873      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002334:	2b40      	cmp	r3, #64	; 0x40
 8002336:	d058      	beq.n	80023ea <HAL_TIM_ConfigClockSource+0x13a>
 8002338:	2b40      	cmp	r3, #64	; 0x40
 800233a:	d86f      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800233c:	2b30      	cmp	r3, #48	; 0x30
 800233e:	d064      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002340:	2b30      	cmp	r3, #48	; 0x30
 8002342:	d86b      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 8002344:	2b20      	cmp	r3, #32
 8002346:	d060      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002348:	2b20      	cmp	r3, #32
 800234a:	d867      	bhi.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
 800234c:	2b00      	cmp	r3, #0
 800234e:	d05c      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002350:	2b10      	cmp	r3, #16
 8002352:	d05a      	beq.n	800240a <HAL_TIM_ConfigClockSource+0x15a>
 8002354:	e062      	b.n	800241c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	6818      	ldr	r0, [r3, #0]
 800235a:	683b      	ldr	r3, [r7, #0]
 800235c:	6899      	ldr	r1, [r3, #8]
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	685a      	ldr	r2, [r3, #4]
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	68db      	ldr	r3, [r3, #12]
 8002366:	f000 f95e 	bl	8002626 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002378:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	609a      	str	r2, [r3, #8]
      break;
 8002382:	e04f      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	6818      	ldr	r0, [r3, #0]
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	6899      	ldr	r1, [r3, #8]
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	683b      	ldr	r3, [r7, #0]
 8002392:	68db      	ldr	r3, [r3, #12]
 8002394:	f000 f947 	bl	8002626 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	689a      	ldr	r2, [r3, #8]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80023a6:	609a      	str	r2, [r3, #8]
      break;
 80023a8:	e03c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6818      	ldr	r0, [r3, #0]
 80023ae:	683b      	ldr	r3, [r7, #0]
 80023b0:	6859      	ldr	r1, [r3, #4]
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	68db      	ldr	r3, [r3, #12]
 80023b6:	461a      	mov	r2, r3
 80023b8:	f000 f8be 	bl	8002538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2150      	movs	r1, #80	; 0x50
 80023c2:	4618      	mov	r0, r3
 80023c4:	f000 f915 	bl	80025f2 <TIM_ITRx_SetConfig>
      break;
 80023c8:	e02c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	6818      	ldr	r0, [r3, #0]
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	6859      	ldr	r1, [r3, #4]
 80023d2:	683b      	ldr	r3, [r7, #0]
 80023d4:	68db      	ldr	r3, [r3, #12]
 80023d6:	461a      	mov	r2, r3
 80023d8:	f000 f8dc 	bl	8002594 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	2160      	movs	r1, #96	; 0x60
 80023e2:	4618      	mov	r0, r3
 80023e4:	f000 f905 	bl	80025f2 <TIM_ITRx_SetConfig>
      break;
 80023e8:	e01c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	6818      	ldr	r0, [r3, #0]
 80023ee:	683b      	ldr	r3, [r7, #0]
 80023f0:	6859      	ldr	r1, [r3, #4]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	68db      	ldr	r3, [r3, #12]
 80023f6:	461a      	mov	r2, r3
 80023f8:	f000 f89e 	bl	8002538 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	2140      	movs	r1, #64	; 0x40
 8002402:	4618      	mov	r0, r3
 8002404:	f000 f8f5 	bl	80025f2 <TIM_ITRx_SetConfig>
      break;
 8002408:	e00c      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681a      	ldr	r2, [r3, #0]
 800240e:	683b      	ldr	r3, [r7, #0]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4619      	mov	r1, r3
 8002414:	4610      	mov	r0, r2
 8002416:	f000 f8ec 	bl	80025f2 <TIM_ITRx_SetConfig>
      break;
 800241a:	e003      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800241c:	2301      	movs	r3, #1
 800241e:	73fb      	strb	r3, [r7, #15]
      break;
 8002420:	e000      	b.n	8002424 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002422:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2201      	movs	r2, #1
 8002428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002434:	7bfb      	ldrb	r3, [r7, #15]
}
 8002436:	4618      	mov	r0, r3
 8002438:	3710      	adds	r7, #16
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}

0800243e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800243e:	b480      	push	{r7}
 8002440:	b083      	sub	sp, #12
 8002442:	af00      	add	r7, sp, #0
 8002444:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002446:	bf00      	nop
 8002448:	370c      	adds	r7, #12
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002450:	b480      	push	{r7}
 8002452:	b083      	sub	sp, #12
 8002454:	af00      	add	r7, sp, #0
 8002456:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002458:	bf00      	nop
 800245a:	370c      	adds	r7, #12
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr

08002462 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002462:	b480      	push	{r7}
 8002464:	b083      	sub	sp, #12
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800246a:	bf00      	nop
 800246c:	370c      	adds	r7, #12
 800246e:	46bd      	mov	sp, r7
 8002470:	bc80      	pop	{r7}
 8002472:	4770      	bx	lr

08002474 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800247c:	bf00      	nop
 800247e:	370c      	adds	r7, #12
 8002480:	46bd      	mov	sp, r7
 8002482:	bc80      	pop	{r7}
 8002484:	4770      	bx	lr
	...

08002488 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002488:	b480      	push	{r7}
 800248a:	b085      	sub	sp, #20
 800248c:	af00      	add	r7, sp, #0
 800248e:	6078      	str	r0, [r7, #4]
 8002490:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a25      	ldr	r2, [pc, #148]	; (8002530 <TIM_Base_SetConfig+0xa8>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d007      	beq.n	80024b0 <TIM_Base_SetConfig+0x28>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024a6:	d003      	beq.n	80024b0 <TIM_Base_SetConfig+0x28>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a22      	ldr	r2, [pc, #136]	; (8002534 <TIM_Base_SetConfig+0xac>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d108      	bne.n	80024c2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024b0:	68fb      	ldr	r3, [r7, #12]
 80024b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80024b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	68fa      	ldr	r2, [r7, #12]
 80024be:	4313      	orrs	r3, r2
 80024c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	4a1a      	ldr	r2, [pc, #104]	; (8002530 <TIM_Base_SetConfig+0xa8>)
 80024c6:	4293      	cmp	r3, r2
 80024c8:	d007      	beq.n	80024da <TIM_Base_SetConfig+0x52>
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024d0:	d003      	beq.n	80024da <TIM_Base_SetConfig+0x52>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	4a17      	ldr	r2, [pc, #92]	; (8002534 <TIM_Base_SetConfig+0xac>)
 80024d6:	4293      	cmp	r3, r2
 80024d8:	d108      	bne.n	80024ec <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024e2:	683b      	ldr	r3, [r7, #0]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	68fa      	ldr	r2, [r7, #12]
 80024e8:	4313      	orrs	r3, r2
 80024ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	695b      	ldr	r3, [r3, #20]
 80024f6:	4313      	orrs	r3, r2
 80024f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	68fa      	ldr	r2, [r7, #12]
 80024fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	689a      	ldr	r2, [r3, #8]
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	4a07      	ldr	r2, [pc, #28]	; (8002530 <TIM_Base_SetConfig+0xa8>)
 8002514:	4293      	cmp	r3, r2
 8002516:	d103      	bne.n	8002520 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002518:	683b      	ldr	r3, [r7, #0]
 800251a:	691a      	ldr	r2, [r3, #16]
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	2201      	movs	r2, #1
 8002524:	615a      	str	r2, [r3, #20]
}
 8002526:	bf00      	nop
 8002528:	3714      	adds	r7, #20
 800252a:	46bd      	mov	sp, r7
 800252c:	bc80      	pop	{r7}
 800252e:	4770      	bx	lr
 8002530:	40012c00 	.word	0x40012c00
 8002534:	40000400 	.word	0x40000400

08002538 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002538:	b480      	push	{r7}
 800253a:	b087      	sub	sp, #28
 800253c:	af00      	add	r7, sp, #0
 800253e:	60f8      	str	r0, [r7, #12]
 8002540:	60b9      	str	r1, [r7, #8]
 8002542:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	6a1b      	ldr	r3, [r3, #32]
 8002548:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	6a1b      	ldr	r3, [r3, #32]
 800254e:	f023 0201 	bic.w	r2, r3, #1
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002556:	68fb      	ldr	r3, [r7, #12]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800255c:	693b      	ldr	r3, [r7, #16]
 800255e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002562:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	011b      	lsls	r3, r3, #4
 8002568:	693a      	ldr	r2, [r7, #16]
 800256a:	4313      	orrs	r3, r2
 800256c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	f023 030a 	bic.w	r3, r3, #10
 8002574:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002576:	697a      	ldr	r2, [r7, #20]
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	4313      	orrs	r3, r2
 800257c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	693a      	ldr	r2, [r7, #16]
 8002582:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	621a      	str	r2, [r3, #32]
}
 800258a:	bf00      	nop
 800258c:	371c      	adds	r7, #28
 800258e:	46bd      	mov	sp, r7
 8002590:	bc80      	pop	{r7}
 8002592:	4770      	bx	lr

08002594 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002594:	b480      	push	{r7}
 8002596:	b087      	sub	sp, #28
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	6a1b      	ldr	r3, [r3, #32]
 80025a4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	6a1b      	ldr	r3, [r3, #32]
 80025aa:	f023 0210 	bic.w	r2, r3, #16
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025b8:	693b      	ldr	r3, [r7, #16]
 80025ba:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80025be:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	031b      	lsls	r3, r3, #12
 80025c4:	693a      	ldr	r2, [r7, #16]
 80025c6:	4313      	orrs	r3, r2
 80025c8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80025ca:	697b      	ldr	r3, [r7, #20]
 80025cc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80025d0:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	011b      	lsls	r3, r3, #4
 80025d6:	697a      	ldr	r2, [r7, #20]
 80025d8:	4313      	orrs	r3, r2
 80025da:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	693a      	ldr	r2, [r7, #16]
 80025e0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	697a      	ldr	r2, [r7, #20]
 80025e6:	621a      	str	r2, [r3, #32]
}
 80025e8:	bf00      	nop
 80025ea:	371c      	adds	r7, #28
 80025ec:	46bd      	mov	sp, r7
 80025ee:	bc80      	pop	{r7}
 80025f0:	4770      	bx	lr

080025f2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80025f2:	b480      	push	{r7}
 80025f4:	b085      	sub	sp, #20
 80025f6:	af00      	add	r7, sp, #0
 80025f8:	6078      	str	r0, [r7, #4]
 80025fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	689b      	ldr	r3, [r3, #8]
 8002600:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002608:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800260a:	683a      	ldr	r2, [r7, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	f043 0307 	orr.w	r3, r3, #7
 8002614:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	609a      	str	r2, [r3, #8]
}
 800261c:	bf00      	nop
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	bc80      	pop	{r7}
 8002624:	4770      	bx	lr

08002626 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002626:	b480      	push	{r7}
 8002628:	b087      	sub	sp, #28
 800262a:	af00      	add	r7, sp, #0
 800262c:	60f8      	str	r0, [r7, #12]
 800262e:	60b9      	str	r1, [r7, #8]
 8002630:	607a      	str	r2, [r7, #4]
 8002632:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800263a:	697b      	ldr	r3, [r7, #20]
 800263c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002640:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002642:	683b      	ldr	r3, [r7, #0]
 8002644:	021a      	lsls	r2, r3, #8
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	431a      	orrs	r2, r3
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	4313      	orrs	r3, r2
 800264e:	697a      	ldr	r2, [r7, #20]
 8002650:	4313      	orrs	r3, r2
 8002652:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	697a      	ldr	r2, [r7, #20]
 8002658:	609a      	str	r2, [r3, #8]
}
 800265a:	bf00      	nop
 800265c:	371c      	adds	r7, #28
 800265e:	46bd      	mov	sp, r7
 8002660:	bc80      	pop	{r7}
 8002662:	4770      	bx	lr

08002664 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]
 800266c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002674:	2b01      	cmp	r3, #1
 8002676:	d101      	bne.n	800267c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002678:	2302      	movs	r3, #2
 800267a:	e041      	b.n	8002700 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2201      	movs	r2, #1
 8002680:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2202      	movs	r2, #2
 8002688:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	689b      	ldr	r3, [r3, #8]
 800269a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80026a2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	68fa      	ldr	r2, [r7, #12]
 80026aa:	4313      	orrs	r3, r2
 80026ac:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	68fa      	ldr	r2, [r7, #12]
 80026b4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4a14      	ldr	r2, [pc, #80]	; (800270c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80026bc:	4293      	cmp	r3, r2
 80026be:	d009      	beq.n	80026d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026c8:	d004      	beq.n	80026d4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	4a10      	ldr	r2, [pc, #64]	; (8002710 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 80026d0:	4293      	cmp	r3, r2
 80026d2:	d10c      	bne.n	80026ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80026d4:	68bb      	ldr	r3, [r7, #8]
 80026d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80026da:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	68ba      	ldr	r2, [r7, #8]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	2201      	movs	r2, #1
 80026f2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	2200      	movs	r2, #0
 80026fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80026fe:	2300      	movs	r3, #0
}
 8002700:	4618      	mov	r0, r3
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	bc80      	pop	{r7}
 8002708:	4770      	bx	lr
 800270a:	bf00      	nop
 800270c:	40012c00 	.word	0x40012c00
 8002710:	40000400 	.word	0x40000400

08002714 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002714:	b480      	push	{r7}
 8002716:	b083      	sub	sp, #12
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	bc80      	pop	{r7}
 8002724:	4770      	bx	lr

08002726 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002726:	b480      	push	{r7}
 8002728:	b083      	sub	sp, #12
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800272e:	bf00      	nop
 8002730:	370c      	adds	r7, #12
 8002732:	46bd      	mov	sp, r7
 8002734:	bc80      	pop	{r7}
 8002736:	4770      	bx	lr

08002738 <__libc_init_array>:
 8002738:	b570      	push	{r4, r5, r6, lr}
 800273a:	2600      	movs	r6, #0
 800273c:	4d0c      	ldr	r5, [pc, #48]	; (8002770 <__libc_init_array+0x38>)
 800273e:	4c0d      	ldr	r4, [pc, #52]	; (8002774 <__libc_init_array+0x3c>)
 8002740:	1b64      	subs	r4, r4, r5
 8002742:	10a4      	asrs	r4, r4, #2
 8002744:	42a6      	cmp	r6, r4
 8002746:	d109      	bne.n	800275c <__libc_init_array+0x24>
 8002748:	f000 f830 	bl	80027ac <_init>
 800274c:	2600      	movs	r6, #0
 800274e:	4d0a      	ldr	r5, [pc, #40]	; (8002778 <__libc_init_array+0x40>)
 8002750:	4c0a      	ldr	r4, [pc, #40]	; (800277c <__libc_init_array+0x44>)
 8002752:	1b64      	subs	r4, r4, r5
 8002754:	10a4      	asrs	r4, r4, #2
 8002756:	42a6      	cmp	r6, r4
 8002758:	d105      	bne.n	8002766 <__libc_init_array+0x2e>
 800275a:	bd70      	pop	{r4, r5, r6, pc}
 800275c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002760:	4798      	blx	r3
 8002762:	3601      	adds	r6, #1
 8002764:	e7ee      	b.n	8002744 <__libc_init_array+0xc>
 8002766:	f855 3b04 	ldr.w	r3, [r5], #4
 800276a:	4798      	blx	r3
 800276c:	3601      	adds	r6, #1
 800276e:	e7f2      	b.n	8002756 <__libc_init_array+0x1e>
 8002770:	08002900 	.word	0x08002900
 8002774:	08002900 	.word	0x08002900
 8002778:	08002900 	.word	0x08002900
 800277c:	08002904 	.word	0x08002904

08002780 <memcpy>:
 8002780:	440a      	add	r2, r1
 8002782:	4291      	cmp	r1, r2
 8002784:	f100 33ff 	add.w	r3, r0, #4294967295
 8002788:	d100      	bne.n	800278c <memcpy+0xc>
 800278a:	4770      	bx	lr
 800278c:	b510      	push	{r4, lr}
 800278e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8002792:	4291      	cmp	r1, r2
 8002794:	f803 4f01 	strb.w	r4, [r3, #1]!
 8002798:	d1f9      	bne.n	800278e <memcpy+0xe>
 800279a:	bd10      	pop	{r4, pc}

0800279c <memset>:
 800279c:	4603      	mov	r3, r0
 800279e:	4402      	add	r2, r0
 80027a0:	4293      	cmp	r3, r2
 80027a2:	d100      	bne.n	80027a6 <memset+0xa>
 80027a4:	4770      	bx	lr
 80027a6:	f803 1b01 	strb.w	r1, [r3], #1
 80027aa:	e7f9      	b.n	80027a0 <memset+0x4>

080027ac <_init>:
 80027ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ae:	bf00      	nop
 80027b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027b2:	bc08      	pop	{r3}
 80027b4:	469e      	mov	lr, r3
 80027b6:	4770      	bx	lr

080027b8 <_fini>:
 80027b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80027ba:	bf00      	nop
 80027bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80027be:	bc08      	pop	{r3}
 80027c0:	469e      	mov	lr, r3
 80027c2:	4770      	bx	lr
