$date
	Mon Jul 12 20:08:57 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tbtop $end
$var wire 1 ! reset_L $end
$var wire 32 " nonce [31:0] $end
$var wire 96 # entrada [95:0] $end
$var wire 1 $ clk $end
$var wire 128 % bloque_in [127:0] $end
$scope module concatenador $end
$var wire 1 ! reset_L $end
$var wire 32 & nonce [31:0] $end
$var wire 96 ' entrada [95:0] $end
$var wire 1 $ clk $end
$var reg 128 ( bloque_in [127:0] $end
$upscope $end
$scope module reloj $end
$var reg 1 $ clk $end
$upscope $end
$scope module tb $end
$var wire 128 ) bloque_in [127:0] $end
$var wire 1 $ clk $end
$var reg 96 * entrada [95:0] $end
$var reg 32 + nonce [31:0] $end
$var reg 1 ! reset_L $end
$scope task drv_init $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx +
bx *
bx )
bx (
bx '
bx &
bx %
0$
bx #
bx "
x!
$end
#100000
b0 %
b0 (
b0 )
0!
1$
#200000
0$
#300000
b10010000101010011010100100100 "
b10010000101010011010100100100 &
b10010000101010011010100100100 +
b100010000101010111000111101011001000101101110011111110001111001010010111000000011110111111110001 #
b100010000101010111000111101011001000101101110011111110001111001010010111000000011110111111110001 '
b100010000101010111000111101011001000101101110011111110001111001010010111000000011110111111110001 *
1$
#400000
0$
#500000
b10001000010101011100011110101100100010110111001111111000111100101001011100000001111011111111000100010010000101010011010100100100 %
b10001000010101011100011110101100100010110111001111111000111100101001011100000001111011111111000100010010000101010011010100100100 (
b10001000010101011100011110101100100010110111001111111000111100101001011100000001111011111111000100010010000101010011010100100100 )
1!
1$
#600000
0$
#700000
1$
#800000
0$
#900000
1$
#1000000
0$
#1100000
1$
#1200000
0$
#1300000
1$
#1400000
0$
#1500000
1$
#1600000
0$
#1700000
1$
