// Seed: 2100482018
module module_0 #(
    parameter id_13 = 32'd84
) (
    input tri0 id_0,
    output tri id_1,
    input tri id_2,
    input uwire id_3,
    output uwire id_4,
    output wire id_5,
    input tri1 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input supply1 id_9
    , id_12,
    output supply0 id_10
);
  assign id_12 = 1;
  assign id_4 = -1'b0;
  assign module_1._id_3 = 0;
  _id_13 :
  assert property (@(negedge id_0 or posedge -1) {id_12, -1})
  else;
  wire [1 'b0 : 1] id_14;
  logic [7:0] id_15;
  always if (1) id_12 <= id_15[id_13];
endmodule
module module_1 #(
    parameter id_3 = 32'd75,
    parameter id_5 = 32'd65
) (
    output tri id_0,
    input tri id_1,
    input tri1 id_2,
    input tri1 _id_3,
    input tri id_4,
    input tri0 _id_5,
    input uwire id_6,
    input tri1 id_7,
    input uwire id_8,
    input tri id_9,
    input tri id_10,
    input wire id_11,
    output wire id_12,
    output supply0 id_13
);
  parameter id_15 = 1;
  logic id_16;
  ;
  int [id_5 : -1  &  id_3] id_17, id_18;
  module_0 modCall_1 (
      id_6,
      id_12,
      id_10,
      id_4,
      id_13,
      id_0,
      id_11,
      id_12,
      id_0,
      id_11,
      id_12
  );
  assign id_16 = id_10;
  wire id_19;
endmodule
