
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000014  00800200  000006be  00000752  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000006be  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000b0d  00800214  00800214  00000766  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00000766  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000798  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000178  00000000  00000000  000007d8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000258d  00000000  00000000  00000950  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000013a0  00000000  00000000  00002edd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000fbd  00000000  00000000  0000427d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000380  00000000  00000000  0000523c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000009d9  00000000  00000000  000055bc  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000f86  00000000  00000000  00005f95  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000130  00000000  00000000  00006f1b  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
   2:	00 00       	nop
   4:	8e c0       	rjmp	.+284    	; 0x122 <__bad_interrupt>
   6:	00 00       	nop
   8:	8c c0       	rjmp	.+280    	; 0x122 <__bad_interrupt>
   a:	00 00       	nop
   c:	8a c0       	rjmp	.+276    	; 0x122 <__bad_interrupt>
   e:	00 00       	nop
  10:	88 c0       	rjmp	.+272    	; 0x122 <__bad_interrupt>
  12:	00 00       	nop
  14:	86 c0       	rjmp	.+268    	; 0x122 <__bad_interrupt>
  16:	00 00       	nop
  18:	84 c0       	rjmp	.+264    	; 0x122 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	82 c0       	rjmp	.+260    	; 0x122 <__bad_interrupt>
  1e:	00 00       	nop
  20:	80 c0       	rjmp	.+256    	; 0x122 <__bad_interrupt>
  22:	00 00       	nop
  24:	7e c0       	rjmp	.+252    	; 0x122 <__bad_interrupt>
  26:	00 00       	nop
  28:	7c c0       	rjmp	.+248    	; 0x122 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	7a c0       	rjmp	.+244    	; 0x122 <__bad_interrupt>
  2e:	00 00       	nop
  30:	78 c0       	rjmp	.+240    	; 0x122 <__bad_interrupt>
  32:	00 00       	nop
  34:	76 c0       	rjmp	.+236    	; 0x122 <__bad_interrupt>
  36:	00 00       	nop
  38:	74 c0       	rjmp	.+232    	; 0x122 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	72 c0       	rjmp	.+228    	; 0x122 <__bad_interrupt>
  3e:	00 00       	nop
  40:	70 c0       	rjmp	.+224    	; 0x122 <__bad_interrupt>
  42:	00 00       	nop
  44:	6e c0       	rjmp	.+220    	; 0x122 <__bad_interrupt>
  46:	00 00       	nop
  48:	6c c0       	rjmp	.+216    	; 0x122 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	6a c0       	rjmp	.+212    	; 0x122 <__bad_interrupt>
  4e:	00 00       	nop
  50:	68 c0       	rjmp	.+208    	; 0x122 <__bad_interrupt>
  52:	00 00       	nop
  54:	66 c0       	rjmp	.+204    	; 0x122 <__bad_interrupt>
  56:	00 00       	nop
  58:	64 c0       	rjmp	.+200    	; 0x122 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	62 c0       	rjmp	.+196    	; 0x122 <__bad_interrupt>
  5e:	00 00       	nop
  60:	60 c0       	rjmp	.+192    	; 0x122 <__bad_interrupt>
  62:	00 00       	nop
  64:	e7 c2       	rjmp	.+1486   	; 0x634 <__vector_25>
  66:	00 00       	nop
  68:	a8 c2       	rjmp	.+1360   	; 0x5ba <__vector_26>
  6a:	00 00       	nop
  6c:	5a c0       	rjmp	.+180    	; 0x122 <__bad_interrupt>
  6e:	00 00       	nop
  70:	58 c0       	rjmp	.+176    	; 0x122 <__bad_interrupt>
  72:	00 00       	nop
  74:	56 c0       	rjmp	.+172    	; 0x122 <__bad_interrupt>
  76:	00 00       	nop
  78:	54 c0       	rjmp	.+168    	; 0x122 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	52 c0       	rjmp	.+164    	; 0x122 <__bad_interrupt>
  7e:	00 00       	nop
  80:	50 c0       	rjmp	.+160    	; 0x122 <__bad_interrupt>
  82:	00 00       	nop
  84:	4e c0       	rjmp	.+156    	; 0x122 <__bad_interrupt>
  86:	00 00       	nop
  88:	4c c0       	rjmp	.+152    	; 0x122 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	4a c0       	rjmp	.+148    	; 0x122 <__bad_interrupt>
  8e:	00 00       	nop
  90:	48 c0       	rjmp	.+144    	; 0x122 <__bad_interrupt>
  92:	00 00       	nop
  94:	46 c0       	rjmp	.+140    	; 0x122 <__bad_interrupt>
  96:	00 00       	nop
  98:	44 c0       	rjmp	.+136    	; 0x122 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	42 c0       	rjmp	.+132    	; 0x122 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	40 c0       	rjmp	.+128    	; 0x122 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	3e c0       	rjmp	.+124    	; 0x122 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	3c c0       	rjmp	.+120    	; 0x122 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	3a c0       	rjmp	.+116    	; 0x122 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	38 c0       	rjmp	.+112    	; 0x122 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	36 c0       	rjmp	.+108    	; 0x122 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	34 c0       	rjmp	.+104    	; 0x122 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	32 c0       	rjmp	.+100    	; 0x122 <__bad_interrupt>
  be:	00 00       	nop
  c0:	30 c0       	rjmp	.+96     	; 0x122 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	2e c0       	rjmp	.+92     	; 0x122 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	2c c0       	rjmp	.+88     	; 0x122 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	2a c0       	rjmp	.+84     	; 0x122 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	28 c0       	rjmp	.+80     	; 0x122 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	26 c0       	rjmp	.+76     	; 0x122 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	24 c0       	rjmp	.+72     	; 0x122 <__bad_interrupt>
  da:	00 00       	nop
  dc:	22 c0       	rjmp	.+68     	; 0x122 <__bad_interrupt>
  de:	00 00       	nop
  e0:	20 c0       	rjmp	.+64     	; 0x122 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
  e4:	11 24       	eor	r1, r1
  e6:	1f be       	out	0x3f, r1	; 63
  e8:	cf ef       	ldi	r28, 0xFF	; 255
  ea:	d1 e2       	ldi	r29, 0x21	; 33
  ec:	de bf       	out	0x3e, r29	; 62
  ee:	cd bf       	out	0x3d, r28	; 61
  f0:	00 e0       	ldi	r16, 0x00	; 0
  f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
  f4:	12 e0       	ldi	r17, 0x02	; 2
  f6:	a0 e0       	ldi	r26, 0x00	; 0
  f8:	b2 e0       	ldi	r27, 0x02	; 2
  fa:	ee eb       	ldi	r30, 0xBE	; 190
  fc:	f6 e0       	ldi	r31, 0x06	; 6
  fe:	00 e0       	ldi	r16, 0x00	; 0
 100:	0b bf       	out	0x3b, r16	; 59
 102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
 104:	07 90       	elpm	r0, Z+
 106:	0d 92       	st	X+, r0
 108:	a4 31       	cpi	r26, 0x14	; 20
 10a:	b1 07       	cpc	r27, r17
 10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
 10e:	2d e0       	ldi	r18, 0x0D	; 13
 110:	a4 e1       	ldi	r26, 0x14	; 20
 112:	b2 e0       	ldi	r27, 0x02	; 2
 114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
 116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
 118:	a1 32       	cpi	r26, 0x21	; 33
 11a:	b2 07       	cpc	r27, r18
 11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
 11e:	b5 d2       	rcall	.+1386   	; 0x68a <main>
 120:	cc c2       	rjmp	.+1432   	; 0x6ba <_exit>

00000122 <__bad_interrupt>:
 122:	6e cf       	rjmp	.-292    	; 0x0 <__vectors>

00000124 <IO_init>:
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 124:	88 e7       	ldi	r24, 0x78	; 120
 126:	80 bb       	out	0x10, r24	; 16
 128:	87 e8       	ldi	r24, 0x87	; 135
 12a:	84 b9       	out	0x04, r24	; 4
 12c:	88 e4       	ldi	r24, 0x48	; 72
 12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
 132:	8c ef       	ldi	r24, 0xFC	; 252
 134:	81 b9       	out	0x01, r24	; 1
 136:	84 e2       	ldi	r24, 0x24	; 36
 138:	83 bb       	out	0x13, r24	; 19
 13a:	8c e7       	ldi	r24, 0x7C	; 124
 13c:	80 93 04 01 	sts	0x0104, r24	; 0x800104 <__TEXT_REGION_LENGTH__+0x700104>
 140:	87 e3       	ldi	r24, 0x37	; 55
 142:	87 b9       	out	0x07, r24	; 7
 144:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <__TEXT_REGION_LENGTH__+0x700107>
 148:	23 98       	cbi	0x04, 3	; 4
 14a:	3b 98       	cbi	0x07, 3	; 7
 14c:	08 95       	ret

0000014e <check_Communication_Input_UART_0>:
{
		LED_PORT = LED_PORT ^ (LEDR_BIT|LEDG_BIT|LEDB_BIT|LEDW_BIT);
}

char check_Communication_Input_UART_0(void)
{
 14e:	1f 93       	push	r17
 150:	cf 93       	push	r28
 152:	df 93       	push	r29
	char ret = 0;
 154:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
 156:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
 158:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
 15a:	1c c0       	rjmp	.+56     	; 0x194 <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
 15c:	8a e1       	ldi	r24, 0x1A	; 26
 15e:	96 e0       	ldi	r25, 0x06	; 6
 160:	46 d0       	rcall	.+140    	; 0x1ee <RB_readByte>
		if (ch == 13)
 162:	8d 30       	cpi	r24, 0x0D	; 13
 164:	61 f4       	brne	.+24     	; 0x17e <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
 166:	e0 91 15 02 	lds	r30, 0x0215	; 0x800215 <cntr_UART_0>
 16a:	f0 e0       	ldi	r31, 0x00	; 0
 16c:	e1 5e       	subi	r30, 0xE1	; 225
 16e:	f6 4f       	sbci	r31, 0xF6	; 246
 170:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
 172:	c0 93 15 02 	sts	0x0215, r28	; 0x800215 <cntr_UART_0>
			cntr_End_UART_0 = 0;
 176:	c0 93 14 02 	sts	0x0214, r28	; 0x800214 <__data_end>
			ret = 1;
 17a:	d1 2f       	mov	r29, r17
 17c:	0b c0       	rjmp	.+22     	; 0x194 <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
 17e:	90 91 15 02 	lds	r25, 0x0215	; 0x800215 <cntr_UART_0>
 182:	e9 2f       	mov	r30, r25
 184:	f0 e0       	ldi	r31, 0x00	; 0
 186:	e1 5e       	subi	r30, 0xE1	; 225
 188:	f6 4f       	sbci	r31, 0xF6	; 246
 18a:	80 83       	st	Z, r24
			cntr_UART_0++;
 18c:	9f 5f       	subi	r25, 0xFF	; 255
 18e:	90 93 15 02 	sts	0x0215, r25	; 0x800215 <cntr_UART_0>
			ret = 0;
 192:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
 194:	8a e1       	ldi	r24, 0x1A	; 26
 196:	96 e0       	ldi	r25, 0x06	; 6
 198:	1e d0       	rcall	.+60     	; 0x1d6 <RB_length>
 19a:	81 11       	cpse	r24, r1
 19c:	df cf       	rjmp	.-66     	; 0x15c <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
 19e:	8d 2f       	mov	r24, r29
 1a0:	df 91       	pop	r29
 1a2:	cf 91       	pop	r28
 1a4:	1f 91       	pop	r17
 1a6:	08 95       	ret

000001a8 <proceed_Communication_Input_UART_0>:

void proceed_Communication_Input_UART_0(void)
{
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
 1a8:	80 e0       	ldi	r24, 0x00	; 0
 1aa:	92 e0       	ldi	r25, 0x02	; 2
 1ac:	f4 c1       	rjmp	.+1000   	; 0x596 <Uart_Transmit_IT_PC>
 1ae:	08 95       	ret

000001b0 <check_Communication_Input_UART>:
}


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
 1b0:	ce df       	rcall	.-100    	; 0x14e <check_Communication_Input_UART_0>
 1b2:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
 1b4:	f9 cf       	rjmp	.-14     	; 0x1a8 <proceed_Communication_Input_UART_0>
 1b6:	08 95       	ret

000001b8 <RB_init>:
 1b8:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
 1ba:	11 82       	std	Z+1, r1	; 0x01
 1bc:	10 82       	st	Z, r1
 1be:	08 95       	ret

000001c0 <RB_free>:
 1c0:	fc 01       	movw	r30, r24
 1c2:	90 81       	ld	r25, Z
 1c4:	81 81       	ldd	r24, Z+1	; 0x01
 1c6:	98 17       	cp	r25, r24
 1c8:	20 f0       	brcs	.+8      	; 0x1d2 <RB_free+0x12>
 1ca:	98 1b       	sub	r25, r24
 1cc:	89 2f       	mov	r24, r25
 1ce:	80 95       	com	r24
 1d0:	08 95       	ret
 1d2:	89 1b       	sub	r24, r25
 1d4:	08 95       	ret

000001d6 <RB_length>:
 1d6:	fc 01       	movw	r30, r24
 1d8:	20 81       	ld	r18, Z
 1da:	91 81       	ldd	r25, Z+1	; 0x01
 1dc:	29 17       	cp	r18, r25
 1de:	18 f0       	brcs	.+6      	; 0x1e6 <RB_length+0x10>
 1e0:	82 2f       	mov	r24, r18
 1e2:	89 1b       	sub	r24, r25
 1e4:	08 95       	ret
 1e6:	89 2f       	mov	r24, r25
 1e8:	82 1b       	sub	r24, r18
 1ea:	80 95       	com	r24
 1ec:	08 95       	ret

000001ee <RB_readByte>:
 1ee:	cf 93       	push	r28
 1f0:	df 93       	push	r29
 1f2:	ec 01       	movw	r28, r24
 1f4:	f0 df       	rcall	.-32     	; 0x1d6 <RB_length>
 1f6:	88 23       	and	r24, r24
 1f8:	59 f0       	breq	.+22     	; 0x210 <RB_readByte+0x22>
 1fa:	89 81       	ldd	r24, Y+1	; 0x01
 1fc:	91 e0       	ldi	r25, 0x01	; 1
 1fe:	98 0f       	add	r25, r24
 200:	fe 01       	movw	r30, r28
 202:	e8 0f       	add	r30, r24
 204:	f1 1d       	adc	r31, r1
 206:	82 81       	ldd	r24, Z+2	; 0x02
 208:	9f 3f       	cpi	r25, 0xFF	; 255
 20a:	09 f4       	brne	.+2      	; 0x20e <RB_readByte+0x20>
 20c:	90 e0       	ldi	r25, 0x00	; 0
 20e:	99 83       	std	Y+1, r25	; 0x01
 210:	df 91       	pop	r29
 212:	cf 91       	pop	r28
 214:	08 95       	ret

00000216 <RB_writeByte>:
 216:	0f 93       	push	r16
 218:	1f 93       	push	r17
 21a:	cf 93       	push	r28
 21c:	df 93       	push	r29
 21e:	ec 01       	movw	r28, r24
 220:	16 2f       	mov	r17, r22
 222:	08 81       	ld	r16, Y
 224:	cd df       	rcall	.-102    	; 0x1c0 <RB_free>
 226:	88 23       	and	r24, r24
 228:	f1 f3       	breq	.-4      	; 0x226 <RB_writeByte+0x10>
 22a:	11 11       	cpse	r17, r1
 22c:	01 c0       	rjmp	.+2      	; 0x230 <RB_writeByte+0x1a>
 22e:	1f ef       	ldi	r17, 0xFF	; 255
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	80 0f       	add	r24, r16
 234:	fe 01       	movw	r30, r28
 236:	e0 0f       	add	r30, r16
 238:	f1 1d       	adc	r31, r1
 23a:	12 83       	std	Z+2, r17	; 0x02
 23c:	8f 3f       	cpi	r24, 0xFF	; 255
 23e:	09 f4       	brne	.+2      	; 0x242 <RB_writeByte+0x2c>
 240:	80 e0       	ldi	r24, 0x00	; 0
 242:	88 83       	st	Y, r24
 244:	81 e0       	ldi	r24, 0x01	; 1
 246:	df 91       	pop	r29
 248:	cf 91       	pop	r28
 24a:	1f 91       	pop	r17
 24c:	0f 91       	pop	r16
 24e:	08 95       	ret

00000250 <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
 250:	ff 92       	push	r15
 252:	0f 93       	push	r16
 254:	1f 93       	push	r17
 256:	cf 93       	push	r28
 258:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
 25a:	44 23       	and	r20, r20
 25c:	d9 f0       	breq	.+54     	; 0x294 <RB_write+0x44>
 25e:	c4 2f       	mov	r28, r20
 260:	d7 2f       	mov	r29, r23
 262:	f6 2e       	mov	r15, r22
 264:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
 266:	ac df       	rcall	.-168    	; 0x1c0 <RB_free>
 268:	8c 17       	cp	r24, r28
 26a:	f0 f3       	brcs	.-4      	; 0x268 <RB_write+0x18>
 26c:	15 c0       	rjmp	.+42     	; 0x298 <RB_write+0x48>
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 26e:	21 e0       	ldi	r18, 0x01	; 1
 270:	29 0f       	add	r18, r25
 272:	31 91       	ld	r19, Z+
 274:	d8 01       	movw	r26, r16
 276:	a9 0f       	add	r26, r25
 278:	b1 1d       	adc	r27, r1
 27a:	12 96       	adiw	r26, 0x02	; 2
 27c:	3c 93       	st	X, r19
		if (head >= RING_BUFFER_SIZE)
 27e:	2f 3f       	cpi	r18, 0xFF	; 255
 280:	11 f4       	brne	.+4      	; 0x286 <RB_write+0x36>
		{
			head = 0;
 282:	98 2f       	mov	r25, r24
 284:	01 c0       	rjmp	.+2      	; 0x288 <RB_write+0x38>
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
 286:	92 2f       	mov	r25, r18
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 288:	41 50       	subi	r20, 0x01	; 1
 28a:	88 f7       	brcc	.-30     	; 0x26e <RB_write+0x1e>
		{
			head = 0;
		}
	}
	
	rb->head = head;
 28c:	f8 01       	movw	r30, r16
 28e:	90 83       	st	Z, r25
	
	return 1;
 290:	81 e0       	ldi	r24, 0x01	; 1
 292:	0a c0       	rjmp	.+20     	; 0x2a8 <RB_write+0x58>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
 294:	80 e0       	ldi	r24, 0x00	; 0
 296:	08 c0       	rjmp	.+16     	; 0x2a8 <RB_write+0x58>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
 298:	f8 01       	movw	r30, r16
 29a:	90 81       	ld	r25, Z
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
 29c:	4f ef       	ldi	r20, 0xFF	; 255
 29e:	4c 0f       	add	r20, r28
 2a0:	ef 2d       	mov	r30, r15
 2a2:	fd 2f       	mov	r31, r29
	{
		rb->data[head++] = *data++;
		if (head >= RING_BUFFER_SIZE)
		{
			head = 0;
 2a4:	80 e0       	ldi	r24, 0x00	; 0
 2a6:	e3 cf       	rjmp	.-58     	; 0x26e <RB_write+0x1e>
	}
	
	rb->head = head;
	
	return 1;
}
 2a8:	df 91       	pop	r29
 2aa:	cf 91       	pop	r28
 2ac:	1f 91       	pop	r17
 2ae:	0f 91       	pop	r16
 2b0:	ff 90       	pop	r15
 2b2:	08 95       	ret

000002b4 <spi_transmit_IT>:
	while(!(SPSR & (1<<SPIF)));
	data = SPDR;

	// Return data register
	return data;
}
 2b4:	66 23       	and	r22, r22
 2b6:	61 f0       	breq	.+24     	; 0x2d0 <spi_transmit_IT+0x1c>
 2b8:	fc 01       	movw	r30, r24
 2ba:	9c 01       	movw	r18, r24
 2bc:	26 0f       	add	r18, r22
 2be:	31 1d       	adc	r19, r1
 2c0:	91 91       	ld	r25, Z+
 2c2:	9e bd       	out	0x2e, r25	; 46
 2c4:	0d b4       	in	r0, 0x2d	; 45
 2c6:	07 fe       	sbrs	r0, 7
 2c8:	fd cf       	rjmp	.-6      	; 0x2c4 <spi_transmit_IT+0x10>
 2ca:	e2 17       	cp	r30, r18
 2cc:	f3 07       	cpc	r31, r19
 2ce:	c1 f7       	brne	.-16     	; 0x2c0 <spi_transmit_IT+0xc>
 2d0:	08 95       	ret

000002d2 <spi_transmit>:
 2d2:	8e bd       	out	0x2e, r24	; 46
 2d4:	0d b4       	in	r0, 0x2d	; 45
 2d6:	07 fe       	sbrs	r0, 7
 2d8:	fd cf       	rjmp	.-6      	; 0x2d4 <spi_transmit+0x2>
 2da:	08 95       	ret

000002dc <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
 2dc:	81 30       	cpi	r24, 0x01	; 1
 2de:	41 f0       	breq	.+16     	; 0x2f0 <enable_Slave+0x14>
 2e0:	28 f0       	brcs	.+10     	; 0x2ec <enable_Slave+0x10>
 2e2:	82 30       	cpi	r24, 0x02	; 2
 2e4:	59 f0       	breq	.+22     	; 0x2fc <enable_Slave+0x20>
 2e6:	83 30       	cpi	r24, 0x03	; 3
 2e8:	59 f0       	breq	.+22     	; 0x300 <enable_Slave+0x24>
 2ea:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
 2ec:	28 98       	cbi	0x05, 0	; 5
		break;
 2ee:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
 2f0:	e2 e0       	ldi	r30, 0x02	; 2
 2f2:	f1 e0       	ldi	r31, 0x01	; 1
 2f4:	80 81       	ld	r24, Z
 2f6:	8f 7b       	andi	r24, 0xBF	; 191
 2f8:	80 83       	st	Z, r24
		break;
 2fa:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT &= ~SPI_CS_RC522_BIT;
 2fc:	40 98       	cbi	0x08, 0	; 8
		break;
 2fe:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT &= ~SPI_CS_SD_CARD_BIT;
 300:	a5 98       	cbi	0x14, 5	; 20
 302:	08 95       	ret

00000304 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
 304:	81 30       	cpi	r24, 0x01	; 1
 306:	41 f0       	breq	.+16     	; 0x318 <disable_Slave+0x14>
 308:	28 f0       	brcs	.+10     	; 0x314 <disable_Slave+0x10>
 30a:	82 30       	cpi	r24, 0x02	; 2
 30c:	59 f0       	breq	.+22     	; 0x324 <disable_Slave+0x20>
 30e:	83 30       	cpi	r24, 0x03	; 3
 310:	59 f0       	breq	.+22     	; 0x328 <disable_Slave+0x24>
 312:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
 314:	28 9a       	sbi	0x05, 0	; 5
		break;
 316:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
 318:	e2 e0       	ldi	r30, 0x02	; 2
 31a:	f1 e0       	ldi	r31, 0x01	; 1
 31c:	80 81       	ld	r24, Z
 31e:	80 64       	ori	r24, 0x40	; 64
 320:	80 83       	st	Z, r24
		break;
 322:	08 95       	ret
		
		case MFRC522:
		SPI_CS_RC522_PORT |= SPI_CS_RC522_BIT;
 324:	40 9a       	sbi	0x08, 0	; 8
		break;
 326:	08 95       	ret
		
		case SDCARD:
		SPI_CS_SD_CARD_PORT |= SPI_CS_SD_CARD_BIT;
 328:	a5 9a       	sbi	0x14, 5	; 20
 32a:	08 95       	ret

0000032c <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
 32c:	83 e5       	ldi	r24, 0x53	; 83
 32e:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(0<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(0<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
 330:	1d bc       	out	0x2d, r1	; 45

	disable_Slave(SDCARD);
 332:	83 e0       	ldi	r24, 0x03	; 3
 334:	e7 df       	rcall	.-50     	; 0x304 <disable_Slave>
	disable_Slave(TMC4671);
 336:	80 e0       	ldi	r24, 0x00	; 0
 338:	e5 df       	rcall	.-54     	; 0x304 <disable_Slave>
	disable_Slave(TMC6200);
 33a:	81 e0       	ldi	r24, 0x01	; 1
 33c:	e3 df       	rcall	.-58     	; 0x304 <disable_Slave>
	disable_Slave(MFRC522);
 33e:	82 e0       	ldi	r24, 0x02	; 2
 340:	e1 cf       	rjmp	.-62     	; 0x304 <disable_Slave>
 342:	08 95       	ret

00000344 <tmc6200_readInt>:
 344:	ef 92       	push	r14
extern uint8_t tmc6200_readwriteByte(uint8_t motor, uint8_t data, uint8_t lastTransfer);
// <= SPI wrapper

// spi access
int tmc6200_readInt(uint8_t motor, uint8_t address)
{	
 346:	ff 92       	push	r15
 348:	0f 93       	push	r16
 34a:	1f 93       	push	r17
 34c:	cf 93       	push	r28
 34e:	df 93       	push	r29
 350:	00 d0       	rcall	.+0      	; 0x352 <tmc6200_readInt+0xe>
 352:	1f 92       	push	r1
 354:	1f 92       	push	r1
 356:	cd b7       	in	r28, 0x3d	; 61
 358:	de b7       	in	r29, 0x3e	; 62
 35a:	16 2f       	mov	r17, r22
	unsigned char rbuf[5];
	int value;
	
	enable_Slave(TMC6200);
 35c:	81 e0       	ldi	r24, 0x01	; 1
 35e:	be df       	rcall	.-132    	; 0x2dc <enable_Slave>
	// write address
//  	spi_transmit_IT((unsigned char *)tbuf, 1, TMC6200);
	spi_transmit(address & 0x7F);
 360:	81 2f       	mov	r24, r17
 362:	8f 77       	andi	r24, 0x7F	; 127
 364:	b6 df       	rcall	.-148    	; 0x2d2 <spi_transmit>
 366:	8e 01       	movw	r16, r28
 368:	0f 5f       	subi	r16, 0xFF	; 255
 36a:	1f 4f       	sbci	r17, 0xFF	; 255
 36c:	7e 01       	movw	r14, r28
 36e:	85 e0       	ldi	r24, 0x05	; 5
 370:	e8 0e       	add	r14, r24
 372:	f1 1c       	adc	r15, r1
	// read data
	for(int k = 0 ; k<4 ; k++)
	{
		rbuf[k] = spi_transmit(0x00);
 374:	80 e0       	ldi	r24, 0x00	; 0
 376:	ad df       	rcall	.-166    	; 0x2d2 <spi_transmit>
 378:	f8 01       	movw	r30, r16
 37a:	81 93       	st	Z+, r24
 37c:	8f 01       	movw	r16, r30
 37e:	ee 15       	cp	r30, r14
	enable_Slave(TMC6200);
	// write address
//  	spi_transmit_IT((unsigned char *)tbuf, 1, TMC6200);
	spi_transmit(address & 0x7F);
	// read data
	for(int k = 0 ; k<4 ; k++)
 380:	ff 05       	cpc	r31, r15
 382:	c1 f7       	brne	.-16     	; 0x374 <tmc6200_readInt+0x30>
	{
		rbuf[k] = spi_transmit(0x00);
	}
	disable_Slave(TMC6200);
 384:	81 e0       	ldi	r24, 0x01	; 1
 386:	be df       	rcall	.-132    	; 0x304 <disable_Slave>
 388:	0b 81       	ldd	r16, Y+3	; 0x03
	value =rbuf[0];
	value <<= 8;
	value |= rbuf[1];
	value <<= 8;
	value |= rbuf[2];
 38a:	10 e0       	ldi	r17, 0x00	; 0
 38c:	10 2f       	mov	r17, r16
	value <<= 8;
 38e:	00 27       	eor	r16, r16
 390:	8c 81       	ldd	r24, Y+4	; 0x04
	value |= rbuf[3];
 392:	08 2b       	or	r16, r24
	Uart_Transmit_IT_PC((char *)rbuf);
 394:	ce 01       	movw	r24, r28
 396:	01 96       	adiw	r24, 0x01	; 1
 398:	fe d0       	rcall	.+508    	; 0x596 <Uart_Transmit_IT_PC>
	Uart_Transmit_IT_PC("\r");
 39a:	81 e1       	ldi	r24, 0x11	; 17
 39c:	92 e0       	ldi	r25, 0x02	; 2
 39e:	fb d0       	rcall	.+502    	; 0x596 <Uart_Transmit_IT_PC>
 3a0:	c8 01       	movw	r24, r16
	return value;
}
 3a2:	0f 90       	pop	r0
 3a4:	0f 90       	pop	r0
 3a6:	0f 90       	pop	r0
 3a8:	0f 90       	pop	r0
 3aa:	0f 90       	pop	r0
 3ac:	df 91       	pop	r29
 3ae:	cf 91       	pop	r28
 3b0:	1f 91       	pop	r17
 3b2:	0f 91       	pop	r16
 3b4:	ff 90       	pop	r15
 3b6:	ef 90       	pop	r14
 3b8:	08 95       	ret

000003ba <tmc6200_writeInt>:
 3ba:	cf 93       	push	r28

void tmc6200_writeInt(uint8_t motor, uint8_t address, uint32_t value)
{
 3bc:	df 93       	push	r29
 3be:	00 d0       	rcall	.+0      	; 0x3c0 <tmc6200_writeInt+0x6>
 3c0:	1f 92       	push	r1
 3c2:	1f 92       	push	r1
 3c4:	cd b7       	in	r28, 0x3d	; 61
 3c6:	de b7       	in	r29, 0x3e	; 62
	unsigned char tbuf[5];

	//set Write-Bit
	tbuf[0] = address | 0x80;
 3c8:	60 68       	ori	r22, 0x80	; 128
 3ca:	69 83       	std	Y+1, r22	; 0x01
	
	tbuf[1] = 0xFF & (value>>24);
 3cc:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
 3ce:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
 3d0:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
 3d2:	2d 83       	std	Y+5, r18	; 0x05
	enable_Slave(TMC6200);
 3d4:	81 e0       	ldi	r24, 0x01	; 1
 3d6:	82 df       	rcall	.-252    	; 0x2dc <enable_Slave>
	
	spi_transmit_IT(tbuf, 5, TMC6200);
 3d8:	41 e0       	ldi	r20, 0x01	; 1
 3da:	65 e0       	ldi	r22, 0x05	; 5
 3dc:	ce 01       	movw	r24, r28
 3de:	01 96       	adiw	r24, 0x01	; 1
 3e0:	69 df       	rcall	.-302    	; 0x2b4 <spi_transmit_IT>
	
	disable_Slave(TMC6200);
 3e2:	81 e0       	ldi	r24, 0x01	; 1
 3e4:	8f df       	rcall	.-226    	; 0x304 <disable_Slave>
 3e6:	0f 90       	pop	r0
}
 3e8:	0f 90       	pop	r0
 3ea:	0f 90       	pop	r0
 3ec:	0f 90       	pop	r0
 3ee:	0f 90       	pop	r0
 3f0:	df 91       	pop	r29
 3f2:	cf 91       	pop	r28
 3f4:	08 95       	ret

000003f6 <initTMC6200>:
 3f6:	e2 e0       	ldi	r30, 0x02	; 2

void initTMC6200(void)
{
  	EN_TMC6200_PORT |= EN_TMC6200_BIT;
 3f8:	f1 e0       	ldi	r31, 0x01	; 1
 3fa:	80 81       	ld	r24, Z
 3fc:	88 60       	ori	r24, 0x08	; 8
 3fe:	80 83       	st	Z, r24
 400:	8f e1       	ldi	r24, 0x1F	; 31
 402:	9e e4       	ldi	r25, 0x4E	; 78
 404:	01 97       	sbiw	r24, 0x01	; 1
 406:	f1 f7       	brne	.-4      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
 408:	00 c0       	rjmp	.+0      	; 0x40a <__LOCK_REGION_LENGTH__+0xa>
 40a:	00 00       	nop
	_delay_ms(5);
	tmc6200_writeInt(MOTOR0, TMC6200_GCONF, 0x00000000);
 40c:	20 e0       	ldi	r18, 0x00	; 0
 40e:	30 e0       	ldi	r19, 0x00	; 0
 410:	a9 01       	movw	r20, r18
 412:	60 e0       	ldi	r22, 0x00	; 0
 414:	80 e0       	ldi	r24, 0x00	; 0
 416:	d1 df       	rcall	.-94     	; 0x3ba <tmc6200_writeInt>
	tmc6200_writeInt(MOTOR0, TMC6200_GCONF, 0x00000000);
 418:	20 e0       	ldi	r18, 0x00	; 0
 41a:	30 e0       	ldi	r19, 0x00	; 0
 41c:	a9 01       	movw	r20, r18
 41e:	60 e0       	ldi	r22, 0x00	; 0
 420:	80 e0       	ldi	r24, 0x00	; 0
 422:	cb df       	rcall	.-106    	; 0x3ba <tmc6200_writeInt>
 424:	8f e1       	ldi	r24, 0x1F	; 31
 426:	9e e4       	ldi	r25, 0x4E	; 78
 428:	01 97       	sbiw	r24, 0x01	; 1
 42a:	f1 f7       	brne	.-4      	; 0x428 <__LOCK_REGION_LENGTH__+0x28>
 42c:	00 c0       	rjmp	.+0      	; 0x42e <__LOCK_REGION_LENGTH__+0x2e>
 42e:	00 00       	nop
	_delay_ms(5);
	tmc6200_writeInt(MOTOR0, TMC6200_GSTAT, 0x00000000);
 430:	20 e0       	ldi	r18, 0x00	; 0
 432:	30 e0       	ldi	r19, 0x00	; 0
 434:	a9 01       	movw	r20, r18
 436:	61 e0       	ldi	r22, 0x01	; 1
 438:	80 e0       	ldi	r24, 0x00	; 0
 43a:	bf df       	rcall	.-130    	; 0x3ba <tmc6200_writeInt>
 43c:	8f e1       	ldi	r24, 0x1F	; 31
 43e:	9e e4       	ldi	r25, 0x4E	; 78
 440:	01 97       	sbiw	r24, 0x01	; 1
 442:	f1 f7       	brne	.-4      	; 0x440 <__LOCK_REGION_LENGTH__+0x40>
 444:	00 c0       	rjmp	.+0      	; 0x446 <__LOCK_REGION_LENGTH__+0x46>
 446:	00 00       	nop
	_delay_ms(5);
// 	tmc6200_writeInt(MOTOR0, TMC6200_IOIN_OUTPUT, );
	tmc6200_writeInt(MOTOR0, TMC6200_OTP_PROG, 0x00000000);
 448:	20 e0       	ldi	r18, 0x00	; 0
 44a:	30 e0       	ldi	r19, 0x00	; 0
 44c:	a9 01       	movw	r20, r18
 44e:	66 e0       	ldi	r22, 0x06	; 6
 450:	80 e0       	ldi	r24, 0x00	; 0
 452:	b3 df       	rcall	.-154    	; 0x3ba <tmc6200_writeInt>
 454:	8f e1       	ldi	r24, 0x1F	; 31
 456:	9e e4       	ldi	r25, 0x4E	; 78
 458:	01 97       	sbiw	r24, 0x01	; 1
 45a:	f1 f7       	brne	.-4      	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
 45c:	00 c0       	rjmp	.+0      	; 0x45e <__LOCK_REGION_LENGTH__+0x5e>
 45e:	00 00       	nop
	_delay_ms(5);
// 	tmc6200_writeInt(MOTOR0, TMC6200_OTP_READ, );
	tmc6200_writeInt(MOTOR0, TMC6200_FACTORY_CONF, 0x0000000C);
 460:	2c e0       	ldi	r18, 0x0C	; 12
 462:	30 e0       	ldi	r19, 0x00	; 0
 464:	40 e0       	ldi	r20, 0x00	; 0
 466:	50 e0       	ldi	r21, 0x00	; 0
 468:	68 e0       	ldi	r22, 0x08	; 8
 46a:	80 e0       	ldi	r24, 0x00	; 0
 46c:	a6 df       	rcall	.-180    	; 0x3ba <tmc6200_writeInt>
 46e:	8f e1       	ldi	r24, 0x1F	; 31
 470:	9e e4       	ldi	r25, 0x4E	; 78
 472:	01 97       	sbiw	r24, 0x01	; 1
 474:	f1 f7       	brne	.-4      	; 0x472 <__LOCK_REGION_LENGTH__+0x72>
 476:	00 c0       	rjmp	.+0      	; 0x478 <__LOCK_REGION_LENGTH__+0x78>
 478:	00 00       	nop
	_delay_ms(5);
	tmc6200_writeInt(MOTOR0, TMC6200_SHORT_CONF, 0x12010606);
 47a:	26 e0       	ldi	r18, 0x06	; 6
 47c:	36 e0       	ldi	r19, 0x06	; 6
 47e:	41 e0       	ldi	r20, 0x01	; 1
 480:	52 e1       	ldi	r21, 0x12	; 18
 482:	69 e0       	ldi	r22, 0x09	; 9
 484:	80 e0       	ldi	r24, 0x00	; 0
 486:	99 df       	rcall	.-206    	; 0x3ba <tmc6200_writeInt>
 488:	8f e1       	ldi	r24, 0x1F	; 31
 48a:	9e e4       	ldi	r25, 0x4E	; 78
 48c:	01 97       	sbiw	r24, 0x01	; 1
 48e:	f1 f7       	brne	.-4      	; 0x48c <__LOCK_REGION_LENGTH__+0x8c>
 490:	00 c0       	rjmp	.+0      	; 0x492 <__LOCK_REGION_LENGTH__+0x92>
 492:	00 00       	nop
	_delay_ms(5);
	tmc6200_writeInt(MOTOR0, TMC6200_DRV_CONF, 0x00080004);
 494:	24 e0       	ldi	r18, 0x04	; 4
 496:	30 e0       	ldi	r19, 0x00	; 0
 498:	48 e0       	ldi	r20, 0x08	; 8
 49a:	50 e0       	ldi	r21, 0x00	; 0
 49c:	6a e0       	ldi	r22, 0x0A	; 10
 49e:	80 e0       	ldi	r24, 0x00	; 0
 4a0:	8c df       	rcall	.-232    	; 0x3ba <tmc6200_writeInt>
 4a2:	9f ef       	ldi	r25, 0xFF	; 255
 4a4:	21 ee       	ldi	r18, 0xE1	; 225
 4a6:	84 e0       	ldi	r24, 0x04	; 4
 4a8:	91 50       	subi	r25, 0x01	; 1
 4aa:	20 40       	sbci	r18, 0x00	; 0
 4ac:	80 40       	sbci	r24, 0x00	; 0
 4ae:	e1 f7       	brne	.-8      	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
 4b0:	00 c0       	rjmp	.+0      	; 0x4b2 <__LOCK_REGION_LENGTH__+0xb2>
 4b2:	00 00       	nop
 4b4:	08 95       	ret

000004b6 <read_registers_TMC6200>:
	_delay_ms(100);
}

void read_registers_TMC6200(void)
{	
	tmc6200_readInt(MOTOR0, TMC6200_GCONF);
 4b6:	60 e0       	ldi	r22, 0x00	; 0
 4b8:	80 e0       	ldi	r24, 0x00	; 0
 4ba:	44 df       	rcall	.-376    	; 0x344 <tmc6200_readInt>
 4bc:	8f e1       	ldi	r24, 0x1F	; 31
 4be:	9e e4       	ldi	r25, 0x4E	; 78
 4c0:	01 97       	sbiw	r24, 0x01	; 1
 4c2:	f1 f7       	brne	.-4      	; 0x4c0 <read_registers_TMC6200+0xa>
 4c4:	00 c0       	rjmp	.+0      	; 0x4c6 <read_registers_TMC6200+0x10>
 4c6:	00 00       	nop
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_GSTAT);
 4c8:	61 e0       	ldi	r22, 0x01	; 1
 4ca:	80 e0       	ldi	r24, 0x00	; 0
 4cc:	3b df       	rcall	.-394    	; 0x344 <tmc6200_readInt>
 4ce:	8f e1       	ldi	r24, 0x1F	; 31
 4d0:	9e e4       	ldi	r25, 0x4E	; 78
 4d2:	01 97       	sbiw	r24, 0x01	; 1
 4d4:	f1 f7       	brne	.-4      	; 0x4d2 <read_registers_TMC6200+0x1c>
 4d6:	00 c0       	rjmp	.+0      	; 0x4d8 <read_registers_TMC6200+0x22>
 4d8:	00 00       	nop
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_IOIN_OUTPUT);
 4da:	64 e0       	ldi	r22, 0x04	; 4
 4dc:	80 e0       	ldi	r24, 0x00	; 0
 4de:	32 df       	rcall	.-412    	; 0x344 <tmc6200_readInt>
 4e0:	8f e1       	ldi	r24, 0x1F	; 31
 4e2:	9e e4       	ldi	r25, 0x4E	; 78
 4e4:	01 97       	sbiw	r24, 0x01	; 1
 4e6:	f1 f7       	brne	.-4      	; 0x4e4 <read_registers_TMC6200+0x2e>
 4e8:	00 c0       	rjmp	.+0      	; 0x4ea <read_registers_TMC6200+0x34>
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_OTP_PROG);
 4ea:	00 00       	nop
 4ec:	66 e0       	ldi	r22, 0x06	; 6
 4ee:	80 e0       	ldi	r24, 0x00	; 0
 4f0:	29 df       	rcall	.-430    	; 0x344 <tmc6200_readInt>
 4f2:	8f e1       	ldi	r24, 0x1F	; 31
 4f4:	9e e4       	ldi	r25, 0x4E	; 78
 4f6:	01 97       	sbiw	r24, 0x01	; 1
 4f8:	f1 f7       	brne	.-4      	; 0x4f6 <read_registers_TMC6200+0x40>
 4fa:	00 c0       	rjmp	.+0      	; 0x4fc <read_registers_TMC6200+0x46>
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_OTP_READ);
 4fc:	00 00       	nop
 4fe:	67 e0       	ldi	r22, 0x07	; 7
 500:	80 e0       	ldi	r24, 0x00	; 0
 502:	20 df       	rcall	.-448    	; 0x344 <tmc6200_readInt>
 504:	8f e1       	ldi	r24, 0x1F	; 31
 506:	9e e4       	ldi	r25, 0x4E	; 78
 508:	01 97       	sbiw	r24, 0x01	; 1
 50a:	f1 f7       	brne	.-4      	; 0x508 <read_registers_TMC6200+0x52>
 50c:	00 c0       	rjmp	.+0      	; 0x50e <read_registers_TMC6200+0x58>
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_FACTORY_CONF);
 50e:	00 00       	nop
 510:	68 e0       	ldi	r22, 0x08	; 8
 512:	80 e0       	ldi	r24, 0x00	; 0
 514:	17 df       	rcall	.-466    	; 0x344 <tmc6200_readInt>
 516:	8f e1       	ldi	r24, 0x1F	; 31
 518:	9e e4       	ldi	r25, 0x4E	; 78
 51a:	01 97       	sbiw	r24, 0x01	; 1
 51c:	f1 f7       	brne	.-4      	; 0x51a <read_registers_TMC6200+0x64>
 51e:	00 c0       	rjmp	.+0      	; 0x520 <read_registers_TMC6200+0x6a>
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_SHORT_CONF);
 520:	00 00       	nop
 522:	69 e0       	ldi	r22, 0x09	; 9
 524:	80 e0       	ldi	r24, 0x00	; 0
 526:	0e df       	rcall	.-484    	; 0x344 <tmc6200_readInt>
 528:	8f e1       	ldi	r24, 0x1F	; 31
 52a:	9e e4       	ldi	r25, 0x4E	; 78
 52c:	01 97       	sbiw	r24, 0x01	; 1
 52e:	f1 f7       	brne	.-4      	; 0x52c <read_registers_TMC6200+0x76>
 530:	00 c0       	rjmp	.+0      	; 0x532 <read_registers_TMC6200+0x7c>
	_delay_ms(5);
	tmc6200_readInt(MOTOR0, TMC6200_DRV_CONF);
 532:	00 00       	nop
 534:	6a e0       	ldi	r22, 0x0A	; 10
 536:	80 e0       	ldi	r24, 0x00	; 0
 538:	05 df       	rcall	.-502    	; 0x344 <tmc6200_readInt>
 53a:	9f ef       	ldi	r25, 0xFF	; 255
 53c:	21 ee       	ldi	r18, 0xE1	; 225
 53e:	84 e0       	ldi	r24, 0x04	; 4
 540:	91 50       	subi	r25, 0x01	; 1
 542:	20 40       	sbci	r18, 0x00	; 0
 544:	80 40       	sbci	r24, 0x00	; 0
 546:	e1 f7       	brne	.-8      	; 0x540 <read_registers_TMC6200+0x8a>
 548:	00 c0       	rjmp	.+0      	; 0x54a <read_registers_TMC6200+0x94>
 54a:	00 00       	nop
 54c:	08 95       	ret

0000054e <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
 54e:	00 00       	nop
	asm("nop");
 550:	00 00       	nop
 552:	08 95       	ret

00000554 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
 554:	cf 93       	push	r28
 556:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
 558:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
 55c:	87 e6       	ldi	r24, 0x67	; 103
 55e:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
 562:	c1 ec       	ldi	r28, 0xC1	; 193
 564:	d0 e0       	ldi	r29, 0x00	; 0
 566:	88 e1       	ldi	r24, 0x18	; 24
 568:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
 56a:	86 e0       	ldi	r24, 0x06	; 6
 56c:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
 570:	86 e1       	ldi	r24, 0x16	; 22
 572:	92 e0       	ldi	r25, 0x02	; 2
 574:	21 de       	rcall	.-958    	; 0x1b8 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
 576:	8a e1       	ldi	r24, 0x1A	; 26
 578:	96 e0       	ldi	r25, 0x06	; 6
 57a:	1e de       	rcall	.-964    	; 0x1b8 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
 57c:	88 81       	ld	r24, Y
 57e:	80 68       	ori	r24, 0x80	; 128
 580:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
 582:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
 584:	87 ea       	ldi	r24, 0xA7	; 167
 586:	92 e0       	ldi	r25, 0x02	; 2
 588:	90 93 1e 09 	sts	0x091E, r25	; 0x80091e <ptr_tx_completed_0+0x1>
 58c:	80 93 1d 09 	sts	0x091D, r24	; 0x80091d <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
 590:	df 91       	pop	r29
 592:	cf 91       	pop	r28
 594:	08 95       	ret

00000596 <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
 596:	fc 01       	movw	r30, r24
 598:	01 90       	ld	r0, Z+
 59a:	00 20       	and	r0, r0
 59c:	e9 f7       	brne	.-6      	; 0x598 <Uart_Transmit_IT_PC+0x2>
 59e:	31 97       	sbiw	r30, 0x01	; 1
 5a0:	af 01       	movw	r20, r30
 5a2:	48 1b       	sub	r20, r24
 5a4:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
 5a6:	bc 01       	movw	r22, r24
 5a8:	86 e1       	ldi	r24, 0x16	; 22
 5aa:	92 e0       	ldi	r25, 0x02	; 2
 5ac:	51 de       	rcall	.-862    	; 0x250 <RB_write>
	Uart_EnableTransmitIT_0();
 5ae:	e1 ec       	ldi	r30, 0xC1	; 193
 5b0:	f0 e0       	ldi	r31, 0x00	; 0
 5b2:	80 81       	ld	r24, Z
 5b4:	80 62       	ori	r24, 0x20	; 32
 5b6:	80 83       	st	Z, r24
 5b8:	08 95       	ret

000005ba <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
 5ba:	1f 92       	push	r1
 5bc:	0f 92       	push	r0
 5be:	0f b6       	in	r0, 0x3f	; 63
 5c0:	0f 92       	push	r0
 5c2:	11 24       	eor	r1, r1
 5c4:	0b b6       	in	r0, 0x3b	; 59
 5c6:	0f 92       	push	r0
 5c8:	2f 93       	push	r18
 5ca:	3f 93       	push	r19
 5cc:	4f 93       	push	r20
 5ce:	5f 93       	push	r21
 5d0:	6f 93       	push	r22
 5d2:	7f 93       	push	r23
 5d4:	8f 93       	push	r24
 5d6:	9f 93       	push	r25
 5d8:	af 93       	push	r26
 5da:	bf 93       	push	r27
 5dc:	ef 93       	push	r30
 5de:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
 5e0:	86 e1       	ldi	r24, 0x16	; 22
 5e2:	92 e0       	ldi	r25, 0x02	; 2
 5e4:	f8 dd       	rcall	.-1040   	; 0x1d6 <RB_length>
 5e6:	88 23       	and	r24, r24
 5e8:	31 f0       	breq	.+12     	; 0x5f6 <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
 5ea:	86 e1       	ldi	r24, 0x16	; 22
 5ec:	92 e0       	ldi	r25, 0x02	; 2
 5ee:	ff dd       	rcall	.-1026   	; 0x1ee <RB_readByte>
 5f0:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
 5f4:	0c c0       	rjmp	.+24     	; 0x60e <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
 5f6:	e1 ec       	ldi	r30, 0xC1	; 193
 5f8:	f0 e0       	ldi	r31, 0x00	; 0
 5fa:	80 81       	ld	r24, Z
 5fc:	8f 7d       	andi	r24, 0xDF	; 223
 5fe:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
 600:	e0 91 1d 09 	lds	r30, 0x091D	; 0x80091d <ptr_tx_completed_0>
 604:	f0 91 1e 09 	lds	r31, 0x091E	; 0x80091e <ptr_tx_completed_0+0x1>
 608:	30 97       	sbiw	r30, 0x00	; 0
 60a:	09 f0       	breq	.+2      	; 0x60e <__vector_26+0x54>
			ptr_tx_completed_0();
 60c:	19 95       	eicall
	}
}
 60e:	ff 91       	pop	r31
 610:	ef 91       	pop	r30
 612:	bf 91       	pop	r27
 614:	af 91       	pop	r26
 616:	9f 91       	pop	r25
 618:	8f 91       	pop	r24
 61a:	7f 91       	pop	r23
 61c:	6f 91       	pop	r22
 61e:	5f 91       	pop	r21
 620:	4f 91       	pop	r20
 622:	3f 91       	pop	r19
 624:	2f 91       	pop	r18
 626:	0f 90       	pop	r0
 628:	0b be       	out	0x3b, r0	; 59
 62a:	0f 90       	pop	r0
 62c:	0f be       	out	0x3f, r0	; 63
 62e:	0f 90       	pop	r0
 630:	1f 90       	pop	r1
 632:	18 95       	reti

00000634 <__vector_25>:

ISR(USART0_RX_vect)
{	
 634:	1f 92       	push	r1
 636:	0f 92       	push	r0
 638:	0f b6       	in	r0, 0x3f	; 63
 63a:	0f 92       	push	r0
 63c:	11 24       	eor	r1, r1
 63e:	0b b6       	in	r0, 0x3b	; 59
 640:	0f 92       	push	r0
 642:	2f 93       	push	r18
 644:	3f 93       	push	r19
 646:	4f 93       	push	r20
 648:	5f 93       	push	r21
 64a:	6f 93       	push	r22
 64c:	7f 93       	push	r23
 64e:	8f 93       	push	r24
 650:	9f 93       	push	r25
 652:	af 93       	push	r26
 654:	bf 93       	push	r27
 656:	ef 93       	push	r30
 658:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
 65a:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
 65e:	8a e1       	ldi	r24, 0x1A	; 26
 660:	96 e0       	ldi	r25, 0x06	; 6
 662:	d9 dd       	rcall	.-1102   	; 0x216 <RB_writeByte>
 664:	ff 91       	pop	r31
 666:	ef 91       	pop	r30
 668:	bf 91       	pop	r27
 66a:	af 91       	pop	r26
 66c:	9f 91       	pop	r25
 66e:	8f 91       	pop	r24
 670:	7f 91       	pop	r23
 672:	6f 91       	pop	r22
 674:	5f 91       	pop	r21
 676:	4f 91       	pop	r20
 678:	3f 91       	pop	r19
 67a:	2f 91       	pop	r18
 67c:	0f 90       	pop	r0
 67e:	0b be       	out	0x3b, r0	; 59
 680:	0f 90       	pop	r0
 682:	0f be       	out	0x3f, r0	; 63
 684:	0f 90       	pop	r0
 686:	1f 90       	pop	r1
 688:	18 95       	reti

0000068a <main>:
#include "libraries/TMC4671/TMC4671.h"

int main(void)
{
	// Gate Treiber disable (active high)
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Disable TMC6200 (Active High)
 68a:	e2 e0       	ldi	r30, 0x02	; 2
 68c:	f1 e0       	ldi	r31, 0x01	; 1
 68e:	80 81       	ld	r24, Z
 690:	87 7f       	andi	r24, 0xF7	; 247
 692:	80 83       	st	Z, r24
	IO_init();												// Ein-/Ausgangspins initialisieren
 694:	47 dd       	rcall	.-1394   	; 0x124 <IO_init>
	SPI_init();												// SPI-Schnittstelle initialisieren
 696:	4a de       	rcall	.-876    	; 0x32c <SPI_init>
	UART_init();											// UART-Schnittstelle initialisieren
 698:	5d df       	rcall	.-326    	; 0x554 <UART_init>
 69a:	ad de       	rcall	.-678    	; 0x3f6 <initTMC6200>
	initTMC6200();											// Gate-Treiber initialisieren
 69c:	24 e5       	ldi	r18, 0x54	; 84
 69e:	3d ec       	ldi	r19, 0xCD	; 205
 6a0:	8d e2       	ldi	r24, 0x2D	; 45
 6a2:	93 e0       	ldi	r25, 0x03	; 3
 6a4:	21 50       	subi	r18, 0x01	; 1
 6a6:	30 40       	sbci	r19, 0x00	; 0
 6a8:	80 40       	sbci	r24, 0x00	; 0
 6aa:	90 40       	sbci	r25, 0x00	; 0
 6ac:	d9 f7       	brne	.-10     	; 0x6a4 <main+0x1a>
 6ae:	00 c0       	rjmp	.+0      	; 0x6b0 <main+0x26>
 6b0:	00 c0       	rjmp	.+0      	; 0x6b2 <main+0x28>
 6b2:	00 00       	nop

    /* Replace with your application code */
    while (1) 
    {
		_delay_ms(20000);
		check_Communication_Input_UART();
 6b4:	7d dd       	rcall	.-1286   	; 0x1b0 <check_Communication_Input_UART>
 6b6:	ff de       	rcall	.-514    	; 0x4b6 <read_registers_TMC6200>
		read_registers_TMC6200();
 6b8:	f1 cf       	rjmp	.-30     	; 0x69c <main+0x12>

000006ba <_exit>:
 6ba:	f8 94       	cli

000006bc <__stop_program>:
 6bc:	ff cf       	rjmp	.-2      	; 0x6bc <__stop_program>
