[["Infinite sequences and finite machines.", ["David E Muller"], "https://doi.org/10.1109/SWCT.1963.8"], ["Two-sided finite-state transductions (abbreviated version).", ["Calvin C Elgot", "Jorge E Mezei"], "https://doi.org/10.1109/SWCT.1963.16"], ["On computability by certain classes of restricted Turing machines.", ["Patrick C Fischer"], "https://doi.org/10.1109/SWCT.1963.10"], ["Bilateral threshold nets (extended summary).", ["W D Frazer"], "https://doi.org/10.1109/SWCT.1963.2"], ["Threshold gate realizations of logical functions with don't cares.", ["C L Coates", "Philip M Lewis II"], "https://doi.org/10.1109/SWCT.1963.15"], ["On the analysis of functional symmetry.", ["Richard F Arnold", "Eugene L Lawler"], "https://doi.org/10.1109/SWCT.1963.11"], ["The minimal synthesis of tree structures.", ["Eugene L Lawler"], "https://doi.org/10.1109/SWCT.1963.14"], ["Determining the best ordering of variables in cascade switching circuits.", ["Roger E Levien"], "https://doi.org/10.1109/SWCT.1963.4"], ["Sequential circuit synthesis using input delays.", ["Edward B Eichelberger"], "https://doi.org/10.1109/SWCT.1963.12"], ["Finite automata and badly timed elements.", ["Robert McNaughton"], "https://doi.org/10.1109/SWCT.1963.5"], ["Demonstrating hazards in sequential relay circuits.", ["Theodore M Booth"], "https://doi.org/10.1109/SWCT.1963.3"], ["Logical design theory of NOR gate networks with no complemented inputs.", ["Edward J McCluskey"], "https://doi.org/10.1109/SWCT.1963.9"], ["A survey of asynchronous logic: Comparing various definitions and models for asynchronous switching circuits.", ["Raymond E Miller"], "https://doi.org/10.1109/SWCT.1963.1"]]