# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SRC/BAUDGENERATOR.vhd" \
"../../../../../SRC/FIFO.vhd" \
"../../../../../SRC/UART_RX.vhd" \
"../../../../../SRC/UART_TX.vhd" \
"../../../../../SRC/UART.vhd" \
"../../../../../SRC/TOP.vhd" \

# Do not sort compile order
nosort
