{
    "example": "Shift Register (CL)",
    "overview": [
        "This example demonstrates how to shift values in registers in each clock cycle"
    ],
    "key_concepts": [ "Kernel Optimization", "Shift Register", "FIR"],
    "keywords": [ "xcl_array_partition" ],
    "os": [
        "Linux"
    ],
    "libs": [
        "xcl2"
    ],
    "board": ["xilinx:adm-pcie-7v3:1ddr", "xilinx:adm-pcie-ku3:2ddr-xpr","xilinx:xil-accel-rd-ku115:4ddr-xpr"],
    "em_cmd": "./shift_register",
    "hw_cmd": "../../utility/nimbix/nimbix-run.py -- ./shift_register",
    "accelerators": [
        {
            "container": "fir", 
            "name": "fir_naive", 
            "location": "src/fir.cl"
        },
        {
            "container": "fir", 
            "name": "fir_shift_register", 
            "location": "src/fir.cl"
        }
    ],
    "contributors" : [
        {
            "group": "Xilinx",
            "url" : "http://www.xilinx.com"
        }
    ],
    "revision" : [
        {
            "date" : "DEC2016",
            "version": "1.0",
            "description": "Initial Xilinx Release"
        }
    ]
}
