# Verilog-Q-A
Here I would like to post the question and answers related to the Veriog designing which i found in the LinkedIn.

Question and Answers:
Q1:  Given an input stream of 0s and 1s, detect the first occurrence of 1. Once the first 1 is detected, output should be 1 continuously for the rest of the stream.



Projects:
P1: Traffic Light Controller
--> using the FSM concept,assuming a junction and written this program based on the state diagram. 




