
          Lattice Mapping Report File for Design Module 'alu_fetch'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     alu_fetch_implAluFetch.ngd -o alu_fetch_implAluFetch_map.ncd -pr
     alu_fetch_implAluFetch.prf -mp alu_fetch_implAluFetch.mrp -lpf
     C:/Users/Cassandra/Desktop/Arqui2/implAluFetch/alu_fetch_implAluFetch.lpf
     -lpf C:/Users/Cassandra/Desktop/Arqui2/alu_fetch.lpf -c 0 -gui 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.13.0.56.2
Mapped on:  04/08/24  02:00:28

Design Summary
--------------

   Number of registers:    252 out of  7209 (3%)
      PFU registers:          252 out of  6864 (4%)
      PIO registers:            0 out of   345 (0%)
   Number of SLICEs:       299 out of  3432 (9%)
      SLICEs as Logic/ROM:    287 out of  3432 (8%)
      SLICEs as RAM:           12 out of  2574 (0%)
      SLICEs as Carry:         17 out of  3432 (0%)
   Number of LUT4s:        590 out of  6864 (9%)
      Number used as logic LUTs:        532
      Number used as distributed RAM:    24
      Number used as ripple logic:       34
      Number used as shift registers:     0
   Number of PIO sites used: 36 + 4(JTAG) out of 115 (35%)
   Number of block RAMs:  2 out of 26 (8%)
   Number of GSRs:        1 out of 1 (100%)
   EFB used :        No
   JTAG used :       No
   Readback used :   No
   Oscillator used : Yes
   Startup used :    No
   POR :             On
   Bandgap :         On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  15
     Net clk: 46 loads, 46 rising, 0 falling (Driver: OSCinst0 )
     Net rpg_in_23__N_131: 7 loads, 7 rising, 0 falling (Driver:
     i1_2_lut_adj_118 )

                                    Page 1




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

Design Summary (cont)
---------------------
     Net address_bus_7__N_143: 4 loads, 4 rising, 0 falling (Driver: i1_2_lut )
     Net PC_7__N_72: 4 loads, 4 rising, 0 falling (Driver: i1_2_lut_adj_119 )
     Net A_11__N_156: 12 loads, 12 rising, 0 falling (Driver: state_FSM__i7 )
     Net control_3__N_173: 2 loads, 2 rising, 0 falling (Driver: state_FSM__i6 )
     
     Net control_3__N_173_derived_2: 1 loads, 1 rising, 0 falling (Driver:
     i2_3_lut_rep_309 )
     Net MBR_23__N_106: 12 loads, 12 rising, 0 falling (Driver: state_FSM__i3 )
     Net Rdisplay_13__N_51: 8 loads, 8 rising, 0 falling (Driver: state_FSM__i13
     )
     Net MAR_7__N_81: 4 loads, 4 rising, 0 falling (Driver: state_FSM__i2 )
     Net CI_23__N_36: 12 loads, 12 rising, 0 falling (Driver: state_FSM__i4 )
     Net clk_0: 25 loads, 25 rising, 0 falling (Driver: clk_0_888 )
     Net control[3]_derived_24: 19 loads, 19 rising, 0 falling (Driver:
     ALU_imp/i2_3_lut_rep_270_4_lut )
     Net ALU_imp/logic_result_11__N_847: 7 loads, 7 rising, 0 falling (Driver:
     ALU_imp/i5345_1_lut_3_lut_4_lut )
     Net ALU_imp/substract_N_886: 1 loads, 1 rising, 0 falling (Driver:
     ALU_imp/i5044_4_lut_4_lut )
   Number of Clock Enables:  8
     Net clk_enable_56: 10 loads, 10 LSLICEs
     Net clk_enable_8: 7 loads, 7 LSLICEs
     Net clk_enable_9: 1 loads, 1 LSLICEs
     Net clk_enable_10: 1 loads, 1 LSLICEs
     Net clk_enable_11: 1 loads, 1 LSLICEs
     Net clk_enable_46: 2 loads, 2 LSLICEs
     Net clk_enable_17: 1 loads, 1 LSLICEs
     Net reset_c: 13 loads, 13 LSLICEs
   Number of LSRs:  32
     Net A_11__N_156: 6 loads, 6 LSLICEs
     Net control_3__N_173: 2 loads, 2 LSLICEs
     Net control_1: 1 loads, 1 LSLICEs
     Net control_2: 2 loads, 2 LSLICEs
     Net n5076: 6 loads, 6 LSLICEs
     Net n5077: 1 loads, 1 LSLICEs
     Net MBR_23__N_106: 12 loads, 12 LSLICEs
     Net n5079: 8 loads, 8 LSLICEs
     Net MAR_7__N_81: 4 loads, 4 LSLICEs
     Net CI_23__N_36: 12 loads, 12 LSLICEs
     Net n1774: 1 loads, 1 LSLICEs
     Net clk_enable_46: 12 loads, 12 LSLICEs
     Net n9237: 2 loads, 2 LSLICEs
     Net reset_c: 2 loads, 0 LSLICEs
     Net n6451: 1 loads, 1 LSLICEs
     Net n5113: 1 loads, 1 LSLICEs
     Net n4830: 1 loads, 1 LSLICEs
     Net n9257: 2 loads, 2 LSLICEs
     Net n9407: 1 loads, 1 LSLICEs
     Net n4480: 1 loads, 1 LSLICEs
     Net n4382: 1 loads, 1 LSLICEs
     Net n9250: 2 loads, 2 LSLICEs
     Net n9236: 2 loads, 2 LSLICEs
     Net n4241: 1 loads, 1 LSLICEs
     Net n4276: 1 loads, 1 LSLICEs
     Net n4820: 1 loads, 1 LSLICEs
     Net n9264: 1 loads, 1 LSLICEs

                                    Page 2




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

Design Summary (cont)
---------------------
     Net ALU_imp/n4535: 7 loads, 7 LSLICEs
     Net n4812: 1 loads, 1 LSLICEs
     Net n9254: 1 loads, 1 LSLICEs
     Net n4838: 1 loads, 1 LSLICEs
     Net n9241: 1 loads, 1 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net reset_c: 75 loads
     Net control_1: 51 loads
     Net control_2: 50 loads
     Net control_0: 39 loads
     Net control_3: 29 loads
     Net ROM_imp/data_out_23__N_488: 24 loads
     Net rpg_sel_0: 24 loads
     Net rpg_sel_1: 23 loads
     Net ALU_imp/substract: 22 loads
     Net n9409: 22 loads




   Number of warnings:  2
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: input pad net 'stop_run' has no legal load.
WARNING - map: IO buffer missing for top level port stop_run...logic will be
     discarded.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| display[5]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[6]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[4]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[3]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[2]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[1]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| display[0]          | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[3]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[2]              | OUTPUT    | LVCMOS25  |            |

                                    Page 3




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

IO (PIO) Attributes (cont)
--------------------------
+---------------------+-----------+-----------+------------+
| sel[1]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sel[0]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[23]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[22]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[21]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[20]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[19]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[18]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[17]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[16]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[15]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[14]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[13]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[12]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[11]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[10]              | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[9]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[8]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[7]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[6]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[5]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[4]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[3]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[2]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[1]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| CI[0]               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| reset               | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+


                                    Page 4




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

Removed logic
-------------

Block rpg_in_23__I_0_i16 undriven or does not drive anything - clipped.
Block rpg_in_23__I_0_i15 undriven or does not drive anything - clipped.
Block selector_1__I_02/RAM1 undriven or does not drive anything - clipped.
Signal clk_enable_43 was merged into signal reset_c
Signal n4965 was merged into signal control_1
Signal n5081 was merged into signal CI_23__N_36
Signal n5080 was merged into signal MAR_7__N_81
Signal n5078 was merged into signal MBR_23__N_106
Signal n5082 was merged into signal n1774
Signal n5075 was merged into signal control_3__N_173
Signal n5074 was merged into signal A_11__N_156
Signal n9442 was merged into signal control_2
Signal GND_net undriven or does not drive anything - clipped.
Signal VCC_net undriven or does not drive anything - clipped.
Signal n9750 undriven or does not drive anything - clipped.
Signal PC_7__I_0_1/S0 undriven or does not drive anything - clipped.
Signal PC_7__I_0_1/CI undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO2 undriven or does not drive anything - clipped.
Signal selector_1__I_02/DO3 undriven or does not drive anything - clipped.
Signal PC_7__I_0_9/S1 undriven or does not drive anything - clipped.
Signal PC_7__I_0_9/CO undriven or does not drive anything - clipped.
Signal count_1937_add_4_1/S0 undriven or does not drive anything - clipped.
Signal count_1937_add_4_1/CI undriven or does not drive anything - clipped.
Signal count_1937_add_4_23/S1 undriven or does not drive anything - clipped.
Signal count_1937_add_4_23/CO undriven or does not drive anything - clipped.
Block i3156_1_lut_rep_282 was optimized away.
Block i3809_1_lut was optimized away.
Block i3925_1_lut was optimized away.
Block i3924_1_lut was optimized away.
Block i3922_1_lut was optimized away.
Block i3926_1_lut was optimized away.
Block i3919_1_lut was optimized away.
Block i3918_1_lut was optimized away.
Block i3227_1_lut_rep_308 was optimized away.
Block i1 was optimized away.
Block i2 was optimized away.
Block m0_lut was optimized away.

Memory Usage
------------

/:
    EBRs: 0
    RAM SLICEs: 8
    Logic SLICEs: 119
    PFU Registers: 214
/ROM_imp:
    EBRs: 2
    RAM SLICEs: 0
    Logic SLICEs: 1
    PFU Registers: 1
    -Contains EBR mux_1694:  TYPE= PDPW8KC,  Width= 6,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED
    -Contains EBR mux_1693:  TYPE= PDPW8KC,  Width= 18,  Depth_R= 256,  REGMODE=
         NOREG,  RESETMODE= ASYNC,  ASYNC_RESET_RELEASE= SYNC,  GSR= DISABLED

                                    Page 5




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

Memory Usage (cont)
-------------------
/selector_1__I_02:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_03:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_04:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0
/selector_1__I_05:
    EBRs: 0
    RAM SLICEs: 1
    Logic SLICEs: 0
    PFU Registers: 0

     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCinst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              NODE     clk
  OSC Nominal Frequency (MHz):                      26.60

ASIC Components
---------------

Instance Name: OSCinst0
         Type: OSCH
Instance Name: ROM_imp/mux_1694
         Type: PDPW8KC
Instance Name: ROM_imp/mux_1693
         Type: PDPW8KC

GSR Usage
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'reset_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        

                                    Page 6




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

GSR Usage (cont)
----------------

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'reset_c' via the GSR component.

     Type and number of components of the type: 
   Register = 201 
   PDPW8KC = 2

     Type and instance name of component: 
   Register : display_i0_i7
   Register : display_i0_i6
   Register : display_i0_i5
   Register : display_i0_i4
   Register : display_i0_i3
   Register : rpg_in_23__I_0_i1
   Register : address_bus_7__I_0_i1
   Register : PC_7__I_0_1193_i1
   Register : display_i0_i1
   Register : display_i0_i2
   Register : B_11__I_0_i2
   Register : B_11__I_0_i3
   Register : B_11__I_0_i4
   Register : B_11__I_0_i5
   Register : B_11__I_0_i6
   Register : B_11__I_0_i7
   Register : B_11__I_0_i8
   Register : B_11__I_0_i9
   Register : B_11__I_0_i10
   Register : B_11__I_0_i11
   Register : B_11__I_0_i12
   Register : control_3__I_0_i2
   Register : control_3__I_0_i3
   Register : control_3__I_0_i4
   Register : A_11__I_0_i2
   Register : A_11__I_0_i3
   Register : A_11__I_0_i4
   Register : A_11__I_0_i5
   Register : A_11__I_0_i6
   Register : A_11__I_0_i7
   Register : A_11__I_0_i8
   Register : A_11__I_0_i9
   Register : A_11__I_0_i10
   Register : A_11__I_0_i11
   Register : A_11__I_0_i12
   Register : rpg_in_23__I_0_i2
   Register : rpg_in_23__I_0_i3
   Register : rpg_in_23__I_0_i4
   Register : rpg_in_23__I_0_i5
   Register : rpg_in_23__I_0_i6
   Register : rpg_in_23__I_0_i7
   Register : rpg_in_23__I_0_i8
   Register : rpg_in_23__I_0_i9
   Register : rpg_in_23__I_0_i10

                                    Page 7




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

GSR Usage (cont)
----------------
   Register : rpg_in_23__I_0_i11
   Register : rpg_in_23__I_0_i12
   Register : rpg_in_23__I_0_i14
   Register : address_bus_7__I_0_i2
   Register : address_bus_7__I_0_i3
   Register : address_bus_7__I_0_i4
   Register : address_bus_7__I_0_i5
   Register : address_bus_7__I_0_i6
   Register : address_bus_7__I_0_i7
   Register : address_bus_7__I_0_i8
   Register : rpg_sel_1__I_0_i2
   Register : MBR_23__I_0_i2
   Register : MBR_23__I_0_i3
   Register : MBR_23__I_0_i4
   Register : MBR_23__I_0_i5
   Register : MBR_23__I_0_i6
   Register : MBR_23__I_0_i7
   Register : MBR_23__I_0_i8
   Register : MBR_23__I_0_i9
   Register : MBR_23__I_0_i10
   Register : MBR_23__I_0_i11
   Register : MBR_23__I_0_i12
   Register : MBR_23__I_0_i13
   Register : MBR_23__I_0_i14
   Register : MBR_23__I_0_i15
   Register : MBR_23__I_0_i16
   Register : MBR_23__I_0_i17
   Register : MBR_23__I_0_i18
   Register : MBR_23__I_0_i19
   Register : MBR_23__I_0_i20
   Register : MBR_23__I_0_i21
   Register : MBR_23__I_0_i22
   Register : MBR_23__I_0_i23
   Register : MBR_23__I_0_i24
   Register : Rdisplay_13__I_0_i2
   Register : Rdisplay_13__I_0_i3
   Register : Rdisplay_13__I_0_i4
   Register : Rdisplay_13__I_0_i5
   Register : Rdisplay_13__I_0_i6
   Register : Rdisplay_13__I_0_i7
   Register : Rdisplay_13__I_0_i8
   Register : Rdisplay_13__I_0_i9
   Register : Rdisplay_13__I_0_i10
   Register : Rdisplay_13__I_0_i11
   Register : Rdisplay_13__I_0_i12
   Register : Rdisplay_13__I_0_i13
   Register : Rdisplay_13__I_0_i14
   Register : MAR_7__I_0_i2
   Register : MAR_7__I_0_i3
   Register : MAR_7__I_0_i4
   Register : MAR_7__I_0_i5
   Register : MAR_7__I_0_i6
   Register : MAR_7__I_0_i7
   Register : MAR_7__I_0_i8
   Register : PC_7__I_0_1193_i2
   Register : PC_7__I_0_1193_i3

                                    Page 8




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

GSR Usage (cont)
----------------
   Register : PC_7__I_0_1193_i4
   Register : PC_7__I_0_1193_i5
   Register : PC_7__I_0_1193_i6
   Register : PC_7__I_0_1193_i7
   Register : PC_7__I_0_1193_i8
   Register : CI_23__I_0_1194_i2
   Register : CI_23__I_0_1194_i3
   Register : CI_23__I_0_1194_i4
   Register : CI_23__I_0_1194_i5
   Register : CI_23__I_0_1194_i6
   Register : CI_23__I_0_1194_i7
   Register : CI_23__I_0_1194_i8
   Register : CI_23__I_0_1194_i9
   Register : CI_23__I_0_1194_i10
   Register : CI_23__I_0_1194_i11
   Register : CI_23__I_0_1194_i12
   Register : CI_23__I_0_1194_i13
   Register : CI_23__I_0_1194_i14
   Register : CI_23__I_0_1194_i15
   Register : CI_23__I_0_1194_i16
   Register : CI_23__I_0_1194_i17
   Register : CI_23__I_0_1194_i18
   Register : CI_23__I_0_1194_i19
   Register : CI_23__I_0_1194_i20
   Register : CI_23__I_0_1194_i21
   Register : CI_23__I_0_1194_i22
   Register : CI_23__I_0_1194_i23
   Register : CI_23__I_0_1194_i24
   Register : sel_i0_i1
   Register : clk_0_888
   Register : count_1937__i12
   Register : count_1937__i11
   Register : count_1937__i21
   Register : count_1937__i20
   Register : count_1937__i19
   Register : count_1937__i10
   Register : count_1937__i9
   Register : count_1937__i8
   Register : count_1937__i7
   Register : count_1937__i18
   Register : count_1937__i17
   Register : count_1937__i16
   Register : count_1937__i15
   Register : count_1937__i6
   Register : count_1937__i5
   Register : count_1937__i14
   Register : count_1937__i13
   Register : count_1937__i4
   Register : count_1937__i3
   Register : count_1937__i2
   Register : count_1937__i1
   Register : count_1937__i0
   Register : rpg_in_23__I_0_i13
   Register : sel_i0_i2
   Register : sel_i0_i3
   Register : sel_i0_i4

                                    Page 9




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

GSR Usage (cont)
----------------
   Register : CI_23__I_0_1194_i1
   Register : MAR_7__I_0_i1
   Register : Rdisplay_13__I_0_i1
   Register : MBR_23__I_0_i1
   Register : rpg_sel_1__I_0_i1
   Register : A_11__I_0_i1
   Register : control_3__I_0_i1
   Register : B_11__I_0_i1
   Register : ALU_imp/A_temp_11__I_0_i1
   Register : ALU_imp/B_temp_11__I_0_i1
   Register : ALU_imp/logic_result_11__I_0_i1
   Register : ALU_imp/substract_I_0
   Register : ALU_imp/A_temp_11__I_0_i2
   Register : ALU_imp/A_temp_11__I_0_i3
   Register : ALU_imp/A_temp_11__I_0_i4
   Register : ALU_imp/A_temp_11__I_0_i5
   Register : ALU_imp/A_temp_11__I_0_i6
   Register : ALU_imp/A_temp_11__I_0_i7
   Register : ALU_imp/A_temp_11__I_0_i8
   Register : ALU_imp/A_temp_11__I_0_i9
   Register : ALU_imp/A_temp_11__I_0_i10
   Register : ALU_imp/A_temp_11__I_0_i11
   Register : ALU_imp/A_temp_11__I_0_i12
   Register : ALU_imp/B_temp_11__I_0_i2
   Register : ALU_imp/B_temp_11__I_0_i3
   Register : ALU_imp/B_temp_11__I_0_i4
   Register : ALU_imp/B_temp_11__I_0_i5
   Register : ALU_imp/B_temp_11__I_0_i6
   Register : ALU_imp/B_temp_11__I_0_i7
   Register : ALU_imp/B_temp_11__I_0_i8
   Register : ALU_imp/B_temp_11__I_0_i9
   Register : ALU_imp/B_temp_11__I_0_i10
   Register : ALU_imp/B_temp_11__I_0_i11
   Register : ALU_imp/B_temp_11__I_0_i12
   Register : ALU_imp/logic_result_11__I_0_i2
   Register : ALU_imp/logic_result_11__I_0_i3
   Register : ALU_imp/logic_result_11__I_0_i4
   Register : ALU_imp/logic_result_11__I_0_i5
   Register : ALU_imp/logic_result_11__I_0_i6
   Register : ALU_imp/logic_result_11__I_0_i7
   Register : ALU_imp/logic_result_11__I_0_i8
   Register : ALU_imp/logic_result_11__I_0_i9
   Register : ALU_imp/logic_result_11__I_0_i10
   Register : ALU_imp/logic_result_11__I_0_i11
   Register : ALU_imp/logic_result_11__I_0_i12
   PDPW8KC : ROM_imp/mux_1694
   PDPW8KC : ROM_imp/mux_1693

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'reset_c' via the GSR
     component.


                                   Page 10




Design:  alu_fetch                                     Date:  04/08/24  02:00:28

GSR Usage (cont)
----------------
     Type and number of components of the type: 
   Register = 22 

     Type and instance name of component: 
   Register : state_FSM__i12
   Register : state_FSM__i6
   Register : unidades/DISPLAY_i0
   Register : unidades/DISPLAY_i3
   Register : unidades/DISPLAY_i5
   Register : unidades/DISPLAY_i2
   Register : unidades/DISPLAY_i1
   Register : decenas/DISPLAY_i0
   Register : decenas/DISPLAY_i3
   Register : decenas/DISPLAY_i5
   Register : decenas/DISPLAY_i2
   Register : decenas/DISPLAY_i1
   Register : centenas/DISPLAY_i0
   Register : centenas/DISPLAY_i3
   Register : centenas/DISPLAY_i5
   Register : centenas/DISPLAY_i2
   Register : centenas/DISPLAY_i1
   Register : millar/DISPLAY_i0
   Register : millar/DISPLAY_i2
   Register : millar/DISPLAY_i1
   Register : millar/DISPLAY_i3
   Register : millar/DISPLAY_i5

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 63 MB
        























                                   Page 11


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights
     reserved.
