{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1555068487537 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1555068487538 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 12 16:58:07 2019 " "Processing started: Fri Apr 12 16:58:07 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1555068487538 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068487538 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADCconv -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADCconv -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068487538 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1555068487680 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1555068487680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file Testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "Testbench.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/Testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498912 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "Testbench.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/Testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498912 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countdowntimer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file countdowntimer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CountDownTimer-Behave " "Found design unit 1: CountDownTimer-Behave" {  } { { "countdowntimer.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/countdowntimer.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498913 ""} { "Info" "ISGN_ENTITY_NAME" "1 CountDownTimer " "Found entity 1: CountDownTimer" {  } { { "countdowntimer.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/countdowntimer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCconv.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file ADCconv.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm-arch " "Found design unit 1: fsm-arch" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498913 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1555068498913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498913 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1555068498962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm fsm:add_instance " "Elaborating entity \"fsm\" for hierarchy \"fsm:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "/home/gaurav/Desktop/lab 8/DUT.vhdl" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1555068498963 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "inp ADCconv.vhdl(71) " "VHDL Process Statement warning at ADCconv.vhdl(71): signal \"inp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1555068498965 "|DUT|fsm:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_count ADCconv.vhdl(25) " "VHDL Process Statement warning at ADCconv.vhdl(25): inferring latch(es) for signal or variable \"next_count\", which holds its previous value in one or more paths through the process" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555068498967 "|DUT|fsm:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "output ADCconv.vhdl(25) " "VHDL Process Statement warning at ADCconv.vhdl(25): inferring latch(es) for signal or variable \"output\", which holds its previous value in one or more paths through the process" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1555068498967 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] ADCconv.vhdl(25) " "Inferred latch for \"output\[0\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] ADCconv.vhdl(25) " "Inferred latch for \"output\[1\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] ADCconv.vhdl(25) " "Inferred latch for \"output\[2\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] ADCconv.vhdl(25) " "Inferred latch for \"output\[3\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[4\] ADCconv.vhdl(25) " "Inferred latch for \"output\[4\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[5\] ADCconv.vhdl(25) " "Inferred latch for \"output\[5\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[6\] ADCconv.vhdl(25) " "Inferred latch for \"output\[6\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[7\] ADCconv.vhdl(25) " "Inferred latch for \"output\[7\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[0\] ADCconv.vhdl(25) " "Inferred latch for \"next_count\[0\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[1\] ADCconv.vhdl(25) " "Inferred latch for \"next_count\[1\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[2\] ADCconv.vhdl(25) " "Inferred latch for \"next_count\[2\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_count\[3\] ADCconv.vhdl(25) " "Inferred latch for \"next_count\[3\]\" at ADCconv.vhdl(25)" {  } { { "ADCconv.vhdl" "" { Text "/home/gaurav/Desktop/lab 8/ADCconv.vhdl" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068498969 "|DUT|fsm:add_instance"}
{ "Info" "ICUT_CUT_TM_SUMMARY" "151 " "Implemented 151 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1555068499324 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1555068499324 ""} { "Info" "ICUT_CUT_TM_LCELLS" "128 " "Implemented 128 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1555068499324 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1555068499324 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1555068499368 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 12 16:58:19 2019 " "Processing ended: Fri Apr 12 16:58:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1555068499368 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1555068499368 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1555068499368 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1555068499368 ""}
