
---------- Begin Simulation Statistics ----------
final_tick                               1055242826000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701636                       # Number of bytes of host memory used
host_op_rate                                    72530                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 15297.37                       # Real time elapsed on the host
host_tick_rate                               68981969                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1105894423                       # Number of instructions simulated
sim_ops                                    1109519801                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.055243                       # Number of seconds simulated
sim_ticks                                1055242826000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.236604                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              139911375                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           164144709                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11155956                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        223401666                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22069277                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       22238285                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          169008                       # Number of indirect misses.
system.cpu0.branchPred.lookups              287389574                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1864411                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1811477                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7682368                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 260696300                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35375819                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5441420                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      105785148                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1050805028                       # Number of instructions committed
system.cpu0.commit.committedOps            1052619030                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1882931337                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.559032                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.381975                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1393910922     74.03%     74.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    290974148     15.45%     89.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     68366853      3.63%     93.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     62280524      3.31%     96.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     19630572      1.04%     97.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3461587      0.18%     97.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3283555      0.17%     97.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5647357      0.30%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35375819      1.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1882931337                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            20858559                       # Number of function calls committed.
system.cpu0.commit.int_insts               1015995961                       # Number of committed integer instructions.
system.cpu0.commit.loads                    326230662                       # Number of loads committed
system.cpu0.commit.membars                    3625360                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      3625369      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       583945294     55.48%     55.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        8030383      0.76%     56.58% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1811041      0.17%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      328042127     31.16%     87.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     127164751     12.08%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1052619030                       # Class of committed instruction
system.cpu0.commit.refs                     455206913                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1050805028                       # Number of Instructions Simulated
system.cpu0.committedOps                   1052619030                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.003879                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.003879                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            362861493                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3482043                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           138678315                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1177779341                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               703089861                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                820356944                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7697300                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12004694                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6875189                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  287389574                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                205205698                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1189648805                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4400534                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          171                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1196457344                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  40                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          125                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               22341812                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.136483                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         700060740                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         161980652                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.568203                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1900880787                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630378                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.879294                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1041347861     54.78%     54.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               641707532     33.76%     88.54% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               130984147      6.89%     95.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                65950173      3.47%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12045787      0.63%     99.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6539271      0.34%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  382011      0.02%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1816809      0.10%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                  107196      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1900880787                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      204805639                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7794051                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               273618987                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545642                       # Inst execution rate
system.cpu0.iew.exec_refs                   514750320                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 142903958                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              294179242                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            370730058                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1816765                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3524457                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           144445774                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1158386732                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            371846362                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5682197                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1148949921                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1430541                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4402578                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7697300                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              8091210                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       130810                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21081660                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        41686                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        15336                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      7342255                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     44499396                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     15469523                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         15336                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1167031                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       6627020                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                489214214                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1136084436                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.849161                       # average fanout of values written-back
system.cpu0.iew.wb_producers                415421661                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.539532                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1136248744                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1400733211                       # number of integer regfile reads
system.cpu0.int_regfile_writes              727703579                       # number of integer regfile writes
system.cpu0.ipc                              0.499032                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.499032                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          3626869      0.31%      0.31% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            624205350     54.06%     54.38% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8036615      0.70%     55.07% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1811571      0.16%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           375452067     32.52%     87.75% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          141499572     12.25%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1154632119                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     78                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                153                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           66                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                85                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2374656                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002057                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 469254     19.76%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1642210     69.16%     88.92% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               263189     11.08%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1153379828                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4212670054                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1136084370                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1264168512                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1152944376                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1154632119                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            5442356                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      105767698                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           150527                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           936                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     22408123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1900880787                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.607420                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.819674                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1066525814     56.11%     56.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          579892380     30.51%     86.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          205998212     10.84%     97.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           37087373      1.95%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            7181697      0.38%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            2991839      0.16%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             787476      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             257611      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             158385      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1900880787                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.548340                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16942132                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         3356959                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           370730058                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          144445774                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1518                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2105686426                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4799813                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              315385667                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            670648206                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              12722921                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               712178904                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              16219806                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                37182                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1427735667                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1169573516                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          752406850                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                816905853                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              18845609                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7697300                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             48404590                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                81758639                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1427735611                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        308473                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              4720                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 27744441                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          4719                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3005940573                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2334781957                       # The number of ROB writes
system.cpu0.timesIdled                       21819218                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1474                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.817342                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                9738931                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            10271255                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1927981                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         18961986                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            333964                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         472178                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          138214                       # Number of indirect misses.
system.cpu1.branchPred.lookups               20664037                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4906                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1811198                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1129392                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  12204872                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1380891                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5434270                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22810546                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            55089395                       # Number of instructions committed
system.cpu1.commit.committedOps              56900771                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    336015459                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.169340                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.823401                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    313089647     93.18%     93.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11208606      3.34%     96.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3583353      1.07%     97.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      3609198      1.07%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       991554      0.30%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       338754      0.10%     99.05% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1703441      0.51%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       110015      0.03%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1380891      0.41%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    336015459                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              502860                       # Number of function calls committed.
system.cpu1.commit.int_insts                 52986386                       # Number of committed integer instructions.
system.cpu1.commit.loads                     16127876                       # Number of loads committed
system.cpu1.commit.membars                    3622521                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      3622521      6.37%      6.37% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        32019791     56.27%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             43      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              86      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.64% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       17939074     31.53%     94.17% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3319244      5.83%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         56900771                       # Class of committed instruction
system.cpu1.commit.refs                      21258330                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   55089395                       # Number of Instructions Simulated
system.cpu1.committedOps                     56900771                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.173258                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.173258                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            295663806                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               804495                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             8755207                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              87411890                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10706205                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 27305300                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1130092                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1158791                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4844685                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   20664037                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  9334526                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    327088532                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                91375                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           18                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     101367314                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                3857362                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.060762                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10632855                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          10072895                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.298068                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         339650088                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.310173                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.819495                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               281125479     82.77%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                30567264      9.00%     91.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16845056      4.96%     96.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 6708930      1.98%     98.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1950565      0.57%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1559763      0.46%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  889539      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     120      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3372      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           339650088                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         430938                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1198101                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                14877647                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.191386                       # Inst execution rate
system.cpu1.iew.exec_refs                    22715533                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5233437                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              250847984                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             22554522                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2719808                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          2142601                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7138707                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           79703666                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             17482096                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           803892                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             65086629                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1940424                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1895401                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1130092                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5617291                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        35890                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          351450                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         9630                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          759                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         2880                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      6426646                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2008253                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           759                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       208743                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        989358                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 38485995                       # num instructions consuming a value
system.cpu1.iew.wb_count                     64555591                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.839040                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 32291289                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.189824                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      64574192                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                81267656                       # number of integer regfile reads
system.cpu1.int_regfile_writes               42936723                       # number of integer regfile writes
system.cpu1.ipc                              0.161989                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.161989                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          3622628      5.50%      5.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             39402595     59.80%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.30% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            19428665     29.49%     94.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3436489      5.22%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              65890521                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2014108                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030567                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 374942     18.62%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.62% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1448800     71.93%     90.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               190363      9.45%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              64281986                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         473593512                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     64555579                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        102507188                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  71545415                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 65890521                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            8158251                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22802894                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           148301                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       2723981                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14992879                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    339650088                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193995                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.656494                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          299630853     88.22%     88.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26303738      7.74%     95.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            7121022      2.10%     98.06% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2955494      0.87%     98.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2560560      0.75%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             457313      0.13%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             458690      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             102032      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              60386      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      339650088                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193749                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16147561                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1944750                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            22554522                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7138707                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    107                       # number of misc regfile reads
system.cpu1.numCycles                       340081026                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1770395212                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              269318283                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38003671                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              10770822                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13266121                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1901287                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41083                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            103686288                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              84164048                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           56713365                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27983183                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13956826                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1130092                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             27931892                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                18709694                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       103686276                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         20517                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 23497259                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           606                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   414345612                       # The number of ROB reads
system.cpu1.rob.rob_writes                  163063458                       # The number of ROB writes
system.cpu1.timesIdled                          15372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5451650                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1405628                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             7600216                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              22634                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1778616                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8042449                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      16033435                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       172497                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        55256                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     64246592                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5048717                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    128475548                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5103973                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5433468                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2830133                       # Transaction distribution
system.membus.trans_dist::WritebackClean            2                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5160751                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              383                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            283                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2608137                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2608130                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5433468                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           278                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     24075033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               24075033                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    695790912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               695790912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              551                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8042549                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8042549    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8042549                       # Request fanout histogram
system.membus.respLayer1.occupancy        41992541782                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         29340947736                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       599977125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   542387832.862146                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value     15803500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1283925500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1052842917500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2399908500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    176882460                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       176882460                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    176882460                       # number of overall hits
system.cpu0.icache.overall_hits::total      176882460                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     28323238                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      28323238                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     28323238                       # number of overall misses
system.cpu0.icache.overall_misses::total     28323238                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 404689807995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 404689807995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 404689807995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 404689807995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    205205698                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    205205698                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    205205698                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    205205698                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138024                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138024                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138024                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138024                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 14288.260685                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14288.260685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 14288.260685                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14288.260685                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3402                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               67                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.776119                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     26456017                       # number of writebacks
system.cpu0.icache.writebacks::total         26456017                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1867187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1867187                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1867187                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1867187                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     26456051                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     26456051                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     26456051                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     26456051                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 358682553497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 358682553497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 358682553497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 358682553497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.128925                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.128925                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.128925                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.128925                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13557.675463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13557.675463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13557.675463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13557.675463                       # average overall mshr miss latency
system.cpu0.icache.replacements              26456017                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    176882460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      176882460                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     28323238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     28323238                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 404689807995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 404689807995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    205205698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    205205698                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138024                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138024                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 14288.260685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14288.260685                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1867187                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1867187                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     26456051                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     26456051                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 358682553497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 358682553497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.128925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.128925                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13557.675463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13557.675463                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999942                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          203338352                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         26456017                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.685902                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999942                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        436867445                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       436867445                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    419746848                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       419746848                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    419746848                       # number of overall hits
system.cpu0.dcache.overall_hits::total      419746848                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     50334801                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      50334801                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     50334801                       # number of overall misses
system.cpu0.dcache.overall_misses::total     50334801                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1355852824618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1355852824618                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1355852824618                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1355852824618                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    470081649                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    470081649                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    470081649                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    470081649                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.107077                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.107077                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.107077                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.107077                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26936.687892                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26936.687892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26936.687892                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26936.687892                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7434207                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       535811                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           151922                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           6751                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    48.934368                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.367649                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     35963171                       # number of writebacks
system.cpu0.dcache.writebacks::total         35963171                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     15121867                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     15121867                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     15121867                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     15121867                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     35212934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     35212934                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     35212934                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     35212934                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 649205869734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 649205869734                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 649205869734                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 649205869734                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.074908                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.074908                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.074908                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.074908                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 18436.574179                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 18436.574179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 18436.574179                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 18436.574179                       # average overall mshr miss latency
system.cpu0.dcache.replacements              35963171                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    303454927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      303454927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     39465048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     39465048                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 856346616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 856346616000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    342919975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    342919975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.115085                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.115085                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 21698.861636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 21698.861636                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8916944                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8916944                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     30548104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     30548104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 486859971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 486859971500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089082                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089082                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15937.485727                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15937.485727                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    116291921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     116291921                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     10869753                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10869753                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 499506208618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 499506208618                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    127161674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    127161674                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.085480                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.085480                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 45953.777295                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 45953.777295                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      6204923                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      6204923                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4664830                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4664830                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 162345898234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 162345898234                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.036684                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.036684                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 34802.103878                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 34802.103878                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1745                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1408                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    103324500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    103324500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3153                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.446559                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.446559                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 73383.877841                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 73383.877841                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1392                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1392                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1199500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005075                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 74968.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74968.750000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2960                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          140                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       559000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       559000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3100                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.045161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.045161                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  3992.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  3992.857143                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          139                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       420000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.044839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.044839                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3021.582734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3021.582734                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1051779                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1051779                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       759698                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       759698                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  66230106000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  66230106000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1811477                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.419380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.419380                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87179.518703                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87179.518703                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       759698                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       759698                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  65470408000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  65470408000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.419380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.419380                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86179.518703                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86179.518703                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.987968                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          456775521                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         35972330                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.697969                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.987968                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999624                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999624                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        979771120                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       979771120                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            26047307                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            33499487                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               17525                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              250732                       # number of demand (read+write) hits
system.l2.demand_hits::total                 59815051                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           26047307                       # number of overall hits
system.l2.overall_hits::.cpu0.data           33499487                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              17525                       # number of overall hits
system.l2.overall_hits::.cpu1.data             250732                       # number of overall hits
system.l2.overall_hits::total                59815051                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            408743                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           2462968                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2929                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1536667                       # number of demand (read+write) misses
system.l2.demand_misses::total                4411307                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           408743                       # number of overall misses
system.l2.overall_misses::.cpu0.data          2462968                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2929                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1536667                       # number of overall misses
system.l2.overall_misses::total               4411307                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  33359328999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 242906443846                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    265265497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 158750064653                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     435281102995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  33359328999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 242906443846                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    265265497                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 158750064653                       # number of overall miss cycles
system.l2.overall_miss_latency::total    435281102995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        26456050                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        35962455                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           20454                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1787399                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             64226358                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       26456050                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       35962455                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          20454                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1787399                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            64226358                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.015450                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.068487                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.143199                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.859722                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.068684                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.015450                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.068487                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.143199                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.859722                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.068684                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81614.434985                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98623.467234                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 90565.208945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103308.045694                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98673.953773                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81614.434985                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98623.467234                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 90565.208945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103308.045694                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98673.953773                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             171359                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5962                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.741865                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3510391                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2830133                       # number of writebacks
system.l2.writebacks::total                   2830133                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60023                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4868                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               64962                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60023                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4868                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              64962                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       408704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2402945                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1531799                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           4346345                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       408704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2402945                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1531799                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3759786                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8106131                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  29270857499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 214796754974                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    234639997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 143133941658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 387436194128                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  29270857499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 214796754974                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    234639997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 143133941658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 343053953274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 730490147402                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.015448                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.066818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.141635                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.856999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067672                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.015448                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.066818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.141635                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.856999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.126212                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71618.720392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89388.960203                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80994.130825                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93441.725486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89140.690426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71618.720392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89388.960203                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80994.130825                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93441.725486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 91242.946613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90115.758973                       # average overall mshr miss latency
system.l2.replacements                       12956058                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8660865                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8660865                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8660865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8660865                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     55396964                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         55396964                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            2                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              2                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     55396966                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     55396966                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            2                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3759786                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3759786                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 343053953274                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 343053953274                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 91242.946613                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 91242.946613                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 91                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       121500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       121500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           96                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               99                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.916667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.919192                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1380.681818                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1335.164835                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            91                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        60500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1832500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.916667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.919192                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20136.363636                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20166.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20137.362637                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       105000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       105000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu1.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.937500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         3500                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           29                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       653500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       653500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.906250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.906250                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22534.482759                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22534.482759                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3885634                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           126016                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4011650                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1529145                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1111578                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2640723                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 148560094203                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 113526182932                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  262086277135                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5414779                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1237594                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6652373                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.282402                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.898177                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.396960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97152.391829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 102130.649340                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99247.924578                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        30776                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         2297                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            33073                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1498369                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1109281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2607650                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 131278508757                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 102262540934                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 233541049691                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.276718                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.896321                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 87614.271756                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 92188.129909                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89559.967669                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      26047307                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         17525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           26064832                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       408743                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2929                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           411672                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  33359328999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    265265497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  33624594496                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     26456050                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        20454                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       26476504                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.015450                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.143199                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.015549                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81614.434985                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 90565.208945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81678.118735                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           39                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            71                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       408704                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2897                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       411601                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  29270857499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    234639997                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  29505497496                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.015448                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.141635                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.015546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71618.720392                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80994.130825                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71684.707996                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     29613853                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       124716                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          29738569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       933823                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       425089                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1358912                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  94346349643                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  45223881721                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 139570231364                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     30547676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       549805                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      31097481                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030569                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.773163                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.043698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 101032.368707                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106386.854802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102707.335989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29247                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2571                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        31818                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       904576                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       422518                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1327094                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  83518246217                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  40871400724                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 124389646941                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.029612                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.768487                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.042675                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92328.611656                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 96732.921968                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93730.848712                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           68                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                70                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          424                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             439                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     12629993                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       320996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     12950989                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          492                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           509                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.861789                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.862475                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 29787.719340                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21399.733333                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 29501.113895                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          155                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            6                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          161                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          269                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          278                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      5270494                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       177999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5448493                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.546748                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.529412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.546169                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19592.914498                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19777.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19598.895683                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999903                       # Cycle average of tags in use
system.l2.tags.total_refs                   131914271                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12956289                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.181486                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      32.477590                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.259338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.282333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.006700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.918097                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.055845                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.507462                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.035302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.191911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000105                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.029970                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.235248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            16                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.250000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1039235009                       # Number of tag accesses
system.l2.tags.data_accesses               1039235009                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      26156992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     153825472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        185408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      98038144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    236456256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          514662272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     26156992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       185408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      26342400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    181128512                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       181128512                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         408703                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2403523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1531846                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3694629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8041598                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2830133                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2830133                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         24787652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        145772583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           175702                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         92905767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    224077577                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             487719281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     24787652                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       175702                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         24963354                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      171646286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            171646286                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      171646286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        24787652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       145772583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          175702                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        92905767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    224077577                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            659365567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2725549.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    408703.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2276377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2897.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1511180.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3690768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008943429750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       167373                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       167373                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            15440035                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2563681                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8041598                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2830135                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8041598                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2830135                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 151673                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                104586                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            333251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            342344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            386566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1652255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            532128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            696725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            431374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            432355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            489834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            428817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           389201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           355943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           389099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           337861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           340931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           351241                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            134613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            136276                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            128296                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119587                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            185166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            209950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            204945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            221122                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232678                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            219784                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           173981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           155024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           179782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           139615                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           138642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           146058                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.83                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.99                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 286299720606                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                39449625000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            434235814356                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     36286.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                55036.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5560236                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1600688                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.47                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                58.73                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8041598                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2830135                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2731983                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1417664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  581609                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  457749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  385967                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  322337                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  287171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  257563                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  225660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  197513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 201165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 310822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 181834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 116944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  91821                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  64846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  39255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  16300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1371                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    351                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  14709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  16738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  70571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 149647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 168607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 171765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 171265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 171280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 172273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 172297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 173212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 178396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 171827                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 170892                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 168326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 166421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 166111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 166471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   4108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   3624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   3554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   3383                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   3412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3454508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.666589                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   116.601377                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.189317                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2070386     59.93%     59.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       678936     19.65%     79.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       184337      5.34%     84.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       108275      3.13%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        82129      2.38%     90.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        52332      1.51%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        38641      1.12%     93.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        38817      1.12%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       200655      5.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3454508                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       167373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.139300                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.797532                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    427.752850                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       167368    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-24575            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-172031            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        167373                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       167373                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.284102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.264542                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.840768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           147241     87.97%     87.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2272      1.36%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11580      6.92%     96.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4118      2.46%     98.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1458      0.87%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              461      0.28%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              147      0.09%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               53      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        167373                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              504955200                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 9707072                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               174433216                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               514662272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            181128640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       478.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       165.30                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    487.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    171.65                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1055242736500                       # Total gap between requests
system.mem_ctrls.avgGap                      97062.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     26156992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    145688128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       185408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     96715520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    236209152                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    174433216                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 24787652.050808634609                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 138061235.206160992384                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 175701.739383348351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 91652383.334942474961                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 223843409.478909850121                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 165301494.312172651291                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       408703                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2403523                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2897                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1531846                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3694629                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2830135                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  12411708626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 116352070147                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113355148                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  79748491102                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 225610189333                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 25335620487800                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30368.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48408.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39128.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52060.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61064.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8952089.03                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11744121900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6242126055                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         22012098780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7232644080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     83299700640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     220428708810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     219589069440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       570548469705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.679790                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 568264195525                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  35236760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 451741870475                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          12921150900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6867731805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34321965720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6994565100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     83299700640.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     380448174660                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84835835040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       609689123865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        577.771399                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 216386052271                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  35236760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 803620013729                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10288503302.325581                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   47375062844.761894                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::3.5e+11-4e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        63500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 352267588500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   170431542000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 884811284000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      9310411                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         9310411                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      9310411                       # number of overall hits
system.cpu1.icache.overall_hits::total        9310411                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        24115                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         24115                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        24115                       # number of overall misses
system.cpu1.icache.overall_misses::total        24115                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    617413999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    617413999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    617413999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    617413999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      9334526                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      9334526                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      9334526                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      9334526                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 25602.902716                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 25602.902716                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 25602.902716                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 25602.902716                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          347                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    86.750000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets            6                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        20422                       # number of writebacks
system.cpu1.icache.writebacks::total            20422                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3661                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3661                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3661                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3661                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        20454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        20454                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        20454                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        20454                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    496310500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    496310500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    496310500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    496310500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002191                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002191                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 24264.715948                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 24264.715948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 24264.715948                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 24264.715948                       # average overall mshr miss latency
system.cpu1.icache.replacements                 20422                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      9310411                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        9310411                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        24115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        24115                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    617413999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    617413999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      9334526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      9334526                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 25602.902716                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 25602.902716                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3661                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3661                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        20454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        20454                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    496310500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    496310500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002191                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 24264.715948                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 24264.715948                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.397686                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8963427                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            20422                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           438.910342                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        391146500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.397686                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.949928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.949928                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         18689506                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        18689506                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     15811627                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15811627                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     15811627                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15811627                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4478327                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4478327                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4478327                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4478327                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 451902922390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451902922390                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 451902922390                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451902922390                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20289954                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20289954                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20289954                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20289954                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.220716                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.220716                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.220716                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.220716                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 100908.871190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100908.871190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 100908.871190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100908.871190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1805852                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       405336                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            33803                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5112                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.422832                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    79.291080                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1787317                       # number of writebacks
system.cpu1.dcache.writebacks::total          1787317                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3389335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3389335                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3389335                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3389335                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1088992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1088992                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1088992                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1088992                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 103858271430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 103858271430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 103858271430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 103858271430                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053671                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053671                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053671                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053671                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 95371.014140                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 95371.014140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 95371.014140                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 95371.014140                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1787317                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     14303342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       14303342                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2667800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2667800                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 218148842000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 218148842000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     16971142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     16971142                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.157196                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.157196                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 81771.063048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81771.063048                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2117484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2117484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       550316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       550316                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  47860691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  47860691500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.032427                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.032427                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 86969.471177                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 86969.471177                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1508285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1508285                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1810527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1810527                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 233754080390                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 233754080390                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3318812                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3318812                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.545535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.545535                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 129108.309564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 129108.309564                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1271851                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1271851                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       538676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       538676                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  55997579930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  55997579930                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.162310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.162310                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103954.102150                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103954.102150                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          159                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      3955000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      3955000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          454                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.350220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.350220                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24874.213836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24874.213836                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        23000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.004405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.004405                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          296                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          146                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1522500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1522500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          442                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.330317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.330317                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 10428.082192                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 10428.082192                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          146                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1376500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.330317                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.330317                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  9428.082192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  9428.082192                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1103274                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1103274                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       707924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       707924                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  62120915000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  62120915000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1811198                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.390860                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.390860                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 87750.824947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 87750.824947                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       707924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       707924                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  61412991000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  61412991000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.390860                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.390860                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 86750.824947                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 86750.824947                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.176767                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18711364                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1796787                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.413791                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        391158000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.176767                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.943024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.943024                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         46000911                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        46000911                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1055242826000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          57574903                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11490998                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     55566051                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10125925                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6836215                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             390                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           285                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            675                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6670268                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6670268                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      26476504                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     31098400                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          509                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     79368116                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    107898995                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        61330                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      5371828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             192700269                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3386372224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4603239680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2616064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    228781504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8221009472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19811631                       # Total snoops (count)
system.tol2bus.snoopTraffic                 182332608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         84039859                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.063664                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.246834                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78744821     93.70%     93.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5239748      6.23%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  55289      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           84039859                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       128465791291                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       53960354310                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       39721276940                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2695834990                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          30712437                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4259648287000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  59796                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703492                       # Number of bytes of host memory used
host_op_rate                                    59861                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 61854.36                       # Real time elapsed on the host
host_tick_rate                               51805653                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3698658518                       # Number of instructions simulated
sim_ops                                    3702686484                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.204405                       # Number of seconds simulated
sim_ticks                                3204405461000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.236048                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              213246892                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           221587332                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         12913591                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        248025863                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            330210                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         341830                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11620                       # Number of indirect misses.
system.cpu0.branchPred.lookups              249044047                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         9676                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        201765                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         12899831                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 172096999                       # Number of branches committed
system.cpu0.commit.bw_lim_events             38690300                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         612082                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      229265277                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1296467513                       # Number of instructions committed
system.cpu0.commit.committedOps            1296669275                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6354356792                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.204060                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.068172                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   6015943129     94.67%     94.67% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    136623265      2.15%     96.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     25618118      0.40%     97.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      9982374      0.16%     97.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      8100949      0.13%     97.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7351650      0.12%     97.63% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     84150843      1.32%     98.95% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     27896164      0.44%     99.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     38690300      0.61%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6354356792                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 426608509                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls              684954                       # Number of function calls committed.
system.cpu0.commit.int_insts               1076974071                       # Number of committed integer instructions.
system.cpu0.commit.loads                    354141780                       # Number of loads committed
system.cpu0.commit.membars                     399760                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       400771      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       671662548     51.80%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12663      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1996      0.00%     51.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     169576835     13.08%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      37258519      2.87%     67.78% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     12439120      0.96%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.74% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      12377649      0.95%     69.70% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     12439507      0.96%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.66% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      197264958     15.21%     85.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        717830      0.06%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    157078587     12.11%     98.04% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     25437298      1.96%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1296669275                       # Class of committed instruction
system.cpu0.commit.refs                     380498673                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1296467513                       # Number of Instructions Simulated
system.cpu0.committedOps                   1296669275                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.942958                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.942958                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           5903218745                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                13848                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183877107                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1642094453                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                92169102                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                273192893                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              13812219                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                20615                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            109124835                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  249044047                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 48542124                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6323970352                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               396691                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          498                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1890323289                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  70                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               27651968                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.038862                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          53720850                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         213577102                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.294977                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6391517794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.295802                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.831197                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              5217463107     81.63%     81.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               889489023     13.92%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                41866263      0.66%     96.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               177092273      2.77%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 9785141      0.15%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  729576      0.01%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                42326096      0.66%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                12753167      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13148      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6391517794                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                457938893                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               410316561                       # number of floating regfile writes
system.cpu0.idleCycles                       16866120                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            13608766                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               188863568                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.384100                       # Inst execution rate
system.cpu0.iew.exec_refs                  1484967418                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  26813035                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2734368538                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            415741023                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            291528                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11065283                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            31122350                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1522848815                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           1458154383                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         11688518                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2461458892                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              21696025                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           1781098185                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              13812219                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           1827866356                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    107106053                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          397443                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      1045961                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     61599243                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      4765457                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       1045961                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4056414                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9552352                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1181377463                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1370449441                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.827160                       # average fanout of values written-back
system.cpu0.iew.wb_producers                977188676                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.213853                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372559703                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2574228707                       # number of integer regfile reads
system.cpu0.int_regfile_writes              746998009                       # number of integer regfile writes
system.cpu0.ipc                              0.202308                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.202308                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           403710      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            732390323     29.61%     29.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13315      0.00%     29.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1996      0.00%     29.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          171523253      6.94%     36.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                995      0.00%     36.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt           41378513      1.67%     38.24% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          12962283      0.52%     38.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     38.76% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           12377649      0.50%     39.26% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          12809480      0.52%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     39.78% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           895370700     36.20%     75.99% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             728131      0.03%     76.01% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      567271129     22.94%     98.95% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      25915932      1.05%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2473147409                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              969956827                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1814977380                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    436007773                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes         587469303                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  339155353                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.137135                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               10633259      3.14%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     1      0.00%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 7891      0.00%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                76769      0.02%      3.16% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               70111      0.02%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.18% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv             56215088     16.58%     19.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               42045      0.01%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.77% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             202794816     59.79%     79.56% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9684      0.00%     79.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         69305689     20.43%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1841942225                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9869084141                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    934441668                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1162603884                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1522000994                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2473147409                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             847821                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      226179543                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          7093555                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        235739                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    213556703                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6391517794                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.386942                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.169564                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5521593655     86.39%     86.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          293477170      4.59%     90.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          143588522      2.25%     93.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           84690340      1.33%     94.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          191490120      3.00%     97.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          107874642      1.69%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           22847354      0.36%     99.59% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11643567      0.18%     99.78% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           14312424      0.22%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6391517794                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.385924                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         16955932                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        10913279                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           415741023                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           31122350                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              459705661                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             244092624                       # number of misc regfile writes
system.cpu0.numCycles                      6408383914                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      427132                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4822941954                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1098465339                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             305736745                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               139653349                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             924599879                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              7783119                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2244094650                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1576602243                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1339055794                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                309441911                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2226407                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              13812219                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           1105199635                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               240590460                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups        572765833                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1671328817                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        468726                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             11197                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                707533140                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         11191                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  7841531936                       # The number of ROB reads
system.cpu0.rob.rob_writes                 3089072545                       # The number of ROB writes
system.cpu0.timesIdled                         161311                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2932                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            94.503533                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              213196992                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           225596849                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         12772374                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        247430615                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            298386                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         303021                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4635                       # Number of indirect misses.
system.cpu1.branchPred.lookups              248355196                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3682                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        198175                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         12766065                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 172045907                       # Number of branches committed
system.cpu1.commit.bw_lim_events             38416749                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         605444                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      226865750                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1296296582                       # Number of instructions committed
system.cpu1.commit.committedOps            1296497408                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6350838879                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.204146                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.069144                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   6013559932     94.69%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    135697517      2.14%     96.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     25305374      0.40%     97.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      9896945      0.16%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8031882      0.13%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      7272278      0.11%     97.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     83932016      1.32%     98.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     28726186      0.45%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     38416749      0.60%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6350838879                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 426482618                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              618054                       # Number of function calls committed.
system.cpu1.commit.int_insts               1077063648                       # Number of committed integer instructions.
system.cpu1.commit.loads                    354310744                       # Number of loads committed
system.cpu1.commit.membars                     397612                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       397612      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       672092538     51.84%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     169700941     13.09%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.96% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      37010720      2.85%     67.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     12316080      0.95%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.76% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      12377600      0.95%     69.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     12316080      0.95%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.67% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      197061242     15.20%     85.87% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        461750      0.04%     85.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    157447677     12.14%     98.05% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     25313520      1.95%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1296497408                       # Class of committed instruction
system.cpu1.commit.refs                     380284189                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1296296582                       # Number of Instructions Simulated
system.cpu1.committedOps                   1296497408                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.930242                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.930242                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           5903728524                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 6335                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           183964295                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            1638500349                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                88859948                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                272198083                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              13661234                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                15881                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            109152235                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  248355196                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 47711886                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6323801166                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               367478                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1885082021                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               27335086                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.038860                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          50131315                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         213495378                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.294956                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6387600024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.295163                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.828829                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              5214828603     81.64%     81.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               888975143     13.92%     95.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                41679305      0.65%     96.21% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               177391788      2.78%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 9659124      0.15%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  716298      0.01%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                41797157      0.65%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                12548875      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3731      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6387600024                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                457305967                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               410144423                       # number of floating regfile writes
system.cpu1.idleCycles                        3455949                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            13462694                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               188602123                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.384282                       # Inst execution rate
system.cpu1.iew.exec_refs                  1480264651                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26417654                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2741564476                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            415292612                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            286030                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         10924872                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            30656214                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         1520286524                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           1453846997                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         11542475                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2455970189                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              21876820                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           1777291549                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              13661234                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           1824274477                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    106727909                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          386413                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses          105                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      1027819                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     60981868                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4682769                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       1027819                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      3997425                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9465269                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1180146066                       # num instructions consuming a value
system.cpu1.iew.wb_count                   1369165726                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.828085                       # average fanout of values written-back
system.cpu1.iew.wb_producers                977260739                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.214232                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    1371241387                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2569114936                       # number of integer regfile reads
system.cpu1.int_regfile_writes              746470686                       # number of integer regfile writes
system.cpu1.ipc                              0.202830                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.202830                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           399876      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            732025004     29.67%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 990      0.00%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     29.68% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          171604877      6.95%     36.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     36.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt           41060903      1.66%     38.30% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          12827115      0.52%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     38.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           12377600      0.50%     39.32% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          12678883      0.51%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     39.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           892151375     36.16%     75.99% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             467879      0.02%     76.01% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      566136134     22.94%     98.96% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      25781356      1.04%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2467512664                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              968111327                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1811362647                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    435702024                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes         585489230                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  338362776                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.137127                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               10713555      3.17%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 8011      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.17% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               106463      0.03%      3.20% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               67798      0.02%      3.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv             56282086     16.63%     19.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               42283      0.01%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     19.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             202004672     59.70%     79.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   90      0.00%     79.57% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         69137818     20.43%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1837364237                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        9856683850                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    933463702                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1159613096                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                1519448494                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2467512664                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             838030                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      223789116                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          7058369                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        232586                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    211735584                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6387600024                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.386297                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.168973                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5519813310     86.41%     86.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          292690329      4.58%     91.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          143300462      2.24%     93.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           84656734      1.33%     94.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          190845696      2.99%     97.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          107369881      1.68%     99.23% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           22847065      0.36%     99.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11675746      0.18%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           14400801      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6387600024                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.386088                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         16744956                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        10793253                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           415292612                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           30656214                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              459160624                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             243721421                       # number of misc regfile writes
system.cpu1.numCycles                      6391055973                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    17629171                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4825154355                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1098692309                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             305004666                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               136292208                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             923101324                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              7745531                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           2239714071                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            1573443381                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         1336767981                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                308548157                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2215523                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              13661234                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           1103555273                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               238075672                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups        570762073                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      1668951998                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        388797                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11423                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                706998771                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11413                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  7835733886                       # The number of ROB reads
system.cpu1.rob.rob_writes                 3083528641                       # The number of ROB writes
system.cpu1.timesIdled                          34340                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        110384395                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             31869342                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           166798880                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              79491                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              51419777                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    298150394                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     591068636                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     10300993                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4807486                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    252915714                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    218804241                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    505669330                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      223611727                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          295551381                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4874494                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1276                       # Transaction distribution
system.membus.trans_dist::CleanEvict        288045774                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           270377                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4983                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2320350                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2316491                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     295551382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    888936508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              888936508                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  19375593088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             19375593088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           219386                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         298147092                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               298147092    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           298147092                       # Request fanout histogram
system.membus.respLayer1.occupancy       1546446890438                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             48.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        705333046040                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1088                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    393084.558824                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   245782.018031                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          544    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        15000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value      1572000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            544                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3204191623000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    213838000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     48380855                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        48380855                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     48380855                       # number of overall hits
system.cpu0.icache.overall_hits::total       48380855                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       161267                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        161267                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       161267                       # number of overall misses
system.cpu0.icache.overall_misses::total       161267                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  12361583499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  12361583499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  12361583499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  12361583499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     48542122                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     48542122                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     48542122                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     48542122                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.003322                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003322                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.003322                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003322                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 76652.901703                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 76652.901703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 76652.901703                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 76652.901703                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5469                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    66.695122                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       148354                       # number of writebacks
system.cpu0.icache.writebacks::total           148354                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12913                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12913                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12913                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12913                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       148354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       148354                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       148354                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       148354                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst  11403956999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total  11403956999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst  11403956999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total  11403956999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003056                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003056                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003056                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003056                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 76869.899019                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 76869.899019                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 76869.899019                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 76869.899019                       # average overall mshr miss latency
system.cpu0.icache.replacements                148354                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     48380855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       48380855                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       161267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       161267                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  12361583499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  12361583499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     48542122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     48542122                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.003322                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003322                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 76652.901703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 76652.901703                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12913                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12913                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       148354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       148354                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst  11403956999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total  11403956999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003056                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003056                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 76869.899019                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 76869.899019                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           48529366                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           148386                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           327.048145                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         97232598                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        97232598                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    180077488                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       180077488                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    180077488                       # number of overall hits
system.cpu0.dcache.overall_hits::total      180077488                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    224456878                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     224456878                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    224456878                       # number of overall misses
system.cpu0.dcache.overall_misses::total    224456878                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 17603143420270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 17603143420270                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 17603143420270                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 17603143420270                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    404534366                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    404534366                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    404534366                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    404534366                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.554852                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.554852                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.554852                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.554852                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78425.502382                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78425.502382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78425.502382                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78425.502382                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   4918232288                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       701183                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        108299920                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          11680                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    45.413074                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.032791                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    126140201                       # number of writebacks
system.cpu0.dcache.writebacks::total        126140201                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     98158587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     98158587                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     98158587                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     98158587                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    126298291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    126298291                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    126298291                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    126298291                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 11433300842469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 11433300842469                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 11433300842469                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 11433300842469                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.312207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.312207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.312207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.312207                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 90526.172222                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 90526.172222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 90526.172222                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 90526.172222                       # average overall mshr miss latency
system.cpu0.dcache.replacements             126140097                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    161506206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      161506206                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    216879646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    216879646                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 17253314675000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 17253314675000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    378385852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    378385852                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.573171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.573171                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 79552.484492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 79552.484492                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     92189000                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     92189000                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    124690646                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    124690646                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 11331110974000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11331110974000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.329533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.329533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 90873.785143                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 90873.785143                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     18571282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      18571282                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      7577232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      7577232                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 349828745270                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 349828745270                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     26148514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26148514                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.289777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.289777                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 46168.408895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 46168.408895                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      5969587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      5969587                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1607645                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1607645                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 102189868469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 102189868469                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.061481                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.061481                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 63564.946533                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 63564.946533                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5659                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5659                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1651                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1651                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     64139000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     64139000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.225855                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.225855                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 38848.576620                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 38848.576620                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1543                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1543                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          108                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          108                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1696500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1696500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014774                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 15708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15708.333333                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4240                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4240                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2318                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10750500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10750500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6558                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6558                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.353461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.353461                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4637.834340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4637.834340                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2318                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2318                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8434500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.353461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.353461                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3638.697153                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3638.697153                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5122                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5122                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       196643                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       196643                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   6751592500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   6751592500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       201765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       201765                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.974614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.974614                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 34334.263106                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 34334.263106                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       196643                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       196643                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   6554949500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   6554949500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.974614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.974614                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 33334.263106                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 33334.263106                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.975965                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          306674995                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        126370246                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.426797                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.975965                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999249                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999249                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        935870212                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       935870212                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10309                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            12256031                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                4642                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            12300106                       # number of demand (read+write) hits
system.l2.demand_hits::total                 24571088                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10309                       # number of overall hits
system.l2.overall_hits::.cpu0.data           12256031                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               4642                       # number of overall hits
system.l2.overall_hits::.cpu1.data           12300106                       # number of overall hits
system.l2.overall_hits::total                24571088                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            138046                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         113883976                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             30124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         113604192                       # number of demand (read+write) misses
system.l2.demand_misses::total              227656338                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           138046                       # number of overall misses
system.l2.overall_misses::.cpu0.data        113883976                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            30124                       # number of overall misses
system.l2.overall_misses::.cpu1.data        113604192                       # number of overall misses
system.l2.overall_misses::total             227656338                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  11050389984                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 11044405082528                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2513180965                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 11016955798110                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     22074924451587                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  11050389984                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 11044405082528                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2513180965                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 11016955798110                       # number of overall miss cycles
system.l2.overall_miss_latency::total    22074924451587                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          148355                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       126140007                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           34766                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       125904298                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            252227426                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         148355                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      126140007                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          34766                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      125904298                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           252227426                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.930511                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.902838                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.866479                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.902306                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.902584                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.930511                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.902838                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.866479                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.902306                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.902584                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80048.606870                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96979.447596                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83427.863664                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 96976.666126                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96965.999917                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80048.606870                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96979.447596                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83427.863664                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 96976.666126                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96965.999917                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           24145135                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   1037923                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      23.262935                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  70302335                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4874483                       # number of writebacks
system.l2.writebacks::total                   4874483                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            329                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1498244                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            522                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1517459                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3016554                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           329                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1498244                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           522                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1517459                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3016554                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       137717                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    112385732                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        29602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    112086733                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         224639784                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       137717                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    112385732                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        29602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    112086733                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     76795770                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        301435554                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   9654082523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9838244502536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2199265470                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9812981745677                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 19663079596206                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   9654082523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9838244502536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2199265470                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9812981745677                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 6780068797483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26443148393689                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.928294                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.890960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.851464                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.928294                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.890960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.851464                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.195094                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70100.877328                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 87539.977962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74294.489224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 87548.111030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87531.599462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70100.877328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 87539.977962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74294.489224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 87548.111030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88287.008483                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 87724.052597                       # average overall mshr miss latency
system.l2.replacements                      512939791                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6734955                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6734955                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           11                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             11                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      6734966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6734966                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           11                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    235567650                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        235567650                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         1276                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           1276                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    235568926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    235568926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         1276                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         1276                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     76795770                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       76795770                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 6780068797483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 6780068797483                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88287.008483                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88287.008483                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           12992                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           13071                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                26063                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         31272                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         28813                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              60085                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    308682982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    336483976                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    645166958                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        44264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        41884                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            86148                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.706488                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.687924                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.697463                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  9870.906306                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 11678.199979                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 10737.571074                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         2769                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         3049                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total            5818                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        28503                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        25764                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         54267                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    732570555                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    687723080                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   1420293635                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.643932                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.615127                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.629928                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 25701.524576                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 26693.179630                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 26172.326368                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 16                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           47                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          217                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              264                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       235500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       235500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          225                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            280                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.854545                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.964444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.942857                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1085.253456                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total   892.045455                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           47                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          213                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          260                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       943500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      4363500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      5307000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.854545                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.946667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20074.468085                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20485.915493                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20411.538462                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           414170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           418090                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                832260                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1176410                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1145532                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2321942                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  97546686519                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  95317640372                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  192864326891                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1590580                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1563622                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3154202                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.739611                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.732614                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.736142                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82918.953867                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83208.186565                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83061.647057                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         3059                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3053                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             6112                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1173351                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1142479                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2315830                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  85619252021                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  83704292374                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 169323544395                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.737688                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.730662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.734205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 72969.854733                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73265.497549                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73115.705555                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10309                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          4642                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       138046                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        30124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168170                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  11050389984                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2513180965                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  13563570949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       148355                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        34766                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         183121                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.930511                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.866479                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.918355                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80048.606870                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83427.863664                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80653.927270                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          329                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          522                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           851                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       137717                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        29602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       167319                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   9654082523                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2199265470                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  11853347993                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.928294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.851464                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.913707                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70100.877328                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74294.489224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70842.809203                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     11841861                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     11882016                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          23723877                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    112707566                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    112458660                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       225166226                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 10946858396009                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 10921638157738                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 21868496553747                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    124549427                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    124340676                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     248890103                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.904922                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.904440                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.904681                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 97126.207091                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 97116.915298                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97121.566330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1495185                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1514406                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3009591                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    111212381                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    110944254                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    222156635                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 9752625250515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 9729277453303                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 19481902703818                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.892918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.892260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.892589                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87693.700673                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 87695.190175                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 87694.444525                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   564772594                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 512939855                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.101050                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.434767                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.026802                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.910648                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.008902                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.891994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.726887                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475543                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000419                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.170479                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000139                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.170187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.183233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.031250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                4469904391                       # Number of tag accesses
system.l2.tags.data_accesses               4469904391                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       8813824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    7193057344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1894528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    7173928320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   4685849792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        19063543808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      8813824                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1894528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10708352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    311967616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       311967616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         137716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      112391521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          29602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      112092630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     73216403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           297867872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4874494                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4874494                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2750533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2244740072                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           591226                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2238770470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1462314882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5949167182                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2750533                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       591226                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3341759                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       97355850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             97355850                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       97355850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2750533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2244740072                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          591226                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2238770470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1462314882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6046523032                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3338877.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    137717.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 111591429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     29602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 111307462.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  72357566.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002822268250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       208246                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       208246                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           476861943                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3145573                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   297867873                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4875770                       # Number of write requests accepted
system.mem_ctrls.readBursts                 297867873                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4875770                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                2444097                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1536893                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          12819958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          10773354                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          10572242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           9490689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          10132389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           9077600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           8713349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          26179232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          33835977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          36868472                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         24982248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         28325907                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         25046633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         18686414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15819042                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         14100270                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            168708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            168961                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            168948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            217550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            247528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            255458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            212228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            210413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            264316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231708                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           266600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           212224                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           208652                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           168560                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           168540                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           168486                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 9258123453950                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1477118880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            14797319253950                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31338.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50088.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                236741082                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3044349                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.18                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             297867873                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4875770                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                17273020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                31941671                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                46877362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                50761288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                36452468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                26026937                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                18262982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13162639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                10067042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 8412908                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                8031074                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               10754535                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                6346651                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                3829823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                2925218                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2135090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1399226                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 639621                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 100263                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  23958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2220                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 128384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 183536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 215036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 216906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 216360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 216767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 218617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 219677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 222112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 213098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 211702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 211708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 211037                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 210682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 210523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2817                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    952                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     58977234                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    324.206650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.494100                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   334.887689                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     21361036     36.22%     36.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     13454784     22.81%     59.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      5751088      9.75%     68.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3737452      6.34%     75.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      2667678      4.52%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1998243      3.39%     83.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      1568743      2.66%     85.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      1227930      2.08%     87.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      7210280     12.23%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     58977234                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       208246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1418.628732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    295.604314                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3016.855094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       152305     73.14%     73.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047        18969      9.11%     82.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071        10529      5.06%     87.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095         5873      2.82%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119         3985      1.91%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-6143         3038      1.46%     93.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-7167         2390      1.15%     94.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-8191         2211      1.06%     95.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-9215         1809      0.87%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-10239         1432      0.69%     97.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-11263         1156      0.56%     97.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::11264-12287          806      0.39%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-13311          700      0.34%     98.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::13312-14335          542      0.26%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-15359          482      0.23%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15360-16383          391      0.19%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407          229      0.11%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::17408-18431          216      0.10%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455          178      0.09%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::19456-20479          188      0.09%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-21503          138      0.07%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::21504-22527          130      0.06%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-23551           97      0.05%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::23552-24575          115      0.06%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599           83      0.04%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623          118      0.06%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-27647           78      0.04%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::27648-28671           31      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-29695           18      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::29696-30719            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-31743            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        208246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       208246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.033345                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.031033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.288648                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           204788     98.34%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1146      0.55%     98.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1565      0.75%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              479      0.23%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              168      0.08%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               52      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               39      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        208246                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            18907121664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               156422208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               213688320                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             19063543872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            312049280                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5900.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        66.69                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5949.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     97.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        46.62                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    46.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3204405527000                       # Total gap between requests
system.mem_ctrls.avgGap                      10584.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      8813888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   7141851456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1894528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   7123677568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   4630884224                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    213688320                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2750553.295227953698                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2228760231.163518428802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 591226.055209871614                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2223088699.198793411255                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1445161756.326191663742                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 66685793.230833597481                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       137717                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    112391521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        29602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    112092630                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     73216403                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4875770                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3961394621                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5173808475322                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    971129790                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5160754222766                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4457824031451                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79642065552905                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     28764.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46033.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32806.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     46040.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60885.59                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  16334253.99                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         267087429420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         141960354360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        1411327835820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         8817028920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     252953248080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1454206788030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5896507200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3542249191830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1105.431018                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3347551417                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 107002220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3094055689583                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         154009949940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          81858248670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        697997917680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         8611924680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     252953248080.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1442794352910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      15506978880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       2653732620840                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        828.151323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27972103560                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 107002220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3069431137440                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               2532                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples         1267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7007188.239937                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   9392145.889089                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10         1267    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67597000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total           1267                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3195527353500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8878107500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     47674446                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47674446                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     47674446                       # number of overall hits
system.cpu1.icache.overall_hits::total       47674446                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37440                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37440                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37440                       # number of overall misses
system.cpu1.icache.overall_misses::total        37440                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2806483500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2806483500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2806483500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2806483500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     47711886                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47711886                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     47711886                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47711886                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000785                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000785                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000785                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000785                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74959.495192                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74959.495192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74959.495192                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74959.495192                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        34766                       # number of writebacks
system.cpu1.icache.writebacks::total            34766                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2674                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2674                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2674                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        34766                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        34766                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        34766                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        34766                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2621221000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2621221000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2621221000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2621221000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000729                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000729                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000729                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000729                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 75396.105390                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 75396.105390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 75396.105390                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 75396.105390                       # average overall mshr miss latency
system.cpu1.icache.replacements                 34766                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     47674446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47674446                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37440                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2806483500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2806483500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     47711886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47711886                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000785                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000785                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74959.495192                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74959.495192                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2674                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        34766                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        34766                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2621221000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2621221000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000729                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000729                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 75396.105390                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 75396.105390                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           48076650                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            34798                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1381.592333                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         95458538                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        95458538                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    178128557                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       178128557                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    178128557                       # number of overall hits
system.cpu1.dcache.overall_hits::total      178128557                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    225799823                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     225799823                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    225799823                       # number of overall misses
system.cpu1.dcache.overall_misses::total    225799823                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 17662325545562                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 17662325545562                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 17662325545562                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 17662325545562                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    403928380                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    403928380                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    403928380                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    403928380                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.559010                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.559010                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.559010                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.559010                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78221.166478                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78221.166478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78221.166478                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78221.166478                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   4900134476                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       703492                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        107922639                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11692                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    45.404139                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.168662                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    125894224                       # number of writebacks
system.cpu1.dcache.writebacks::total        125894224                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     99737513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     99737513                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     99737513                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     99737513                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    126062310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    126062310                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    126062310                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    126062310                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 11405610338596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 11405610338596                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 11405610338596                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 11405610338596                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.312091                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.312091                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.312091                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.312091                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90475.974449                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90475.974449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90475.974449                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90475.974449                       # average overall mshr miss latency
system.cpu1.dcache.replacements             125894144                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    159992834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      159992834                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    218167669                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    218167669                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 17315378392500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 17315378392500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    378160503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    378160503                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.576918                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.576918                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 79367.297968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 79367.297968                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     93681702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     93681702                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    124485967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    124485967                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 11305866049500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 11305866049500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.329188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.329188                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 90820.405882                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90820.405882                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     18135723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      18135723                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      7632154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      7632154                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 346947153062                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 346947153062                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     25767877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     25767877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.296189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.296189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 45458.615361                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 45458.615361                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      6055811                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      6055811                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1576343                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1576343                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  99744289096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  99744289096                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.061175                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.061175                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 63275.752229                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 63275.752229                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6773                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6773                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1699                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     83460500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     83460500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.200543                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.200543                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 49123.307828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 49123.307828                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1536                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1536                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          163                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          163                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      1570500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      1570500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.019240                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.019240                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  9634.969325                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9634.969325                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         4561                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         4561                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         2685                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         2685                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     17128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     17128500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7246                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7246                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.370549                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.370549                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6379.329609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6379.329609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         2684                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         2684                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14444500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14444500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.370411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.370411                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5381.706408                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5381.706408                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3903                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       194272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       194272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   6742903500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   6742903500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       198175                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       198175                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.980305                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.980305                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 34708.570973                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 34708.570973                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       194272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       194272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   6548631500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   6548631500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.980305                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.980305                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 33708.570973                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 33708.570973                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.960700                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          304487881                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        126132796                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.414026                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.960700                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998772                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        934417314                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       934417314                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3204405461000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         249359051                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11609449                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    245482176                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       508065792                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        132018355                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             320                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          296955                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5000                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         301955                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3327233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3327233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        183121                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    249175931                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       445063                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    378845999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       104298                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    378124197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             757519557                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18989312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  16145930496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4450048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  16115102912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            32284472768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       645633338                       # Total snoops (count)
system.tol2bus.snoopTraffic                 341354496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        898121393                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.266243                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.453942                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              663810488     73.91%     73.91% # Request fanout histogram
system.tol2bus.snoop_fanout::1              229503419     25.55%     99.46% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4807486      0.54%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          898121393                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       505287486219                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             15.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      189849667724                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         222724601                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      189495048900                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          52443908                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           480286                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
