<stg><name>sobel</name>


<trans_list>

<trans id="279" from="1" to="2">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="2" to="10">
<condition id="122">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="2" to="3">
<condition id="124">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="3" to="4">
<condition id="125">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="8">
<condition id="126">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="3" to="2">
<condition id="137">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="4" to="5">
<condition id="128">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="5" to="6">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="6" to="7">
<condition id="130">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="7" to="8">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="8" to="9">
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="9" to="3">
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="10" to="11">
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="11" to="12">
<condition id="142">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="11" to="14">
<condition id="150">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="13">
<condition id="143">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="11">
<condition id="148">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="12">
<condition id="146">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="14" to="15">
<condition id="152">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="15" to="16">
<condition id="153">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="15" to="14">
<condition id="193">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="16" to="17">
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="17" to="18">
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="18" to="19">
<condition id="157">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="19" to="20">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="20" to="21">
<condition id="159">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="21" to="22">
<condition id="160">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="22" to="23">
<condition id="161">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="23" to="24">
<condition id="162">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="24" to="25">
<condition id="163">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="25" to="26">
<condition id="164">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="26" to="27">
<condition id="165">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="27" to="28">
<condition id="166">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="28" to="29">
<condition id="167">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="29" to="30">
<condition id="168">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="30" to="31">
<condition id="169">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="31" to="32">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="32" to="33">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="33" to="34">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="34" to="35">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="35" to="36">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="36" to="37">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="37" to="38">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="38" to="39">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="39" to="40">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="40" to="41">
<condition id="179">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="41" to="42">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="42" to="43">
<condition id="181">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="43" to="44">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="44" to="45">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="45" to="46">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="46" to="47">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="47" to="48">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="48" to="49">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="49" to="50">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="50" to="51">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="51" to="15">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([65536 x i32]* %input_image) nounwind, !map !7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([65536 x i32]* %output_image) nounwind, !map !13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @sobel_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
:3  %image = alloca [65536 x i32], align 4

]]></Node>
<StgValue><ssdm name="image"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %image_addr = getelementptr [65536 x i32]* %image, i32 0, i32 257

]]></Node>
<StgValue><ssdm name="image_addr"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.loopexit:0  %i = phi i9 [ 0, %0 ], [ %i_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.loopexit:1  %tmp_s = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="17">
<![CDATA[
.loopexit:2  %tmp_3 = zext i17 %tmp_s to i32

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="18" op_0_bw="17">
<![CDATA[
.loopexit:3  %tmp_26_cast = zext i17 %tmp_s to i18

]]></Node>
<StgValue><ssdm name="tmp_26_cast"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:4  %output_image_addr_3 = getelementptr [65536 x i32]* %output_image, i32 0, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="output_image_addr_3"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.loopexit:5  %tmp_10 = or i17 %tmp_s, 255

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="15" op_2_bw="17">
<![CDATA[
.loopexit:6  %tmp_15 = call i32 @_ssdm_op_BitConcatenate.i32.i15.i17(i15 0, i17 %tmp_10)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:7  %output_image_addr_4 = getelementptr [65536 x i32]* %output_image, i32 0, i32 %tmp_15

]]></Node>
<StgValue><ssdm name="output_image_addr_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:8  %exitcond5 = icmp eq i9 %i, -256

]]></Node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.loopexit:10  %i_1 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:11  br i1 %exitcond5, label %7, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:0  %tmp = icmp ne i9 %i, 0

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:1  %tmp_1 = icmp ult i9 %i, 255

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.preheader10.preheader:2  %tmp_16 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %i_1, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="18" op_0_bw="17">
<![CDATA[
.preheader10.preheader:3  %tmp_30_cast = zext i17 %tmp_16 to i18

]]></Node>
<StgValue><ssdm name="tmp_30_cast"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:4  %tmp_4 = icmp eq i9 %i, 0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:5  %tmp_5 = icmp eq i9 %i, 255

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:6  %sum = add i9 %i, -1

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="17" op_0_bw="17" op_1_bw="9" op_2_bw="8">
<![CDATA[
.preheader10.preheader:7  %tmp_25 = call i17 @_ssdm_op_BitConcatenate.i17.i9.i8(i9 %sum, i8 0)

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="18" op_0_bw="17">
<![CDATA[
.preheader10.preheader:8  %tmp_32_cast = sext i17 %tmp_25 to i18

]]></Node>
<StgValue><ssdm name="tmp_32_cast"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader10.preheader:9  %tmp1 = and i1 %tmp, %tmp_1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:10  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32">
<![CDATA[
:0  %min = alloca i32

]]></Node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32">
<![CDATA[
:1  %min_1 = alloca i32

]]></Node>
<StgValue><ssdm name="min_1"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
:2  %max_1 = load i32* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
.preheader10:0  %j = phi i9 [ %j_1, %._crit_edge19 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="9">
<![CDATA[
.preheader10:1  %j_cast8 = zext i9 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="17" op_0_bw="9">
<![CDATA[
.preheader10:2  %j_cast8_cast1 = zext i9 %j to i17

]]></Node>
<StgValue><ssdm name="j_cast8_cast1"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="18" op_0_bw="9">
<![CDATA[
.preheader10:3  %j_cast8_cast = zext i9 %j to i18

]]></Node>
<StgValue><ssdm name="j_cast8_cast"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10:4  %tmp_26 = add i18 %tmp_32_cast, %j_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="18">
<![CDATA[
.preheader10:5  %tmp_33_cast = sext i18 %tmp_26 to i32

]]></Node>
<StgValue><ssdm name="tmp_33_cast"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader10:6  %input_image_addr_1 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_33_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10:7  %tmp_27 = add i18 %tmp_30_cast, %j_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="18">
<![CDATA[
.preheader10:8  %tmp_34_cast = zext i18 %tmp_27 to i32

]]></Node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader10:9  %input_image_addr_6 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_34_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader10:10  %output_image_addr = getelementptr [65536 x i32]* %output_image, i32 0, i32 %j_cast8

]]></Node>
<StgValue><ssdm name="output_image_addr"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader10:11  %tmp_28 = add i17 %j_cast8_cast1, 65280

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="17">
<![CDATA[
.preheader10:12  %tmp_35_cast = zext i17 %tmp_28 to i32

]]></Node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader10:13  %output_image_addr_2 = getelementptr [65536 x i32]* %output_image, i32 0, i32 %tmp_35_cast

]]></Node>
<StgValue><ssdm name="output_image_addr_2"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
.preheader10:14  %tmp_29 = add i18 %tmp_26_cast, %j_cast8_cast

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="18">
<![CDATA[
.preheader10:15  %tmp_36_cast = zext i18 %tmp_29 to i32

]]></Node>
<StgValue><ssdm name="tmp_36_cast"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader10:16  %image_addr_1 = getelementptr [65536 x i32]* %image, i32 0, i32 %tmp_36_cast

]]></Node>
<StgValue><ssdm name="image_addr_1"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:17  %exitcond4 = icmp eq i9 %j, -256

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:18  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10:19  %j_1 = add i9 %j, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:20  br i1 %exitcond4, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_7 = icmp ne i9 %j, 0

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %tmp_8 = icmp ult i9 %j, 255

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %tmp2 = and i1 %tmp_7, %tmp_8

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %or_cond7 = and i1 %tmp2, %tmp1

]]></Node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_cond7, label %2, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:0  %tmp_9 = add i9 -1, %j

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="18" op_0_bw="9">
<![CDATA[
:1  %tmp_9_cast_cast = zext i9 %tmp_9 to i18

]]></Node>
<StgValue><ssdm name="tmp_9_cast_cast"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:2  %tmp_32 = add i18 %tmp_32_cast, %tmp_9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="18">
<![CDATA[
:3  %tmp_39_cast = sext i18 %tmp_32 to i32

]]></Node>
<StgValue><ssdm name="tmp_39_cast"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:4  %input_image_addr = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_39_cast

]]></Node>
<StgValue><ssdm name="input_image_addr"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="16">
<![CDATA[
:11  %input_image_load = load i32* %input_image_addr, align 4

]]></Node>
<StgValue><ssdm name="input_image_load"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
<literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="16">
<![CDATA[
:12  %input_image_load_1 = load i32* %input_image_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_1"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="118" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:5  %tmp_33 = add i18 %tmp_26_cast, %tmp_9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="18">
<![CDATA[
:6  %tmp_40_cast = zext i18 %tmp_33 to i32

]]></Node>
<StgValue><ssdm name="tmp_40_cast"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:7  %input_image_addr_3 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_40_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:8  %tmp_34 = add i18 %tmp_30_cast, %tmp_9_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="16">
<![CDATA[
:11  %input_image_load = load i32* %input_image_addr, align 4

]]></Node>
<StgValue><ssdm name="input_image_load"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="16">
<![CDATA[
:12  %input_image_load_1 = load i32* %input_image_addr_1, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="18" op_0_bw="9">
<![CDATA[
:13  %tmp_cast_cast = zext i9 %j_1 to i18

]]></Node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:14  %tmp_35 = add i18 %tmp_32_cast, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="18">
<![CDATA[
:15  %tmp_42_cast = sext i18 %tmp_35 to i32

]]></Node>
<StgValue><ssdm name="tmp_42_cast"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %input_image_addr_2 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_42_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:17  %tmp_36 = add i18 %tmp_26_cast, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
:20  %tmp_37 = add i18 %tmp_30_cast, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
:23  %input_image_load_2 = load i32* %input_image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_2"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="16">
<![CDATA[
:24  %input_image_load_3 = load i32* %input_image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="18">
<![CDATA[
:9  %tmp_41_cast = zext i18 %tmp_34 to i32

]]></Node>
<StgValue><ssdm name="tmp_41_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %input_image_addr_5 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_41_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_5"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="18">
<![CDATA[
:18  %tmp_43_cast = zext i18 %tmp_36 to i32

]]></Node>
<StgValue><ssdm name="tmp_43_cast"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %input_image_addr_4 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_43_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="16">
<![CDATA[
:23  %input_image_load_2 = load i32* %input_image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_2"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="16">
<![CDATA[
:24  %input_image_load_3 = load i32* %input_image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_3"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
:26  %input_image_load_4 = load i32* %input_image_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_4"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
:28  %input_image_load_5 = load i32* %input_image_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="18">
<![CDATA[
:21  %tmp_44_cast = zext i18 %tmp_37 to i32

]]></Node>
<StgValue><ssdm name="tmp_44_cast"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
:22  %input_image_addr_7 = getelementptr [65536 x i32]* %input_image, i32 0, i32 %tmp_44_cast

]]></Node>
<StgValue><ssdm name="input_image_addr_7"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_38 = shl i32 %input_image_load_3, 1

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="16">
<![CDATA[
:26  %input_image_load_4 = load i32* %input_image_addr_4, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_4"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_39 = shl i32 %input_image_load_4, 1

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="16">
<![CDATA[
:28  %input_image_load_5 = load i32* %input_image_addr_5, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_5"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
:29  %input_image_load_6 = load i32* %input_image_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="16">
<![CDATA[
:30  %input_image_load_7 = load i32* %input_image_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:31  %tmp_11 = sub i32 %input_image_load_2, %input_image_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:32  %tmp_12 = sub i32 %tmp_11, %tmp_38

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:33  %tmp_13 = add i32 %tmp_39, %tmp_12

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:36  %tmp_40 = shl i32 %input_image_load_1, 1

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:38  %tmp3 = add i32 %tmp_40, %input_image_load_2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:39  %tmp_17 = add i32 %input_image_load, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_18 = sub i32 %tmp_17, %input_image_load_5

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="155" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="16">
<![CDATA[
:29  %input_image_load_6 = load i32* %input_image_addr_6, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_6"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="16">
<![CDATA[
:30  %input_image_load_7 = load i32* %input_image_addr_7, align 4

]]></Node>
<StgValue><ssdm name="input_image_load_7"/></StgValue>
</operation>

<operation id="157" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:34  %tmp_14 = sub i32 %tmp_13, %input_image_load_5

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="158" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:35  %x_dir = add i32 %tmp_14, %input_image_load_7

]]></Node>
<StgValue><ssdm name="x_dir"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:37  %tmp_41 = shl i32 %input_image_load_6, 1

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:41  %tmp_19 = sub i32 %tmp_18, %tmp_41

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:42  %y_dir = sub i32 %tmp_19, %input_image_load_7

]]></Node>
<StgValue><ssdm name="y_dir"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="162" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:43  %neg = sub i32 0, %x_dir

]]></Node>
<StgValue><ssdm name="neg"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:44  %abscond = icmp sgt i32 %x_dir, 0

]]></Node>
<StgValue><ssdm name="abscond"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:45  %abs = select i1 %abscond, i32 %x_dir, i32 %neg

]]></Node>
<StgValue><ssdm name="abs"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:46  %neg1 = sub i32 0, %y_dir

]]></Node>
<StgValue><ssdm name="neg1"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:47  %abscond1 = icmp sgt i32 %y_dir, 0

]]></Node>
<StgValue><ssdm name="abscond1"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:48  %abs1 = select i1 %abscond1, i32 %y_dir, i32 %neg1

]]></Node>
<StgValue><ssdm name="abs1"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:49  %edge_weight = add nsw i32 %abs, %abs1

]]></Node>
<StgValue><ssdm name="edge_weight"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:50  store i32 %edge_weight, i32* %image_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:0  br i1 %tmp_4, label %3, label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 0, i32* %output_image_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge16:0  br i1 %tmp_5, label %4, label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 0, i32* %output_image_addr_2, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge17:0  %tmp_21 = icmp eq i9 %j, 0

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge17:1  br i1 %tmp_21, label %5, label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="179" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 0, i32* %output_image_addr_3, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge18:0  %tmp_24 = icmp eq i9 %j, 255

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge18:1  br i1 %tmp_24, label %6, label %._crit_edge19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:0  store i32 0, i32* %output_image_addr_4, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge19:0  br label %.preheader10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="186" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="16">
<![CDATA[
:2  %max_1 = load i32* %image_addr, align 4

]]></Node>
<StgValue><ssdm name="max_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %max_1, i32* %min_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  store i32 %max_1, i32* %min

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %c = phi i8 [ 1, %7 ], [ %c_1, %9 ]

]]></Node>
<StgValue><ssdm name="c"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %exitcond3 = icmp eq i8 %c, -1

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond3, label %.preheader8.preheader, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:0  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:0  %min_load = load i32* %min

]]></Node>
<StgValue><ssdm name="min_load"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
.preheader8.preheader:1  %min_1_load = load i32* %min_1

]]></Node>
<StgValue><ssdm name="min_1_load"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader8.preheader:2  %tmp_6 = sub nsw i32 %min_load, %min_1_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:3  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader9:0  %d = phi i8 [ %d_1, %._crit_edge20 ], [ 1, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader9:1  %tmp_30 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %c, i8 %d)

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="16">
<![CDATA[
.preheader9:2  %tmp_31 = zext i16 %tmp_30 to i32

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader9:3  %image_addr_2 = getelementptr [65536 x i32]* %image, i32 0, i32 %tmp_31

]]></Node>
<StgValue><ssdm name="image_addr_2"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader9:4  %exitcond2 = icmp eq i8 %d, -1

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:5  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:6  br i1 %exitcond2, label %9, label %._crit_edge20

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge20:2  %max_2 = load i32* %image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge20:7  %d_1 = add i8 %d, 1

]]></Node>
<StgValue><ssdm name="d_1"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %c_1 = add i8 %c, 1

]]></Node>
<StgValue><ssdm name="c_1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge20:0  %min_load_1 = load i32* %min

]]></Node>
<StgValue><ssdm name="min_load_1"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge20:1  %min_1_load_1 = load i32* %min_1

]]></Node>
<StgValue><ssdm name="min_1_load_1"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge20:2  %max_2 = load i32* %image_addr_2, align 4

]]></Node>
<StgValue><ssdm name="max_2"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:3  %tmp_2 = icmp sgt i32 %max_2, %min_load_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20:4  %max_6_max_1 = select i1 %tmp_2, i32 %max_2, i32 %min_load_1

]]></Node>
<StgValue><ssdm name="max_6_max_1"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:5  %tmp_20 = icmp slt i32 %max_2, %min_1_load_1

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge20:6  %max = select i1 %tmp_20, i32 %max_2, i32 %min_1_load_1

]]></Node>
<StgValue><ssdm name="max"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:8  store i32 %max, i32* %min_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge20:9  store i32 %max_6_max_1, i32* %min

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge20:10  br label %.preheader9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader8:0  %k = phi i8 [ %k_1, %11 ], [ 1, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader8:1  %exitcond1 = icmp eq i8 %k, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:3  br i1 %exitcond1, label %12, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="226" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader:0  %l = phi i8 [ %l_1, %10 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="227" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader:1  %tmp_42 = call i16 @_ssdm_op_BitConcatenate.i16.i8.i8(i8 %k, i8 %l)

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="228" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="16">
<![CDATA[
.preheader:2  %tmp_43 = zext i16 %tmp_42 to i32

]]></Node>
<StgValue><ssdm name="tmp_43"/></StgValue>
</operation>

<operation id="229" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:3  %output_image_addr_1 = getelementptr [65536 x i32]* %output_image, i32 0, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="output_image_addr_1"/></StgValue>
</operation>

<operation id="230" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader:4  %image_addr_3 = getelementptr [65536 x i32]* %image, i32 0, i32 %tmp_43

]]></Node>
<StgValue><ssdm name="image_addr_3"/></StgValue>
</operation>

<operation id="231" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader:5  %exitcond = icmp eq i8 %l, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:6  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 254, i64 254, i64 254) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond, label %11, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="234" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="16">
<![CDATA[
:0  %image_load = load i32* %image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:5  %l_1 = add i8 1, %l

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %k_1 = add i8 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="238" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="16">
<![CDATA[
:0  %image_load = load i32* %image_addr_3, align 4

]]></Node>
<StgValue><ssdm name="image_load"/></StgValue>
</operation>

<operation id="239" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %tmp_44 = shl i32 %image_load, 8

]]></Node>
<StgValue><ssdm name="tmp_44"/></StgValue>
</operation>

<operation id="240" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_22 = sub i32 %tmp_44, %image_load

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="36" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="242" st_id="17" stage="35" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="243" st_id="18" stage="34" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="244" st_id="19" stage="33" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="32" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="246" st_id="21" stage="31" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="247" st_id="22" stage="30" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="248" st_id="23" stage="29" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="249" st_id="24" stage="28" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="250" st_id="25" stage="27" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="251" st_id="26" stage="26" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="252" st_id="27" stage="25" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="253" st_id="28" stage="24" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="254" st_id="29" stage="23" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="255" st_id="30" stage="22" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="256" st_id="31" stage="21" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="257" st_id="32" stage="20" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="258" st_id="33" stage="19" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="259" st_id="34" stage="18" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="260" st_id="35" stage="17" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="261" st_id="36" stage="16" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="262" st_id="37" stage="15" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="263" st_id="38" stage="14" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="264" st_id="39" stage="13" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="265" st_id="40" stage="12" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="266" st_id="41" stage="11" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="267" st_id="42" stage="10" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="268" st_id="43" stage="9" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="269" st_id="44" stage="8" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="270" st_id="45" stage="7" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="271" st_id="46" stage="6" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="272" st_id="47" stage="5" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="273" st_id="48" stage="4" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="274" st_id="49" stage="3" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="275" st_id="50" stage="2" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="276" st_id="51" stage="1" lat="36">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_23 = sdiv i32 %tmp_22, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="277" st_id="51" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="32" op_1_bw="16">
<![CDATA[
:4  store i32 %tmp_23, i32* %output_image_addr_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="278" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
