//! **************************************************************************
// Written by: Map P.20131013 on Tue Oct 02 11:20:58 2018
//! **************************************************************************

SCHEMATIC START;
CONFIG VCCAUX = "3.3";
COMP "spiflash4x_cs_n" LOCATE = SITE "V3" LEVEL 1;
COMP "ddram_cas_n" LOCATE = SITE "K5" LEVEL 1;
COMP "spiflash4x_dq<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "spiflash4x_dq<1>" LOCATE = SITE "R13" LEVEL 1;
COMP "spiflash4x_dq<2>" LOCATE = SITE "T14" LEVEL 1;
COMP "spiflash4x_dq<3>" LOCATE = SITE "V14" LEVEL 1;
COMP "ddram_cke" LOCATE = SITE "H7" LEVEL 1;
COMP "eth_tx_en" LOCATE = SITE "H15" LEVEL 1;
COMP "eth_col" LOCATE = SITE "C17" LEVEL 1;
COMP "eth_mdc" LOCATE = SITE "F16" LEVEL 1;
COMP "ddram_odt" LOCATE = SITE "K6" LEVEL 1;
COMP "eth_crs" LOCATE = SITE "C18" LEVEL 1;
COMP "ddram_clock_n" LOCATE = SITE "G1" LEVEL 1;
COMP "ddram_clock_p" LOCATE = SITE "G3" LEVEL 1;
COMP "cpu_reset" LOCATE = SITE "T15" LEVEL 1;
COMP "eth_int_n" LOCATE = SITE "L16" LEVEL 1;
COMP "ddram_a<0>" LOCATE = SITE "J7" LEVEL 1;
COMP "ddram_a<1>" LOCATE = SITE "J6" LEVEL 1;
COMP "ddram_a<2>" LOCATE = SITE "H5" LEVEL 1;
COMP "ddram_a<3>" LOCATE = SITE "L7" LEVEL 1;
COMP "ddram_a<4>" LOCATE = SITE "F3" LEVEL 1;
COMP "ddram_a<5>" LOCATE = SITE "H4" LEVEL 1;
COMP "ddram_a<6>" LOCATE = SITE "H3" LEVEL 1;
COMP "ddram_a<7>" LOCATE = SITE "H6" LEVEL 1;
COMP "ddram_a<8>" LOCATE = SITE "D2" LEVEL 1;
COMP "ddram_a<9>" LOCATE = SITE "D1" LEVEL 1;
COMP "eth_rx_er" LOCATE = SITE "F18" LEVEL 1;
COMP "eth_rx_dv" LOCATE = SITE "F17" LEVEL 1;
COMP "eth_rst_n" LOCATE = SITE "G13" LEVEL 1;
COMP "eth_tx_er" LOCATE = SITE "G18" LEVEL 1;
COMP "eth_rx_data<0>" LOCATE = SITE "G16" LEVEL 1;
COMP "eth_rx_data<1>" LOCATE = SITE "H14" LEVEL 1;
COMP "eth_rx_data<2>" LOCATE = SITE "E16" LEVEL 1;
COMP "eth_rx_data<3>" LOCATE = SITE "F15" LEVEL 1;
COMP "eth_rx_data<4>" LOCATE = SITE "F14" LEVEL 1;
COMP "eth_rx_data<5>" LOCATE = SITE "E18" LEVEL 1;
COMP "eth_rx_data<6>" LOCATE = SITE "D18" LEVEL 1;
COMP "eth_rx_data<7>" LOCATE = SITE "D17" LEVEL 1;
COMP "spiflash4x_clk" LOCATE = SITE "R15" LEVEL 1;
COMP "ddram_ras_n" LOCATE = SITE "L5" LEVEL 1;
COMP "ddram_dq<10>" LOCATE = SITE "N2" LEVEL 1;
COMP "ddram_dq<11>" LOCATE = SITE "N1" LEVEL 1;
COMP "ddram_dq<12>" LOCATE = SITE "T2" LEVEL 1;
COMP "ddram_dq<13>" LOCATE = SITE "T1" LEVEL 1;
COMP "ddram_dq<14>" LOCATE = SITE "U2" LEVEL 1;
COMP "ddram_dq<15>" LOCATE = SITE "U1" LEVEL 1;
COMP "clk100" LOCATE = SITE "L15" LEVEL 1;
COMP "serial_rx" LOCATE = SITE "A16" LEVEL 1;
COMP "eth_tx_data<0>" LOCATE = SITE "H16" LEVEL 1;
COMP "eth_tx_data<1>" LOCATE = SITE "H13" LEVEL 1;
COMP "eth_tx_data<2>" LOCATE = SITE "K14" LEVEL 1;
COMP "eth_tx_data<3>" LOCATE = SITE "K13" LEVEL 1;
COMP "eth_tx_data<4>" LOCATE = SITE "J13" LEVEL 1;
COMP "eth_tx_data<5>" LOCATE = SITE "G14" LEVEL 1;
COMP "eth_tx_data<6>" LOCATE = SITE "H12" LEVEL 1;
COMP "eth_tx_data<7>" LOCATE = SITE "K12" LEVEL 1;
COMP "ddram_dqs<0>" LOCATE = SITE "P2" LEVEL 1;
COMP "ddram_dqs<1>" LOCATE = SITE "L4" LEVEL 1;
COMP "eth_mdio" LOCATE = SITE "N17" LEVEL 1;
COMP "ddram_dqs_n<0>" LOCATE = SITE "P1" LEVEL 1;
COMP "ddram_dqs_n<1>" LOCATE = SITE "L3" LEVEL 1;
COMP "eth_clocks_gtx" LOCATE = SITE "L12" LEVEL 1;
COMP "ddram_a<10>" LOCATE = SITE "F4" LEVEL 1;
COMP "ddram_a<11>" LOCATE = SITE "D3" LEVEL 1;
COMP "ddram_a<12>" LOCATE = SITE "G6" LEVEL 1;
COMP "ddram_ba<0>" LOCATE = SITE "F2" LEVEL 1;
COMP "ddram_ba<1>" LOCATE = SITE "F1" LEVEL 1;
COMP "ddram_ba<2>" LOCATE = SITE "E1" LEVEL 1;
COMP "ddram_dm<0>" LOCATE = SITE "K4" LEVEL 1;
COMP "ddram_we_n" LOCATE = SITE "E3" LEVEL 1;
COMP "ddram_dm<1>" LOCATE = SITE "K3" LEVEL 1;
COMP "ddram_dq<0>" LOCATE = SITE "L2" LEVEL 1;
COMP "ddram_dq<1>" LOCATE = SITE "L1" LEVEL 1;
COMP "ddram_dq<2>" LOCATE = SITE "K2" LEVEL 1;
COMP "ddram_dq<3>" LOCATE = SITE "K1" LEVEL 1;
COMP "ddram_dq<4>" LOCATE = SITE "H2" LEVEL 1;
COMP "ddram_dq<5>" LOCATE = SITE "H1" LEVEL 1;
COMP "ddram_dq<6>" LOCATE = SITE "J3" LEVEL 1;
COMP "ddram_dq<7>" LOCATE = SITE "J1" LEVEL 1;
COMP "ddram_dq<8>" LOCATE = SITE "M3" LEVEL 1;
COMP "ddram_dq<9>" LOCATE = SITE "M1" LEVEL 1;
COMP "eth_clocks_rx" LOCATE = SITE "K15" LEVEL 1;
PIN eth_clocks_rx_pin<0> = BEL "eth_clocks_rx" PINNAME PAD;
PIN "eth_clocks_rx_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "eth_clocks_tx" LOCATE = SITE "K16" LEVEL 1;
PIN eth_clocks_tx_pin<0> = BEL "eth_clocks_tx" PINNAME PAD;
PIN "eth_clocks_tx_pin<0>" CLOCK_DEDICATED_ROUTE = FALSE;
COMP "serial_tx" LOCATE = SITE "B16" LEVEL 1;
PIN Mram_storage_116_pins<21> = BEL "Mram_storage_116" PINNAME CLKBRDCLK;
PIN Mram_storage_121_pins<16> = BEL "Mram_storage_121" PINNAME CLKAWRCLK;
PIN Mram_storage_122_pins<20> = BEL "Mram_storage_122" PINNAME CLKAWRCLK;
PIN Mram_storage_115_pins<17> = BEL "Mram_storage_115" PINNAME CLKBRDCLK;
PIN ODDR2_5_pins<1> = BEL "ODDR2_5" PINNAME CK0;
PIN ODDR2_5_pins<2> = BEL "ODDR2_5" PINNAME CK1;
TIMEGRP PRDeth_rx_clk = BEL "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_0"
        BEL "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_sink_valid" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_dv" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_reset" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_0"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_1"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_2"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_3"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_4"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_5"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_6"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_7"
        BEL "soc_ethmac_rx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl8_regs0_0" BEL
        "vns_xilinxmultiregimpl8_regs0_1" BEL
        "vns_xilinxmultiregimpl8_regs0_2" BEL
        "vns_xilinxmultiregimpl8_regs0_3" BEL
        "vns_xilinxmultiregimpl8_regs0_4" BEL
        "vns_xilinxmultiregimpl8_regs0_5" BEL
        "vns_xilinxmultiregimpl8_regs0_6" BEL
        "vns_xilinxmultiregimpl8_regs1_0" BEL
        "vns_xilinxmultiregimpl8_regs1_1" BEL
        "vns_xilinxmultiregimpl8_regs1_2" BEL
        "vns_xilinxmultiregimpl8_regs1_3" BEL
        "vns_xilinxmultiregimpl8_regs1_4" BEL
        "vns_xilinxmultiregimpl8_regs1_5" BEL
        "vns_xilinxmultiregimpl8_regs1_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "vns_xilinxmultiregimpl5_regs0_0" BEL
        "vns_xilinxmultiregimpl5_regs0_1" BEL
        "vns_xilinxmultiregimpl5_regs0_2" BEL
        "vns_xilinxmultiregimpl5_regs0_3" BEL
        "vns_xilinxmultiregimpl5_regs0_4" BEL
        "vns_xilinxmultiregimpl5_regs0_5" BEL
        "vns_xilinxmultiregimpl5_regs0_6" BEL
        "vns_xilinxmultiregimpl5_regs1_0" BEL
        "vns_xilinxmultiregimpl5_regs1_1" BEL
        "vns_xilinxmultiregimpl5_regs1_2" BEL
        "vns_xilinxmultiregimpl5_regs1_3" BEL
        "vns_xilinxmultiregimpl5_regs1_4" BEL
        "vns_xilinxmultiregimpl5_regs1_5" BEL
        "vns_xilinxmultiregimpl5_regs1_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_0" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_1" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_2" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_3" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_4" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_5" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_7" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_8" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_9" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_10" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_11" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_12" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_13" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_14" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_15" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_16" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_17" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_18" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_19" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_20" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_21" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_22" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_23" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_24" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_25" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_26" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_27" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_28" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_29" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_30" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_31" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_32" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_33" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_34" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_35" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_36" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_37" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_38" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_39" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL
        "soc_ethmac_crc32_checker_crc_reg_0" BEL
        "soc_ethmac_crc32_checker_crc_reg_1" BEL
        "soc_ethmac_crc32_checker_crc_reg_2" BEL
        "soc_ethmac_crc32_checker_crc_reg_3" BEL
        "soc_ethmac_crc32_checker_crc_reg_4" BEL
        "soc_ethmac_crc32_checker_crc_reg_5" BEL
        "soc_ethmac_crc32_checker_crc_reg_6" BEL
        "soc_ethmac_crc32_checker_crc_reg_7" BEL
        "soc_ethmac_crc32_checker_crc_reg_8" BEL
        "soc_ethmac_crc32_checker_crc_reg_9" BEL
        "soc_ethmac_crc32_checker_crc_reg_10" BEL
        "soc_ethmac_crc32_checker_crc_reg_11" BEL
        "soc_ethmac_crc32_checker_crc_reg_12" BEL
        "soc_ethmac_crc32_checker_crc_reg_13" BEL
        "soc_ethmac_crc32_checker_crc_reg_14" BEL
        "soc_ethmac_crc32_checker_crc_reg_15" BEL
        "soc_ethmac_crc32_checker_crc_reg_16" BEL
        "soc_ethmac_crc32_checker_crc_reg_17" BEL
        "soc_ethmac_crc32_checker_crc_reg_18" BEL
        "soc_ethmac_crc32_checker_crc_reg_19" BEL
        "soc_ethmac_crc32_checker_crc_reg_20" BEL
        "soc_ethmac_crc32_checker_crc_reg_21" BEL
        "soc_ethmac_crc32_checker_crc_reg_22" BEL
        "soc_ethmac_crc32_checker_crc_reg_23" BEL
        "soc_ethmac_crc32_checker_crc_reg_24" BEL
        "soc_ethmac_crc32_checker_crc_reg_25" BEL
        "soc_ethmac_crc32_checker_crc_reg_26" BEL
        "soc_ethmac_crc32_checker_crc_reg_27" BEL
        "soc_ethmac_crc32_checker_crc_reg_28" BEL
        "soc_ethmac_crc32_checker_crc_reg_29" BEL
        "soc_ethmac_crc32_checker_crc_reg_30" BEL
        "soc_ethmac_crc32_checker_crc_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL
        "soc_ethmac_crc32_inserter_reg_0" BEL
        "soc_ethmac_crc32_inserter_reg_1" BEL
        "soc_ethmac_crc32_inserter_reg_2" BEL
        "soc_ethmac_crc32_inserter_reg_3" BEL
        "soc_ethmac_crc32_inserter_reg_4" BEL
        "soc_ethmac_crc32_inserter_reg_5" BEL
        "soc_ethmac_crc32_inserter_reg_6" BEL
        "soc_ethmac_crc32_inserter_reg_7" BEL
        "soc_ethmac_crc32_inserter_reg_8" BEL
        "soc_ethmac_crc32_inserter_reg_9" BEL
        "soc_ethmac_crc32_inserter_reg_10" BEL
        "soc_ethmac_crc32_inserter_reg_11" BEL
        "soc_ethmac_crc32_inserter_reg_13" BEL
        "soc_ethmac_crc32_inserter_reg_14" BEL
        "soc_ethmac_crc32_inserter_reg_15" BEL
        "soc_ethmac_crc32_inserter_reg_16" BEL
        "soc_ethmac_crc32_inserter_reg_17" BEL
        "soc_ethmac_crc32_inserter_reg_18" BEL
        "soc_ethmac_crc32_inserter_reg_19" BEL
        "soc_ethmac_crc32_inserter_reg_20" BEL
        "soc_ethmac_crc32_inserter_reg_21" BEL
        "soc_ethmac_crc32_inserter_reg_22" BEL
        "soc_ethmac_crc32_inserter_reg_23" BEL
        "soc_ethmac_crc32_inserter_reg_24" BEL
        "soc_ethmac_crc32_inserter_reg_25" BEL
        "soc_ethmac_crc32_inserter_reg_26" BEL
        "soc_ethmac_crc32_inserter_reg_27" BEL
        "soc_ethmac_crc32_inserter_reg_28" BEL
        "soc_ethmac_crc32_inserter_reg_29" BEL
        "soc_ethmac_crc32_inserter_reg_30" BEL
        "soc_ethmac_crc32_inserter_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL
        "eth_tx_data_0" BEL "eth_tx_data_1" BEL "eth_tx_data_2" BEL
        "eth_tx_data_3" BEL "eth_tx_data_4" BEL "eth_tx_data_5" BEL
        "eth_tx_data_6" BEL "eth_tx_data_7" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_0" BEL
        "soc_ethphy_eth_counter_0" BEL "soc_ethphy_eth_counter_1" BEL
        "soc_ethphy_eth_counter_2" BEL "soc_ethphy_eth_counter_3" BEL
        "soc_ethphy_eth_counter_4" BEL "soc_ethphy_eth_counter_5" BEL
        "soc_ethphy_eth_counter_6" BEL "soc_ethphy_eth_counter_7" BEL
        "soc_ethphy_eth_counter_8" BEL "soc_ethphy_eth_counter_9" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_2" BEL
        "soc_ethmac_rx_converter_converter_demux_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_2" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "soc_ethmac_tx_gap_inserter_counter_0" BEL
        "soc_ethmac_tx_gap_inserter_counter_1" BEL
        "soc_ethmac_tx_gap_inserter_counter_2" BEL
        "soc_ethmac_tx_gap_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_2" BEL
        "soc_ethmac_padding_inserter_counter_1" BEL
        "soc_ethmac_padding_inserter_counter_5" BEL
        "soc_ethmac_padding_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_4" BEL
        "soc_ethmac_padding_inserter_counter_8" BEL
        "soc_ethmac_padding_inserter_counter_6" BEL
        "soc_ethmac_padding_inserter_counter_7" BEL
        "soc_ethmac_padding_inserter_counter_11" BEL
        "soc_ethmac_padding_inserter_counter_9" BEL
        "soc_ethmac_padding_inserter_counter_10" BEL
        "soc_ethmac_padding_inserter_counter_14" BEL
        "soc_ethmac_padding_inserter_counter_12" BEL
        "soc_ethmac_padding_inserter_counter_13" BEL
        "soc_ethmac_padding_inserter_counter_15" BEL
        "soc_ethmac_crc32_inserter_cnt_0" BEL
        "soc_ethmac_crc32_inserter_cnt_1" BEL
        "soc_ethmac_tx_converter_converter_mux_0" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "soc_ethmac_rx_converter_converter_demux_1" BEL
        "soc_ethmac_tx_converter_converter_mux_1" BEL
        "soc_ethmac_preamble_inserter_cnt_0" BEL
        "soc_ethmac_preamble_inserter_cnt_1" BEL
        "soc_ethmac_preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "vns_liteethmacpreamblechecker_state" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "soc_ethmac_rx_converter_converter_strobe_all" BEL
        "vns_liteethmacgap_state" BEL "vns_liteethmacpaddinginserter_state"
        BEL "soc_ethmac_tx_last_be_ongoing" BEL
        "soc_ethmac_padding_inserter_counter_0" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_demux_0" BEL
        "soc_ethphy_toggle_i" BEL "soc_ethmac_ps_crc_error_toggle_i" BEL
        "soc_ethmac_ps_preamble_error_toggle_i" BEL
        "soc_ethmac_rx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiitx_converter_converter_mux_0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB1" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB2" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB3" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB4" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_10" BEL "FDPE_11"
        BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_116_pins<21>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_115_pins<17>" BEL
        "Mram_storage_101/DP" BEL "Mram_storage_101/SP" BEL
        "Mram_storage_102/DP" BEL "Mram_storage_102/SP" BEL
        "Mram_storage_103/DP" BEL "Mram_storage_103/SP" BEL
        "Mram_storage_104/DP" BEL "Mram_storage_104/SP" BEL
        "Mram_storage_105/DP" BEL "Mram_storage_105/SP" BEL
        "Mram_storage_106/DP" BEL "Mram_storage_106/SP" BEL
        "Mram_storage_107/DP" BEL "Mram_storage_107/SP" BEL
        "Mram_storage_108/DP" BEL "Mram_storage_108/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
TIMEGRP TIGeth_rx_clk = BEL "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_0"
        BEL "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_sink_valid" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_dv" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_reset" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_0"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_1"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_2"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_3"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_4"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_5"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_6"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_7"
        BEL "soc_ethmac_rx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl8_regs0_0" BEL
        "vns_xilinxmultiregimpl8_regs0_1" BEL
        "vns_xilinxmultiregimpl8_regs0_2" BEL
        "vns_xilinxmultiregimpl8_regs0_3" BEL
        "vns_xilinxmultiregimpl8_regs0_4" BEL
        "vns_xilinxmultiregimpl8_regs0_5" BEL
        "vns_xilinxmultiregimpl8_regs0_6" BEL
        "vns_xilinxmultiregimpl8_regs1_0" BEL
        "vns_xilinxmultiregimpl8_regs1_1" BEL
        "vns_xilinxmultiregimpl8_regs1_2" BEL
        "vns_xilinxmultiregimpl8_regs1_3" BEL
        "vns_xilinxmultiregimpl8_regs1_4" BEL
        "vns_xilinxmultiregimpl8_regs1_5" BEL
        "vns_xilinxmultiregimpl8_regs1_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "vns_xilinxmultiregimpl5_regs0_0" BEL
        "vns_xilinxmultiregimpl5_regs0_1" BEL
        "vns_xilinxmultiregimpl5_regs0_2" BEL
        "vns_xilinxmultiregimpl5_regs0_3" BEL
        "vns_xilinxmultiregimpl5_regs0_4" BEL
        "vns_xilinxmultiregimpl5_regs0_5" BEL
        "vns_xilinxmultiregimpl5_regs0_6" BEL
        "vns_xilinxmultiregimpl5_regs1_0" BEL
        "vns_xilinxmultiregimpl5_regs1_1" BEL
        "vns_xilinxmultiregimpl5_regs1_2" BEL
        "vns_xilinxmultiregimpl5_regs1_3" BEL
        "vns_xilinxmultiregimpl5_regs1_4" BEL
        "vns_xilinxmultiregimpl5_regs1_5" BEL
        "vns_xilinxmultiregimpl5_regs1_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_0" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_1" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_2" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_3" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_4" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_5" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_7" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_8" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_9" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_10" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_11" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_12" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_13" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_14" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_15" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_16" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_17" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_18" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_19" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_20" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_21" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_22" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_23" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_24" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_25" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_26" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_27" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_28" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_29" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_30" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_31" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_32" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_33" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_34" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_35" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_36" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_37" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_38" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_39" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL
        "soc_ethmac_crc32_checker_crc_reg_0" BEL
        "soc_ethmac_crc32_checker_crc_reg_1" BEL
        "soc_ethmac_crc32_checker_crc_reg_2" BEL
        "soc_ethmac_crc32_checker_crc_reg_3" BEL
        "soc_ethmac_crc32_checker_crc_reg_4" BEL
        "soc_ethmac_crc32_checker_crc_reg_5" BEL
        "soc_ethmac_crc32_checker_crc_reg_6" BEL
        "soc_ethmac_crc32_checker_crc_reg_7" BEL
        "soc_ethmac_crc32_checker_crc_reg_8" BEL
        "soc_ethmac_crc32_checker_crc_reg_9" BEL
        "soc_ethmac_crc32_checker_crc_reg_10" BEL
        "soc_ethmac_crc32_checker_crc_reg_11" BEL
        "soc_ethmac_crc32_checker_crc_reg_12" BEL
        "soc_ethmac_crc32_checker_crc_reg_13" BEL
        "soc_ethmac_crc32_checker_crc_reg_14" BEL
        "soc_ethmac_crc32_checker_crc_reg_15" BEL
        "soc_ethmac_crc32_checker_crc_reg_16" BEL
        "soc_ethmac_crc32_checker_crc_reg_17" BEL
        "soc_ethmac_crc32_checker_crc_reg_18" BEL
        "soc_ethmac_crc32_checker_crc_reg_19" BEL
        "soc_ethmac_crc32_checker_crc_reg_20" BEL
        "soc_ethmac_crc32_checker_crc_reg_21" BEL
        "soc_ethmac_crc32_checker_crc_reg_22" BEL
        "soc_ethmac_crc32_checker_crc_reg_23" BEL
        "soc_ethmac_crc32_checker_crc_reg_24" BEL
        "soc_ethmac_crc32_checker_crc_reg_25" BEL
        "soc_ethmac_crc32_checker_crc_reg_26" BEL
        "soc_ethmac_crc32_checker_crc_reg_27" BEL
        "soc_ethmac_crc32_checker_crc_reg_28" BEL
        "soc_ethmac_crc32_checker_crc_reg_29" BEL
        "soc_ethmac_crc32_checker_crc_reg_30" BEL
        "soc_ethmac_crc32_checker_crc_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL
        "soc_ethmac_crc32_inserter_reg_0" BEL
        "soc_ethmac_crc32_inserter_reg_1" BEL
        "soc_ethmac_crc32_inserter_reg_2" BEL
        "soc_ethmac_crc32_inserter_reg_3" BEL
        "soc_ethmac_crc32_inserter_reg_4" BEL
        "soc_ethmac_crc32_inserter_reg_5" BEL
        "soc_ethmac_crc32_inserter_reg_6" BEL
        "soc_ethmac_crc32_inserter_reg_7" BEL
        "soc_ethmac_crc32_inserter_reg_8" BEL
        "soc_ethmac_crc32_inserter_reg_9" BEL
        "soc_ethmac_crc32_inserter_reg_10" BEL
        "soc_ethmac_crc32_inserter_reg_11" BEL
        "soc_ethmac_crc32_inserter_reg_13" BEL
        "soc_ethmac_crc32_inserter_reg_14" BEL
        "soc_ethmac_crc32_inserter_reg_15" BEL
        "soc_ethmac_crc32_inserter_reg_16" BEL
        "soc_ethmac_crc32_inserter_reg_17" BEL
        "soc_ethmac_crc32_inserter_reg_18" BEL
        "soc_ethmac_crc32_inserter_reg_19" BEL
        "soc_ethmac_crc32_inserter_reg_20" BEL
        "soc_ethmac_crc32_inserter_reg_21" BEL
        "soc_ethmac_crc32_inserter_reg_22" BEL
        "soc_ethmac_crc32_inserter_reg_23" BEL
        "soc_ethmac_crc32_inserter_reg_24" BEL
        "soc_ethmac_crc32_inserter_reg_25" BEL
        "soc_ethmac_crc32_inserter_reg_26" BEL
        "soc_ethmac_crc32_inserter_reg_27" BEL
        "soc_ethmac_crc32_inserter_reg_28" BEL
        "soc_ethmac_crc32_inserter_reg_29" BEL
        "soc_ethmac_crc32_inserter_reg_30" BEL
        "soc_ethmac_crc32_inserter_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL
        "eth_tx_data_0" BEL "eth_tx_data_1" BEL "eth_tx_data_2" BEL
        "eth_tx_data_3" BEL "eth_tx_data_4" BEL "eth_tx_data_5" BEL
        "eth_tx_data_6" BEL "eth_tx_data_7" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_0" BEL
        "soc_ethphy_eth_counter_0" BEL "soc_ethphy_eth_counter_1" BEL
        "soc_ethphy_eth_counter_2" BEL "soc_ethphy_eth_counter_3" BEL
        "soc_ethphy_eth_counter_4" BEL "soc_ethphy_eth_counter_5" BEL
        "soc_ethphy_eth_counter_6" BEL "soc_ethphy_eth_counter_7" BEL
        "soc_ethphy_eth_counter_8" BEL "soc_ethphy_eth_counter_9" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_2" BEL
        "soc_ethmac_rx_converter_converter_demux_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_2" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "soc_ethmac_tx_gap_inserter_counter_0" BEL
        "soc_ethmac_tx_gap_inserter_counter_1" BEL
        "soc_ethmac_tx_gap_inserter_counter_2" BEL
        "soc_ethmac_tx_gap_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_2" BEL
        "soc_ethmac_padding_inserter_counter_1" BEL
        "soc_ethmac_padding_inserter_counter_5" BEL
        "soc_ethmac_padding_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_4" BEL
        "soc_ethmac_padding_inserter_counter_8" BEL
        "soc_ethmac_padding_inserter_counter_6" BEL
        "soc_ethmac_padding_inserter_counter_7" BEL
        "soc_ethmac_padding_inserter_counter_11" BEL
        "soc_ethmac_padding_inserter_counter_9" BEL
        "soc_ethmac_padding_inserter_counter_10" BEL
        "soc_ethmac_padding_inserter_counter_14" BEL
        "soc_ethmac_padding_inserter_counter_12" BEL
        "soc_ethmac_padding_inserter_counter_13" BEL
        "soc_ethmac_padding_inserter_counter_15" BEL
        "soc_ethmac_crc32_inserter_cnt_0" BEL
        "soc_ethmac_crc32_inserter_cnt_1" BEL
        "soc_ethmac_tx_converter_converter_mux_0" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "soc_ethmac_rx_converter_converter_demux_1" BEL
        "soc_ethmac_tx_converter_converter_mux_1" BEL
        "soc_ethmac_preamble_inserter_cnt_0" BEL
        "soc_ethmac_preamble_inserter_cnt_1" BEL
        "soc_ethmac_preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "vns_liteethmacpreamblechecker_state" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "soc_ethmac_rx_converter_converter_strobe_all" BEL
        "vns_liteethmacgap_state" BEL "vns_liteethmacpaddinginserter_state"
        BEL "soc_ethmac_tx_last_be_ongoing" BEL
        "soc_ethmac_padding_inserter_counter_0" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_demux_0" BEL
        "soc_ethphy_toggle_i" BEL "soc_ethmac_ps_crc_error_toggle_i" BEL
        "soc_ethmac_ps_preamble_error_toggle_i" BEL
        "soc_ethmac_rx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiitx_converter_converter_mux_0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB1" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB2" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB3" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB4" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_10" BEL "FDPE_11"
        BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_116_pins<21>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_115_pins<17>" BEL
        "Mram_storage_101/DP" BEL "Mram_storage_101/SP" BEL
        "Mram_storage_102/DP" BEL "Mram_storage_102/SP" BEL
        "Mram_storage_103/DP" BEL "Mram_storage_103/SP" BEL
        "Mram_storage_104/DP" BEL "Mram_storage_104/SP" BEL
        "Mram_storage_105/DP" BEL "Mram_storage_105/SP" BEL
        "Mram_storage_106/DP" BEL "Mram_storage_106/SP" BEL
        "Mram_storage_107/DP" BEL "Mram_storage_107/SP" BEL
        "Mram_storage_108/DP" BEL "Mram_storage_108/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
TIMEGRP PRDeth_clocks_rx = BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_0" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_sink_valid" BEL
        "soc_ethphy_liteethphygmiimiirx_pads_d_rx_dv" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_reset" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_dv_d" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_0" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_1" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_2" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_3" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_4" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_5" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_6" BEL
        "soc_ethphy_liteethphygmiimiirx_gmii_rx_source_payload_data_7" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_0"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_1"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_2"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_3"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_4"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_5"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_6"
        BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_payload_data_7"
        BEL "soc_ethmac_rx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl8_regs0_0" BEL
        "vns_xilinxmultiregimpl8_regs0_1" BEL
        "vns_xilinxmultiregimpl8_regs0_2" BEL
        "vns_xilinxmultiregimpl8_regs0_3" BEL
        "vns_xilinxmultiregimpl8_regs0_4" BEL
        "vns_xilinxmultiregimpl8_regs0_5" BEL
        "vns_xilinxmultiregimpl8_regs0_6" BEL
        "vns_xilinxmultiregimpl8_regs1_0" BEL
        "vns_xilinxmultiregimpl8_regs1_1" BEL
        "vns_xilinxmultiregimpl8_regs1_2" BEL
        "vns_xilinxmultiregimpl8_regs1_3" BEL
        "vns_xilinxmultiregimpl8_regs1_4" BEL
        "vns_xilinxmultiregimpl8_regs1_5" BEL
        "vns_xilinxmultiregimpl8_regs1_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_sink_ready" BEL
        "vns_xilinxmultiregimpl5_regs0_0" BEL
        "vns_xilinxmultiregimpl5_regs0_1" BEL
        "vns_xilinxmultiregimpl5_regs0_2" BEL
        "vns_xilinxmultiregimpl5_regs0_3" BEL
        "vns_xilinxmultiregimpl5_regs0_4" BEL
        "vns_xilinxmultiregimpl5_regs0_5" BEL
        "vns_xilinxmultiregimpl5_regs0_6" BEL
        "vns_xilinxmultiregimpl5_regs1_0" BEL
        "vns_xilinxmultiregimpl5_regs1_1" BEL
        "vns_xilinxmultiregimpl5_regs1_2" BEL
        "vns_xilinxmultiregimpl5_regs1_3" BEL
        "vns_xilinxmultiregimpl5_regs1_4" BEL
        "vns_xilinxmultiregimpl5_regs1_5" BEL
        "vns_xilinxmultiregimpl5_regs1_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_0" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_1" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_2" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_3" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_4" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_5" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_6" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_7" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_8" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_9" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_10" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_11" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_12" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_13" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_14" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_15" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_16" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_17" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_18" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_19" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_20" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_21" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_22" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_23" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_24" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_25" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_26" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_27" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_28" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_29" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_30" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_31" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_32" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_33" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_34" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_35" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_36" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_37" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_38" BEL
        "soc_ethmac_rx_converter_converter_source_payload_data_39" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_en" BEL
        "soc_ethmac_crc32_checker_crc_reg_0" BEL
        "soc_ethmac_crc32_checker_crc_reg_1" BEL
        "soc_ethmac_crc32_checker_crc_reg_2" BEL
        "soc_ethmac_crc32_checker_crc_reg_3" BEL
        "soc_ethmac_crc32_checker_crc_reg_4" BEL
        "soc_ethmac_crc32_checker_crc_reg_5" BEL
        "soc_ethmac_crc32_checker_crc_reg_6" BEL
        "soc_ethmac_crc32_checker_crc_reg_7" BEL
        "soc_ethmac_crc32_checker_crc_reg_8" BEL
        "soc_ethmac_crc32_checker_crc_reg_9" BEL
        "soc_ethmac_crc32_checker_crc_reg_10" BEL
        "soc_ethmac_crc32_checker_crc_reg_11" BEL
        "soc_ethmac_crc32_checker_crc_reg_12" BEL
        "soc_ethmac_crc32_checker_crc_reg_13" BEL
        "soc_ethmac_crc32_checker_crc_reg_14" BEL
        "soc_ethmac_crc32_checker_crc_reg_15" BEL
        "soc_ethmac_crc32_checker_crc_reg_16" BEL
        "soc_ethmac_crc32_checker_crc_reg_17" BEL
        "soc_ethmac_crc32_checker_crc_reg_18" BEL
        "soc_ethmac_crc32_checker_crc_reg_19" BEL
        "soc_ethmac_crc32_checker_crc_reg_20" BEL
        "soc_ethmac_crc32_checker_crc_reg_21" BEL
        "soc_ethmac_crc32_checker_crc_reg_22" BEL
        "soc_ethmac_crc32_checker_crc_reg_23" BEL
        "soc_ethmac_crc32_checker_crc_reg_24" BEL
        "soc_ethmac_crc32_checker_crc_reg_25" BEL
        "soc_ethmac_crc32_checker_crc_reg_26" BEL
        "soc_ethmac_crc32_checker_crc_reg_27" BEL
        "soc_ethmac_crc32_checker_crc_reg_28" BEL
        "soc_ethmac_crc32_checker_crc_reg_29" BEL
        "soc_ethmac_crc32_checker_crc_reg_30" BEL
        "soc_ethmac_crc32_checker_crc_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_en" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_6" BEL "eth_tx_en" BEL
        "soc_ethmac_crc32_inserter_reg_0" BEL
        "soc_ethmac_crc32_inserter_reg_1" BEL
        "soc_ethmac_crc32_inserter_reg_2" BEL
        "soc_ethmac_crc32_inserter_reg_3" BEL
        "soc_ethmac_crc32_inserter_reg_4" BEL
        "soc_ethmac_crc32_inserter_reg_5" BEL
        "soc_ethmac_crc32_inserter_reg_6" BEL
        "soc_ethmac_crc32_inserter_reg_7" BEL
        "soc_ethmac_crc32_inserter_reg_8" BEL
        "soc_ethmac_crc32_inserter_reg_9" BEL
        "soc_ethmac_crc32_inserter_reg_10" BEL
        "soc_ethmac_crc32_inserter_reg_11" BEL
        "soc_ethmac_crc32_inserter_reg_13" BEL
        "soc_ethmac_crc32_inserter_reg_14" BEL
        "soc_ethmac_crc32_inserter_reg_15" BEL
        "soc_ethmac_crc32_inserter_reg_16" BEL
        "soc_ethmac_crc32_inserter_reg_17" BEL
        "soc_ethmac_crc32_inserter_reg_18" BEL
        "soc_ethmac_crc32_inserter_reg_19" BEL
        "soc_ethmac_crc32_inserter_reg_20" BEL
        "soc_ethmac_crc32_inserter_reg_21" BEL
        "soc_ethmac_crc32_inserter_reg_22" BEL
        "soc_ethmac_crc32_inserter_reg_23" BEL
        "soc_ethmac_crc32_inserter_reg_24" BEL
        "soc_ethmac_crc32_inserter_reg_25" BEL
        "soc_ethmac_crc32_inserter_reg_26" BEL
        "soc_ethmac_crc32_inserter_reg_27" BEL
        "soc_ethmac_crc32_inserter_reg_28" BEL
        "soc_ethmac_crc32_inserter_reg_29" BEL
        "soc_ethmac_crc32_inserter_reg_30" BEL
        "soc_ethmac_crc32_inserter_reg_31" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_3" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_4" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_5" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_6" BEL
        "soc_ethphy_liteethphygmiimiitx_gmii_tx_pads_tx_data_7" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_0" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_1" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_2" BEL
        "soc_ethphy_liteethphygmiimiitx_mii_tx_pads_tx_data_3" BEL
        "eth_tx_data_0" BEL "eth_tx_data_1" BEL "eth_tx_data_2" BEL
        "eth_tx_data_3" BEL "eth_tx_data_4" BEL "eth_tx_data_5" BEL
        "eth_tx_data_6" BEL "eth_tx_data_7" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_0" BEL
        "soc_ethphy_eth_counter_0" BEL "soc_ethphy_eth_counter_1" BEL
        "soc_ethphy_eth_counter_2" BEL "soc_ethphy_eth_counter_3" BEL
        "soc_ethphy_eth_counter_4" BEL "soc_ethphy_eth_counter_5" BEL
        "soc_ethphy_eth_counter_6" BEL "soc_ethphy_eth_counter_7" BEL
        "soc_ethphy_eth_counter_8" BEL "soc_ethphy_eth_counter_9" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter0_q_binary_5" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_produce_2" BEL
        "soc_ethmac_rx_converter_converter_demux_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_0" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_level_2" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_1" BEL
        "soc_ethmac_crc32_checker_syncfifo_consume_2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd2" BEL
        "vns_liteethmaccrc32checker_state_FSM_FFd1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter1_q_binary_5" BEL
        "soc_ethmac_tx_gap_inserter_counter_0" BEL
        "soc_ethmac_tx_gap_inserter_counter_1" BEL
        "soc_ethmac_tx_gap_inserter_counter_2" BEL
        "soc_ethmac_tx_gap_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_2" BEL
        "soc_ethmac_padding_inserter_counter_1" BEL
        "soc_ethmac_padding_inserter_counter_5" BEL
        "soc_ethmac_padding_inserter_counter_3" BEL
        "soc_ethmac_padding_inserter_counter_4" BEL
        "soc_ethmac_padding_inserter_counter_8" BEL
        "soc_ethmac_padding_inserter_counter_6" BEL
        "soc_ethmac_padding_inserter_counter_7" BEL
        "soc_ethmac_padding_inserter_counter_11" BEL
        "soc_ethmac_padding_inserter_counter_9" BEL
        "soc_ethmac_padding_inserter_counter_10" BEL
        "soc_ethmac_padding_inserter_counter_14" BEL
        "soc_ethmac_padding_inserter_counter_12" BEL
        "soc_ethmac_padding_inserter_counter_13" BEL
        "soc_ethmac_padding_inserter_counter_15" BEL
        "soc_ethmac_crc32_inserter_cnt_0" BEL
        "soc_ethmac_crc32_inserter_cnt_1" BEL
        "soc_ethmac_tx_converter_converter_mux_0" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd1" BEL
        "vns_liteethmaccrc32inserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd2" BEL
        "vns_liteethmacpreambleinserter_state_FSM_FFd1" BEL
        "soc_ethmac_rx_converter_converter_demux_1" BEL
        "soc_ethmac_tx_converter_converter_mux_1" BEL
        "soc_ethmac_preamble_inserter_cnt_0" BEL
        "soc_ethmac_preamble_inserter_cnt_1" BEL
        "soc_ethmac_preamble_inserter_cnt_2" BEL "BUFGMUX" BEL
        "vns_liteethmacpreamblechecker_state" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_strobe_all" BEL
        "soc_ethmac_rx_converter_converter_strobe_all" BEL
        "vns_liteethmacgap_state" BEL "vns_liteethmacpaddinginserter_state"
        BEL "soc_ethmac_tx_last_be_ongoing" BEL
        "soc_ethmac_padding_inserter_counter_0" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiirx_converter_converter_demux_0" BEL
        "soc_ethphy_toggle_i" BEL "soc_ethmac_ps_crc_error_toggle_i" BEL
        "soc_ethmac_ps_preamble_error_toggle_i" BEL
        "soc_ethmac_rx_converter_converter_source_last" BEL
        "soc_ethphy_liteethphygmiimiitx_converter_converter_mux_0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB0" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB1" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB2" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB3" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB4" BEL
        "soc_ethmac_crc32_inserter_reg_12_BRB5" BEL "FDPE_10" BEL "FDPE_11"
        BEL "FDPE_8" BEL "FDPE_9" BEL "eth_rx_clk_BUFG" PIN
        "Mram_storage_116_pins<21>" PIN "Mram_storage_121_pins<16>" PIN
        "Mram_storage_122_pins<20>" PIN "Mram_storage_115_pins<17>" BEL
        "Mram_storage_101/DP" BEL "Mram_storage_101/SP" BEL
        "Mram_storage_102/DP" BEL "Mram_storage_102/SP" BEL
        "Mram_storage_103/DP" BEL "Mram_storage_103/SP" BEL
        "Mram_storage_104/DP" BEL "Mram_storage_104/SP" BEL
        "Mram_storage_105/DP" BEL "Mram_storage_105/SP" BEL
        "Mram_storage_106/DP" BEL "Mram_storage_106/SP" BEL
        "Mram_storage_107/DP" BEL "Mram_storage_107/SP" BEL
        "Mram_storage_108/DP" BEL "Mram_storage_108/SP" PIN "ODDR2_5_pins<1>"
        PIN "ODDR2_5_pins<2>" PIN "ODDR2_5_pins<1>" PIN "ODDR2_5_pins<2>";
PIN OSERDES2_pins<1> = BEL "OSERDES2" PINNAME CLKDIV;
PIN OSERDES2_1_pins<1> = BEL "OSERDES2_1" PINNAME CLKDIV;
PIN OSERDES2_2_pins<1> = BEL "OSERDES2_2" PINNAME CLKDIV;
PIN OSERDES2_3_pins<1> = BEL "OSERDES2_3" PINNAME CLKDIV;
PIN OSERDES2_4_pins<1> = BEL "OSERDES2_4" PINNAME CLKDIV;
PIN OSERDES2_5_pins<1> = BEL "OSERDES2_5" PINNAME CLKDIV;
PIN OSERDES2_6_pins<1> = BEL "OSERDES2_6" PINNAME CLKDIV;
PIN OSERDES2_7_pins<1> = BEL "OSERDES2_7" PINNAME CLKDIV;
PIN OSERDES2_8_pins<1> = BEL "OSERDES2_8" PINNAME CLKDIV;
PIN OSERDES2_9_pins<1> = BEL "OSERDES2_9" PINNAME CLKDIV;
PIN OSERDES2_10_pins<1> = BEL "OSERDES2_10" PINNAME CLKDIV;
PIN OSERDES2_11_pins<1> = BEL "OSERDES2_11" PINNAME CLKDIV;
PIN OSERDES2_12_pins<1> = BEL "OSERDES2_12" PINNAME CLKDIV;
PIN OSERDES2_13_pins<1> = BEL "OSERDES2_13" PINNAME CLKDIV;
PIN OSERDES2_14_pins<1> = BEL "OSERDES2_14" PINNAME CLKDIV;
PIN OSERDES2_15_pins<1> = BEL "OSERDES2_15" PINNAME CLKDIV;
PIN OSERDES2_16_pins<1> = BEL "OSERDES2_16" PINNAME CLKDIV;
PIN OSERDES2_17_pins<1> = BEL "OSERDES2_17" PINNAME CLKDIV;
PIN ISERDES2_pins<3> = BEL "ISERDES2" PINNAME CLKDIV;
PIN ISERDES2_1_pins<3> = BEL "ISERDES2_1" PINNAME CLKDIV;
PIN ISERDES2_2_pins<3> = BEL "ISERDES2_2" PINNAME CLKDIV;
PIN ISERDES2_3_pins<3> = BEL "ISERDES2_3" PINNAME CLKDIV;
PIN ISERDES2_4_pins<3> = BEL "ISERDES2_4" PINNAME CLKDIV;
PIN ISERDES2_5_pins<3> = BEL "ISERDES2_5" PINNAME CLKDIV;
PIN ISERDES2_6_pins<3> = BEL "ISERDES2_6" PINNAME CLKDIV;
PIN ISERDES2_7_pins<3> = BEL "ISERDES2_7" PINNAME CLKDIV;
PIN ISERDES2_8_pins<3> = BEL "ISERDES2_8" PINNAME CLKDIV;
PIN ISERDES2_9_pins<3> = BEL "ISERDES2_9" PINNAME CLKDIV;
PIN ISERDES2_10_pins<3> = BEL "ISERDES2_10" PINNAME CLKDIV;
PIN ISERDES2_11_pins<3> = BEL "ISERDES2_11" PINNAME CLKDIV;
PIN ISERDES2_12_pins<3> = BEL "ISERDES2_12" PINNAME CLKDIV;
PIN ISERDES2_13_pins<3> = BEL "ISERDES2_13" PINNAME CLKDIV;
PIN ISERDES2_14_pins<3> = BEL "ISERDES2_14" PINNAME CLKDIV;
PIN ISERDES2_15_pins<3> = BEL "ISERDES2_15" PINNAME CLKDIV;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922_pins<92>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922"
        PINNAME CLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292_pins<110>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292"
        PINNAME CLK;
PIN Mram_mem_grain11_pins<20> = BEL "Mram_mem_grain11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain11_pins<21> = BEL "Mram_mem_grain11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain01_pins<20> = BEL "Mram_mem_grain01" PINNAME CLKAWRCLK;
PIN Mram_mem_grain01_pins<21> = BEL "Mram_mem_grain01" PINNAME CLKBRDCLK;
PIN Mram_mem_grain21_pins<20> = BEL "Mram_mem_grain21" PINNAME CLKAWRCLK;
PIN Mram_mem_grain21_pins<21> = BEL "Mram_mem_grain21" PINNAME CLKBRDCLK;
PIN Mram_mem_grain31_pins<20> = BEL "Mram_mem_grain31" PINNAME CLKAWRCLK;
PIN Mram_mem_grain31_pins<21> = BEL "Mram_mem_grain31" PINNAME CLKBRDCLK;
PIN Mram_mem_grain2_11_pins<20> = BEL "Mram_mem_grain2_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain2_11_pins<21> = BEL "Mram_mem_grain2_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain0_11_pins<20> = BEL "Mram_mem_grain0_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain0_11_pins<21> = BEL "Mram_mem_grain0_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain1_11_pins<20> = BEL "Mram_mem_grain1_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain1_11_pins<21> = BEL "Mram_mem_grain1_11" PINNAME CLKBRDCLK;
PIN Mram_mem_grain3_11_pins<20> = BEL "Mram_mem_grain3_11" PINNAME CLKAWRCLK;
PIN Mram_mem_grain3_11_pins<21> = BEL "Mram_mem_grain3_11" PINNAME CLKBRDCLK;
PIN Mram_mem_4_pins<18> = BEL "Mram_mem_4" PINNAME CLKA;
PIN Mram_mem_4_pins<19> = BEL "Mram_mem_4" PINNAME CLKB;
PIN Mram_mem_3_pins<18> = BEL "Mram_mem_3" PINNAME CLKA;
PIN Mram_mem_3_pins<19> = BEL "Mram_mem_3" PINNAME CLKB;
PIN Mram_storage_116_pins<20> = BEL "Mram_storage_116" PINNAME CLKAWRCLK;
PIN Mram_mem_11_pins<9> = BEL "Mram_mem_11" PINNAME CLKA;
PIN Mram_mem_12_pins<9> = BEL "Mram_mem_12" PINNAME CLKA;
PIN Mram_mem_13_pins<9> = BEL "Mram_mem_13" PINNAME CLKA;
PIN Mram_mem_14_pins<9> = BEL "Mram_mem_14" PINNAME CLKA;
PIN Mram_mem_15_pins<9> = BEL "Mram_mem_15" PINNAME CLKA;
PIN Mram_mem_16_pins<9> = BEL "Mram_mem_16" PINNAME CLKA;
PIN Mram_mem_17_pins<9> = BEL "Mram_mem_17" PINNAME CLKA;
PIN Mram_mem_18_pins<9> = BEL "Mram_mem_18" PINNAME CLKA;
PIN Mram_mem_19_pins<9> = BEL "Mram_mem_19" PINNAME CLKA;
PIN Mram_mem_110_pins<9> = BEL "Mram_mem_110" PINNAME CLKA;
PIN Mram_mem_113_pins<9> = BEL "Mram_mem_113" PINNAME CLKA;
PIN Mram_mem_111_pins<9> = BEL "Mram_mem_111" PINNAME CLKA;
PIN Mram_mem_112_pins<9> = BEL "Mram_mem_112" PINNAME CLKA;
PIN Mram_mem_114_pins<9> = BEL "Mram_mem_114" PINNAME CLKA;
PIN Mram_mem_115_pins<9> = BEL "Mram_mem_115" PINNAME CLKA;
PIN Mram_mem_116_pins<9> = BEL "Mram_mem_116" PINNAME CLKA;
PIN Mram_tag_mem1_pins<10> = BEL "Mram_tag_mem1" PINNAME CLKA;
PIN Mram_storage_121_pins<17> = BEL "Mram_storage_121" PINNAME CLKBRDCLK;
PIN Mram_storage_122_pins<21> = BEL "Mram_storage_122" PINNAME CLKBRDCLK;
PIN Mram_storage_115_pins<16> = BEL "Mram_storage_115" PINNAME CLKAWRCLK;
PIN Mram_tag_mem2_pins<11> = BEL "Mram_tag_mem2" PINNAME CLKAWRCLK;
PIN Mram_data_mem1_pins<9> = BEL "Mram_data_mem1" PINNAME CLKA;
PIN Mram_data_mem2_pins<9> = BEL "Mram_data_mem2" PINNAME CLKA;
PIN Mram_data_mem3_pins<9> = BEL "Mram_data_mem3" PINNAME CLKA;
PIN Mram_data_mem4_pins<9> = BEL "Mram_data_mem4" PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<20>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1"
        PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<21>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1"
        PINNAME CLKB;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<20>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2"
        PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<21>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2"
        PINNAME CLKB;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<20>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2"
        PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<21>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2"
        PINNAME CLKB;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<20>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1"
        PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<21>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1"
        PINNAME CLKB;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem"
        PINNAME CLKBRDCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<16>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem"
        PINNAME CLKAWRCLK;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<17>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem"
        PINNAME CLKBRDCLK;
PIN Mram_mem32_pins<14> = BEL "Mram_mem32" PINNAME CLKA;
PIN Mram_mem31_pins<14> = BEL "Mram_mem31" PINNAME CLKA;
PIN Mram_mem30_pins<14> = BEL "Mram_mem30" PINNAME CLKA;
PIN Mram_mem29_pins<14> = BEL "Mram_mem29" PINNAME CLKA;
PIN Mram_mem28_pins<14> = BEL "Mram_mem28" PINNAME CLKA;
PIN Mram_mem27_pins<14> = BEL "Mram_mem27" PINNAME CLKA;
PIN Mram_mem26_pins<14> = BEL "Mram_mem26" PINNAME CLKA;
PIN Mram_mem25_pins<14> = BEL "Mram_mem25" PINNAME CLKA;
PIN Mram_mem24_pins<14> = BEL "Mram_mem24" PINNAME CLKA;
PIN Mram_mem23_pins<14> = BEL "Mram_mem23" PINNAME CLKA;
PIN Mram_mem22_pins<14> = BEL "Mram_mem22" PINNAME CLKA;
PIN Mram_mem21_pins<14> = BEL "Mram_mem21" PINNAME CLKA;
PIN Mram_mem20_pins<14> = BEL "Mram_mem20" PINNAME CLKA;
PIN Mram_mem19_pins<14> = BEL "Mram_mem19" PINNAME CLKA;
PIN Mram_mem18_pins<14> = BEL "Mram_mem18" PINNAME CLKA;
PIN Mram_mem17_pins<14> = BEL "Mram_mem17" PINNAME CLKA;
PIN Mram_mem16_pins<14> = BEL "Mram_mem16" PINNAME CLKA;
PIN Mram_mem15_pins<14> = BEL "Mram_mem15" PINNAME CLKA;
PIN Mram_mem14_pins<14> = BEL "Mram_mem14" PINNAME CLKA;
PIN Mram_mem13_pins<14> = BEL "Mram_mem13" PINNAME CLKA;
PIN Mram_mem12_pins<14> = BEL "Mram_mem12" PINNAME CLKA;
PIN Mram_mem11_pins<14> = BEL "Mram_mem11" PINNAME CLKA;
PIN Mram_mem10_pins<14> = BEL "Mram_mem10" PINNAME CLKA;
PIN Mram_mem9_pins<14> = BEL "Mram_mem9" PINNAME CLKA;
PIN Mram_mem8_pins<14> = BEL "Mram_mem8" PINNAME CLKA;
PIN Mram_mem7_pins<14> = BEL "Mram_mem7" PINNAME CLKA;
PIN Mram_mem6_pins<14> = BEL "Mram_mem6" PINNAME CLKA;
PIN Mram_mem5_pins<14> = BEL "Mram_mem5" PINNAME CLKA;
PIN Mram_mem4_pins<14> = BEL "Mram_mem4" PINNAME CLKA;
PIN Mram_mem3_pins<14> = BEL "Mram_mem3" PINNAME CLKA;
PIN Mram_mem2_pins<14> = BEL "Mram_mem2" PINNAME CLKA;
PIN Mram_mem1_pins<14> = BEL "Mram_mem1" PINNAME CLKA;
PIN
        mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921_pins<110>
        = BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921"
        PINNAME CLK;
TIMEGRP PRDsys_clk = BEL "vns_xilinxmultiregimpl0_regs0" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "vns_xilinxmultiregimpl4_regs0"
        BEL "vns_xilinxmultiregimpl0_regs1" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL
        "soc_ethmac_ps_crc_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl4_regs1" BEL "soc_ethphy_toggle_o_r" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL "soc_netsoc_netsoc_uart_phy_rx_r"
        BEL "soc_netsoc_netsoc_uart_phy_rx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_7" BEL
        "soc_ethmac_ps_preamble_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl3_regs1" BEL "soc_netsoc_netsoc_rom_bus_ack"
        BEL "soc_netsoc_netsoc_bus_wishbone_dat_r_0" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_1" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_2" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_3" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_4" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_5" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_6" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_7" BEL
        "soc_netsoc_netsoc_uart_phy_sink_ready" BEL
        "soc_netsoc_netsoc_uart_rx_old_trigger" BEL
        "soc_netsoc_netsoc_uart_tx_old_trigger" BEL
        "soc_netsoc_netsoc_timer0_zero_old_trigger" BEL
        "soc_netsoc_ddrphy_phase_sys" BEL "soc_netsoc_ddrphy_wrdata_en_d" BEL
        "soc_netsoc_ddrphy_drive_dq_n1" BEL "soc_netsoc_sdram_cmd_payload_cas"
        BEL "soc_netsoc_ddrphy_rddata_sr_0" BEL
        "soc_netsoc_sdram_cmd_payload_a_10" BEL
        "soc_netsoc_sdram_cmd_payload_we" BEL "soc_netsoc_sdram_seq_done" BEL
        "vns_new_master_wdata_ready" BEL "soc_ethmac_reader_last_d" BEL
        "soc_ethmac_sram0_bus_ack0" BEL "soc_ethmac_sram1_bus_ack0" BEL
        "soc_ethmac_slave_sel_r_0" BEL "soc_ethmac_slave_sel_r_2" BEL
        "soc_ethmac_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_0" BEL
        "vns_netsoc_slave_sel_r_1" BEL "vns_netsoc_slave_sel_r_2" BEL
        "vns_netsoc_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_4" BEL
        "vns_netsoc_slave_sel_r_5" BEL "vns_netsoc_sel_r" BEL
        "soc_netsoc_sdram_dfi_p0_cas_n" BEL "soc_netsoc_sdram_dfi_p1_cas_n"
        BEL "soc_netsoc_sdram_dfi_p0_ras_n" BEL "soc_netsoc_sdram_dfi_p0_we_n"
        BEL "soc_netsoc_sdram_dfi_p1_ras_n" BEL "soc_netsoc_sdram_dfi_p1_we_n"
        BEL "soc_netsoc_counter_0" BEL "soc_netsoc_counter_1" BEL
        "soc_netsoc_counter_2" BEL "soc_netsoc_counter_3" BEL
        "soc_netsoc_counter_4" BEL "soc_netsoc_counter_5" BEL
        "soc_netsoc_counter_6" BEL "soc_netsoc_counter_7" BEL
        "soc_netsoc_sdram_counter_0" BEL "soc_netsoc_sdram_counter_1" BEL
        "soc_netsoc_sdram_counter_2" BEL "soc_netsoc_sdram_counter_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_ethmac_writer_errors_status_0" BEL
        "soc_ethmac_writer_errors_status_1" BEL
        "soc_ethmac_writer_errors_status_2" BEL
        "soc_ethmac_writer_errors_status_3" BEL
        "soc_ethmac_writer_errors_status_4" BEL
        "soc_ethmac_writer_errors_status_5" BEL
        "soc_ethmac_writer_errors_status_6" BEL
        "soc_ethmac_writer_errors_status_7" BEL
        "soc_ethmac_writer_errors_status_8" BEL
        "soc_ethmac_writer_errors_status_9" BEL
        "soc_ethmac_writer_errors_status_10" BEL
        "soc_ethmac_writer_errors_status_11" BEL
        "soc_ethmac_writer_errors_status_12" BEL
        "soc_ethmac_writer_errors_status_13" BEL
        "soc_ethmac_writer_errors_status_14" BEL
        "soc_ethmac_writer_errors_status_15" BEL
        "soc_ethmac_writer_errors_status_16" BEL
        "soc_ethmac_writer_errors_status_17" BEL
        "soc_ethmac_writer_errors_status_18" BEL
        "soc_ethmac_writer_errors_status_19" BEL
        "soc_ethmac_writer_errors_status_20" BEL
        "soc_ethmac_writer_errors_status_21" BEL
        "soc_ethmac_writer_errors_status_22" BEL
        "soc_ethmac_writer_errors_status_23" BEL
        "soc_ethmac_writer_errors_status_24" BEL
        "soc_ethmac_writer_errors_status_25" BEL
        "soc_ethmac_writer_errors_status_26" BEL
        "soc_ethmac_writer_errors_status_27" BEL
        "soc_ethmac_writer_errors_status_28" BEL
        "soc_ethmac_writer_errors_status_29" BEL
        "soc_ethmac_writer_errors_status_30" BEL
        "soc_ethmac_writer_errors_status_31" BEL
        "soc_netsoc_sdram_bandwidth_period" BEL
        "soc_netsoc_sdram_bandwidth_counter_1" BEL
        "soc_netsoc_sdram_bandwidth_counter_2" BEL
        "soc_netsoc_sdram_bandwidth_counter_3" BEL
        "soc_netsoc_sdram_bandwidth_counter_4" BEL
        "soc_netsoc_sdram_bandwidth_counter_5" BEL
        "soc_netsoc_sdram_bandwidth_counter_6" BEL
        "soc_netsoc_sdram_bandwidth_counter_7" BEL
        "soc_netsoc_sdram_bandwidth_counter_8" BEL
        "soc_netsoc_sdram_bandwidth_counter_9" BEL
        "soc_netsoc_sdram_bandwidth_counter_10" BEL
        "soc_netsoc_sdram_bandwidth_counter_11" BEL
        "soc_netsoc_sdram_bandwidth_counter_12" BEL
        "soc_netsoc_sdram_bandwidth_counter_13" BEL
        "soc_netsoc_sdram_bandwidth_counter_14" BEL
        "soc_netsoc_sdram_bandwidth_counter_15" BEL
        "soc_netsoc_sdram_bandwidth_counter_16" BEL
        "soc_netsoc_sdram_bandwidth_counter_17" BEL
        "soc_netsoc_sdram_bandwidth_counter_18" BEL
        "soc_netsoc_sdram_bandwidth_counter_19" BEL
        "soc_netsoc_sdram_bandwidth_counter_20" BEL
        "soc_netsoc_sdram_bandwidth_counter_21" BEL
        "soc_netsoc_sdram_bandwidth_counter_22" BEL
        "soc_netsoc_sdram_bandwidth_counter_23" BEL
        "vns_xilinxmultiregimpl7_regs0_0" BEL
        "vns_xilinxmultiregimpl7_regs0_1" BEL
        "vns_xilinxmultiregimpl7_regs0_2" BEL
        "vns_xilinxmultiregimpl7_regs0_3" BEL
        "vns_xilinxmultiregimpl7_regs0_4" BEL
        "vns_xilinxmultiregimpl7_regs0_5" BEL
        "vns_xilinxmultiregimpl7_regs0_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_0" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_1" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_2" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_3" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_4" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_5" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_7" BEL
        "vns_xilinxmultiregimpl7_regs1_0" BEL
        "vns_xilinxmultiregimpl7_regs1_1" BEL
        "vns_xilinxmultiregimpl7_regs1_2" BEL
        "vns_xilinxmultiregimpl7_regs1_3" BEL
        "vns_xilinxmultiregimpl7_regs1_4" BEL
        "vns_xilinxmultiregimpl7_regs1_5" BEL
        "vns_xilinxmultiregimpl7_regs1_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_0" BEL
        "soc_netsoc_netsoc_interface_dat_w_1" BEL
        "soc_netsoc_netsoc_interface_dat_w_2" BEL
        "soc_netsoc_netsoc_interface_dat_w_3" BEL
        "soc_netsoc_netsoc_interface_dat_w_4" BEL
        "soc_netsoc_netsoc_interface_dat_w_5" BEL
        "soc_netsoc_netsoc_interface_dat_w_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_7" BEL
        "soc_netsoc_netsoc_interface_adr_0" BEL
        "soc_netsoc_netsoc_interface_adr_1" BEL
        "soc_netsoc_netsoc_interface_adr_2" BEL
        "soc_netsoc_netsoc_interface_adr_3" BEL
        "soc_netsoc_netsoc_interface_adr_4" BEL
        "soc_netsoc_netsoc_interface_adr_5" BEL
        "soc_netsoc_netsoc_interface_adr_9" BEL
        "soc_netsoc_netsoc_interface_adr_10" BEL
        "soc_netsoc_netsoc_interface_adr_11" BEL
        "soc_netsoc_netsoc_interface_adr_12" BEL
        "soc_netsoc_netsoc_interface_adr_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_netsoc_dna_status_0" BEL
        "soc_netsoc_dna_status_1" BEL "soc_netsoc_dna_status_2" BEL
        "soc_netsoc_dna_status_3" BEL "soc_netsoc_dna_status_4" BEL
        "soc_netsoc_dna_status_5" BEL "soc_netsoc_dna_status_6" BEL
        "soc_netsoc_dna_status_7" BEL "soc_netsoc_dna_status_8" BEL
        "soc_netsoc_dna_status_9" BEL "soc_netsoc_dna_status_10" BEL
        "soc_netsoc_dna_status_11" BEL "soc_netsoc_dna_status_12" BEL
        "soc_netsoc_dna_status_13" BEL "soc_netsoc_dna_status_14" BEL
        "soc_netsoc_dna_status_15" BEL "soc_netsoc_dna_status_16" BEL
        "soc_netsoc_dna_status_17" BEL "soc_netsoc_dna_status_18" BEL
        "soc_netsoc_dna_status_19" BEL "soc_netsoc_dna_status_20" BEL
        "soc_netsoc_dna_status_21" BEL "soc_netsoc_dna_status_22" BEL
        "soc_netsoc_dna_status_23" BEL "soc_netsoc_dna_status_24" BEL
        "soc_netsoc_dna_status_25" BEL "soc_netsoc_dna_status_26" BEL
        "soc_netsoc_dna_status_27" BEL "soc_netsoc_dna_status_28" BEL
        "soc_netsoc_dna_status_29" BEL "soc_netsoc_dna_status_30" BEL
        "soc_netsoc_dna_status_31" BEL "soc_netsoc_dna_status_32" BEL
        "soc_netsoc_dna_status_33" BEL "soc_netsoc_dna_status_34" BEL
        "soc_netsoc_dna_status_35" BEL "soc_netsoc_dna_status_36" BEL
        "soc_netsoc_dna_status_37" BEL "soc_netsoc_dna_status_38" BEL
        "soc_netsoc_dna_status_39" BEL "soc_netsoc_dna_status_40" BEL
        "soc_netsoc_dna_status_41" BEL "soc_netsoc_dna_status_42" BEL
        "soc_netsoc_dna_status_43" BEL "soc_netsoc_dna_status_44" BEL
        "soc_netsoc_dna_status_45" BEL "soc_netsoc_dna_status_46" BEL
        "soc_netsoc_dna_status_47" BEL "soc_netsoc_dna_status_48" BEL
        "soc_netsoc_dna_status_49" BEL "soc_netsoc_dna_status_50" BEL
        "soc_netsoc_dna_status_51" BEL "soc_netsoc_dna_status_52" BEL
        "soc_netsoc_dna_status_53" BEL "soc_netsoc_dna_status_54" BEL
        "soc_netsoc_dna_status_55" BEL "soc_netsoc_dna_status_56" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_31" BEL
        "soc_ethmac_reader_counter_2" BEL "soc_ethmac_reader_counter_3" BEL
        "soc_ethmac_reader_counter_4" BEL "soc_ethmac_reader_counter_5" BEL
        "soc_ethmac_reader_counter_6" BEL "soc_ethmac_reader_counter_7" BEL
        "soc_ethmac_reader_counter_8" BEL "soc_ethmac_reader_counter_9" BEL
        "soc_ethmac_reader_counter_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_27" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_30" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_29" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_26" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_24" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_22" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_19" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_15" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_17" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_16" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_8" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_13" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_11" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_7" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_2" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_9" BEL
        "soc_ethmac_reader_length_storage_full_10" BEL
        "soc_ethmac_reader_length_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_ethphy_storage_full_0" BEL "soc_ethphy_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_0" BEL
        "soc_netsoc_sdram_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_2" BEL
        "soc_netsoc_sdram_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_0" BEL
        "soc_netsoc_bitbang_storage_full_1" BEL
        "soc_netsoc_bitbang_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_storage_full_0" BEL
        "soc_netsoc_netsoc_uart_storage_full_1" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_19" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_23" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_20" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_17" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_16" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_10" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_14" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_12" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_9" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_28" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_21" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_20" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_12" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_18" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_14" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_6" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_9" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_3" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_22" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_21" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_13" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_18" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_11" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_8" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_7" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_6" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_2" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_ethmac_reader_length_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_1" BEL
        "soc_ethmac_reader_length_storage_full_2" BEL
        "soc_ethmac_reader_length_storage_full_3" BEL
        "soc_ethmac_reader_length_storage_full_4" BEL
        "soc_ethmac_reader_length_storage_full_5" BEL
        "soc_ethmac_reader_length_storage_full_6" BEL
        "soc_ethmac_reader_length_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_15" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_24" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_26" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_27" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_28" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_29" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_30" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_31" BEL
        "soc_netsoc_sdram_bandwidth_cmd_ready" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_6" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl2_regs0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_mask_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_1" BEL
        "soc_netsoc_ddrphy_record3_wrdata_2" BEL
        "soc_netsoc_ddrphy_record3_wrdata_3" BEL
        "soc_netsoc_ddrphy_record3_wrdata_4" BEL
        "soc_netsoc_ddrphy_record3_wrdata_5" BEL
        "soc_netsoc_ddrphy_record3_wrdata_6" BEL
        "soc_netsoc_ddrphy_record3_wrdata_7" BEL
        "soc_netsoc_ddrphy_record3_wrdata_8" BEL
        "soc_netsoc_ddrphy_record3_wrdata_9" BEL
        "soc_netsoc_ddrphy_record3_wrdata_10" BEL
        "soc_netsoc_ddrphy_record3_wrdata_11" BEL
        "soc_netsoc_ddrphy_record3_wrdata_12" BEL
        "soc_netsoc_ddrphy_record3_wrdata_13" BEL
        "soc_netsoc_ddrphy_record3_wrdata_14" BEL
        "soc_netsoc_ddrphy_record3_wrdata_15" BEL
        "soc_netsoc_ddrphy_record3_wrdata_16" BEL
        "soc_netsoc_ddrphy_record3_wrdata_17" BEL
        "soc_netsoc_ddrphy_record3_wrdata_18" BEL
        "soc_netsoc_ddrphy_record3_wrdata_19" BEL
        "soc_netsoc_ddrphy_record3_wrdata_20" BEL
        "soc_netsoc_ddrphy_record3_wrdata_21" BEL
        "soc_netsoc_ddrphy_record3_wrdata_22" BEL
        "soc_netsoc_ddrphy_record3_wrdata_23" BEL
        "soc_netsoc_ddrphy_record3_wrdata_24" BEL
        "soc_netsoc_ddrphy_record3_wrdata_25" BEL
        "soc_netsoc_ddrphy_record3_wrdata_26" BEL
        "soc_netsoc_ddrphy_record3_wrdata_27" BEL
        "soc_netsoc_ddrphy_record3_wrdata_28" BEL
        "soc_netsoc_ddrphy_record3_wrdata_29" BEL
        "soc_netsoc_ddrphy_record3_wrdata_30" BEL
        "soc_netsoc_ddrphy_record3_wrdata_31" BEL
        "soc_netsoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid5"
        BEL "soc_netsoc_netsoc_uart_phy_tx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_7" BEL
        "vns_xilinxmultiregimpl2_regs1" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_txen" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_rxen" BEL
        "soc_netsoc_netsoc_timer0_value_0" BEL
        "soc_netsoc_netsoc_timer0_value_1" BEL
        "soc_netsoc_netsoc_timer0_value_2" BEL
        "soc_netsoc_netsoc_timer0_value_3" BEL
        "soc_netsoc_netsoc_timer0_value_4" BEL
        "soc_netsoc_netsoc_timer0_value_5" BEL
        "soc_netsoc_netsoc_timer0_value_6" BEL
        "soc_netsoc_netsoc_timer0_value_7" BEL
        "soc_netsoc_netsoc_timer0_value_8" BEL
        "soc_netsoc_netsoc_timer0_value_9" BEL
        "soc_netsoc_netsoc_timer0_value_10" BEL
        "soc_netsoc_netsoc_timer0_value_11" BEL
        "soc_netsoc_netsoc_timer0_value_12" BEL
        "soc_netsoc_netsoc_timer0_value_13" BEL
        "soc_netsoc_netsoc_timer0_value_14" BEL
        "soc_netsoc_netsoc_timer0_value_15" BEL
        "soc_netsoc_netsoc_timer0_value_16" BEL
        "soc_netsoc_netsoc_timer0_value_17" BEL
        "soc_netsoc_netsoc_timer0_value_18" BEL
        "soc_netsoc_netsoc_timer0_value_19" BEL
        "soc_netsoc_netsoc_timer0_value_20" BEL
        "soc_netsoc_netsoc_timer0_value_21" BEL
        "soc_netsoc_netsoc_timer0_value_22" BEL
        "soc_netsoc_netsoc_timer0_value_23" BEL
        "soc_netsoc_netsoc_timer0_value_24" BEL
        "soc_netsoc_netsoc_timer0_value_25" BEL
        "soc_netsoc_netsoc_timer0_value_26" BEL
        "soc_netsoc_netsoc_timer0_value_27" BEL
        "soc_netsoc_netsoc_timer0_value_28" BEL
        "soc_netsoc_netsoc_timer0_value_29" BEL
        "soc_netsoc_netsoc_timer0_value_30" BEL
        "soc_netsoc_netsoc_timer0_value_31" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_7" BEL "soc_netsoc_dqi_0" BEL
        "soc_netsoc_dqi_1" BEL "soc_netsoc_dqi_2" BEL "soc_netsoc_dqi_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_0" BEL
        "soc_netsoc_netsoc_timer0_value_status_1" BEL
        "soc_netsoc_netsoc_timer0_value_status_2" BEL
        "soc_netsoc_netsoc_timer0_value_status_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_4" BEL
        "soc_netsoc_netsoc_timer0_value_status_5" BEL
        "soc_netsoc_netsoc_timer0_value_status_6" BEL
        "soc_netsoc_netsoc_timer0_value_status_7" BEL
        "soc_netsoc_netsoc_timer0_value_status_8" BEL
        "soc_netsoc_netsoc_timer0_value_status_9" BEL
        "soc_netsoc_netsoc_timer0_value_status_10" BEL
        "soc_netsoc_netsoc_timer0_value_status_11" BEL
        "soc_netsoc_netsoc_timer0_value_status_12" BEL
        "soc_netsoc_netsoc_timer0_value_status_13" BEL
        "soc_netsoc_netsoc_timer0_value_status_14" BEL
        "soc_netsoc_netsoc_timer0_value_status_15" BEL
        "soc_netsoc_netsoc_timer0_value_status_16" BEL
        "soc_netsoc_netsoc_timer0_value_status_17" BEL
        "soc_netsoc_netsoc_timer0_value_status_18" BEL
        "soc_netsoc_netsoc_timer0_value_status_19" BEL
        "soc_netsoc_netsoc_timer0_value_status_20" BEL
        "soc_netsoc_netsoc_timer0_value_status_21" BEL
        "soc_netsoc_netsoc_timer0_value_status_22" BEL
        "soc_netsoc_netsoc_timer0_value_status_23" BEL
        "soc_netsoc_netsoc_timer0_value_status_24" BEL
        "soc_netsoc_netsoc_timer0_value_status_25" BEL
        "soc_netsoc_netsoc_timer0_value_status_26" BEL
        "soc_netsoc_netsoc_timer0_value_status_27" BEL
        "soc_netsoc_netsoc_timer0_value_status_28" BEL
        "soc_netsoc_netsoc_timer0_value_status_29" BEL
        "soc_netsoc_netsoc_timer0_value_status_30" BEL
        "soc_netsoc_netsoc_timer0_value_status_31" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_12" BEL
        "soc_netsoc_netsoc_uart_phy_source_valid" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_2" BEL "soc_netsoc_sr_0" BEL
        "soc_netsoc_sr_1" BEL "soc_netsoc_sr_2" BEL "soc_netsoc_sr_3" BEL
        "soc_netsoc_sr_4" BEL "soc_netsoc_sr_5" BEL "soc_netsoc_sr_6" BEL
        "soc_netsoc_sr_7" BEL "soc_netsoc_sr_8" BEL "soc_netsoc_sr_9" BEL
        "soc_netsoc_sr_10" BEL "soc_netsoc_sr_11" BEL "soc_netsoc_sr_12" BEL
        "soc_netsoc_sr_13" BEL "soc_netsoc_sr_14" BEL "soc_netsoc_sr_15" BEL
        "soc_netsoc_sr_16" BEL "soc_netsoc_sr_17" BEL "soc_netsoc_sr_18" BEL
        "soc_netsoc_sr_19" BEL "soc_netsoc_sr_20" BEL "soc_netsoc_sr_21" BEL
        "soc_netsoc_sr_22" BEL "soc_netsoc_sr_23" BEL "soc_netsoc_sr_24" BEL
        "soc_netsoc_sr_25" BEL "soc_netsoc_sr_26" BEL "soc_netsoc_sr_27" BEL
        "soc_netsoc_sr_28" BEL "soc_netsoc_sr_29" BEL "soc_netsoc_sr_30" BEL
        "soc_netsoc_sr_31" BEL "vns_netsoc_interface5_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_0" BEL
        "soc_netsoc_sdram_phaseinjector0_status_1" BEL
        "soc_netsoc_sdram_phaseinjector0_status_2" BEL
        "soc_netsoc_sdram_phaseinjector0_status_3" BEL
        "soc_netsoc_sdram_phaseinjector0_status_4" BEL
        "soc_netsoc_sdram_phaseinjector0_status_5" BEL
        "soc_netsoc_sdram_phaseinjector0_status_6" BEL
        "soc_netsoc_sdram_phaseinjector0_status_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_8" BEL
        "soc_netsoc_sdram_phaseinjector0_status_9" BEL
        "soc_netsoc_sdram_phaseinjector0_status_10" BEL
        "soc_netsoc_sdram_phaseinjector0_status_11" BEL
        "soc_netsoc_sdram_phaseinjector0_status_12" BEL
        "soc_netsoc_sdram_phaseinjector0_status_13" BEL
        "soc_netsoc_sdram_phaseinjector0_status_14" BEL
        "soc_netsoc_sdram_phaseinjector0_status_15" BEL
        "soc_netsoc_sdram_phaseinjector0_status_16" BEL
        "soc_netsoc_sdram_phaseinjector0_status_17" BEL
        "soc_netsoc_sdram_phaseinjector0_status_18" BEL
        "soc_netsoc_sdram_phaseinjector0_status_19" BEL
        "soc_netsoc_sdram_phaseinjector0_status_20" BEL
        "soc_netsoc_sdram_phaseinjector0_status_21" BEL
        "soc_netsoc_sdram_phaseinjector0_status_22" BEL
        "soc_netsoc_sdram_phaseinjector0_status_23" BEL
        "soc_netsoc_sdram_phaseinjector0_status_24" BEL
        "soc_netsoc_sdram_phaseinjector0_status_25" BEL
        "soc_netsoc_sdram_phaseinjector0_status_26" BEL
        "soc_netsoc_sdram_phaseinjector0_status_27" BEL
        "soc_netsoc_sdram_phaseinjector0_status_28" BEL
        "soc_netsoc_sdram_phaseinjector0_status_29" BEL
        "soc_netsoc_sdram_phaseinjector0_status_30" BEL
        "soc_netsoc_sdram_phaseinjector0_status_31" BEL
        "soc_netsoc_sdram_phaseinjector1_status_0" BEL
        "soc_netsoc_sdram_phaseinjector1_status_1" BEL
        "soc_netsoc_sdram_phaseinjector1_status_2" BEL
        "soc_netsoc_sdram_phaseinjector1_status_3" BEL
        "soc_netsoc_sdram_phaseinjector1_status_4" BEL
        "soc_netsoc_sdram_phaseinjector1_status_5" BEL
        "soc_netsoc_sdram_phaseinjector1_status_6" BEL
        "soc_netsoc_sdram_phaseinjector1_status_7" BEL
        "soc_netsoc_sdram_phaseinjector1_status_8" BEL
        "soc_netsoc_sdram_phaseinjector1_status_9" BEL
        "soc_netsoc_sdram_phaseinjector1_status_10" BEL
        "soc_netsoc_sdram_phaseinjector1_status_11" BEL
        "soc_netsoc_sdram_phaseinjector1_status_12" BEL
        "soc_netsoc_sdram_phaseinjector1_status_13" BEL
        "soc_netsoc_sdram_phaseinjector1_status_14" BEL
        "soc_netsoc_sdram_phaseinjector1_status_15" BEL
        "soc_netsoc_sdram_phaseinjector1_status_16" BEL
        "soc_netsoc_sdram_phaseinjector1_status_17" BEL
        "soc_netsoc_sdram_phaseinjector1_status_18" BEL
        "soc_netsoc_sdram_phaseinjector1_status_19" BEL
        "soc_netsoc_sdram_phaseinjector1_status_20" BEL
        "soc_netsoc_sdram_phaseinjector1_status_21" BEL
        "soc_netsoc_sdram_phaseinjector1_status_22" BEL
        "soc_netsoc_sdram_phaseinjector1_status_23" BEL
        "soc_netsoc_sdram_phaseinjector1_status_24" BEL
        "soc_netsoc_sdram_phaseinjector1_status_25" BEL
        "soc_netsoc_sdram_phaseinjector1_status_26" BEL
        "soc_netsoc_sdram_phaseinjector1_status_27" BEL
        "soc_netsoc_sdram_phaseinjector1_status_28" BEL
        "soc_netsoc_sdram_phaseinjector1_status_29" BEL
        "soc_netsoc_sdram_phaseinjector1_status_30" BEL
        "soc_netsoc_sdram_phaseinjector1_status_31" BEL
        "vns_xilinxmultiregimpl6_regs0_0" BEL
        "vns_xilinxmultiregimpl6_regs0_1" BEL
        "vns_xilinxmultiregimpl6_regs0_2" BEL
        "vns_xilinxmultiregimpl6_regs0_3" BEL
        "vns_xilinxmultiregimpl6_regs0_4" BEL
        "vns_xilinxmultiregimpl6_regs0_5" BEL
        "vns_xilinxmultiregimpl6_regs0_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_1" BEL
        "soc_netsoc_ddrphy_record2_wrdata_2" BEL
        "soc_netsoc_ddrphy_record2_wrdata_3" BEL
        "soc_netsoc_ddrphy_record2_wrdata_4" BEL
        "soc_netsoc_ddrphy_record2_wrdata_5" BEL
        "soc_netsoc_ddrphy_record2_wrdata_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_7" BEL
        "soc_netsoc_ddrphy_record2_wrdata_8" BEL
        "soc_netsoc_ddrphy_record2_wrdata_9" BEL
        "soc_netsoc_ddrphy_record2_wrdata_10" BEL
        "soc_netsoc_ddrphy_record2_wrdata_11" BEL
        "soc_netsoc_ddrphy_record2_wrdata_12" BEL
        "soc_netsoc_ddrphy_record2_wrdata_13" BEL
        "soc_netsoc_ddrphy_record2_wrdata_14" BEL
        "soc_netsoc_ddrphy_record2_wrdata_15" BEL
        "soc_netsoc_ddrphy_record2_wrdata_16" BEL
        "soc_netsoc_ddrphy_record2_wrdata_17" BEL
        "soc_netsoc_ddrphy_record2_wrdata_18" BEL
        "soc_netsoc_ddrphy_record2_wrdata_19" BEL
        "soc_netsoc_ddrphy_record2_wrdata_20" BEL
        "soc_netsoc_ddrphy_record2_wrdata_21" BEL
        "soc_netsoc_ddrphy_record2_wrdata_22" BEL
        "soc_netsoc_ddrphy_record2_wrdata_23" BEL
        "soc_netsoc_ddrphy_record2_wrdata_24" BEL
        "soc_netsoc_ddrphy_record2_wrdata_25" BEL
        "soc_netsoc_ddrphy_record2_wrdata_26" BEL
        "soc_netsoc_ddrphy_record2_wrdata_27" BEL
        "soc_netsoc_ddrphy_record2_wrdata_28" BEL
        "soc_netsoc_ddrphy_record2_wrdata_29" BEL
        "soc_netsoc_ddrphy_record2_wrdata_30" BEL
        "soc_netsoc_ddrphy_record2_wrdata_31" BEL
        "vns_xilinxmultiregimpl6_regs1_0" BEL
        "vns_xilinxmultiregimpl6_regs1_1" BEL
        "vns_xilinxmultiregimpl6_regs1_2" BEL
        "vns_xilinxmultiregimpl6_regs1_3" BEL
        "vns_xilinxmultiregimpl6_regs1_4" BEL
        "vns_xilinxmultiregimpl6_regs1_5" BEL
        "vns_xilinxmultiregimpl6_regs1_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_dfi_p0_bank_0" BEL "soc_netsoc_sdram_dfi_p0_bank_1"
        BEL "soc_netsoc_sdram_dfi_p0_bank_2" BEL
        "soc_netsoc_sdram_dfi_p1_bank_0" BEL "soc_netsoc_sdram_dfi_p1_bank_1"
        BEL "soc_netsoc_sdram_dfi_p1_bank_2" BEL
        "soc_netsoc_sdram_bandwidth_cmd_valid" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_netsoc_sdram_dfi_p0_address_0" BEL
        "soc_netsoc_sdram_dfi_p0_address_1" BEL
        "soc_netsoc_sdram_dfi_p0_address_2" BEL
        "soc_netsoc_sdram_dfi_p0_address_3" BEL
        "soc_netsoc_sdram_dfi_p0_address_4" BEL
        "soc_netsoc_sdram_dfi_p0_address_5" BEL
        "soc_netsoc_sdram_dfi_p0_address_6" BEL
        "soc_netsoc_sdram_dfi_p0_address_7" BEL
        "soc_netsoc_sdram_dfi_p0_address_8" BEL
        "soc_netsoc_sdram_dfi_p0_address_9" BEL
        "soc_netsoc_sdram_dfi_p0_address_10" BEL
        "soc_netsoc_sdram_dfi_p0_address_11" BEL
        "soc_netsoc_sdram_dfi_p0_address_12" BEL
        "soc_netsoc_sdram_dfi_p1_address_0" BEL
        "soc_netsoc_sdram_dfi_p1_address_1" BEL
        "soc_netsoc_sdram_dfi_p1_address_2" BEL
        "soc_netsoc_sdram_dfi_p1_address_3" BEL
        "soc_netsoc_sdram_dfi_p1_address_4" BEL
        "soc_netsoc_sdram_dfi_p1_address_5" BEL
        "soc_netsoc_sdram_dfi_p1_address_6" BEL
        "soc_netsoc_sdram_dfi_p1_address_7" BEL
        "soc_netsoc_sdram_dfi_p1_address_8" BEL
        "soc_netsoc_sdram_dfi_p1_address_9" BEL
        "soc_netsoc_sdram_dfi_p1_address_10" BEL
        "soc_netsoc_sdram_dfi_p1_address_11" BEL
        "soc_netsoc_sdram_dfi_p1_address_12" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_7" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd2" BEL
        "vns_liteethphygmiimii_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_5" BEL "soc_netsoc_crg_por_0"
        BEL "soc_netsoc_crg_por_1" BEL "soc_netsoc_crg_por_2" BEL
        "soc_netsoc_crg_por_3" BEL "soc_netsoc_crg_por_4" BEL
        "soc_netsoc_crg_por_5" BEL "soc_netsoc_crg_por_6" BEL
        "soc_netsoc_crg_por_7" BEL "soc_netsoc_crg_por_8" BEL
        "soc_netsoc_crg_por_9" BEL "soc_netsoc_crg_por_10" BEL
        "soc_ethmac_writer_fifo_level_0" BEL "soc_ethmac_writer_fifo_level_1"
        BEL "soc_ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_0" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_1" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_2" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_3" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_4" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_6" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_7" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_8" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_9" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_10" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_11" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_12" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_13" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_14" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_15" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_16" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_17" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_18" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_19" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_20" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_21" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_22" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_23" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_24" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_25" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_26" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_27" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_28" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_29" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_30" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_31" BEL "soc_netsoc_sdram_count_2"
        BEL "soc_netsoc_sdram_count_0" BEL "soc_netsoc_sdram_count_1" BEL
        "soc_netsoc_sdram_count_5" BEL "soc_netsoc_sdram_count_3" BEL
        "soc_netsoc_sdram_count_4" BEL "soc_netsoc_sdram_count_8" BEL
        "soc_netsoc_sdram_count_6" BEL "soc_netsoc_sdram_count_7" BEL
        "soc_netsoc_netsoc_counter_0" BEL "soc_netsoc_netsoc_counter_1" BEL
        "soc_netsoc_sdram_count_9" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_3" BEL "soc_netsoc_dna_cnt_0"
        BEL "soc_netsoc_dna_cnt_1" BEL "soc_netsoc_dna_cnt_2" BEL
        "soc_netsoc_dna_cnt_3" BEL "soc_netsoc_dna_cnt_4" BEL
        "soc_netsoc_dna_cnt_5" BEL "soc_netsoc_dna_cnt_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_23" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_23" BEL
        "soc_ethmac_preamble_errors_status_0" BEL
        "soc_ethmac_preamble_errors_status_1" BEL
        "soc_ethmac_preamble_errors_status_2" BEL
        "soc_ethmac_preamble_errors_status_3" BEL
        "soc_ethmac_preamble_errors_status_4" BEL
        "soc_ethmac_preamble_errors_status_5" BEL
        "soc_ethmac_preamble_errors_status_6" BEL
        "soc_ethmac_preamble_errors_status_7" BEL
        "soc_ethmac_preamble_errors_status_8" BEL
        "soc_ethmac_preamble_errors_status_9" BEL
        "soc_ethmac_preamble_errors_status_10" BEL
        "soc_ethmac_preamble_errors_status_11" BEL
        "soc_ethmac_preamble_errors_status_12" BEL
        "soc_ethmac_preamble_errors_status_13" BEL
        "soc_ethmac_preamble_errors_status_14" BEL
        "soc_ethmac_preamble_errors_status_15" BEL
        "soc_ethmac_preamble_errors_status_16" BEL
        "soc_ethmac_preamble_errors_status_17" BEL
        "soc_ethmac_preamble_errors_status_18" BEL
        "soc_ethmac_preamble_errors_status_19" BEL
        "soc_ethmac_preamble_errors_status_20" BEL
        "soc_ethmac_preamble_errors_status_21" BEL
        "soc_ethmac_preamble_errors_status_22" BEL
        "soc_ethmac_preamble_errors_status_23" BEL
        "soc_ethmac_preamble_errors_status_24" BEL
        "soc_ethmac_preamble_errors_status_25" BEL
        "soc_ethmac_preamble_errors_status_26" BEL
        "soc_ethmac_preamble_errors_status_27" BEL
        "soc_ethmac_preamble_errors_status_28" BEL
        "soc_ethmac_preamble_errors_status_29" BEL
        "soc_ethmac_preamble_errors_status_30" BEL
        "soc_ethmac_preamble_errors_status_31" BEL "soc_ethphy_counter_0" BEL
        "soc_ethphy_counter_1" BEL "soc_ethphy_counter_2" BEL
        "soc_ethphy_counter_3" BEL "soc_ethphy_counter_4" BEL
        "soc_ethphy_counter_5" BEL "soc_ethphy_counter_6" BEL
        "soc_ethphy_counter_7" BEL "soc_ethphy_counter_8" BEL
        "soc_ethmac_crc_errors_status_0" BEL "soc_ethmac_crc_errors_status_1"
        BEL "soc_ethmac_crc_errors_status_2" BEL
        "soc_ethmac_crc_errors_status_3" BEL "soc_ethmac_crc_errors_status_4"
        BEL "soc_ethmac_crc_errors_status_5" BEL
        "soc_ethmac_crc_errors_status_6" BEL "soc_ethmac_crc_errors_status_7"
        BEL "soc_ethmac_crc_errors_status_8" BEL
        "soc_ethmac_crc_errors_status_9" BEL "soc_ethmac_crc_errors_status_10"
        BEL "soc_ethmac_crc_errors_status_11" BEL
        "soc_ethmac_crc_errors_status_12" BEL
        "soc_ethmac_crc_errors_status_13" BEL
        "soc_ethmac_crc_errors_status_14" BEL
        "soc_ethmac_crc_errors_status_15" BEL
        "soc_ethmac_crc_errors_status_16" BEL
        "soc_ethmac_crc_errors_status_17" BEL
        "soc_ethmac_crc_errors_status_18" BEL
        "soc_ethmac_crc_errors_status_19" BEL
        "soc_ethmac_crc_errors_status_20" BEL
        "soc_ethmac_crc_errors_status_21" BEL
        "soc_ethmac_crc_errors_status_22" BEL
        "soc_ethmac_crc_errors_status_23" BEL
        "soc_ethmac_crc_errors_status_24" BEL
        "soc_ethmac_crc_errors_status_25" BEL
        "soc_ethmac_crc_errors_status_26" BEL
        "soc_ethmac_crc_errors_status_27" BEL
        "soc_ethmac_crc_errors_status_28" BEL
        "soc_ethmac_crc_errors_status_29" BEL
        "soc_ethmac_crc_errors_status_30" BEL
        "soc_ethmac_crc_errors_status_31" BEL "soc_ethmac_writer_counter_0"
        BEL "soc_ethmac_writer_counter_1" BEL "soc_ethmac_writer_counter_2"
        BEL "soc_ethmac_writer_counter_3" BEL "soc_ethmac_writer_counter_4"
        BEL "soc_ethmac_writer_counter_5" BEL "soc_ethmac_writer_counter_6"
        BEL "soc_ethmac_writer_counter_7" BEL "soc_ethmac_writer_counter_8"
        BEL "soc_ethmac_writer_counter_9" BEL "soc_ethmac_writer_counter_10"
        BEL "soc_ethmac_writer_counter_11" BEL "soc_ethmac_writer_counter_12"
        BEL "soc_ethmac_writer_counter_13" BEL "soc_ethmac_writer_counter_14"
        BEL "soc_ethmac_writer_counter_15" BEL "soc_ethmac_writer_counter_16"
        BEL "soc_ethmac_writer_counter_17" BEL "soc_ethmac_writer_counter_18"
        BEL "soc_ethmac_writer_counter_19" BEL "soc_ethmac_writer_counter_20"
        BEL "soc_ethmac_writer_counter_21" BEL "soc_ethmac_writer_counter_22"
        BEL "soc_ethmac_writer_counter_23" BEL "soc_ethmac_writer_counter_24"
        BEL "soc_ethmac_writer_counter_25" BEL "soc_ethmac_writer_counter_26"
        BEL "soc_ethmac_writer_counter_27" BEL "soc_ethmac_writer_counter_28"
        BEL "soc_ethmac_writer_counter_29" BEL "soc_ethmac_writer_counter_30"
        BEL "soc_ethmac_writer_counter_31" BEL
        "soc_ethmac_reader_fifo_level_0" BEL "soc_ethmac_reader_fifo_level_1"
        BEL "soc_netsoc_sdram_bankmachine1_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_0" BEL
        "soc_netsoc_sdram_bankmachine0_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_2" BEL
        "soc_netsoc_sdram_bankmachine0_count_0" BEL
        "soc_netsoc_sdram_bankmachine2_count_1" BEL
        "soc_netsoc_sdram_bankmachine0_count_2" BEL
        "soc_netsoc_sdram_bankmachine2_count_0" BEL
        "soc_netsoc_sdram_bankmachine3_count_1" BEL
        "soc_netsoc_sdram_bankmachine2_count_2" BEL
        "soc_netsoc_sdram_bankmachine3_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_1" BEL
        "soc_netsoc_sdram_bankmachine3_count_2" BEL
        "soc_netsoc_sdram_bankmachine4_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_2" BEL
        "soc_netsoc_sdram_bankmachine6_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_0" BEL
        "soc_netsoc_sdram_bankmachine6_count_1" BEL
        "soc_netsoc_sdram_bankmachine6_count_2" BEL
        "soc_netsoc_sdram_bankmachine7_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_1" BEL
        "soc_netsoc_sdram_bankmachine5_count_2" BEL "vns_netsoc_count_0" BEL
        "soc_netsoc_sdram_bankmachine7_count_1" BEL
        "soc_netsoc_sdram_bankmachine7_count_2" BEL "vns_netsoc_count_3" BEL
        "vns_netsoc_count_1" BEL "vns_netsoc_count_2" BEL "vns_netsoc_count_6"
        BEL "vns_netsoc_count_4" BEL "vns_netsoc_count_5" BEL
        "vns_netsoc_count_9" BEL "vns_netsoc_count_7" BEL "vns_netsoc_count_8"
        BEL "vns_netsoc_count_12" BEL "vns_netsoc_count_10" BEL
        "vns_netsoc_count_11" BEL "vns_netsoc_count_15" BEL
        "vns_netsoc_count_13" BEL "vns_netsoc_count_14" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_netsoc_count_16" BEL
        "vns_refresher_state_FSM_FFd2" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd1" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd3" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "soc_ethphy_sys_counter_0" BEL "soc_ethphy_sys_counter_1" BEL
        "soc_ethphy_sys_counter_2" BEL "soc_ethphy_sys_counter_3" BEL
        "soc_ethphy_sys_counter_4" BEL "soc_ethphy_sys_counter_5" BEL
        "soc_ethphy_sys_counter_6" BEL "soc_ethphy_sys_counter_7" BEL
        "soc_ethphy_sys_counter_8" BEL "soc_ethphy_sys_counter_9" BEL
        "soc_ethphy_sys_counter_10" BEL "soc_ethphy_sys_counter_11" BEL
        "soc_ethphy_sys_counter_12" BEL "soc_ethphy_sys_counter_13" BEL
        "soc_ethphy_sys_counter_14" BEL "soc_ethphy_sys_counter_15" BEL
        "soc_ethphy_sys_counter_16" BEL "soc_ethphy_sys_counter_17" BEL
        "soc_ethphy_sys_counter_18" BEL "soc_ethphy_sys_counter_19" BEL
        "soc_ethphy_sys_counter_20" BEL "soc_ethphy_sys_counter_21" BEL
        "soc_ethphy_sys_counter_22" BEL "soc_ethphy_sys_counter_23" BEL
        "inst_LPM_FF_3" BEL "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL
        "inst_LPM_FF_0" PIN "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN
        "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>"
        PIN "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN
        "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>"
        PIN "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_branch_exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_atomic"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_we"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_refill_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_100"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_99"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_98"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_97"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_96"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_95"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_94"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_93"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_92"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_91"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_90"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_89"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_88"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_87"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_86"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_85"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_84"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_83"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_82"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_81"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_80"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_79"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_78"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_77"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_76"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_75"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_74"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_73"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_72"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_71"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_68"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_67"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_66"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_65"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_64"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_63"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_62"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_61"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_60"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_59"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_58"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_57"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_56"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_55"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_54"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_53"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_52"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_51"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_50"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_49"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_48"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_47"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_46"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_45"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_44"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_43"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_42"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_41"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_40"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_39"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_38"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_37"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_36"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_35"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_34"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_33"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_delay_slot"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_stage_exceptions"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_predicted_flag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_sel_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_0"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922_pins<92>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292_pins<110>"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_by_zero_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_0"
        BEL "soc_netsoc_netsoc_uart_phy_rx_busy" BEL
        "soc_netsoc_sdram_cmd_payload_ras" BEL
        "soc_netsoc_netsoc_uart_tx_pending" BEL
        "soc_netsoc_netsoc_uart_phy_tx_busy" BEL "soc_netsoc_dq_oe" BEL
        "soc_netsoc_netsoc_uart_rx_pending" BEL
        "soc_netsoc_netsoc_timer0_zero_pending" BEL
        "soc_netsoc_sdram_bankmachine0_has_openrow" BEL "soc_netsoc_cs_n" BEL
        "soc_netsoc_bus_ack" BEL "soc_netsoc_sdram_bankmachine1_has_openrow"
        BEL "soc_netsoc_sdram_bankmachine2_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine5_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine3_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine4_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine6_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine7_has_openrow" BEL "vns_netsoc_grant" BEL
        "soc_netsoc_sdram_twtrcon_ready" BEL "soc_ethmac_reader_done_pending"
        BEL "serial_tx" BEL "soc_netsoc_sdram_time1_0" BEL
        "soc_netsoc_sdram_time1_1" BEL "soc_netsoc_sdram_time1_2" BEL
        "soc_netsoc_sdram_time1_3" BEL "soc_netsoc_sdram_time0_0" BEL
        "soc_netsoc_sdram_time0_1" BEL "soc_netsoc_sdram_time0_2" BEL
        "soc_netsoc_sdram_time0_3" BEL "soc_netsoc_sdram_time0_4" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ic_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_reserve"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_taken"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_execute_halt"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a"
        BEL "soc_netsoc_clk" BEL "soc_netsoc_netsoc_bus_wishbone_ack" BEL
        "soc_ethmac_writer_storage_full" BEL
        "soc_ethmac_reader_slot_storage_full" BEL
        "soc_ethphy_reset_storage_full" BEL
        "soc_ethmac_reader_eventmanager_storage_full" BEL
        "soc_netsoc_bitbang_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_eventmanager_storage_full" BEL
        "soc_ethphy_mode0" BEL "soc_netsoc_sdram_twtrcon_count" BEL
        "soc_ethmac_writer_fifo_produce" BEL "soc_ethmac_writer_fifo_consume"
        BEL "soc_ethmac_reader_fifo_produce" BEL
        "soc_ethmac_reader_fifo_consume" BEL "soc_ethmac_writer_slot" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/doing_rfe_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o"
        BEL "soc_netsoc_netsoc_sram_bus_ack" BEL "soc_ethmac_sram1_bus_ack1"
        BEL "soc_ethmac_sram0_bus_ack1" BEL "soc_ethmac_slave_sel_r_1" BEL
        "soc_netsoc_netsoc_interface_we" BEL
        "vns_liteethphygmiimii_state_FSM_FFd1" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/spr_bus_ack_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/write_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_neg"
        BEL "soc_netsoc_netsoc_timer0_irq1_FRB" BEL
        "soc_ethmac_writer_fifo_syncfifo_readable1_FRB" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2"
        BEL "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<0>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<1>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<2>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<3>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<4>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<5>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<6>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<7>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<8>_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT111_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT151_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5"
        BEL "soc_netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3"
        BEL "soc_netsoc_ddrphy_rddata_sr_1_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB11" BEL
        "vns_new_master_rdata_valid4_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB2" BEL
        "vns_new_master_rdata_valid4_BRB3" BEL
        "vns_new_master_rdata_valid4_BRB4" BEL
        "vns_new_master_rdata_valid4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB18" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req"
        BEL "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "_n9728<0>_SW0_FRB" BEL "_n1063911_FRB" BEL
        "soc_netsoc_sdram_choose_cmd_grant_soc_netsoc_sdram_choose_cmd_cmd_payload_cas11_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface3_bank_bus_adr[5]_mux_2352_OUT15121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT43111121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT538_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/Mmux_execute_rfa_o25_SW1_FRB"
        BEL "soc_ethphy_storage_full_2" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_mem_4_pins<18>" PIN
        "Mram_mem_4_pins<19>" PIN "Mram_mem_3_pins<18>" PIN
        "Mram_mem_3_pins<19>" PIN "Mram_storage_116_pins<20>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_tag_mem1_pins<10>" PIN "Mram_storage_121_pins<17>" PIN
        "Mram_storage_122_pins<21>" PIN "Mram_storage_115_pins<16>" PIN
        "Mram_tag_mem2_pins<11>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<17>"
        PIN "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid4_BRB0" BEL
        "vns_new_master_rdata_valid4_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB6" BEL
        "vns_new_master_rdata_valid3_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB7" BEL
        "vns_new_master_rdata_valid3_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB8" BEL
        "vns_new_master_rdata_valid3_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB9" BEL
        "vns_new_master_rdata_valid3_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB10" BEL
        "vns_new_master_rdata_valid3_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB11" BEL
        "vns_new_master_rdata_valid3_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB12" BEL
        "vns_new_master_rdata_valid3_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB13" BEL
        "vns_new_master_rdata_valid3_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB14" BEL
        "vns_new_master_rdata_valid3_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB15" BEL
        "vns_new_master_rdata_valid3_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB16" BEL
        "vns_new_master_rdata_valid3_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB17" BEL
        "vns_new_master_rdata_valid3_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB18" BEL
        "vns_new_master_rdata_valid3_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB19" BEL
        "vns_new_master_rdata_valid3_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB20" BEL
        "vns_new_master_rdata_valid3_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB21" BEL
        "vns_new_master_rdata_valid3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB22" BEL
        "vns_new_master_rdata_valid3_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB23" BEL
        "vns_new_master_rdata_valid3_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB24" BEL
        "vns_new_master_rdata_valid3_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB25" BEL
        "vns_new_master_rdata_valid3_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB26" BEL
        "vns_new_master_rdata_valid3_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB27" BEL
        "vns_new_master_rdata_valid3_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB28" BEL
        "vns_new_master_rdata_valid3_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB29" BEL
        "vns_new_master_rdata_valid3_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB30" BEL
        "vns_new_master_rdata_valid3_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB31" BEL
        "vns_new_master_rdata_valid3_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL "sys_rst_shift4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB0" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL "Mram_storage_18/SP"
        BEL "Mram_storage_18/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921_pins<110>";
TIMEGRP TIGsys_clk = BEL "vns_xilinxmultiregimpl0_regs0" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "vns_xilinxmultiregimpl4_regs0"
        BEL "vns_xilinxmultiregimpl0_regs1" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL
        "soc_ethmac_ps_crc_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl4_regs1" BEL "soc_ethphy_toggle_o_r" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL "soc_netsoc_netsoc_uart_phy_rx_r"
        BEL "soc_netsoc_netsoc_uart_phy_rx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_7" BEL
        "soc_ethmac_ps_preamble_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl3_regs1" BEL "soc_netsoc_netsoc_rom_bus_ack"
        BEL "soc_netsoc_netsoc_bus_wishbone_dat_r_0" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_1" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_2" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_3" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_4" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_5" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_6" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_7" BEL
        "soc_netsoc_netsoc_uart_phy_sink_ready" BEL
        "soc_netsoc_netsoc_uart_rx_old_trigger" BEL
        "soc_netsoc_netsoc_uart_tx_old_trigger" BEL
        "soc_netsoc_netsoc_timer0_zero_old_trigger" BEL
        "soc_netsoc_ddrphy_phase_sys" BEL "soc_netsoc_ddrphy_wrdata_en_d" BEL
        "soc_netsoc_ddrphy_drive_dq_n1" BEL "soc_netsoc_sdram_cmd_payload_cas"
        BEL "soc_netsoc_ddrphy_rddata_sr_0" BEL
        "soc_netsoc_sdram_cmd_payload_a_10" BEL
        "soc_netsoc_sdram_cmd_payload_we" BEL "soc_netsoc_sdram_seq_done" BEL
        "vns_new_master_wdata_ready" BEL "soc_ethmac_reader_last_d" BEL
        "soc_ethmac_sram0_bus_ack0" BEL "soc_ethmac_sram1_bus_ack0" BEL
        "soc_ethmac_slave_sel_r_0" BEL "soc_ethmac_slave_sel_r_2" BEL
        "soc_ethmac_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_0" BEL
        "vns_netsoc_slave_sel_r_1" BEL "vns_netsoc_slave_sel_r_2" BEL
        "vns_netsoc_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_4" BEL
        "vns_netsoc_slave_sel_r_5" BEL "vns_netsoc_sel_r" BEL
        "soc_netsoc_sdram_dfi_p0_cas_n" BEL "soc_netsoc_sdram_dfi_p1_cas_n"
        BEL "soc_netsoc_sdram_dfi_p0_ras_n" BEL "soc_netsoc_sdram_dfi_p0_we_n"
        BEL "soc_netsoc_sdram_dfi_p1_ras_n" BEL "soc_netsoc_sdram_dfi_p1_we_n"
        BEL "soc_netsoc_counter_0" BEL "soc_netsoc_counter_1" BEL
        "soc_netsoc_counter_2" BEL "soc_netsoc_counter_3" BEL
        "soc_netsoc_counter_4" BEL "soc_netsoc_counter_5" BEL
        "soc_netsoc_counter_6" BEL "soc_netsoc_counter_7" BEL
        "soc_netsoc_sdram_counter_0" BEL "soc_netsoc_sdram_counter_1" BEL
        "soc_netsoc_sdram_counter_2" BEL "soc_netsoc_sdram_counter_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_ethmac_writer_errors_status_0" BEL
        "soc_ethmac_writer_errors_status_1" BEL
        "soc_ethmac_writer_errors_status_2" BEL
        "soc_ethmac_writer_errors_status_3" BEL
        "soc_ethmac_writer_errors_status_4" BEL
        "soc_ethmac_writer_errors_status_5" BEL
        "soc_ethmac_writer_errors_status_6" BEL
        "soc_ethmac_writer_errors_status_7" BEL
        "soc_ethmac_writer_errors_status_8" BEL
        "soc_ethmac_writer_errors_status_9" BEL
        "soc_ethmac_writer_errors_status_10" BEL
        "soc_ethmac_writer_errors_status_11" BEL
        "soc_ethmac_writer_errors_status_12" BEL
        "soc_ethmac_writer_errors_status_13" BEL
        "soc_ethmac_writer_errors_status_14" BEL
        "soc_ethmac_writer_errors_status_15" BEL
        "soc_ethmac_writer_errors_status_16" BEL
        "soc_ethmac_writer_errors_status_17" BEL
        "soc_ethmac_writer_errors_status_18" BEL
        "soc_ethmac_writer_errors_status_19" BEL
        "soc_ethmac_writer_errors_status_20" BEL
        "soc_ethmac_writer_errors_status_21" BEL
        "soc_ethmac_writer_errors_status_22" BEL
        "soc_ethmac_writer_errors_status_23" BEL
        "soc_ethmac_writer_errors_status_24" BEL
        "soc_ethmac_writer_errors_status_25" BEL
        "soc_ethmac_writer_errors_status_26" BEL
        "soc_ethmac_writer_errors_status_27" BEL
        "soc_ethmac_writer_errors_status_28" BEL
        "soc_ethmac_writer_errors_status_29" BEL
        "soc_ethmac_writer_errors_status_30" BEL
        "soc_ethmac_writer_errors_status_31" BEL
        "soc_netsoc_sdram_bandwidth_period" BEL
        "soc_netsoc_sdram_bandwidth_counter_1" BEL
        "soc_netsoc_sdram_bandwidth_counter_2" BEL
        "soc_netsoc_sdram_bandwidth_counter_3" BEL
        "soc_netsoc_sdram_bandwidth_counter_4" BEL
        "soc_netsoc_sdram_bandwidth_counter_5" BEL
        "soc_netsoc_sdram_bandwidth_counter_6" BEL
        "soc_netsoc_sdram_bandwidth_counter_7" BEL
        "soc_netsoc_sdram_bandwidth_counter_8" BEL
        "soc_netsoc_sdram_bandwidth_counter_9" BEL
        "soc_netsoc_sdram_bandwidth_counter_10" BEL
        "soc_netsoc_sdram_bandwidth_counter_11" BEL
        "soc_netsoc_sdram_bandwidth_counter_12" BEL
        "soc_netsoc_sdram_bandwidth_counter_13" BEL
        "soc_netsoc_sdram_bandwidth_counter_14" BEL
        "soc_netsoc_sdram_bandwidth_counter_15" BEL
        "soc_netsoc_sdram_bandwidth_counter_16" BEL
        "soc_netsoc_sdram_bandwidth_counter_17" BEL
        "soc_netsoc_sdram_bandwidth_counter_18" BEL
        "soc_netsoc_sdram_bandwidth_counter_19" BEL
        "soc_netsoc_sdram_bandwidth_counter_20" BEL
        "soc_netsoc_sdram_bandwidth_counter_21" BEL
        "soc_netsoc_sdram_bandwidth_counter_22" BEL
        "soc_netsoc_sdram_bandwidth_counter_23" BEL
        "vns_xilinxmultiregimpl7_regs0_0" BEL
        "vns_xilinxmultiregimpl7_regs0_1" BEL
        "vns_xilinxmultiregimpl7_regs0_2" BEL
        "vns_xilinxmultiregimpl7_regs0_3" BEL
        "vns_xilinxmultiregimpl7_regs0_4" BEL
        "vns_xilinxmultiregimpl7_regs0_5" BEL
        "vns_xilinxmultiregimpl7_regs0_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_0" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_1" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_2" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_3" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_4" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_5" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_7" BEL
        "vns_xilinxmultiregimpl7_regs1_0" BEL
        "vns_xilinxmultiregimpl7_regs1_1" BEL
        "vns_xilinxmultiregimpl7_regs1_2" BEL
        "vns_xilinxmultiregimpl7_regs1_3" BEL
        "vns_xilinxmultiregimpl7_regs1_4" BEL
        "vns_xilinxmultiregimpl7_regs1_5" BEL
        "vns_xilinxmultiregimpl7_regs1_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_0" BEL
        "soc_netsoc_netsoc_interface_dat_w_1" BEL
        "soc_netsoc_netsoc_interface_dat_w_2" BEL
        "soc_netsoc_netsoc_interface_dat_w_3" BEL
        "soc_netsoc_netsoc_interface_dat_w_4" BEL
        "soc_netsoc_netsoc_interface_dat_w_5" BEL
        "soc_netsoc_netsoc_interface_dat_w_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_7" BEL
        "soc_netsoc_netsoc_interface_adr_0" BEL
        "soc_netsoc_netsoc_interface_adr_1" BEL
        "soc_netsoc_netsoc_interface_adr_2" BEL
        "soc_netsoc_netsoc_interface_adr_3" BEL
        "soc_netsoc_netsoc_interface_adr_4" BEL
        "soc_netsoc_netsoc_interface_adr_5" BEL
        "soc_netsoc_netsoc_interface_adr_9" BEL
        "soc_netsoc_netsoc_interface_adr_10" BEL
        "soc_netsoc_netsoc_interface_adr_11" BEL
        "soc_netsoc_netsoc_interface_adr_12" BEL
        "soc_netsoc_netsoc_interface_adr_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_netsoc_dna_status_0" BEL
        "soc_netsoc_dna_status_1" BEL "soc_netsoc_dna_status_2" BEL
        "soc_netsoc_dna_status_3" BEL "soc_netsoc_dna_status_4" BEL
        "soc_netsoc_dna_status_5" BEL "soc_netsoc_dna_status_6" BEL
        "soc_netsoc_dna_status_7" BEL "soc_netsoc_dna_status_8" BEL
        "soc_netsoc_dna_status_9" BEL "soc_netsoc_dna_status_10" BEL
        "soc_netsoc_dna_status_11" BEL "soc_netsoc_dna_status_12" BEL
        "soc_netsoc_dna_status_13" BEL "soc_netsoc_dna_status_14" BEL
        "soc_netsoc_dna_status_15" BEL "soc_netsoc_dna_status_16" BEL
        "soc_netsoc_dna_status_17" BEL "soc_netsoc_dna_status_18" BEL
        "soc_netsoc_dna_status_19" BEL "soc_netsoc_dna_status_20" BEL
        "soc_netsoc_dna_status_21" BEL "soc_netsoc_dna_status_22" BEL
        "soc_netsoc_dna_status_23" BEL "soc_netsoc_dna_status_24" BEL
        "soc_netsoc_dna_status_25" BEL "soc_netsoc_dna_status_26" BEL
        "soc_netsoc_dna_status_27" BEL "soc_netsoc_dna_status_28" BEL
        "soc_netsoc_dna_status_29" BEL "soc_netsoc_dna_status_30" BEL
        "soc_netsoc_dna_status_31" BEL "soc_netsoc_dna_status_32" BEL
        "soc_netsoc_dna_status_33" BEL "soc_netsoc_dna_status_34" BEL
        "soc_netsoc_dna_status_35" BEL "soc_netsoc_dna_status_36" BEL
        "soc_netsoc_dna_status_37" BEL "soc_netsoc_dna_status_38" BEL
        "soc_netsoc_dna_status_39" BEL "soc_netsoc_dna_status_40" BEL
        "soc_netsoc_dna_status_41" BEL "soc_netsoc_dna_status_42" BEL
        "soc_netsoc_dna_status_43" BEL "soc_netsoc_dna_status_44" BEL
        "soc_netsoc_dna_status_45" BEL "soc_netsoc_dna_status_46" BEL
        "soc_netsoc_dna_status_47" BEL "soc_netsoc_dna_status_48" BEL
        "soc_netsoc_dna_status_49" BEL "soc_netsoc_dna_status_50" BEL
        "soc_netsoc_dna_status_51" BEL "soc_netsoc_dna_status_52" BEL
        "soc_netsoc_dna_status_53" BEL "soc_netsoc_dna_status_54" BEL
        "soc_netsoc_dna_status_55" BEL "soc_netsoc_dna_status_56" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_31" BEL
        "soc_ethmac_reader_counter_2" BEL "soc_ethmac_reader_counter_3" BEL
        "soc_ethmac_reader_counter_4" BEL "soc_ethmac_reader_counter_5" BEL
        "soc_ethmac_reader_counter_6" BEL "soc_ethmac_reader_counter_7" BEL
        "soc_ethmac_reader_counter_8" BEL "soc_ethmac_reader_counter_9" BEL
        "soc_ethmac_reader_counter_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_27" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_30" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_29" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_26" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_24" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_22" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_19" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_15" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_17" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_16" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_8" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_13" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_11" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_7" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_2" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_9" BEL
        "soc_ethmac_reader_length_storage_full_10" BEL
        "soc_ethmac_reader_length_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_ethphy_storage_full_0" BEL "soc_ethphy_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_0" BEL
        "soc_netsoc_sdram_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_2" BEL
        "soc_netsoc_sdram_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_0" BEL
        "soc_netsoc_bitbang_storage_full_1" BEL
        "soc_netsoc_bitbang_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_storage_full_0" BEL
        "soc_netsoc_netsoc_uart_storage_full_1" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_19" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_23" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_20" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_17" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_16" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_10" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_14" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_12" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_9" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_28" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_21" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_20" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_12" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_18" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_14" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_6" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_9" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_3" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_22" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_21" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_13" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_18" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_11" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_8" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_7" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_6" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_2" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_ethmac_reader_length_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_1" BEL
        "soc_ethmac_reader_length_storage_full_2" BEL
        "soc_ethmac_reader_length_storage_full_3" BEL
        "soc_ethmac_reader_length_storage_full_4" BEL
        "soc_ethmac_reader_length_storage_full_5" BEL
        "soc_ethmac_reader_length_storage_full_6" BEL
        "soc_ethmac_reader_length_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_15" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_24" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_26" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_27" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_28" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_29" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_30" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_31" BEL
        "soc_netsoc_sdram_bandwidth_cmd_ready" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_6" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl2_regs0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_mask_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_1" BEL
        "soc_netsoc_ddrphy_record3_wrdata_2" BEL
        "soc_netsoc_ddrphy_record3_wrdata_3" BEL
        "soc_netsoc_ddrphy_record3_wrdata_4" BEL
        "soc_netsoc_ddrphy_record3_wrdata_5" BEL
        "soc_netsoc_ddrphy_record3_wrdata_6" BEL
        "soc_netsoc_ddrphy_record3_wrdata_7" BEL
        "soc_netsoc_ddrphy_record3_wrdata_8" BEL
        "soc_netsoc_ddrphy_record3_wrdata_9" BEL
        "soc_netsoc_ddrphy_record3_wrdata_10" BEL
        "soc_netsoc_ddrphy_record3_wrdata_11" BEL
        "soc_netsoc_ddrphy_record3_wrdata_12" BEL
        "soc_netsoc_ddrphy_record3_wrdata_13" BEL
        "soc_netsoc_ddrphy_record3_wrdata_14" BEL
        "soc_netsoc_ddrphy_record3_wrdata_15" BEL
        "soc_netsoc_ddrphy_record3_wrdata_16" BEL
        "soc_netsoc_ddrphy_record3_wrdata_17" BEL
        "soc_netsoc_ddrphy_record3_wrdata_18" BEL
        "soc_netsoc_ddrphy_record3_wrdata_19" BEL
        "soc_netsoc_ddrphy_record3_wrdata_20" BEL
        "soc_netsoc_ddrphy_record3_wrdata_21" BEL
        "soc_netsoc_ddrphy_record3_wrdata_22" BEL
        "soc_netsoc_ddrphy_record3_wrdata_23" BEL
        "soc_netsoc_ddrphy_record3_wrdata_24" BEL
        "soc_netsoc_ddrphy_record3_wrdata_25" BEL
        "soc_netsoc_ddrphy_record3_wrdata_26" BEL
        "soc_netsoc_ddrphy_record3_wrdata_27" BEL
        "soc_netsoc_ddrphy_record3_wrdata_28" BEL
        "soc_netsoc_ddrphy_record3_wrdata_29" BEL
        "soc_netsoc_ddrphy_record3_wrdata_30" BEL
        "soc_netsoc_ddrphy_record3_wrdata_31" BEL
        "soc_netsoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid5"
        BEL "soc_netsoc_netsoc_uart_phy_tx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_7" BEL
        "vns_xilinxmultiregimpl2_regs1" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_txen" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_rxen" BEL
        "soc_netsoc_netsoc_timer0_value_0" BEL
        "soc_netsoc_netsoc_timer0_value_1" BEL
        "soc_netsoc_netsoc_timer0_value_2" BEL
        "soc_netsoc_netsoc_timer0_value_3" BEL
        "soc_netsoc_netsoc_timer0_value_4" BEL
        "soc_netsoc_netsoc_timer0_value_5" BEL
        "soc_netsoc_netsoc_timer0_value_6" BEL
        "soc_netsoc_netsoc_timer0_value_7" BEL
        "soc_netsoc_netsoc_timer0_value_8" BEL
        "soc_netsoc_netsoc_timer0_value_9" BEL
        "soc_netsoc_netsoc_timer0_value_10" BEL
        "soc_netsoc_netsoc_timer0_value_11" BEL
        "soc_netsoc_netsoc_timer0_value_12" BEL
        "soc_netsoc_netsoc_timer0_value_13" BEL
        "soc_netsoc_netsoc_timer0_value_14" BEL
        "soc_netsoc_netsoc_timer0_value_15" BEL
        "soc_netsoc_netsoc_timer0_value_16" BEL
        "soc_netsoc_netsoc_timer0_value_17" BEL
        "soc_netsoc_netsoc_timer0_value_18" BEL
        "soc_netsoc_netsoc_timer0_value_19" BEL
        "soc_netsoc_netsoc_timer0_value_20" BEL
        "soc_netsoc_netsoc_timer0_value_21" BEL
        "soc_netsoc_netsoc_timer0_value_22" BEL
        "soc_netsoc_netsoc_timer0_value_23" BEL
        "soc_netsoc_netsoc_timer0_value_24" BEL
        "soc_netsoc_netsoc_timer0_value_25" BEL
        "soc_netsoc_netsoc_timer0_value_26" BEL
        "soc_netsoc_netsoc_timer0_value_27" BEL
        "soc_netsoc_netsoc_timer0_value_28" BEL
        "soc_netsoc_netsoc_timer0_value_29" BEL
        "soc_netsoc_netsoc_timer0_value_30" BEL
        "soc_netsoc_netsoc_timer0_value_31" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_7" BEL "soc_netsoc_dqi_0" BEL
        "soc_netsoc_dqi_1" BEL "soc_netsoc_dqi_2" BEL "soc_netsoc_dqi_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_0" BEL
        "soc_netsoc_netsoc_timer0_value_status_1" BEL
        "soc_netsoc_netsoc_timer0_value_status_2" BEL
        "soc_netsoc_netsoc_timer0_value_status_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_4" BEL
        "soc_netsoc_netsoc_timer0_value_status_5" BEL
        "soc_netsoc_netsoc_timer0_value_status_6" BEL
        "soc_netsoc_netsoc_timer0_value_status_7" BEL
        "soc_netsoc_netsoc_timer0_value_status_8" BEL
        "soc_netsoc_netsoc_timer0_value_status_9" BEL
        "soc_netsoc_netsoc_timer0_value_status_10" BEL
        "soc_netsoc_netsoc_timer0_value_status_11" BEL
        "soc_netsoc_netsoc_timer0_value_status_12" BEL
        "soc_netsoc_netsoc_timer0_value_status_13" BEL
        "soc_netsoc_netsoc_timer0_value_status_14" BEL
        "soc_netsoc_netsoc_timer0_value_status_15" BEL
        "soc_netsoc_netsoc_timer0_value_status_16" BEL
        "soc_netsoc_netsoc_timer0_value_status_17" BEL
        "soc_netsoc_netsoc_timer0_value_status_18" BEL
        "soc_netsoc_netsoc_timer0_value_status_19" BEL
        "soc_netsoc_netsoc_timer0_value_status_20" BEL
        "soc_netsoc_netsoc_timer0_value_status_21" BEL
        "soc_netsoc_netsoc_timer0_value_status_22" BEL
        "soc_netsoc_netsoc_timer0_value_status_23" BEL
        "soc_netsoc_netsoc_timer0_value_status_24" BEL
        "soc_netsoc_netsoc_timer0_value_status_25" BEL
        "soc_netsoc_netsoc_timer0_value_status_26" BEL
        "soc_netsoc_netsoc_timer0_value_status_27" BEL
        "soc_netsoc_netsoc_timer0_value_status_28" BEL
        "soc_netsoc_netsoc_timer0_value_status_29" BEL
        "soc_netsoc_netsoc_timer0_value_status_30" BEL
        "soc_netsoc_netsoc_timer0_value_status_31" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_12" BEL
        "soc_netsoc_netsoc_uart_phy_source_valid" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_2" BEL "soc_netsoc_sr_0" BEL
        "soc_netsoc_sr_1" BEL "soc_netsoc_sr_2" BEL "soc_netsoc_sr_3" BEL
        "soc_netsoc_sr_4" BEL "soc_netsoc_sr_5" BEL "soc_netsoc_sr_6" BEL
        "soc_netsoc_sr_7" BEL "soc_netsoc_sr_8" BEL "soc_netsoc_sr_9" BEL
        "soc_netsoc_sr_10" BEL "soc_netsoc_sr_11" BEL "soc_netsoc_sr_12" BEL
        "soc_netsoc_sr_13" BEL "soc_netsoc_sr_14" BEL "soc_netsoc_sr_15" BEL
        "soc_netsoc_sr_16" BEL "soc_netsoc_sr_17" BEL "soc_netsoc_sr_18" BEL
        "soc_netsoc_sr_19" BEL "soc_netsoc_sr_20" BEL "soc_netsoc_sr_21" BEL
        "soc_netsoc_sr_22" BEL "soc_netsoc_sr_23" BEL "soc_netsoc_sr_24" BEL
        "soc_netsoc_sr_25" BEL "soc_netsoc_sr_26" BEL "soc_netsoc_sr_27" BEL
        "soc_netsoc_sr_28" BEL "soc_netsoc_sr_29" BEL "soc_netsoc_sr_30" BEL
        "soc_netsoc_sr_31" BEL "vns_netsoc_interface5_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_0" BEL
        "soc_netsoc_sdram_phaseinjector0_status_1" BEL
        "soc_netsoc_sdram_phaseinjector0_status_2" BEL
        "soc_netsoc_sdram_phaseinjector0_status_3" BEL
        "soc_netsoc_sdram_phaseinjector0_status_4" BEL
        "soc_netsoc_sdram_phaseinjector0_status_5" BEL
        "soc_netsoc_sdram_phaseinjector0_status_6" BEL
        "soc_netsoc_sdram_phaseinjector0_status_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_8" BEL
        "soc_netsoc_sdram_phaseinjector0_status_9" BEL
        "soc_netsoc_sdram_phaseinjector0_status_10" BEL
        "soc_netsoc_sdram_phaseinjector0_status_11" BEL
        "soc_netsoc_sdram_phaseinjector0_status_12" BEL
        "soc_netsoc_sdram_phaseinjector0_status_13" BEL
        "soc_netsoc_sdram_phaseinjector0_status_14" BEL
        "soc_netsoc_sdram_phaseinjector0_status_15" BEL
        "soc_netsoc_sdram_phaseinjector0_status_16" BEL
        "soc_netsoc_sdram_phaseinjector0_status_17" BEL
        "soc_netsoc_sdram_phaseinjector0_status_18" BEL
        "soc_netsoc_sdram_phaseinjector0_status_19" BEL
        "soc_netsoc_sdram_phaseinjector0_status_20" BEL
        "soc_netsoc_sdram_phaseinjector0_status_21" BEL
        "soc_netsoc_sdram_phaseinjector0_status_22" BEL
        "soc_netsoc_sdram_phaseinjector0_status_23" BEL
        "soc_netsoc_sdram_phaseinjector0_status_24" BEL
        "soc_netsoc_sdram_phaseinjector0_status_25" BEL
        "soc_netsoc_sdram_phaseinjector0_status_26" BEL
        "soc_netsoc_sdram_phaseinjector0_status_27" BEL
        "soc_netsoc_sdram_phaseinjector0_status_28" BEL
        "soc_netsoc_sdram_phaseinjector0_status_29" BEL
        "soc_netsoc_sdram_phaseinjector0_status_30" BEL
        "soc_netsoc_sdram_phaseinjector0_status_31" BEL
        "soc_netsoc_sdram_phaseinjector1_status_0" BEL
        "soc_netsoc_sdram_phaseinjector1_status_1" BEL
        "soc_netsoc_sdram_phaseinjector1_status_2" BEL
        "soc_netsoc_sdram_phaseinjector1_status_3" BEL
        "soc_netsoc_sdram_phaseinjector1_status_4" BEL
        "soc_netsoc_sdram_phaseinjector1_status_5" BEL
        "soc_netsoc_sdram_phaseinjector1_status_6" BEL
        "soc_netsoc_sdram_phaseinjector1_status_7" BEL
        "soc_netsoc_sdram_phaseinjector1_status_8" BEL
        "soc_netsoc_sdram_phaseinjector1_status_9" BEL
        "soc_netsoc_sdram_phaseinjector1_status_10" BEL
        "soc_netsoc_sdram_phaseinjector1_status_11" BEL
        "soc_netsoc_sdram_phaseinjector1_status_12" BEL
        "soc_netsoc_sdram_phaseinjector1_status_13" BEL
        "soc_netsoc_sdram_phaseinjector1_status_14" BEL
        "soc_netsoc_sdram_phaseinjector1_status_15" BEL
        "soc_netsoc_sdram_phaseinjector1_status_16" BEL
        "soc_netsoc_sdram_phaseinjector1_status_17" BEL
        "soc_netsoc_sdram_phaseinjector1_status_18" BEL
        "soc_netsoc_sdram_phaseinjector1_status_19" BEL
        "soc_netsoc_sdram_phaseinjector1_status_20" BEL
        "soc_netsoc_sdram_phaseinjector1_status_21" BEL
        "soc_netsoc_sdram_phaseinjector1_status_22" BEL
        "soc_netsoc_sdram_phaseinjector1_status_23" BEL
        "soc_netsoc_sdram_phaseinjector1_status_24" BEL
        "soc_netsoc_sdram_phaseinjector1_status_25" BEL
        "soc_netsoc_sdram_phaseinjector1_status_26" BEL
        "soc_netsoc_sdram_phaseinjector1_status_27" BEL
        "soc_netsoc_sdram_phaseinjector1_status_28" BEL
        "soc_netsoc_sdram_phaseinjector1_status_29" BEL
        "soc_netsoc_sdram_phaseinjector1_status_30" BEL
        "soc_netsoc_sdram_phaseinjector1_status_31" BEL
        "vns_xilinxmultiregimpl6_regs0_0" BEL
        "vns_xilinxmultiregimpl6_regs0_1" BEL
        "vns_xilinxmultiregimpl6_regs0_2" BEL
        "vns_xilinxmultiregimpl6_regs0_3" BEL
        "vns_xilinxmultiregimpl6_regs0_4" BEL
        "vns_xilinxmultiregimpl6_regs0_5" BEL
        "vns_xilinxmultiregimpl6_regs0_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_1" BEL
        "soc_netsoc_ddrphy_record2_wrdata_2" BEL
        "soc_netsoc_ddrphy_record2_wrdata_3" BEL
        "soc_netsoc_ddrphy_record2_wrdata_4" BEL
        "soc_netsoc_ddrphy_record2_wrdata_5" BEL
        "soc_netsoc_ddrphy_record2_wrdata_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_7" BEL
        "soc_netsoc_ddrphy_record2_wrdata_8" BEL
        "soc_netsoc_ddrphy_record2_wrdata_9" BEL
        "soc_netsoc_ddrphy_record2_wrdata_10" BEL
        "soc_netsoc_ddrphy_record2_wrdata_11" BEL
        "soc_netsoc_ddrphy_record2_wrdata_12" BEL
        "soc_netsoc_ddrphy_record2_wrdata_13" BEL
        "soc_netsoc_ddrphy_record2_wrdata_14" BEL
        "soc_netsoc_ddrphy_record2_wrdata_15" BEL
        "soc_netsoc_ddrphy_record2_wrdata_16" BEL
        "soc_netsoc_ddrphy_record2_wrdata_17" BEL
        "soc_netsoc_ddrphy_record2_wrdata_18" BEL
        "soc_netsoc_ddrphy_record2_wrdata_19" BEL
        "soc_netsoc_ddrphy_record2_wrdata_20" BEL
        "soc_netsoc_ddrphy_record2_wrdata_21" BEL
        "soc_netsoc_ddrphy_record2_wrdata_22" BEL
        "soc_netsoc_ddrphy_record2_wrdata_23" BEL
        "soc_netsoc_ddrphy_record2_wrdata_24" BEL
        "soc_netsoc_ddrphy_record2_wrdata_25" BEL
        "soc_netsoc_ddrphy_record2_wrdata_26" BEL
        "soc_netsoc_ddrphy_record2_wrdata_27" BEL
        "soc_netsoc_ddrphy_record2_wrdata_28" BEL
        "soc_netsoc_ddrphy_record2_wrdata_29" BEL
        "soc_netsoc_ddrphy_record2_wrdata_30" BEL
        "soc_netsoc_ddrphy_record2_wrdata_31" BEL
        "vns_xilinxmultiregimpl6_regs1_0" BEL
        "vns_xilinxmultiregimpl6_regs1_1" BEL
        "vns_xilinxmultiregimpl6_regs1_2" BEL
        "vns_xilinxmultiregimpl6_regs1_3" BEL
        "vns_xilinxmultiregimpl6_regs1_4" BEL
        "vns_xilinxmultiregimpl6_regs1_5" BEL
        "vns_xilinxmultiregimpl6_regs1_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_dfi_p0_bank_0" BEL "soc_netsoc_sdram_dfi_p0_bank_1"
        BEL "soc_netsoc_sdram_dfi_p0_bank_2" BEL
        "soc_netsoc_sdram_dfi_p1_bank_0" BEL "soc_netsoc_sdram_dfi_p1_bank_1"
        BEL "soc_netsoc_sdram_dfi_p1_bank_2" BEL
        "soc_netsoc_sdram_bandwidth_cmd_valid" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_netsoc_sdram_dfi_p0_address_0" BEL
        "soc_netsoc_sdram_dfi_p0_address_1" BEL
        "soc_netsoc_sdram_dfi_p0_address_2" BEL
        "soc_netsoc_sdram_dfi_p0_address_3" BEL
        "soc_netsoc_sdram_dfi_p0_address_4" BEL
        "soc_netsoc_sdram_dfi_p0_address_5" BEL
        "soc_netsoc_sdram_dfi_p0_address_6" BEL
        "soc_netsoc_sdram_dfi_p0_address_7" BEL
        "soc_netsoc_sdram_dfi_p0_address_8" BEL
        "soc_netsoc_sdram_dfi_p0_address_9" BEL
        "soc_netsoc_sdram_dfi_p0_address_10" BEL
        "soc_netsoc_sdram_dfi_p0_address_11" BEL
        "soc_netsoc_sdram_dfi_p0_address_12" BEL
        "soc_netsoc_sdram_dfi_p1_address_0" BEL
        "soc_netsoc_sdram_dfi_p1_address_1" BEL
        "soc_netsoc_sdram_dfi_p1_address_2" BEL
        "soc_netsoc_sdram_dfi_p1_address_3" BEL
        "soc_netsoc_sdram_dfi_p1_address_4" BEL
        "soc_netsoc_sdram_dfi_p1_address_5" BEL
        "soc_netsoc_sdram_dfi_p1_address_6" BEL
        "soc_netsoc_sdram_dfi_p1_address_7" BEL
        "soc_netsoc_sdram_dfi_p1_address_8" BEL
        "soc_netsoc_sdram_dfi_p1_address_9" BEL
        "soc_netsoc_sdram_dfi_p1_address_10" BEL
        "soc_netsoc_sdram_dfi_p1_address_11" BEL
        "soc_netsoc_sdram_dfi_p1_address_12" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_7" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd2" BEL
        "vns_liteethphygmiimii_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_5" BEL "soc_netsoc_crg_por_0"
        BEL "soc_netsoc_crg_por_1" BEL "soc_netsoc_crg_por_2" BEL
        "soc_netsoc_crg_por_3" BEL "soc_netsoc_crg_por_4" BEL
        "soc_netsoc_crg_por_5" BEL "soc_netsoc_crg_por_6" BEL
        "soc_netsoc_crg_por_7" BEL "soc_netsoc_crg_por_8" BEL
        "soc_netsoc_crg_por_9" BEL "soc_netsoc_crg_por_10" BEL
        "soc_ethmac_writer_fifo_level_0" BEL "soc_ethmac_writer_fifo_level_1"
        BEL "soc_ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_0" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_1" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_2" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_3" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_4" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_6" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_7" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_8" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_9" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_10" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_11" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_12" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_13" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_14" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_15" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_16" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_17" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_18" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_19" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_20" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_21" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_22" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_23" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_24" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_25" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_26" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_27" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_28" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_29" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_30" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_31" BEL "soc_netsoc_sdram_count_2"
        BEL "soc_netsoc_sdram_count_0" BEL "soc_netsoc_sdram_count_1" BEL
        "soc_netsoc_sdram_count_5" BEL "soc_netsoc_sdram_count_3" BEL
        "soc_netsoc_sdram_count_4" BEL "soc_netsoc_sdram_count_8" BEL
        "soc_netsoc_sdram_count_6" BEL "soc_netsoc_sdram_count_7" BEL
        "soc_netsoc_netsoc_counter_0" BEL "soc_netsoc_netsoc_counter_1" BEL
        "soc_netsoc_sdram_count_9" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_3" BEL "soc_netsoc_dna_cnt_0"
        BEL "soc_netsoc_dna_cnt_1" BEL "soc_netsoc_dna_cnt_2" BEL
        "soc_netsoc_dna_cnt_3" BEL "soc_netsoc_dna_cnt_4" BEL
        "soc_netsoc_dna_cnt_5" BEL "soc_netsoc_dna_cnt_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_23" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_23" BEL
        "soc_ethmac_preamble_errors_status_0" BEL
        "soc_ethmac_preamble_errors_status_1" BEL
        "soc_ethmac_preamble_errors_status_2" BEL
        "soc_ethmac_preamble_errors_status_3" BEL
        "soc_ethmac_preamble_errors_status_4" BEL
        "soc_ethmac_preamble_errors_status_5" BEL
        "soc_ethmac_preamble_errors_status_6" BEL
        "soc_ethmac_preamble_errors_status_7" BEL
        "soc_ethmac_preamble_errors_status_8" BEL
        "soc_ethmac_preamble_errors_status_9" BEL
        "soc_ethmac_preamble_errors_status_10" BEL
        "soc_ethmac_preamble_errors_status_11" BEL
        "soc_ethmac_preamble_errors_status_12" BEL
        "soc_ethmac_preamble_errors_status_13" BEL
        "soc_ethmac_preamble_errors_status_14" BEL
        "soc_ethmac_preamble_errors_status_15" BEL
        "soc_ethmac_preamble_errors_status_16" BEL
        "soc_ethmac_preamble_errors_status_17" BEL
        "soc_ethmac_preamble_errors_status_18" BEL
        "soc_ethmac_preamble_errors_status_19" BEL
        "soc_ethmac_preamble_errors_status_20" BEL
        "soc_ethmac_preamble_errors_status_21" BEL
        "soc_ethmac_preamble_errors_status_22" BEL
        "soc_ethmac_preamble_errors_status_23" BEL
        "soc_ethmac_preamble_errors_status_24" BEL
        "soc_ethmac_preamble_errors_status_25" BEL
        "soc_ethmac_preamble_errors_status_26" BEL
        "soc_ethmac_preamble_errors_status_27" BEL
        "soc_ethmac_preamble_errors_status_28" BEL
        "soc_ethmac_preamble_errors_status_29" BEL
        "soc_ethmac_preamble_errors_status_30" BEL
        "soc_ethmac_preamble_errors_status_31" BEL "soc_ethphy_counter_0" BEL
        "soc_ethphy_counter_1" BEL "soc_ethphy_counter_2" BEL
        "soc_ethphy_counter_3" BEL "soc_ethphy_counter_4" BEL
        "soc_ethphy_counter_5" BEL "soc_ethphy_counter_6" BEL
        "soc_ethphy_counter_7" BEL "soc_ethphy_counter_8" BEL
        "soc_ethmac_crc_errors_status_0" BEL "soc_ethmac_crc_errors_status_1"
        BEL "soc_ethmac_crc_errors_status_2" BEL
        "soc_ethmac_crc_errors_status_3" BEL "soc_ethmac_crc_errors_status_4"
        BEL "soc_ethmac_crc_errors_status_5" BEL
        "soc_ethmac_crc_errors_status_6" BEL "soc_ethmac_crc_errors_status_7"
        BEL "soc_ethmac_crc_errors_status_8" BEL
        "soc_ethmac_crc_errors_status_9" BEL "soc_ethmac_crc_errors_status_10"
        BEL "soc_ethmac_crc_errors_status_11" BEL
        "soc_ethmac_crc_errors_status_12" BEL
        "soc_ethmac_crc_errors_status_13" BEL
        "soc_ethmac_crc_errors_status_14" BEL
        "soc_ethmac_crc_errors_status_15" BEL
        "soc_ethmac_crc_errors_status_16" BEL
        "soc_ethmac_crc_errors_status_17" BEL
        "soc_ethmac_crc_errors_status_18" BEL
        "soc_ethmac_crc_errors_status_19" BEL
        "soc_ethmac_crc_errors_status_20" BEL
        "soc_ethmac_crc_errors_status_21" BEL
        "soc_ethmac_crc_errors_status_22" BEL
        "soc_ethmac_crc_errors_status_23" BEL
        "soc_ethmac_crc_errors_status_24" BEL
        "soc_ethmac_crc_errors_status_25" BEL
        "soc_ethmac_crc_errors_status_26" BEL
        "soc_ethmac_crc_errors_status_27" BEL
        "soc_ethmac_crc_errors_status_28" BEL
        "soc_ethmac_crc_errors_status_29" BEL
        "soc_ethmac_crc_errors_status_30" BEL
        "soc_ethmac_crc_errors_status_31" BEL "soc_ethmac_writer_counter_0"
        BEL "soc_ethmac_writer_counter_1" BEL "soc_ethmac_writer_counter_2"
        BEL "soc_ethmac_writer_counter_3" BEL "soc_ethmac_writer_counter_4"
        BEL "soc_ethmac_writer_counter_5" BEL "soc_ethmac_writer_counter_6"
        BEL "soc_ethmac_writer_counter_7" BEL "soc_ethmac_writer_counter_8"
        BEL "soc_ethmac_writer_counter_9" BEL "soc_ethmac_writer_counter_10"
        BEL "soc_ethmac_writer_counter_11" BEL "soc_ethmac_writer_counter_12"
        BEL "soc_ethmac_writer_counter_13" BEL "soc_ethmac_writer_counter_14"
        BEL "soc_ethmac_writer_counter_15" BEL "soc_ethmac_writer_counter_16"
        BEL "soc_ethmac_writer_counter_17" BEL "soc_ethmac_writer_counter_18"
        BEL "soc_ethmac_writer_counter_19" BEL "soc_ethmac_writer_counter_20"
        BEL "soc_ethmac_writer_counter_21" BEL "soc_ethmac_writer_counter_22"
        BEL "soc_ethmac_writer_counter_23" BEL "soc_ethmac_writer_counter_24"
        BEL "soc_ethmac_writer_counter_25" BEL "soc_ethmac_writer_counter_26"
        BEL "soc_ethmac_writer_counter_27" BEL "soc_ethmac_writer_counter_28"
        BEL "soc_ethmac_writer_counter_29" BEL "soc_ethmac_writer_counter_30"
        BEL "soc_ethmac_writer_counter_31" BEL
        "soc_ethmac_reader_fifo_level_0" BEL "soc_ethmac_reader_fifo_level_1"
        BEL "soc_netsoc_sdram_bankmachine1_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_0" BEL
        "soc_netsoc_sdram_bankmachine0_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_2" BEL
        "soc_netsoc_sdram_bankmachine0_count_0" BEL
        "soc_netsoc_sdram_bankmachine2_count_1" BEL
        "soc_netsoc_sdram_bankmachine0_count_2" BEL
        "soc_netsoc_sdram_bankmachine2_count_0" BEL
        "soc_netsoc_sdram_bankmachine3_count_1" BEL
        "soc_netsoc_sdram_bankmachine2_count_2" BEL
        "soc_netsoc_sdram_bankmachine3_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_1" BEL
        "soc_netsoc_sdram_bankmachine3_count_2" BEL
        "soc_netsoc_sdram_bankmachine4_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_2" BEL
        "soc_netsoc_sdram_bankmachine6_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_0" BEL
        "soc_netsoc_sdram_bankmachine6_count_1" BEL
        "soc_netsoc_sdram_bankmachine6_count_2" BEL
        "soc_netsoc_sdram_bankmachine7_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_1" BEL
        "soc_netsoc_sdram_bankmachine5_count_2" BEL "vns_netsoc_count_0" BEL
        "soc_netsoc_sdram_bankmachine7_count_1" BEL
        "soc_netsoc_sdram_bankmachine7_count_2" BEL "vns_netsoc_count_3" BEL
        "vns_netsoc_count_1" BEL "vns_netsoc_count_2" BEL "vns_netsoc_count_6"
        BEL "vns_netsoc_count_4" BEL "vns_netsoc_count_5" BEL
        "vns_netsoc_count_9" BEL "vns_netsoc_count_7" BEL "vns_netsoc_count_8"
        BEL "vns_netsoc_count_12" BEL "vns_netsoc_count_10" BEL
        "vns_netsoc_count_11" BEL "vns_netsoc_count_15" BEL
        "vns_netsoc_count_13" BEL "vns_netsoc_count_14" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_netsoc_count_16" BEL
        "vns_refresher_state_FSM_FFd2" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd1" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd3" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "soc_ethphy_sys_counter_0" BEL "soc_ethphy_sys_counter_1" BEL
        "soc_ethphy_sys_counter_2" BEL "soc_ethphy_sys_counter_3" BEL
        "soc_ethphy_sys_counter_4" BEL "soc_ethphy_sys_counter_5" BEL
        "soc_ethphy_sys_counter_6" BEL "soc_ethphy_sys_counter_7" BEL
        "soc_ethphy_sys_counter_8" BEL "soc_ethphy_sys_counter_9" BEL
        "soc_ethphy_sys_counter_10" BEL "soc_ethphy_sys_counter_11" BEL
        "soc_ethphy_sys_counter_12" BEL "soc_ethphy_sys_counter_13" BEL
        "soc_ethphy_sys_counter_14" BEL "soc_ethphy_sys_counter_15" BEL
        "soc_ethphy_sys_counter_16" BEL "soc_ethphy_sys_counter_17" BEL
        "soc_ethphy_sys_counter_18" BEL "soc_ethphy_sys_counter_19" BEL
        "soc_ethphy_sys_counter_20" BEL "soc_ethphy_sys_counter_21" BEL
        "soc_ethphy_sys_counter_22" BEL "soc_ethphy_sys_counter_23" BEL
        "inst_LPM_FF_3" BEL "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL
        "inst_LPM_FF_0" PIN "OSERDES2_pins<1>" PIN "OSERDES2_1_pins<1>" PIN
        "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>" PIN "OSERDES2_4_pins<1>"
        PIN "OSERDES2_5_pins<1>" PIN "OSERDES2_6_pins<1>" PIN
        "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>" PIN "OSERDES2_9_pins<1>"
        PIN "OSERDES2_10_pins<1>" PIN "OSERDES2_11_pins<1>" PIN
        "OSERDES2_12_pins<1>" PIN "OSERDES2_13_pins<1>" PIN
        "OSERDES2_14_pins<1>" PIN "OSERDES2_15_pins<1>" PIN
        "OSERDES2_16_pins<1>" PIN "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>"
        PIN "ISERDES2_1_pins<3>" PIN "ISERDES2_2_pins<3>" PIN
        "ISERDES2_3_pins<3>" PIN "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>"
        PIN "ISERDES2_6_pins<3>" PIN "ISERDES2_7_pins<3>" PIN
        "ISERDES2_8_pins<3>" PIN "ISERDES2_9_pins<3>" PIN
        "ISERDES2_10_pins<3>" PIN "ISERDES2_11_pins<3>" PIN
        "ISERDES2_12_pins<3>" PIN "ISERDES2_13_pins<3>" PIN
        "ISERDES2_14_pins<3>" PIN "ISERDES2_15_pins<3>" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_branch_exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_atomic"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_we"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_refill_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_100"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_99"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_98"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_97"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_96"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_95"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_94"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_93"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_92"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_91"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_90"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_89"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_88"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_87"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_86"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_85"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_84"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_83"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_82"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_81"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_80"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_79"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_78"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_77"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_76"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_75"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_74"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_73"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_72"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_71"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_68"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_67"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_66"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_65"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_64"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_63"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_62"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_61"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_60"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_59"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_58"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_57"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_56"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_55"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_54"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_53"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_52"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_51"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_50"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_49"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_48"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_47"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_46"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_45"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_44"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_43"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_42"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_41"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_40"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_39"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_38"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_37"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_36"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_35"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_34"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_33"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_delay_slot"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_stage_exceptions"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_predicted_flag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_sel_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_0"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922_pins<92>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292_pins<110>"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_by_zero_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_0"
        BEL "soc_netsoc_netsoc_uart_phy_rx_busy" BEL
        "soc_netsoc_sdram_cmd_payload_ras" BEL
        "soc_netsoc_netsoc_uart_tx_pending" BEL
        "soc_netsoc_netsoc_uart_phy_tx_busy" BEL "soc_netsoc_dq_oe" BEL
        "soc_netsoc_netsoc_uart_rx_pending" BEL
        "soc_netsoc_netsoc_timer0_zero_pending" BEL
        "soc_netsoc_sdram_bankmachine0_has_openrow" BEL "soc_netsoc_cs_n" BEL
        "soc_netsoc_bus_ack" BEL "soc_netsoc_sdram_bankmachine1_has_openrow"
        BEL "soc_netsoc_sdram_bankmachine2_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine5_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine3_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine4_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine6_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine7_has_openrow" BEL "vns_netsoc_grant" BEL
        "soc_netsoc_sdram_twtrcon_ready" BEL "soc_ethmac_reader_done_pending"
        BEL "serial_tx" BEL "soc_netsoc_sdram_time1_0" BEL
        "soc_netsoc_sdram_time1_1" BEL "soc_netsoc_sdram_time1_2" BEL
        "soc_netsoc_sdram_time1_3" BEL "soc_netsoc_sdram_time0_0" BEL
        "soc_netsoc_sdram_time0_1" BEL "soc_netsoc_sdram_time0_2" BEL
        "soc_netsoc_sdram_time0_3" BEL "soc_netsoc_sdram_time0_4" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ic_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_reserve"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_taken"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_execute_halt"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a"
        BEL "soc_netsoc_clk" BEL "soc_netsoc_netsoc_bus_wishbone_ack" BEL
        "soc_ethmac_writer_storage_full" BEL
        "soc_ethmac_reader_slot_storage_full" BEL
        "soc_ethphy_reset_storage_full" BEL
        "soc_ethmac_reader_eventmanager_storage_full" BEL
        "soc_netsoc_bitbang_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_eventmanager_storage_full" BEL
        "soc_ethphy_mode0" BEL "soc_netsoc_sdram_twtrcon_count" BEL
        "soc_ethmac_writer_fifo_produce" BEL "soc_ethmac_writer_fifo_consume"
        BEL "soc_ethmac_reader_fifo_produce" BEL
        "soc_ethmac_reader_fifo_consume" BEL "soc_ethmac_writer_slot" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/doing_rfe_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o"
        BEL "soc_netsoc_netsoc_sram_bus_ack" BEL "soc_ethmac_sram1_bus_ack1"
        BEL "soc_ethmac_sram0_bus_ack1" BEL "soc_ethmac_slave_sel_r_1" BEL
        "soc_netsoc_netsoc_interface_we" BEL
        "vns_liteethphygmiimii_state_FSM_FFd1" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/spr_bus_ack_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/write_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_neg"
        BEL "soc_netsoc_netsoc_timer0_irq1_FRB" BEL
        "soc_ethmac_writer_fifo_syncfifo_readable1_FRB" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2"
        BEL "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<0>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<1>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<2>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<3>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<4>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<5>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<6>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<7>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<8>_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT111_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT151_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5"
        BEL "soc_netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3"
        BEL "soc_netsoc_ddrphy_rddata_sr_1_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB11" BEL
        "vns_new_master_rdata_valid4_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB2" BEL
        "vns_new_master_rdata_valid4_BRB3" BEL
        "vns_new_master_rdata_valid4_BRB4" BEL
        "vns_new_master_rdata_valid4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB18" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req"
        BEL "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "_n9728<0>_SW0_FRB" BEL "_n1063911_FRB" BEL
        "soc_netsoc_sdram_choose_cmd_grant_soc_netsoc_sdram_choose_cmd_cmd_payload_cas11_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface3_bank_bus_adr[5]_mux_2352_OUT15121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT43111121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT538_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/Mmux_execute_rfa_o25_SW1_FRB"
        BEL "soc_ethphy_storage_full_2" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_mem_4_pins<18>" PIN
        "Mram_mem_4_pins<19>" PIN "Mram_mem_3_pins<18>" PIN
        "Mram_mem_3_pins<19>" PIN "Mram_storage_116_pins<20>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_tag_mem1_pins<10>" PIN "Mram_storage_121_pins<17>" PIN
        "Mram_storage_122_pins<21>" PIN "Mram_storage_115_pins<16>" PIN
        "Mram_tag_mem2_pins<11>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<17>"
        PIN "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid4_BRB0" BEL
        "vns_new_master_rdata_valid4_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB6" BEL
        "vns_new_master_rdata_valid3_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB7" BEL
        "vns_new_master_rdata_valid3_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB8" BEL
        "vns_new_master_rdata_valid3_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB9" BEL
        "vns_new_master_rdata_valid3_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB10" BEL
        "vns_new_master_rdata_valid3_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB11" BEL
        "vns_new_master_rdata_valid3_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB12" BEL
        "vns_new_master_rdata_valid3_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB13" BEL
        "vns_new_master_rdata_valid3_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB14" BEL
        "vns_new_master_rdata_valid3_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB15" BEL
        "vns_new_master_rdata_valid3_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB16" BEL
        "vns_new_master_rdata_valid3_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB17" BEL
        "vns_new_master_rdata_valid3_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB18" BEL
        "vns_new_master_rdata_valid3_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB19" BEL
        "vns_new_master_rdata_valid3_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB20" BEL
        "vns_new_master_rdata_valid3_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB21" BEL
        "vns_new_master_rdata_valid3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB22" BEL
        "vns_new_master_rdata_valid3_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB23" BEL
        "vns_new_master_rdata_valid3_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB24" BEL
        "vns_new_master_rdata_valid3_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB25" BEL
        "vns_new_master_rdata_valid3_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB26" BEL
        "vns_new_master_rdata_valid3_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB27" BEL
        "vns_new_master_rdata_valid3_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB28" BEL
        "vns_new_master_rdata_valid3_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB29" BEL
        "vns_new_master_rdata_valid3_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB30" BEL
        "vns_new_master_rdata_valid3_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB31" BEL
        "vns_new_master_rdata_valid3_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL "sys_rst_shift4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB0" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL "Mram_storage_18/SP"
        BEL "Mram_storage_18/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921_pins<110>";
TIMEGRP soc_netsoc_crg_unbuf_sys = BEL "vns_xilinxmultiregimpl0_regs0" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "vns_xilinxmultiregimpl4_regs0"
        BEL "vns_xilinxmultiregimpl0_regs1" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL
        "soc_ethmac_ps_crc_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl4_regs1" BEL "soc_ethphy_toggle_o_r" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL "soc_netsoc_netsoc_uart_phy_rx_r"
        BEL "soc_netsoc_netsoc_uart_phy_rx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_7" BEL
        "soc_ethmac_ps_preamble_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl3_regs1" BEL "soc_netsoc_netsoc_rom_bus_ack"
        BEL "soc_netsoc_netsoc_bus_wishbone_dat_r_0" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_1" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_2" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_3" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_4" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_5" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_6" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_7" BEL
        "soc_netsoc_netsoc_uart_phy_sink_ready" BEL
        "soc_netsoc_netsoc_uart_rx_old_trigger" BEL
        "soc_netsoc_netsoc_uart_tx_old_trigger" BEL
        "soc_netsoc_netsoc_timer0_zero_old_trigger" BEL
        "soc_netsoc_ddrphy_phase_sys" BEL "soc_netsoc_ddrphy_wrdata_en_d" BEL
        "soc_netsoc_ddrphy_drive_dq_n1" BEL "soc_netsoc_sdram_cmd_payload_cas"
        BEL "soc_netsoc_ddrphy_rddata_sr_0" BEL
        "soc_netsoc_sdram_cmd_payload_a_10" BEL
        "soc_netsoc_sdram_cmd_payload_we" BEL "soc_netsoc_sdram_seq_done" BEL
        "vns_new_master_wdata_ready" BEL "soc_ethmac_reader_last_d" BEL
        "soc_ethmac_sram0_bus_ack0" BEL "soc_ethmac_sram1_bus_ack0" BEL
        "soc_ethmac_slave_sel_r_0" BEL "soc_ethmac_slave_sel_r_2" BEL
        "soc_ethmac_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_0" BEL
        "vns_netsoc_slave_sel_r_1" BEL "vns_netsoc_slave_sel_r_2" BEL
        "vns_netsoc_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_4" BEL
        "vns_netsoc_slave_sel_r_5" BEL "vns_netsoc_sel_r" BEL
        "soc_netsoc_sdram_dfi_p0_cas_n" BEL "soc_netsoc_sdram_dfi_p1_cas_n"
        BEL "soc_netsoc_sdram_dfi_p0_ras_n" BEL "soc_netsoc_sdram_dfi_p0_we_n"
        BEL "soc_netsoc_sdram_dfi_p1_ras_n" BEL "soc_netsoc_sdram_dfi_p1_we_n"
        BEL "soc_netsoc_counter_0" BEL "soc_netsoc_counter_1" BEL
        "soc_netsoc_counter_2" BEL "soc_netsoc_counter_3" BEL
        "soc_netsoc_counter_4" BEL "soc_netsoc_counter_5" BEL
        "soc_netsoc_counter_6" BEL "soc_netsoc_counter_7" BEL
        "soc_netsoc_sdram_counter_0" BEL "soc_netsoc_sdram_counter_1" BEL
        "soc_netsoc_sdram_counter_2" BEL "soc_netsoc_sdram_counter_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_ethmac_writer_errors_status_0" BEL
        "soc_ethmac_writer_errors_status_1" BEL
        "soc_ethmac_writer_errors_status_2" BEL
        "soc_ethmac_writer_errors_status_3" BEL
        "soc_ethmac_writer_errors_status_4" BEL
        "soc_ethmac_writer_errors_status_5" BEL
        "soc_ethmac_writer_errors_status_6" BEL
        "soc_ethmac_writer_errors_status_7" BEL
        "soc_ethmac_writer_errors_status_8" BEL
        "soc_ethmac_writer_errors_status_9" BEL
        "soc_ethmac_writer_errors_status_10" BEL
        "soc_ethmac_writer_errors_status_11" BEL
        "soc_ethmac_writer_errors_status_12" BEL
        "soc_ethmac_writer_errors_status_13" BEL
        "soc_ethmac_writer_errors_status_14" BEL
        "soc_ethmac_writer_errors_status_15" BEL
        "soc_ethmac_writer_errors_status_16" BEL
        "soc_ethmac_writer_errors_status_17" BEL
        "soc_ethmac_writer_errors_status_18" BEL
        "soc_ethmac_writer_errors_status_19" BEL
        "soc_ethmac_writer_errors_status_20" BEL
        "soc_ethmac_writer_errors_status_21" BEL
        "soc_ethmac_writer_errors_status_22" BEL
        "soc_ethmac_writer_errors_status_23" BEL
        "soc_ethmac_writer_errors_status_24" BEL
        "soc_ethmac_writer_errors_status_25" BEL
        "soc_ethmac_writer_errors_status_26" BEL
        "soc_ethmac_writer_errors_status_27" BEL
        "soc_ethmac_writer_errors_status_28" BEL
        "soc_ethmac_writer_errors_status_29" BEL
        "soc_ethmac_writer_errors_status_30" BEL
        "soc_ethmac_writer_errors_status_31" BEL
        "soc_netsoc_sdram_bandwidth_period" BEL
        "soc_netsoc_sdram_bandwidth_counter_1" BEL
        "soc_netsoc_sdram_bandwidth_counter_2" BEL
        "soc_netsoc_sdram_bandwidth_counter_3" BEL
        "soc_netsoc_sdram_bandwidth_counter_4" BEL
        "soc_netsoc_sdram_bandwidth_counter_5" BEL
        "soc_netsoc_sdram_bandwidth_counter_6" BEL
        "soc_netsoc_sdram_bandwidth_counter_7" BEL
        "soc_netsoc_sdram_bandwidth_counter_8" BEL
        "soc_netsoc_sdram_bandwidth_counter_9" BEL
        "soc_netsoc_sdram_bandwidth_counter_10" BEL
        "soc_netsoc_sdram_bandwidth_counter_11" BEL
        "soc_netsoc_sdram_bandwidth_counter_12" BEL
        "soc_netsoc_sdram_bandwidth_counter_13" BEL
        "soc_netsoc_sdram_bandwidth_counter_14" BEL
        "soc_netsoc_sdram_bandwidth_counter_15" BEL
        "soc_netsoc_sdram_bandwidth_counter_16" BEL
        "soc_netsoc_sdram_bandwidth_counter_17" BEL
        "soc_netsoc_sdram_bandwidth_counter_18" BEL
        "soc_netsoc_sdram_bandwidth_counter_19" BEL
        "soc_netsoc_sdram_bandwidth_counter_20" BEL
        "soc_netsoc_sdram_bandwidth_counter_21" BEL
        "soc_netsoc_sdram_bandwidth_counter_22" BEL
        "soc_netsoc_sdram_bandwidth_counter_23" BEL
        "vns_xilinxmultiregimpl7_regs0_0" BEL
        "vns_xilinxmultiregimpl7_regs0_1" BEL
        "vns_xilinxmultiregimpl7_regs0_2" BEL
        "vns_xilinxmultiregimpl7_regs0_3" BEL
        "vns_xilinxmultiregimpl7_regs0_4" BEL
        "vns_xilinxmultiregimpl7_regs0_5" BEL
        "vns_xilinxmultiregimpl7_regs0_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_0" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_1" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_2" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_3" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_4" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_5" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_7" BEL
        "vns_xilinxmultiregimpl7_regs1_0" BEL
        "vns_xilinxmultiregimpl7_regs1_1" BEL
        "vns_xilinxmultiregimpl7_regs1_2" BEL
        "vns_xilinxmultiregimpl7_regs1_3" BEL
        "vns_xilinxmultiregimpl7_regs1_4" BEL
        "vns_xilinxmultiregimpl7_regs1_5" BEL
        "vns_xilinxmultiregimpl7_regs1_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_0" BEL
        "soc_netsoc_netsoc_interface_dat_w_1" BEL
        "soc_netsoc_netsoc_interface_dat_w_2" BEL
        "soc_netsoc_netsoc_interface_dat_w_3" BEL
        "soc_netsoc_netsoc_interface_dat_w_4" BEL
        "soc_netsoc_netsoc_interface_dat_w_5" BEL
        "soc_netsoc_netsoc_interface_dat_w_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_7" BEL
        "soc_netsoc_netsoc_interface_adr_0" BEL
        "soc_netsoc_netsoc_interface_adr_1" BEL
        "soc_netsoc_netsoc_interface_adr_2" BEL
        "soc_netsoc_netsoc_interface_adr_3" BEL
        "soc_netsoc_netsoc_interface_adr_4" BEL
        "soc_netsoc_netsoc_interface_adr_5" BEL
        "soc_netsoc_netsoc_interface_adr_9" BEL
        "soc_netsoc_netsoc_interface_adr_10" BEL
        "soc_netsoc_netsoc_interface_adr_11" BEL
        "soc_netsoc_netsoc_interface_adr_12" BEL
        "soc_netsoc_netsoc_interface_adr_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_netsoc_dna_status_0" BEL
        "soc_netsoc_dna_status_1" BEL "soc_netsoc_dna_status_2" BEL
        "soc_netsoc_dna_status_3" BEL "soc_netsoc_dna_status_4" BEL
        "soc_netsoc_dna_status_5" BEL "soc_netsoc_dna_status_6" BEL
        "soc_netsoc_dna_status_7" BEL "soc_netsoc_dna_status_8" BEL
        "soc_netsoc_dna_status_9" BEL "soc_netsoc_dna_status_10" BEL
        "soc_netsoc_dna_status_11" BEL "soc_netsoc_dna_status_12" BEL
        "soc_netsoc_dna_status_13" BEL "soc_netsoc_dna_status_14" BEL
        "soc_netsoc_dna_status_15" BEL "soc_netsoc_dna_status_16" BEL
        "soc_netsoc_dna_status_17" BEL "soc_netsoc_dna_status_18" BEL
        "soc_netsoc_dna_status_19" BEL "soc_netsoc_dna_status_20" BEL
        "soc_netsoc_dna_status_21" BEL "soc_netsoc_dna_status_22" BEL
        "soc_netsoc_dna_status_23" BEL "soc_netsoc_dna_status_24" BEL
        "soc_netsoc_dna_status_25" BEL "soc_netsoc_dna_status_26" BEL
        "soc_netsoc_dna_status_27" BEL "soc_netsoc_dna_status_28" BEL
        "soc_netsoc_dna_status_29" BEL "soc_netsoc_dna_status_30" BEL
        "soc_netsoc_dna_status_31" BEL "soc_netsoc_dna_status_32" BEL
        "soc_netsoc_dna_status_33" BEL "soc_netsoc_dna_status_34" BEL
        "soc_netsoc_dna_status_35" BEL "soc_netsoc_dna_status_36" BEL
        "soc_netsoc_dna_status_37" BEL "soc_netsoc_dna_status_38" BEL
        "soc_netsoc_dna_status_39" BEL "soc_netsoc_dna_status_40" BEL
        "soc_netsoc_dna_status_41" BEL "soc_netsoc_dna_status_42" BEL
        "soc_netsoc_dna_status_43" BEL "soc_netsoc_dna_status_44" BEL
        "soc_netsoc_dna_status_45" BEL "soc_netsoc_dna_status_46" BEL
        "soc_netsoc_dna_status_47" BEL "soc_netsoc_dna_status_48" BEL
        "soc_netsoc_dna_status_49" BEL "soc_netsoc_dna_status_50" BEL
        "soc_netsoc_dna_status_51" BEL "soc_netsoc_dna_status_52" BEL
        "soc_netsoc_dna_status_53" BEL "soc_netsoc_dna_status_54" BEL
        "soc_netsoc_dna_status_55" BEL "soc_netsoc_dna_status_56" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_31" BEL
        "soc_ethmac_reader_counter_2" BEL "soc_ethmac_reader_counter_3" BEL
        "soc_ethmac_reader_counter_4" BEL "soc_ethmac_reader_counter_5" BEL
        "soc_ethmac_reader_counter_6" BEL "soc_ethmac_reader_counter_7" BEL
        "soc_ethmac_reader_counter_8" BEL "soc_ethmac_reader_counter_9" BEL
        "soc_ethmac_reader_counter_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_27" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_30" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_29" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_26" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_24" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_22" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_19" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_15" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_17" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_16" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_8" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_13" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_11" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_7" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_2" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_9" BEL
        "soc_ethmac_reader_length_storage_full_10" BEL
        "soc_ethmac_reader_length_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_ethphy_storage_full_0" BEL "soc_ethphy_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_0" BEL
        "soc_netsoc_sdram_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_2" BEL
        "soc_netsoc_sdram_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_0" BEL
        "soc_netsoc_bitbang_storage_full_1" BEL
        "soc_netsoc_bitbang_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_storage_full_0" BEL
        "soc_netsoc_netsoc_uart_storage_full_1" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_19" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_23" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_20" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_17" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_16" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_10" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_14" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_12" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_9" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_28" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_21" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_20" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_12" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_18" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_14" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_6" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_9" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_3" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_22" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_21" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_13" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_18" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_11" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_8" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_7" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_6" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_2" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_ethmac_reader_length_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_1" BEL
        "soc_ethmac_reader_length_storage_full_2" BEL
        "soc_ethmac_reader_length_storage_full_3" BEL
        "soc_ethmac_reader_length_storage_full_4" BEL
        "soc_ethmac_reader_length_storage_full_5" BEL
        "soc_ethmac_reader_length_storage_full_6" BEL
        "soc_ethmac_reader_length_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_15" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_24" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_26" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_27" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_28" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_29" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_30" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_31" BEL
        "soc_netsoc_sdram_bandwidth_cmd_ready" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_6" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl2_regs0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_mask_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_1" BEL
        "soc_netsoc_ddrphy_record3_wrdata_2" BEL
        "soc_netsoc_ddrphy_record3_wrdata_3" BEL
        "soc_netsoc_ddrphy_record3_wrdata_4" BEL
        "soc_netsoc_ddrphy_record3_wrdata_5" BEL
        "soc_netsoc_ddrphy_record3_wrdata_6" BEL
        "soc_netsoc_ddrphy_record3_wrdata_7" BEL
        "soc_netsoc_ddrphy_record3_wrdata_8" BEL
        "soc_netsoc_ddrphy_record3_wrdata_9" BEL
        "soc_netsoc_ddrphy_record3_wrdata_10" BEL
        "soc_netsoc_ddrphy_record3_wrdata_11" BEL
        "soc_netsoc_ddrphy_record3_wrdata_12" BEL
        "soc_netsoc_ddrphy_record3_wrdata_13" BEL
        "soc_netsoc_ddrphy_record3_wrdata_14" BEL
        "soc_netsoc_ddrphy_record3_wrdata_15" BEL
        "soc_netsoc_ddrphy_record3_wrdata_16" BEL
        "soc_netsoc_ddrphy_record3_wrdata_17" BEL
        "soc_netsoc_ddrphy_record3_wrdata_18" BEL
        "soc_netsoc_ddrphy_record3_wrdata_19" BEL
        "soc_netsoc_ddrphy_record3_wrdata_20" BEL
        "soc_netsoc_ddrphy_record3_wrdata_21" BEL
        "soc_netsoc_ddrphy_record3_wrdata_22" BEL
        "soc_netsoc_ddrphy_record3_wrdata_23" BEL
        "soc_netsoc_ddrphy_record3_wrdata_24" BEL
        "soc_netsoc_ddrphy_record3_wrdata_25" BEL
        "soc_netsoc_ddrphy_record3_wrdata_26" BEL
        "soc_netsoc_ddrphy_record3_wrdata_27" BEL
        "soc_netsoc_ddrphy_record3_wrdata_28" BEL
        "soc_netsoc_ddrphy_record3_wrdata_29" BEL
        "soc_netsoc_ddrphy_record3_wrdata_30" BEL
        "soc_netsoc_ddrphy_record3_wrdata_31" BEL
        "soc_netsoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid5"
        BEL "soc_netsoc_netsoc_uart_phy_tx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_7" BEL
        "vns_xilinxmultiregimpl2_regs1" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_txen" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_rxen" BEL
        "soc_netsoc_netsoc_timer0_value_0" BEL
        "soc_netsoc_netsoc_timer0_value_1" BEL
        "soc_netsoc_netsoc_timer0_value_2" BEL
        "soc_netsoc_netsoc_timer0_value_3" BEL
        "soc_netsoc_netsoc_timer0_value_4" BEL
        "soc_netsoc_netsoc_timer0_value_5" BEL
        "soc_netsoc_netsoc_timer0_value_6" BEL
        "soc_netsoc_netsoc_timer0_value_7" BEL
        "soc_netsoc_netsoc_timer0_value_8" BEL
        "soc_netsoc_netsoc_timer0_value_9" BEL
        "soc_netsoc_netsoc_timer0_value_10" BEL
        "soc_netsoc_netsoc_timer0_value_11" BEL
        "soc_netsoc_netsoc_timer0_value_12" BEL
        "soc_netsoc_netsoc_timer0_value_13" BEL
        "soc_netsoc_netsoc_timer0_value_14" BEL
        "soc_netsoc_netsoc_timer0_value_15" BEL
        "soc_netsoc_netsoc_timer0_value_16" BEL
        "soc_netsoc_netsoc_timer0_value_17" BEL
        "soc_netsoc_netsoc_timer0_value_18" BEL
        "soc_netsoc_netsoc_timer0_value_19" BEL
        "soc_netsoc_netsoc_timer0_value_20" BEL
        "soc_netsoc_netsoc_timer0_value_21" BEL
        "soc_netsoc_netsoc_timer0_value_22" BEL
        "soc_netsoc_netsoc_timer0_value_23" BEL
        "soc_netsoc_netsoc_timer0_value_24" BEL
        "soc_netsoc_netsoc_timer0_value_25" BEL
        "soc_netsoc_netsoc_timer0_value_26" BEL
        "soc_netsoc_netsoc_timer0_value_27" BEL
        "soc_netsoc_netsoc_timer0_value_28" BEL
        "soc_netsoc_netsoc_timer0_value_29" BEL
        "soc_netsoc_netsoc_timer0_value_30" BEL
        "soc_netsoc_netsoc_timer0_value_31" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_7" BEL "soc_netsoc_dqi_0" BEL
        "soc_netsoc_dqi_1" BEL "soc_netsoc_dqi_2" BEL "soc_netsoc_dqi_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_0" BEL
        "soc_netsoc_netsoc_timer0_value_status_1" BEL
        "soc_netsoc_netsoc_timer0_value_status_2" BEL
        "soc_netsoc_netsoc_timer0_value_status_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_4" BEL
        "soc_netsoc_netsoc_timer0_value_status_5" BEL
        "soc_netsoc_netsoc_timer0_value_status_6" BEL
        "soc_netsoc_netsoc_timer0_value_status_7" BEL
        "soc_netsoc_netsoc_timer0_value_status_8" BEL
        "soc_netsoc_netsoc_timer0_value_status_9" BEL
        "soc_netsoc_netsoc_timer0_value_status_10" BEL
        "soc_netsoc_netsoc_timer0_value_status_11" BEL
        "soc_netsoc_netsoc_timer0_value_status_12" BEL
        "soc_netsoc_netsoc_timer0_value_status_13" BEL
        "soc_netsoc_netsoc_timer0_value_status_14" BEL
        "soc_netsoc_netsoc_timer0_value_status_15" BEL
        "soc_netsoc_netsoc_timer0_value_status_16" BEL
        "soc_netsoc_netsoc_timer0_value_status_17" BEL
        "soc_netsoc_netsoc_timer0_value_status_18" BEL
        "soc_netsoc_netsoc_timer0_value_status_19" BEL
        "soc_netsoc_netsoc_timer0_value_status_20" BEL
        "soc_netsoc_netsoc_timer0_value_status_21" BEL
        "soc_netsoc_netsoc_timer0_value_status_22" BEL
        "soc_netsoc_netsoc_timer0_value_status_23" BEL
        "soc_netsoc_netsoc_timer0_value_status_24" BEL
        "soc_netsoc_netsoc_timer0_value_status_25" BEL
        "soc_netsoc_netsoc_timer0_value_status_26" BEL
        "soc_netsoc_netsoc_timer0_value_status_27" BEL
        "soc_netsoc_netsoc_timer0_value_status_28" BEL
        "soc_netsoc_netsoc_timer0_value_status_29" BEL
        "soc_netsoc_netsoc_timer0_value_status_30" BEL
        "soc_netsoc_netsoc_timer0_value_status_31" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_12" BEL
        "soc_netsoc_netsoc_uart_phy_source_valid" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_2" BEL "soc_netsoc_sr_0" BEL
        "soc_netsoc_sr_1" BEL "soc_netsoc_sr_2" BEL "soc_netsoc_sr_3" BEL
        "soc_netsoc_sr_4" BEL "soc_netsoc_sr_5" BEL "soc_netsoc_sr_6" BEL
        "soc_netsoc_sr_7" BEL "soc_netsoc_sr_8" BEL "soc_netsoc_sr_9" BEL
        "soc_netsoc_sr_10" BEL "soc_netsoc_sr_11" BEL "soc_netsoc_sr_12" BEL
        "soc_netsoc_sr_13" BEL "soc_netsoc_sr_14" BEL "soc_netsoc_sr_15" BEL
        "soc_netsoc_sr_16" BEL "soc_netsoc_sr_17" BEL "soc_netsoc_sr_18" BEL
        "soc_netsoc_sr_19" BEL "soc_netsoc_sr_20" BEL "soc_netsoc_sr_21" BEL
        "soc_netsoc_sr_22" BEL "soc_netsoc_sr_23" BEL "soc_netsoc_sr_24" BEL
        "soc_netsoc_sr_25" BEL "soc_netsoc_sr_26" BEL "soc_netsoc_sr_27" BEL
        "soc_netsoc_sr_28" BEL "soc_netsoc_sr_29" BEL "soc_netsoc_sr_30" BEL
        "soc_netsoc_sr_31" BEL "vns_netsoc_interface5_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_0" BEL
        "soc_netsoc_sdram_phaseinjector0_status_1" BEL
        "soc_netsoc_sdram_phaseinjector0_status_2" BEL
        "soc_netsoc_sdram_phaseinjector0_status_3" BEL
        "soc_netsoc_sdram_phaseinjector0_status_4" BEL
        "soc_netsoc_sdram_phaseinjector0_status_5" BEL
        "soc_netsoc_sdram_phaseinjector0_status_6" BEL
        "soc_netsoc_sdram_phaseinjector0_status_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_8" BEL
        "soc_netsoc_sdram_phaseinjector0_status_9" BEL
        "soc_netsoc_sdram_phaseinjector0_status_10" BEL
        "soc_netsoc_sdram_phaseinjector0_status_11" BEL
        "soc_netsoc_sdram_phaseinjector0_status_12" BEL
        "soc_netsoc_sdram_phaseinjector0_status_13" BEL
        "soc_netsoc_sdram_phaseinjector0_status_14" BEL
        "soc_netsoc_sdram_phaseinjector0_status_15" BEL
        "soc_netsoc_sdram_phaseinjector0_status_16" BEL
        "soc_netsoc_sdram_phaseinjector0_status_17" BEL
        "soc_netsoc_sdram_phaseinjector0_status_18" BEL
        "soc_netsoc_sdram_phaseinjector0_status_19" BEL
        "soc_netsoc_sdram_phaseinjector0_status_20" BEL
        "soc_netsoc_sdram_phaseinjector0_status_21" BEL
        "soc_netsoc_sdram_phaseinjector0_status_22" BEL
        "soc_netsoc_sdram_phaseinjector0_status_23" BEL
        "soc_netsoc_sdram_phaseinjector0_status_24" BEL
        "soc_netsoc_sdram_phaseinjector0_status_25" BEL
        "soc_netsoc_sdram_phaseinjector0_status_26" BEL
        "soc_netsoc_sdram_phaseinjector0_status_27" BEL
        "soc_netsoc_sdram_phaseinjector0_status_28" BEL
        "soc_netsoc_sdram_phaseinjector0_status_29" BEL
        "soc_netsoc_sdram_phaseinjector0_status_30" BEL
        "soc_netsoc_sdram_phaseinjector0_status_31" BEL
        "soc_netsoc_sdram_phaseinjector1_status_0" BEL
        "soc_netsoc_sdram_phaseinjector1_status_1" BEL
        "soc_netsoc_sdram_phaseinjector1_status_2" BEL
        "soc_netsoc_sdram_phaseinjector1_status_3" BEL
        "soc_netsoc_sdram_phaseinjector1_status_4" BEL
        "soc_netsoc_sdram_phaseinjector1_status_5" BEL
        "soc_netsoc_sdram_phaseinjector1_status_6" BEL
        "soc_netsoc_sdram_phaseinjector1_status_7" BEL
        "soc_netsoc_sdram_phaseinjector1_status_8" BEL
        "soc_netsoc_sdram_phaseinjector1_status_9" BEL
        "soc_netsoc_sdram_phaseinjector1_status_10" BEL
        "soc_netsoc_sdram_phaseinjector1_status_11" BEL
        "soc_netsoc_sdram_phaseinjector1_status_12" BEL
        "soc_netsoc_sdram_phaseinjector1_status_13" BEL
        "soc_netsoc_sdram_phaseinjector1_status_14" BEL
        "soc_netsoc_sdram_phaseinjector1_status_15" BEL
        "soc_netsoc_sdram_phaseinjector1_status_16" BEL
        "soc_netsoc_sdram_phaseinjector1_status_17" BEL
        "soc_netsoc_sdram_phaseinjector1_status_18" BEL
        "soc_netsoc_sdram_phaseinjector1_status_19" BEL
        "soc_netsoc_sdram_phaseinjector1_status_20" BEL
        "soc_netsoc_sdram_phaseinjector1_status_21" BEL
        "soc_netsoc_sdram_phaseinjector1_status_22" BEL
        "soc_netsoc_sdram_phaseinjector1_status_23" BEL
        "soc_netsoc_sdram_phaseinjector1_status_24" BEL
        "soc_netsoc_sdram_phaseinjector1_status_25" BEL
        "soc_netsoc_sdram_phaseinjector1_status_26" BEL
        "soc_netsoc_sdram_phaseinjector1_status_27" BEL
        "soc_netsoc_sdram_phaseinjector1_status_28" BEL
        "soc_netsoc_sdram_phaseinjector1_status_29" BEL
        "soc_netsoc_sdram_phaseinjector1_status_30" BEL
        "soc_netsoc_sdram_phaseinjector1_status_31" BEL
        "vns_xilinxmultiregimpl6_regs0_0" BEL
        "vns_xilinxmultiregimpl6_regs0_1" BEL
        "vns_xilinxmultiregimpl6_regs0_2" BEL
        "vns_xilinxmultiregimpl6_regs0_3" BEL
        "vns_xilinxmultiregimpl6_regs0_4" BEL
        "vns_xilinxmultiregimpl6_regs0_5" BEL
        "vns_xilinxmultiregimpl6_regs0_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_1" BEL
        "soc_netsoc_ddrphy_record2_wrdata_2" BEL
        "soc_netsoc_ddrphy_record2_wrdata_3" BEL
        "soc_netsoc_ddrphy_record2_wrdata_4" BEL
        "soc_netsoc_ddrphy_record2_wrdata_5" BEL
        "soc_netsoc_ddrphy_record2_wrdata_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_7" BEL
        "soc_netsoc_ddrphy_record2_wrdata_8" BEL
        "soc_netsoc_ddrphy_record2_wrdata_9" BEL
        "soc_netsoc_ddrphy_record2_wrdata_10" BEL
        "soc_netsoc_ddrphy_record2_wrdata_11" BEL
        "soc_netsoc_ddrphy_record2_wrdata_12" BEL
        "soc_netsoc_ddrphy_record2_wrdata_13" BEL
        "soc_netsoc_ddrphy_record2_wrdata_14" BEL
        "soc_netsoc_ddrphy_record2_wrdata_15" BEL
        "soc_netsoc_ddrphy_record2_wrdata_16" BEL
        "soc_netsoc_ddrphy_record2_wrdata_17" BEL
        "soc_netsoc_ddrphy_record2_wrdata_18" BEL
        "soc_netsoc_ddrphy_record2_wrdata_19" BEL
        "soc_netsoc_ddrphy_record2_wrdata_20" BEL
        "soc_netsoc_ddrphy_record2_wrdata_21" BEL
        "soc_netsoc_ddrphy_record2_wrdata_22" BEL
        "soc_netsoc_ddrphy_record2_wrdata_23" BEL
        "soc_netsoc_ddrphy_record2_wrdata_24" BEL
        "soc_netsoc_ddrphy_record2_wrdata_25" BEL
        "soc_netsoc_ddrphy_record2_wrdata_26" BEL
        "soc_netsoc_ddrphy_record2_wrdata_27" BEL
        "soc_netsoc_ddrphy_record2_wrdata_28" BEL
        "soc_netsoc_ddrphy_record2_wrdata_29" BEL
        "soc_netsoc_ddrphy_record2_wrdata_30" BEL
        "soc_netsoc_ddrphy_record2_wrdata_31" BEL
        "vns_xilinxmultiregimpl6_regs1_0" BEL
        "vns_xilinxmultiregimpl6_regs1_1" BEL
        "vns_xilinxmultiregimpl6_regs1_2" BEL
        "vns_xilinxmultiregimpl6_regs1_3" BEL
        "vns_xilinxmultiregimpl6_regs1_4" BEL
        "vns_xilinxmultiregimpl6_regs1_5" BEL
        "vns_xilinxmultiregimpl6_regs1_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_dfi_p0_bank_0" BEL "soc_netsoc_sdram_dfi_p0_bank_1"
        BEL "soc_netsoc_sdram_dfi_p0_bank_2" BEL
        "soc_netsoc_sdram_dfi_p1_bank_0" BEL "soc_netsoc_sdram_dfi_p1_bank_1"
        BEL "soc_netsoc_sdram_dfi_p1_bank_2" BEL
        "soc_netsoc_sdram_bandwidth_cmd_valid" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_netsoc_sdram_dfi_p0_address_0" BEL
        "soc_netsoc_sdram_dfi_p0_address_1" BEL
        "soc_netsoc_sdram_dfi_p0_address_2" BEL
        "soc_netsoc_sdram_dfi_p0_address_3" BEL
        "soc_netsoc_sdram_dfi_p0_address_4" BEL
        "soc_netsoc_sdram_dfi_p0_address_5" BEL
        "soc_netsoc_sdram_dfi_p0_address_6" BEL
        "soc_netsoc_sdram_dfi_p0_address_7" BEL
        "soc_netsoc_sdram_dfi_p0_address_8" BEL
        "soc_netsoc_sdram_dfi_p0_address_9" BEL
        "soc_netsoc_sdram_dfi_p0_address_10" BEL
        "soc_netsoc_sdram_dfi_p0_address_11" BEL
        "soc_netsoc_sdram_dfi_p0_address_12" BEL
        "soc_netsoc_sdram_dfi_p1_address_0" BEL
        "soc_netsoc_sdram_dfi_p1_address_1" BEL
        "soc_netsoc_sdram_dfi_p1_address_2" BEL
        "soc_netsoc_sdram_dfi_p1_address_3" BEL
        "soc_netsoc_sdram_dfi_p1_address_4" BEL
        "soc_netsoc_sdram_dfi_p1_address_5" BEL
        "soc_netsoc_sdram_dfi_p1_address_6" BEL
        "soc_netsoc_sdram_dfi_p1_address_7" BEL
        "soc_netsoc_sdram_dfi_p1_address_8" BEL
        "soc_netsoc_sdram_dfi_p1_address_9" BEL
        "soc_netsoc_sdram_dfi_p1_address_10" BEL
        "soc_netsoc_sdram_dfi_p1_address_11" BEL
        "soc_netsoc_sdram_dfi_p1_address_12" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_7" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd2" BEL
        "vns_liteethphygmiimii_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_5" BEL "soc_netsoc_crg_por_0"
        BEL "soc_netsoc_crg_por_1" BEL "soc_netsoc_crg_por_2" BEL
        "soc_netsoc_crg_por_3" BEL "soc_netsoc_crg_por_4" BEL
        "soc_netsoc_crg_por_5" BEL "soc_netsoc_crg_por_6" BEL
        "soc_netsoc_crg_por_7" BEL "soc_netsoc_crg_por_8" BEL
        "soc_netsoc_crg_por_9" BEL "soc_netsoc_crg_por_10" BEL
        "soc_ethmac_writer_fifo_level_0" BEL "soc_ethmac_writer_fifo_level_1"
        BEL "soc_ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_0" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_1" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_2" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_3" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_4" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_6" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_7" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_8" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_9" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_10" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_11" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_12" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_13" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_14" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_15" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_16" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_17" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_18" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_19" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_20" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_21" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_22" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_23" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_24" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_25" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_26" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_27" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_28" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_29" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_30" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_31" BEL "soc_netsoc_sdram_count_2"
        BEL "soc_netsoc_sdram_count_0" BEL "soc_netsoc_sdram_count_1" BEL
        "soc_netsoc_sdram_count_5" BEL "soc_netsoc_sdram_count_3" BEL
        "soc_netsoc_sdram_count_4" BEL "soc_netsoc_sdram_count_8" BEL
        "soc_netsoc_sdram_count_6" BEL "soc_netsoc_sdram_count_7" BEL
        "soc_netsoc_netsoc_counter_0" BEL "soc_netsoc_netsoc_counter_1" BEL
        "soc_netsoc_sdram_count_9" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_3" BEL "soc_netsoc_dna_cnt_0"
        BEL "soc_netsoc_dna_cnt_1" BEL "soc_netsoc_dna_cnt_2" BEL
        "soc_netsoc_dna_cnt_3" BEL "soc_netsoc_dna_cnt_4" BEL
        "soc_netsoc_dna_cnt_5" BEL "soc_netsoc_dna_cnt_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_23" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_23" BEL
        "soc_ethmac_preamble_errors_status_0" BEL
        "soc_ethmac_preamble_errors_status_1" BEL
        "soc_ethmac_preamble_errors_status_2" BEL
        "soc_ethmac_preamble_errors_status_3" BEL
        "soc_ethmac_preamble_errors_status_4" BEL
        "soc_ethmac_preamble_errors_status_5" BEL
        "soc_ethmac_preamble_errors_status_6" BEL
        "soc_ethmac_preamble_errors_status_7" BEL
        "soc_ethmac_preamble_errors_status_8" BEL
        "soc_ethmac_preamble_errors_status_9" BEL
        "soc_ethmac_preamble_errors_status_10" BEL
        "soc_ethmac_preamble_errors_status_11" BEL
        "soc_ethmac_preamble_errors_status_12" BEL
        "soc_ethmac_preamble_errors_status_13" BEL
        "soc_ethmac_preamble_errors_status_14" BEL
        "soc_ethmac_preamble_errors_status_15" BEL
        "soc_ethmac_preamble_errors_status_16" BEL
        "soc_ethmac_preamble_errors_status_17" BEL
        "soc_ethmac_preamble_errors_status_18" BEL
        "soc_ethmac_preamble_errors_status_19" BEL
        "soc_ethmac_preamble_errors_status_20" BEL
        "soc_ethmac_preamble_errors_status_21" BEL
        "soc_ethmac_preamble_errors_status_22" BEL
        "soc_ethmac_preamble_errors_status_23" BEL
        "soc_ethmac_preamble_errors_status_24" BEL
        "soc_ethmac_preamble_errors_status_25" BEL
        "soc_ethmac_preamble_errors_status_26" BEL
        "soc_ethmac_preamble_errors_status_27" BEL
        "soc_ethmac_preamble_errors_status_28" BEL
        "soc_ethmac_preamble_errors_status_29" BEL
        "soc_ethmac_preamble_errors_status_30" BEL
        "soc_ethmac_preamble_errors_status_31" BEL "soc_ethphy_counter_0" BEL
        "soc_ethphy_counter_1" BEL "soc_ethphy_counter_2" BEL
        "soc_ethphy_counter_3" BEL "soc_ethphy_counter_4" BEL
        "soc_ethphy_counter_5" BEL "soc_ethphy_counter_6" BEL
        "soc_ethphy_counter_7" BEL "soc_ethphy_counter_8" BEL
        "soc_ethmac_crc_errors_status_0" BEL "soc_ethmac_crc_errors_status_1"
        BEL "soc_ethmac_crc_errors_status_2" BEL
        "soc_ethmac_crc_errors_status_3" BEL "soc_ethmac_crc_errors_status_4"
        BEL "soc_ethmac_crc_errors_status_5" BEL
        "soc_ethmac_crc_errors_status_6" BEL "soc_ethmac_crc_errors_status_7"
        BEL "soc_ethmac_crc_errors_status_8" BEL
        "soc_ethmac_crc_errors_status_9" BEL "soc_ethmac_crc_errors_status_10"
        BEL "soc_ethmac_crc_errors_status_11" BEL
        "soc_ethmac_crc_errors_status_12" BEL
        "soc_ethmac_crc_errors_status_13" BEL
        "soc_ethmac_crc_errors_status_14" BEL
        "soc_ethmac_crc_errors_status_15" BEL
        "soc_ethmac_crc_errors_status_16" BEL
        "soc_ethmac_crc_errors_status_17" BEL
        "soc_ethmac_crc_errors_status_18" BEL
        "soc_ethmac_crc_errors_status_19" BEL
        "soc_ethmac_crc_errors_status_20" BEL
        "soc_ethmac_crc_errors_status_21" BEL
        "soc_ethmac_crc_errors_status_22" BEL
        "soc_ethmac_crc_errors_status_23" BEL
        "soc_ethmac_crc_errors_status_24" BEL
        "soc_ethmac_crc_errors_status_25" BEL
        "soc_ethmac_crc_errors_status_26" BEL
        "soc_ethmac_crc_errors_status_27" BEL
        "soc_ethmac_crc_errors_status_28" BEL
        "soc_ethmac_crc_errors_status_29" BEL
        "soc_ethmac_crc_errors_status_30" BEL
        "soc_ethmac_crc_errors_status_31" BEL "soc_ethmac_writer_counter_0"
        BEL "soc_ethmac_writer_counter_1" BEL "soc_ethmac_writer_counter_2"
        BEL "soc_ethmac_writer_counter_3" BEL "soc_ethmac_writer_counter_4"
        BEL "soc_ethmac_writer_counter_5" BEL "soc_ethmac_writer_counter_6"
        BEL "soc_ethmac_writer_counter_7" BEL "soc_ethmac_writer_counter_8"
        BEL "soc_ethmac_writer_counter_9" BEL "soc_ethmac_writer_counter_10"
        BEL "soc_ethmac_writer_counter_11" BEL "soc_ethmac_writer_counter_12"
        BEL "soc_ethmac_writer_counter_13" BEL "soc_ethmac_writer_counter_14"
        BEL "soc_ethmac_writer_counter_15" BEL "soc_ethmac_writer_counter_16"
        BEL "soc_ethmac_writer_counter_17" BEL "soc_ethmac_writer_counter_18"
        BEL "soc_ethmac_writer_counter_19" BEL "soc_ethmac_writer_counter_20"
        BEL "soc_ethmac_writer_counter_21" BEL "soc_ethmac_writer_counter_22"
        BEL "soc_ethmac_writer_counter_23" BEL "soc_ethmac_writer_counter_24"
        BEL "soc_ethmac_writer_counter_25" BEL "soc_ethmac_writer_counter_26"
        BEL "soc_ethmac_writer_counter_27" BEL "soc_ethmac_writer_counter_28"
        BEL "soc_ethmac_writer_counter_29" BEL "soc_ethmac_writer_counter_30"
        BEL "soc_ethmac_writer_counter_31" BEL
        "soc_ethmac_reader_fifo_level_0" BEL "soc_ethmac_reader_fifo_level_1"
        BEL "soc_netsoc_sdram_bankmachine1_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_0" BEL
        "soc_netsoc_sdram_bankmachine0_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_2" BEL
        "soc_netsoc_sdram_bankmachine0_count_0" BEL
        "soc_netsoc_sdram_bankmachine2_count_1" BEL
        "soc_netsoc_sdram_bankmachine0_count_2" BEL
        "soc_netsoc_sdram_bankmachine2_count_0" BEL
        "soc_netsoc_sdram_bankmachine3_count_1" BEL
        "soc_netsoc_sdram_bankmachine2_count_2" BEL
        "soc_netsoc_sdram_bankmachine3_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_1" BEL
        "soc_netsoc_sdram_bankmachine3_count_2" BEL
        "soc_netsoc_sdram_bankmachine4_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_2" BEL
        "soc_netsoc_sdram_bankmachine6_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_0" BEL
        "soc_netsoc_sdram_bankmachine6_count_1" BEL
        "soc_netsoc_sdram_bankmachine6_count_2" BEL
        "soc_netsoc_sdram_bankmachine7_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_1" BEL
        "soc_netsoc_sdram_bankmachine5_count_2" BEL "vns_netsoc_count_0" BEL
        "soc_netsoc_sdram_bankmachine7_count_1" BEL
        "soc_netsoc_sdram_bankmachine7_count_2" BEL "vns_netsoc_count_3" BEL
        "vns_netsoc_count_1" BEL "vns_netsoc_count_2" BEL "vns_netsoc_count_6"
        BEL "vns_netsoc_count_4" BEL "vns_netsoc_count_5" BEL
        "vns_netsoc_count_9" BEL "vns_netsoc_count_7" BEL "vns_netsoc_count_8"
        BEL "vns_netsoc_count_12" BEL "vns_netsoc_count_10" BEL
        "vns_netsoc_count_11" BEL "vns_netsoc_count_15" BEL
        "vns_netsoc_count_13" BEL "vns_netsoc_count_14" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_netsoc_count_16" BEL
        "vns_refresher_state_FSM_FFd2" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd1" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd3" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "soc_ethphy_sys_counter_0" BEL "soc_ethphy_sys_counter_1" BEL
        "soc_ethphy_sys_counter_2" BEL "soc_ethphy_sys_counter_3" BEL
        "soc_ethphy_sys_counter_4" BEL "soc_ethphy_sys_counter_5" BEL
        "soc_ethphy_sys_counter_6" BEL "soc_ethphy_sys_counter_7" BEL
        "soc_ethphy_sys_counter_8" BEL "soc_ethphy_sys_counter_9" BEL
        "soc_ethphy_sys_counter_10" BEL "soc_ethphy_sys_counter_11" BEL
        "soc_ethphy_sys_counter_12" BEL "soc_ethphy_sys_counter_13" BEL
        "soc_ethphy_sys_counter_14" BEL "soc_ethphy_sys_counter_15" BEL
        "soc_ethphy_sys_counter_16" BEL "soc_ethphy_sys_counter_17" BEL
        "soc_ethphy_sys_counter_18" BEL "soc_ethphy_sys_counter_19" BEL
        "soc_ethphy_sys_counter_20" BEL "soc_ethphy_sys_counter_21" BEL
        "soc_ethphy_sys_counter_22" BEL "soc_ethphy_sys_counter_23" BEL
        "inst_LPM_FF_3" BEL "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL
        "inst_LPM_FF_0" BEL "sys_bufg" PIN "OSERDES2_pins<1>" PIN
        "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>"
        PIN "OSERDES2_4_pins<1>" PIN "OSERDES2_5_pins<1>" PIN
        "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>"
        PIN "OSERDES2_9_pins<1>" PIN "OSERDES2_10_pins<1>" PIN
        "OSERDES2_11_pins<1>" PIN "OSERDES2_12_pins<1>" PIN
        "OSERDES2_13_pins<1>" PIN "OSERDES2_14_pins<1>" PIN
        "OSERDES2_15_pins<1>" PIN "OSERDES2_16_pins<1>" PIN
        "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>" PIN "ISERDES2_1_pins<3>"
        PIN "ISERDES2_2_pins<3>" PIN "ISERDES2_3_pins<3>" PIN
        "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>" PIN "ISERDES2_6_pins<3>"
        PIN "ISERDES2_7_pins<3>" PIN "ISERDES2_8_pins<3>" PIN
        "ISERDES2_9_pins<3>" PIN "ISERDES2_10_pins<3>" PIN
        "ISERDES2_11_pins<3>" PIN "ISERDES2_12_pins<3>" PIN
        "ISERDES2_13_pins<3>" PIN "ISERDES2_14_pins<3>" PIN
        "ISERDES2_15_pins<3>" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_branch_exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_atomic"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_we"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_refill_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_100"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_99"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_98"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_97"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_96"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_95"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_94"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_93"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_92"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_91"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_90"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_89"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_88"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_87"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_86"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_85"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_84"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_83"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_82"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_81"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_80"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_79"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_78"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_77"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_76"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_75"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_74"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_73"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_72"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_71"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_68"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_67"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_66"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_65"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_64"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_63"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_62"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_61"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_60"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_59"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_58"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_57"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_56"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_55"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_54"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_53"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_52"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_51"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_50"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_49"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_48"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_47"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_46"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_45"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_44"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_43"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_42"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_41"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_40"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_39"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_38"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_37"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_36"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_35"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_34"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_33"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_delay_slot"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_stage_exceptions"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_predicted_flag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_sel_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_0"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922_pins<92>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292_pins<110>"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_by_zero_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_0"
        BEL "soc_netsoc_netsoc_uart_phy_rx_busy" BEL
        "soc_netsoc_sdram_cmd_payload_ras" BEL
        "soc_netsoc_netsoc_uart_tx_pending" BEL
        "soc_netsoc_netsoc_uart_phy_tx_busy" BEL "soc_netsoc_dq_oe" BEL
        "soc_netsoc_netsoc_uart_rx_pending" BEL
        "soc_netsoc_netsoc_timer0_zero_pending" BEL
        "soc_netsoc_sdram_bankmachine0_has_openrow" BEL "soc_netsoc_cs_n" BEL
        "soc_netsoc_bus_ack" BEL "soc_netsoc_sdram_bankmachine1_has_openrow"
        BEL "soc_netsoc_sdram_bankmachine2_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine5_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine3_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine4_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine6_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine7_has_openrow" BEL "vns_netsoc_grant" BEL
        "soc_netsoc_sdram_twtrcon_ready" BEL "soc_ethmac_reader_done_pending"
        BEL "serial_tx" BEL "soc_netsoc_sdram_time1_0" BEL
        "soc_netsoc_sdram_time1_1" BEL "soc_netsoc_sdram_time1_2" BEL
        "soc_netsoc_sdram_time1_3" BEL "soc_netsoc_sdram_time0_0" BEL
        "soc_netsoc_sdram_time0_1" BEL "soc_netsoc_sdram_time0_2" BEL
        "soc_netsoc_sdram_time0_3" BEL "soc_netsoc_sdram_time0_4" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ic_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_reserve"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_taken"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_execute_halt"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a"
        BEL "soc_netsoc_clk" BEL "soc_netsoc_netsoc_bus_wishbone_ack" BEL
        "soc_ethmac_writer_storage_full" BEL
        "soc_ethmac_reader_slot_storage_full" BEL
        "soc_ethphy_reset_storage_full" BEL
        "soc_ethmac_reader_eventmanager_storage_full" BEL
        "soc_netsoc_bitbang_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_eventmanager_storage_full" BEL
        "soc_ethphy_mode0" BEL "soc_netsoc_sdram_twtrcon_count" BEL
        "soc_ethmac_writer_fifo_produce" BEL "soc_ethmac_writer_fifo_consume"
        BEL "soc_ethmac_reader_fifo_produce" BEL
        "soc_ethmac_reader_fifo_consume" BEL "soc_ethmac_writer_slot" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/doing_rfe_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o"
        BEL "soc_netsoc_netsoc_sram_bus_ack" BEL "soc_ethmac_sram1_bus_ack1"
        BEL "soc_ethmac_sram0_bus_ack1" BEL "soc_ethmac_slave_sel_r_1" BEL
        "soc_netsoc_netsoc_interface_we" BEL
        "vns_liteethphygmiimii_state_FSM_FFd1" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/spr_bus_ack_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/write_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_neg"
        BEL "soc_netsoc_netsoc_timer0_irq1_FRB" BEL
        "soc_ethmac_writer_fifo_syncfifo_readable1_FRB" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2"
        BEL "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<0>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<1>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<2>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<3>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<4>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<5>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<6>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<7>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<8>_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT111_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT151_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5"
        BEL "soc_netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3"
        BEL "soc_netsoc_ddrphy_rddata_sr_1_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB11" BEL
        "vns_new_master_rdata_valid4_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB2" BEL
        "vns_new_master_rdata_valid4_BRB3" BEL
        "vns_new_master_rdata_valid4_BRB4" BEL
        "vns_new_master_rdata_valid4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB18" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req"
        BEL "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "_n9728<0>_SW0_FRB" BEL "_n1063911_FRB" BEL
        "soc_netsoc_sdram_choose_cmd_grant_soc_netsoc_sdram_choose_cmd_cmd_payload_cas11_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface3_bank_bus_adr[5]_mux_2352_OUT15121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT43111121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT538_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/Mmux_execute_rfa_o25_SW1_FRB"
        BEL "soc_ethphy_storage_full_2" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_mem_4_pins<18>" PIN
        "Mram_mem_4_pins<19>" PIN "Mram_mem_3_pins<18>" PIN
        "Mram_mem_3_pins<19>" PIN "Mram_storage_116_pins<20>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_tag_mem1_pins<10>" PIN "Mram_storage_121_pins<17>" PIN
        "Mram_storage_122_pins<21>" PIN "Mram_storage_115_pins<16>" PIN
        "Mram_tag_mem2_pins<11>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<17>"
        PIN "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid4_BRB0" BEL
        "vns_new_master_rdata_valid4_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB6" BEL
        "vns_new_master_rdata_valid3_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB7" BEL
        "vns_new_master_rdata_valid3_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB8" BEL
        "vns_new_master_rdata_valid3_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB9" BEL
        "vns_new_master_rdata_valid3_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB10" BEL
        "vns_new_master_rdata_valid3_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB11" BEL
        "vns_new_master_rdata_valid3_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB12" BEL
        "vns_new_master_rdata_valid3_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB13" BEL
        "vns_new_master_rdata_valid3_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB14" BEL
        "vns_new_master_rdata_valid3_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB15" BEL
        "vns_new_master_rdata_valid3_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB16" BEL
        "vns_new_master_rdata_valid3_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB17" BEL
        "vns_new_master_rdata_valid3_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB18" BEL
        "vns_new_master_rdata_valid3_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB19" BEL
        "vns_new_master_rdata_valid3_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB20" BEL
        "vns_new_master_rdata_valid3_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB21" BEL
        "vns_new_master_rdata_valid3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB22" BEL
        "vns_new_master_rdata_valid3_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB23" BEL
        "vns_new_master_rdata_valid3_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB24" BEL
        "vns_new_master_rdata_valid3_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB25" BEL
        "vns_new_master_rdata_valid3_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB26" BEL
        "vns_new_master_rdata_valid3_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB27" BEL
        "vns_new_master_rdata_valid3_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB28" BEL
        "vns_new_master_rdata_valid3_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB29" BEL
        "vns_new_master_rdata_valid3_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB30" BEL
        "vns_new_master_rdata_valid3_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB31" BEL
        "vns_new_master_rdata_valid3_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL "sys_rst_shift4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB0" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL "Mram_storage_18/SP"
        BEL "Mram_storage_18/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921_pins<110>";
TIMEGRP soc_netsoc_crg_unbuf_sys_0 = BEL "vns_xilinxmultiregimpl0_regs0" BEL
        "vns_xilinxmultiregimpl1_regs0" BEL "vns_xilinxmultiregimpl4_regs0"
        BEL "vns_xilinxmultiregimpl0_regs1" BEL
        "vns_xilinxmultiregimpl3_regs0" BEL
        "soc_ethmac_ps_crc_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl4_regs1" BEL "soc_ethphy_toggle_o_r" BEL
        "vns_xilinxmultiregimpl1_regs1" BEL "soc_netsoc_netsoc_uart_phy_rx_r"
        BEL "soc_netsoc_netsoc_uart_phy_rx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_rx_reg_7" BEL
        "soc_ethmac_ps_preamble_error_toggle_o_r" BEL
        "vns_xilinxmultiregimpl3_regs1" BEL "soc_netsoc_netsoc_rom_bus_ack"
        BEL "soc_netsoc_netsoc_bus_wishbone_dat_r_0" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_1" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_2" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_3" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_4" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_5" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_6" BEL
        "soc_netsoc_netsoc_bus_wishbone_dat_r_7" BEL
        "soc_netsoc_netsoc_uart_phy_sink_ready" BEL
        "soc_netsoc_netsoc_uart_rx_old_trigger" BEL
        "soc_netsoc_netsoc_uart_tx_old_trigger" BEL
        "soc_netsoc_netsoc_timer0_zero_old_trigger" BEL
        "soc_netsoc_ddrphy_phase_sys" BEL "soc_netsoc_ddrphy_wrdata_en_d" BEL
        "soc_netsoc_ddrphy_drive_dq_n1" BEL "soc_netsoc_sdram_cmd_payload_cas"
        BEL "soc_netsoc_ddrphy_rddata_sr_0" BEL
        "soc_netsoc_sdram_cmd_payload_a_10" BEL
        "soc_netsoc_sdram_cmd_payload_we" BEL "soc_netsoc_sdram_seq_done" BEL
        "vns_new_master_wdata_ready" BEL "soc_ethmac_reader_last_d" BEL
        "soc_ethmac_sram0_bus_ack0" BEL "soc_ethmac_sram1_bus_ack0" BEL
        "soc_ethmac_slave_sel_r_0" BEL "soc_ethmac_slave_sel_r_2" BEL
        "soc_ethmac_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_0" BEL
        "vns_netsoc_slave_sel_r_1" BEL "vns_netsoc_slave_sel_r_2" BEL
        "vns_netsoc_slave_sel_r_3" BEL "vns_netsoc_slave_sel_r_4" BEL
        "vns_netsoc_slave_sel_r_5" BEL "vns_netsoc_sel_r" BEL
        "soc_netsoc_sdram_dfi_p0_cas_n" BEL "soc_netsoc_sdram_dfi_p1_cas_n"
        BEL "soc_netsoc_sdram_dfi_p0_ras_n" BEL "soc_netsoc_sdram_dfi_p0_we_n"
        BEL "soc_netsoc_sdram_dfi_p1_ras_n" BEL "soc_netsoc_sdram_dfi_p1_we_n"
        BEL "soc_netsoc_counter_0" BEL "soc_netsoc_counter_1" BEL
        "soc_netsoc_counter_2" BEL "soc_netsoc_counter_3" BEL
        "soc_netsoc_counter_4" BEL "soc_netsoc_counter_5" BEL
        "soc_netsoc_counter_6" BEL "soc_netsoc_counter_7" BEL
        "soc_netsoc_sdram_counter_0" BEL "soc_netsoc_sdram_counter_1" BEL
        "soc_netsoc_sdram_counter_2" BEL "soc_netsoc_sdram_counter_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_valid_n" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_valid_n" BEL
        "soc_ethmac_writer_errors_status_0" BEL
        "soc_ethmac_writer_errors_status_1" BEL
        "soc_ethmac_writer_errors_status_2" BEL
        "soc_ethmac_writer_errors_status_3" BEL
        "soc_ethmac_writer_errors_status_4" BEL
        "soc_ethmac_writer_errors_status_5" BEL
        "soc_ethmac_writer_errors_status_6" BEL
        "soc_ethmac_writer_errors_status_7" BEL
        "soc_ethmac_writer_errors_status_8" BEL
        "soc_ethmac_writer_errors_status_9" BEL
        "soc_ethmac_writer_errors_status_10" BEL
        "soc_ethmac_writer_errors_status_11" BEL
        "soc_ethmac_writer_errors_status_12" BEL
        "soc_ethmac_writer_errors_status_13" BEL
        "soc_ethmac_writer_errors_status_14" BEL
        "soc_ethmac_writer_errors_status_15" BEL
        "soc_ethmac_writer_errors_status_16" BEL
        "soc_ethmac_writer_errors_status_17" BEL
        "soc_ethmac_writer_errors_status_18" BEL
        "soc_ethmac_writer_errors_status_19" BEL
        "soc_ethmac_writer_errors_status_20" BEL
        "soc_ethmac_writer_errors_status_21" BEL
        "soc_ethmac_writer_errors_status_22" BEL
        "soc_ethmac_writer_errors_status_23" BEL
        "soc_ethmac_writer_errors_status_24" BEL
        "soc_ethmac_writer_errors_status_25" BEL
        "soc_ethmac_writer_errors_status_26" BEL
        "soc_ethmac_writer_errors_status_27" BEL
        "soc_ethmac_writer_errors_status_28" BEL
        "soc_ethmac_writer_errors_status_29" BEL
        "soc_ethmac_writer_errors_status_30" BEL
        "soc_ethmac_writer_errors_status_31" BEL
        "soc_netsoc_sdram_bandwidth_period" BEL
        "soc_netsoc_sdram_bandwidth_counter_1" BEL
        "soc_netsoc_sdram_bandwidth_counter_2" BEL
        "soc_netsoc_sdram_bandwidth_counter_3" BEL
        "soc_netsoc_sdram_bandwidth_counter_4" BEL
        "soc_netsoc_sdram_bandwidth_counter_5" BEL
        "soc_netsoc_sdram_bandwidth_counter_6" BEL
        "soc_netsoc_sdram_bandwidth_counter_7" BEL
        "soc_netsoc_sdram_bandwidth_counter_8" BEL
        "soc_netsoc_sdram_bandwidth_counter_9" BEL
        "soc_netsoc_sdram_bandwidth_counter_10" BEL
        "soc_netsoc_sdram_bandwidth_counter_11" BEL
        "soc_netsoc_sdram_bandwidth_counter_12" BEL
        "soc_netsoc_sdram_bandwidth_counter_13" BEL
        "soc_netsoc_sdram_bandwidth_counter_14" BEL
        "soc_netsoc_sdram_bandwidth_counter_15" BEL
        "soc_netsoc_sdram_bandwidth_counter_16" BEL
        "soc_netsoc_sdram_bandwidth_counter_17" BEL
        "soc_netsoc_sdram_bandwidth_counter_18" BEL
        "soc_netsoc_sdram_bandwidth_counter_19" BEL
        "soc_netsoc_sdram_bandwidth_counter_20" BEL
        "soc_netsoc_sdram_bandwidth_counter_21" BEL
        "soc_netsoc_sdram_bandwidth_counter_22" BEL
        "soc_netsoc_sdram_bandwidth_counter_23" BEL
        "vns_xilinxmultiregimpl7_regs0_0" BEL
        "vns_xilinxmultiregimpl7_regs0_1" BEL
        "vns_xilinxmultiregimpl7_regs0_2" BEL
        "vns_xilinxmultiregimpl7_regs0_3" BEL
        "vns_xilinxmultiregimpl7_regs0_4" BEL
        "vns_xilinxmultiregimpl7_regs0_5" BEL
        "vns_xilinxmultiregimpl7_regs0_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_0" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_1" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_2" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_3" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_4" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_5" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_6" BEL
        "soc_netsoc_netsoc_uart_phy_source_payload_data_7" BEL
        "vns_xilinxmultiregimpl7_regs1_0" BEL
        "vns_xilinxmultiregimpl7_regs1_1" BEL
        "vns_xilinxmultiregimpl7_regs1_2" BEL
        "vns_xilinxmultiregimpl7_regs1_3" BEL
        "vns_xilinxmultiregimpl7_regs1_4" BEL
        "vns_xilinxmultiregimpl7_regs1_5" BEL
        "vns_xilinxmultiregimpl7_regs1_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_0" BEL
        "soc_netsoc_netsoc_interface_dat_w_1" BEL
        "soc_netsoc_netsoc_interface_dat_w_2" BEL
        "soc_netsoc_netsoc_interface_dat_w_3" BEL
        "soc_netsoc_netsoc_interface_dat_w_4" BEL
        "soc_netsoc_netsoc_interface_dat_w_5" BEL
        "soc_netsoc_netsoc_interface_dat_w_6" BEL
        "soc_netsoc_netsoc_interface_dat_w_7" BEL
        "soc_netsoc_netsoc_interface_adr_0" BEL
        "soc_netsoc_netsoc_interface_adr_1" BEL
        "soc_netsoc_netsoc_interface_adr_2" BEL
        "soc_netsoc_netsoc_interface_adr_3" BEL
        "soc_netsoc_netsoc_interface_adr_4" BEL
        "soc_netsoc_netsoc_interface_adr_5" BEL
        "soc_netsoc_netsoc_interface_adr_9" BEL
        "soc_netsoc_netsoc_interface_adr_10" BEL
        "soc_netsoc_netsoc_interface_adr_11" BEL
        "soc_netsoc_netsoc_interface_adr_12" BEL
        "soc_netsoc_netsoc_interface_adr_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_rx_31" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_r_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_r_23" BEL "memadr_2_0" BEL
        "memadr_2_1" BEL "memadr_2_2" BEL "soc_netsoc_dna_status_0" BEL
        "soc_netsoc_dna_status_1" BEL "soc_netsoc_dna_status_2" BEL
        "soc_netsoc_dna_status_3" BEL "soc_netsoc_dna_status_4" BEL
        "soc_netsoc_dna_status_5" BEL "soc_netsoc_dna_status_6" BEL
        "soc_netsoc_dna_status_7" BEL "soc_netsoc_dna_status_8" BEL
        "soc_netsoc_dna_status_9" BEL "soc_netsoc_dna_status_10" BEL
        "soc_netsoc_dna_status_11" BEL "soc_netsoc_dna_status_12" BEL
        "soc_netsoc_dna_status_13" BEL "soc_netsoc_dna_status_14" BEL
        "soc_netsoc_dna_status_15" BEL "soc_netsoc_dna_status_16" BEL
        "soc_netsoc_dna_status_17" BEL "soc_netsoc_dna_status_18" BEL
        "soc_netsoc_dna_status_19" BEL "soc_netsoc_dna_status_20" BEL
        "soc_netsoc_dna_status_21" BEL "soc_netsoc_dna_status_22" BEL
        "soc_netsoc_dna_status_23" BEL "soc_netsoc_dna_status_24" BEL
        "soc_netsoc_dna_status_25" BEL "soc_netsoc_dna_status_26" BEL
        "soc_netsoc_dna_status_27" BEL "soc_netsoc_dna_status_28" BEL
        "soc_netsoc_dna_status_29" BEL "soc_netsoc_dna_status_30" BEL
        "soc_netsoc_dna_status_31" BEL "soc_netsoc_dna_status_32" BEL
        "soc_netsoc_dna_status_33" BEL "soc_netsoc_dna_status_34" BEL
        "soc_netsoc_dna_status_35" BEL "soc_netsoc_dna_status_36" BEL
        "soc_netsoc_dna_status_37" BEL "soc_netsoc_dna_status_38" BEL
        "soc_netsoc_dna_status_39" BEL "soc_netsoc_dna_status_40" BEL
        "soc_netsoc_dna_status_41" BEL "soc_netsoc_dna_status_42" BEL
        "soc_netsoc_dna_status_43" BEL "soc_netsoc_dna_status_44" BEL
        "soc_netsoc_dna_status_45" BEL "soc_netsoc_dna_status_46" BEL
        "soc_netsoc_dna_status_47" BEL "soc_netsoc_dna_status_48" BEL
        "soc_netsoc_dna_status_49" BEL "soc_netsoc_dna_status_50" BEL
        "soc_netsoc_dna_status_51" BEL "soc_netsoc_dna_status_52" BEL
        "soc_netsoc_dna_status_53" BEL "soc_netsoc_dna_status_54" BEL
        "soc_netsoc_dna_status_55" BEL "soc_netsoc_dna_status_56" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_status_23" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_status_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_31" BEL
        "soc_ethmac_reader_counter_2" BEL "soc_ethmac_reader_counter_3" BEL
        "soc_ethmac_reader_counter_4" BEL "soc_ethmac_reader_counter_5" BEL
        "soc_ethmac_reader_counter_6" BEL "soc_ethmac_reader_counter_7" BEL
        "soc_ethmac_reader_counter_8" BEL "soc_ethmac_reader_counter_9" BEL
        "soc_ethmac_reader_counter_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_27" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_30" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_29" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_23" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_26" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_24" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_22" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_19" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_15" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_17" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_16" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_8" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_13" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_11" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_7" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_2" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_9" BEL
        "soc_ethmac_reader_length_storage_full_10" BEL
        "soc_ethmac_reader_length_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_command_storage_full_5" BEL
        "soc_ethphy_storage_full_0" BEL "soc_ethphy_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_0" BEL
        "soc_netsoc_sdram_storage_full_1" BEL
        "soc_netsoc_sdram_storage_full_2" BEL
        "soc_netsoc_sdram_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_baddress_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_command_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_baddress_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_0" BEL
        "soc_netsoc_bitbang_storage_full_1" BEL
        "soc_netsoc_bitbang_storage_full_2" BEL
        "soc_netsoc_bitbang_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_storage_full_0" BEL
        "soc_netsoc_netsoc_uart_storage_full_1" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_19" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_23" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_20" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_17" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_16" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_10" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_14" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_12" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_9" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_1" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_28" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_21" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_20" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_12" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_18" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_14" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_6" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_10" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_9" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_3" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_5" BEL
        "soc_netsoc_netsoc_ctrl_storage_full_4" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_22" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_21" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_13" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_18" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_11" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_8" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_3" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_7" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_6" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_2" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_31" BEL
        "soc_ethmac_reader_length_storage_full_0" BEL
        "soc_ethmac_reader_length_storage_full_1" BEL
        "soc_ethmac_reader_length_storage_full_2" BEL
        "soc_ethmac_reader_length_storage_full_3" BEL
        "soc_ethmac_reader_length_storage_full_4" BEL
        "soc_ethmac_reader_length_storage_full_5" BEL
        "soc_ethmac_reader_length_storage_full_6" BEL
        "soc_ethmac_reader_length_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector0_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_16" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_17" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_18" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_19" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_20" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_21" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_22" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_23" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_address_storage_full_7" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_24" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_25" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_26" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_27" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_28" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_29" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_30" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_31" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_8" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_9" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_10" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_11" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_12" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_13" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_14" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_15" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_0" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_1" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_2" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_3" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_4" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_5" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_6" BEL
        "soc_netsoc_sdram_phaseinjector1_wrdata_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_15" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_load_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_24" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_25" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_26" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_27" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_28" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_29" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_30" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_31" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_0" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_1" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_2" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_3" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_4" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_5" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_6" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_7" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_16" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_17" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_18" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_19" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_20" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_21" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_22" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_23" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_8" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_9" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_10" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_11" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_12" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_13" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_14" BEL
        "soc_netsoc_netsoc_timer0_reload_storage_full_15" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_24" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_25" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_26" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_27" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_28" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_29" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_30" BEL
        "soc_netsoc_netsoc_uart_phy_storage_full_31" BEL
        "soc_netsoc_sdram_bandwidth_cmd_ready" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_5" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_6" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_5" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_6" BEL
        "vns_xilinxmultiregimpl2_regs0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_mask_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_0" BEL
        "soc_netsoc_ddrphy_record3_wrdata_1" BEL
        "soc_netsoc_ddrphy_record3_wrdata_2" BEL
        "soc_netsoc_ddrphy_record3_wrdata_3" BEL
        "soc_netsoc_ddrphy_record3_wrdata_4" BEL
        "soc_netsoc_ddrphy_record3_wrdata_5" BEL
        "soc_netsoc_ddrphy_record3_wrdata_6" BEL
        "soc_netsoc_ddrphy_record3_wrdata_7" BEL
        "soc_netsoc_ddrphy_record3_wrdata_8" BEL
        "soc_netsoc_ddrphy_record3_wrdata_9" BEL
        "soc_netsoc_ddrphy_record3_wrdata_10" BEL
        "soc_netsoc_ddrphy_record3_wrdata_11" BEL
        "soc_netsoc_ddrphy_record3_wrdata_12" BEL
        "soc_netsoc_ddrphy_record3_wrdata_13" BEL
        "soc_netsoc_ddrphy_record3_wrdata_14" BEL
        "soc_netsoc_ddrphy_record3_wrdata_15" BEL
        "soc_netsoc_ddrphy_record3_wrdata_16" BEL
        "soc_netsoc_ddrphy_record3_wrdata_17" BEL
        "soc_netsoc_ddrphy_record3_wrdata_18" BEL
        "soc_netsoc_ddrphy_record3_wrdata_19" BEL
        "soc_netsoc_ddrphy_record3_wrdata_20" BEL
        "soc_netsoc_ddrphy_record3_wrdata_21" BEL
        "soc_netsoc_ddrphy_record3_wrdata_22" BEL
        "soc_netsoc_ddrphy_record3_wrdata_23" BEL
        "soc_netsoc_ddrphy_record3_wrdata_24" BEL
        "soc_netsoc_ddrphy_record3_wrdata_25" BEL
        "soc_netsoc_ddrphy_record3_wrdata_26" BEL
        "soc_netsoc_ddrphy_record3_wrdata_27" BEL
        "soc_netsoc_ddrphy_record3_wrdata_28" BEL
        "soc_netsoc_ddrphy_record3_wrdata_29" BEL
        "soc_netsoc_ddrphy_record3_wrdata_30" BEL
        "soc_netsoc_ddrphy_record3_wrdata_31" BEL
        "soc_netsoc_sdram_dfi_p1_wrdata_en" BEL "vns_new_master_rdata_valid5"
        BEL "soc_netsoc_netsoc_uart_phy_tx_reg_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_3" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_4" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_5" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_6" BEL
        "soc_netsoc_netsoc_uart_phy_tx_reg_7" BEL
        "vns_xilinxmultiregimpl2_regs1" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_txen" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_0" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_1" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_2" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_3" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_4" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_5" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_6" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_7" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_8" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_9" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_10" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_11" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_12" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_13" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_14" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_15" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_16" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_17" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_18" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_19" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_20" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_21" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_22" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_23" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_24" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_25" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_26" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_27" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_28" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_29" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_30" BEL
        "soc_netsoc_netsoc_uart_phy_phase_accumulator_tx_31" BEL
        "soc_netsoc_netsoc_uart_phy_uart_clk_rxen" BEL
        "soc_netsoc_netsoc_timer0_value_0" BEL
        "soc_netsoc_netsoc_timer0_value_1" BEL
        "soc_netsoc_netsoc_timer0_value_2" BEL
        "soc_netsoc_netsoc_timer0_value_3" BEL
        "soc_netsoc_netsoc_timer0_value_4" BEL
        "soc_netsoc_netsoc_timer0_value_5" BEL
        "soc_netsoc_netsoc_timer0_value_6" BEL
        "soc_netsoc_netsoc_timer0_value_7" BEL
        "soc_netsoc_netsoc_timer0_value_8" BEL
        "soc_netsoc_netsoc_timer0_value_9" BEL
        "soc_netsoc_netsoc_timer0_value_10" BEL
        "soc_netsoc_netsoc_timer0_value_11" BEL
        "soc_netsoc_netsoc_timer0_value_12" BEL
        "soc_netsoc_netsoc_timer0_value_13" BEL
        "soc_netsoc_netsoc_timer0_value_14" BEL
        "soc_netsoc_netsoc_timer0_value_15" BEL
        "soc_netsoc_netsoc_timer0_value_16" BEL
        "soc_netsoc_netsoc_timer0_value_17" BEL
        "soc_netsoc_netsoc_timer0_value_18" BEL
        "soc_netsoc_netsoc_timer0_value_19" BEL
        "soc_netsoc_netsoc_timer0_value_20" BEL
        "soc_netsoc_netsoc_timer0_value_21" BEL
        "soc_netsoc_netsoc_timer0_value_22" BEL
        "soc_netsoc_netsoc_timer0_value_23" BEL
        "soc_netsoc_netsoc_timer0_value_24" BEL
        "soc_netsoc_netsoc_timer0_value_25" BEL
        "soc_netsoc_netsoc_timer0_value_26" BEL
        "soc_netsoc_netsoc_timer0_value_27" BEL
        "soc_netsoc_netsoc_timer0_value_28" BEL
        "soc_netsoc_netsoc_timer0_value_29" BEL
        "soc_netsoc_netsoc_timer0_value_30" BEL
        "soc_netsoc_netsoc_timer0_value_31" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface0_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface7_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface8_bank_bus_dat_r_7" BEL "soc_netsoc_dqi_0" BEL
        "soc_netsoc_dqi_1" BEL "soc_netsoc_dqi_2" BEL "soc_netsoc_dqi_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_0" BEL
        "soc_netsoc_netsoc_timer0_value_status_1" BEL
        "soc_netsoc_netsoc_timer0_value_status_2" BEL
        "soc_netsoc_netsoc_timer0_value_status_3" BEL
        "soc_netsoc_netsoc_timer0_value_status_4" BEL
        "soc_netsoc_netsoc_timer0_value_status_5" BEL
        "soc_netsoc_netsoc_timer0_value_status_6" BEL
        "soc_netsoc_netsoc_timer0_value_status_7" BEL
        "soc_netsoc_netsoc_timer0_value_status_8" BEL
        "soc_netsoc_netsoc_timer0_value_status_9" BEL
        "soc_netsoc_netsoc_timer0_value_status_10" BEL
        "soc_netsoc_netsoc_timer0_value_status_11" BEL
        "soc_netsoc_netsoc_timer0_value_status_12" BEL
        "soc_netsoc_netsoc_timer0_value_status_13" BEL
        "soc_netsoc_netsoc_timer0_value_status_14" BEL
        "soc_netsoc_netsoc_timer0_value_status_15" BEL
        "soc_netsoc_netsoc_timer0_value_status_16" BEL
        "soc_netsoc_netsoc_timer0_value_status_17" BEL
        "soc_netsoc_netsoc_timer0_value_status_18" BEL
        "soc_netsoc_netsoc_timer0_value_status_19" BEL
        "soc_netsoc_netsoc_timer0_value_status_20" BEL
        "soc_netsoc_netsoc_timer0_value_status_21" BEL
        "soc_netsoc_netsoc_timer0_value_status_22" BEL
        "soc_netsoc_netsoc_timer0_value_status_23" BEL
        "soc_netsoc_netsoc_timer0_value_status_24" BEL
        "soc_netsoc_netsoc_timer0_value_status_25" BEL
        "soc_netsoc_netsoc_timer0_value_status_26" BEL
        "soc_netsoc_netsoc_timer0_value_status_27" BEL
        "soc_netsoc_netsoc_timer0_value_status_28" BEL
        "soc_netsoc_netsoc_timer0_value_status_29" BEL
        "soc_netsoc_netsoc_timer0_value_status_30" BEL
        "soc_netsoc_netsoc_timer0_value_status_31" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_we" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_4" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_5" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_6" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_7" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_8" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_9" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_10" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_11" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_12" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_13" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_14" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_15" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_16" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_17" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_18" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_19" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_source_payload_addr_20" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine1_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine0_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine2_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine3_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine6_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine4_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine5_openrow_12" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_0" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_1" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_2" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_3" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_4" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_5" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_6" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_7" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_8" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_9" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_10" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_11" BEL
        "soc_netsoc_sdram_bankmachine7_openrow_12" BEL
        "soc_netsoc_netsoc_uart_phy_source_valid" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface2_bank_bus_dat_r_2" BEL "soc_netsoc_sr_0" BEL
        "soc_netsoc_sr_1" BEL "soc_netsoc_sr_2" BEL "soc_netsoc_sr_3" BEL
        "soc_netsoc_sr_4" BEL "soc_netsoc_sr_5" BEL "soc_netsoc_sr_6" BEL
        "soc_netsoc_sr_7" BEL "soc_netsoc_sr_8" BEL "soc_netsoc_sr_9" BEL
        "soc_netsoc_sr_10" BEL "soc_netsoc_sr_11" BEL "soc_netsoc_sr_12" BEL
        "soc_netsoc_sr_13" BEL "soc_netsoc_sr_14" BEL "soc_netsoc_sr_15" BEL
        "soc_netsoc_sr_16" BEL "soc_netsoc_sr_17" BEL "soc_netsoc_sr_18" BEL
        "soc_netsoc_sr_19" BEL "soc_netsoc_sr_20" BEL "soc_netsoc_sr_21" BEL
        "soc_netsoc_sr_22" BEL "soc_netsoc_sr_23" BEL "soc_netsoc_sr_24" BEL
        "soc_netsoc_sr_25" BEL "soc_netsoc_sr_26" BEL "soc_netsoc_sr_27" BEL
        "soc_netsoc_sr_28" BEL "soc_netsoc_sr_29" BEL "soc_netsoc_sr_30" BEL
        "soc_netsoc_sr_31" BEL "vns_netsoc_interface5_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface5_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface6_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_0" BEL
        "soc_netsoc_sdram_phaseinjector0_status_1" BEL
        "soc_netsoc_sdram_phaseinjector0_status_2" BEL
        "soc_netsoc_sdram_phaseinjector0_status_3" BEL
        "soc_netsoc_sdram_phaseinjector0_status_4" BEL
        "soc_netsoc_sdram_phaseinjector0_status_5" BEL
        "soc_netsoc_sdram_phaseinjector0_status_6" BEL
        "soc_netsoc_sdram_phaseinjector0_status_7" BEL
        "soc_netsoc_sdram_phaseinjector0_status_8" BEL
        "soc_netsoc_sdram_phaseinjector0_status_9" BEL
        "soc_netsoc_sdram_phaseinjector0_status_10" BEL
        "soc_netsoc_sdram_phaseinjector0_status_11" BEL
        "soc_netsoc_sdram_phaseinjector0_status_12" BEL
        "soc_netsoc_sdram_phaseinjector0_status_13" BEL
        "soc_netsoc_sdram_phaseinjector0_status_14" BEL
        "soc_netsoc_sdram_phaseinjector0_status_15" BEL
        "soc_netsoc_sdram_phaseinjector0_status_16" BEL
        "soc_netsoc_sdram_phaseinjector0_status_17" BEL
        "soc_netsoc_sdram_phaseinjector0_status_18" BEL
        "soc_netsoc_sdram_phaseinjector0_status_19" BEL
        "soc_netsoc_sdram_phaseinjector0_status_20" BEL
        "soc_netsoc_sdram_phaseinjector0_status_21" BEL
        "soc_netsoc_sdram_phaseinjector0_status_22" BEL
        "soc_netsoc_sdram_phaseinjector0_status_23" BEL
        "soc_netsoc_sdram_phaseinjector0_status_24" BEL
        "soc_netsoc_sdram_phaseinjector0_status_25" BEL
        "soc_netsoc_sdram_phaseinjector0_status_26" BEL
        "soc_netsoc_sdram_phaseinjector0_status_27" BEL
        "soc_netsoc_sdram_phaseinjector0_status_28" BEL
        "soc_netsoc_sdram_phaseinjector0_status_29" BEL
        "soc_netsoc_sdram_phaseinjector0_status_30" BEL
        "soc_netsoc_sdram_phaseinjector0_status_31" BEL
        "soc_netsoc_sdram_phaseinjector1_status_0" BEL
        "soc_netsoc_sdram_phaseinjector1_status_1" BEL
        "soc_netsoc_sdram_phaseinjector1_status_2" BEL
        "soc_netsoc_sdram_phaseinjector1_status_3" BEL
        "soc_netsoc_sdram_phaseinjector1_status_4" BEL
        "soc_netsoc_sdram_phaseinjector1_status_5" BEL
        "soc_netsoc_sdram_phaseinjector1_status_6" BEL
        "soc_netsoc_sdram_phaseinjector1_status_7" BEL
        "soc_netsoc_sdram_phaseinjector1_status_8" BEL
        "soc_netsoc_sdram_phaseinjector1_status_9" BEL
        "soc_netsoc_sdram_phaseinjector1_status_10" BEL
        "soc_netsoc_sdram_phaseinjector1_status_11" BEL
        "soc_netsoc_sdram_phaseinjector1_status_12" BEL
        "soc_netsoc_sdram_phaseinjector1_status_13" BEL
        "soc_netsoc_sdram_phaseinjector1_status_14" BEL
        "soc_netsoc_sdram_phaseinjector1_status_15" BEL
        "soc_netsoc_sdram_phaseinjector1_status_16" BEL
        "soc_netsoc_sdram_phaseinjector1_status_17" BEL
        "soc_netsoc_sdram_phaseinjector1_status_18" BEL
        "soc_netsoc_sdram_phaseinjector1_status_19" BEL
        "soc_netsoc_sdram_phaseinjector1_status_20" BEL
        "soc_netsoc_sdram_phaseinjector1_status_21" BEL
        "soc_netsoc_sdram_phaseinjector1_status_22" BEL
        "soc_netsoc_sdram_phaseinjector1_status_23" BEL
        "soc_netsoc_sdram_phaseinjector1_status_24" BEL
        "soc_netsoc_sdram_phaseinjector1_status_25" BEL
        "soc_netsoc_sdram_phaseinjector1_status_26" BEL
        "soc_netsoc_sdram_phaseinjector1_status_27" BEL
        "soc_netsoc_sdram_phaseinjector1_status_28" BEL
        "soc_netsoc_sdram_phaseinjector1_status_29" BEL
        "soc_netsoc_sdram_phaseinjector1_status_30" BEL
        "soc_netsoc_sdram_phaseinjector1_status_31" BEL
        "vns_xilinxmultiregimpl6_regs0_0" BEL
        "vns_xilinxmultiregimpl6_regs0_1" BEL
        "vns_xilinxmultiregimpl6_regs0_2" BEL
        "vns_xilinxmultiregimpl6_regs0_3" BEL
        "vns_xilinxmultiregimpl6_regs0_4" BEL
        "vns_xilinxmultiregimpl6_regs0_5" BEL
        "vns_xilinxmultiregimpl6_regs0_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_0" BEL
        "soc_netsoc_ddrphy_record2_wrdata_1" BEL
        "soc_netsoc_ddrphy_record2_wrdata_2" BEL
        "soc_netsoc_ddrphy_record2_wrdata_3" BEL
        "soc_netsoc_ddrphy_record2_wrdata_4" BEL
        "soc_netsoc_ddrphy_record2_wrdata_5" BEL
        "soc_netsoc_ddrphy_record2_wrdata_6" BEL
        "soc_netsoc_ddrphy_record2_wrdata_7" BEL
        "soc_netsoc_ddrphy_record2_wrdata_8" BEL
        "soc_netsoc_ddrphy_record2_wrdata_9" BEL
        "soc_netsoc_ddrphy_record2_wrdata_10" BEL
        "soc_netsoc_ddrphy_record2_wrdata_11" BEL
        "soc_netsoc_ddrphy_record2_wrdata_12" BEL
        "soc_netsoc_ddrphy_record2_wrdata_13" BEL
        "soc_netsoc_ddrphy_record2_wrdata_14" BEL
        "soc_netsoc_ddrphy_record2_wrdata_15" BEL
        "soc_netsoc_ddrphy_record2_wrdata_16" BEL
        "soc_netsoc_ddrphy_record2_wrdata_17" BEL
        "soc_netsoc_ddrphy_record2_wrdata_18" BEL
        "soc_netsoc_ddrphy_record2_wrdata_19" BEL
        "soc_netsoc_ddrphy_record2_wrdata_20" BEL
        "soc_netsoc_ddrphy_record2_wrdata_21" BEL
        "soc_netsoc_ddrphy_record2_wrdata_22" BEL
        "soc_netsoc_ddrphy_record2_wrdata_23" BEL
        "soc_netsoc_ddrphy_record2_wrdata_24" BEL
        "soc_netsoc_ddrphy_record2_wrdata_25" BEL
        "soc_netsoc_ddrphy_record2_wrdata_26" BEL
        "soc_netsoc_ddrphy_record2_wrdata_27" BEL
        "soc_netsoc_ddrphy_record2_wrdata_28" BEL
        "soc_netsoc_ddrphy_record2_wrdata_29" BEL
        "soc_netsoc_ddrphy_record2_wrdata_30" BEL
        "soc_netsoc_ddrphy_record2_wrdata_31" BEL
        "vns_xilinxmultiregimpl6_regs1_0" BEL
        "vns_xilinxmultiregimpl6_regs1_1" BEL
        "vns_xilinxmultiregimpl6_regs1_2" BEL
        "vns_xilinxmultiregimpl6_regs1_3" BEL
        "vns_xilinxmultiregimpl6_regs1_4" BEL
        "vns_xilinxmultiregimpl6_regs1_5" BEL
        "vns_xilinxmultiregimpl6_regs1_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface1_bank_bus_dat_r_7" BEL
        "soc_netsoc_sdram_dfi_p0_bank_0" BEL "soc_netsoc_sdram_dfi_p0_bank_1"
        BEL "soc_netsoc_sdram_dfi_p0_bank_2" BEL
        "soc_netsoc_sdram_dfi_p1_bank_0" BEL "soc_netsoc_sdram_dfi_p1_bank_1"
        BEL "soc_netsoc_sdram_dfi_p1_bank_2" BEL
        "soc_netsoc_sdram_bandwidth_cmd_valid" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_write" BEL
        "soc_netsoc_sdram_bandwidth_cmd_is_read" BEL
        "soc_netsoc_sdram_dfi_p0_address_0" BEL
        "soc_netsoc_sdram_dfi_p0_address_1" BEL
        "soc_netsoc_sdram_dfi_p0_address_2" BEL
        "soc_netsoc_sdram_dfi_p0_address_3" BEL
        "soc_netsoc_sdram_dfi_p0_address_4" BEL
        "soc_netsoc_sdram_dfi_p0_address_5" BEL
        "soc_netsoc_sdram_dfi_p0_address_6" BEL
        "soc_netsoc_sdram_dfi_p0_address_7" BEL
        "soc_netsoc_sdram_dfi_p0_address_8" BEL
        "soc_netsoc_sdram_dfi_p0_address_9" BEL
        "soc_netsoc_sdram_dfi_p0_address_10" BEL
        "soc_netsoc_sdram_dfi_p0_address_11" BEL
        "soc_netsoc_sdram_dfi_p0_address_12" BEL
        "soc_netsoc_sdram_dfi_p1_address_0" BEL
        "soc_netsoc_sdram_dfi_p1_address_1" BEL
        "soc_netsoc_sdram_dfi_p1_address_2" BEL
        "soc_netsoc_sdram_dfi_p1_address_3" BEL
        "soc_netsoc_sdram_dfi_p1_address_4" BEL
        "soc_netsoc_sdram_dfi_p1_address_5" BEL
        "soc_netsoc_sdram_dfi_p1_address_6" BEL
        "soc_netsoc_sdram_dfi_p1_address_7" BEL
        "soc_netsoc_sdram_dfi_p1_address_8" BEL
        "soc_netsoc_sdram_dfi_p1_address_9" BEL
        "soc_netsoc_sdram_dfi_p1_address_10" BEL
        "soc_netsoc_sdram_dfi_p1_address_11" BEL
        "soc_netsoc_sdram_dfi_p1_address_12" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface4_bank_bus_dat_r_7" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_0" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_1" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_2" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_3" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_4" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_5" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_6" BEL
        "vns_netsoc_interface3_bank_bus_dat_r_7" BEL
        "vns_litedramwishbone2native_state_FSM_FFd1" BEL
        "vns_litedramwishbone2native_state_FSM_FFd2" BEL
        "vns_multiplexer_state_FSM_FFd1" BEL "vns_multiplexer_state_FSM_FFd3"
        BEL "vns_multiplexer_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd2" BEL
        "vns_liteethphygmiimii_state_FSM_FFd2" BEL
        "vns_liteethmacsramreader_state_FSM_FFd1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_0" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_1" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_2" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_3" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_4" BEL
        "soc_ethmac_rx_cdc_graycounter1_q_binary_5" BEL "soc_netsoc_crg_por_0"
        BEL "soc_netsoc_crg_por_1" BEL "soc_netsoc_crg_por_2" BEL
        "soc_netsoc_crg_por_3" BEL "soc_netsoc_crg_por_4" BEL
        "soc_netsoc_crg_por_5" BEL "soc_netsoc_crg_por_6" BEL
        "soc_netsoc_crg_por_7" BEL "soc_netsoc_crg_por_8" BEL
        "soc_netsoc_crg_por_9" BEL "soc_netsoc_crg_por_10" BEL
        "soc_ethmac_writer_fifo_level_0" BEL "soc_ethmac_writer_fifo_level_1"
        BEL "soc_ethmac_tx_cdc_graycounter0_q_binary_0" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_1" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_2" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_3" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_4" BEL
        "soc_ethmac_tx_cdc_graycounter0_q_binary_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_0" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_1" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_2" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_3" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_4" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_5" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_6" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_7" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_8" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_9" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_10" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_11" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_12" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_13" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_14" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_15" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_16" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_17" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_18" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_19" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_20" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_21" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_22" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_23" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_24" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_25" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_26" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_27" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_28" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_29" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_30" BEL
        "soc_netsoc_netsoc_ctrl_bus_errors_31" BEL "soc_netsoc_sdram_count_2"
        BEL "soc_netsoc_sdram_count_0" BEL "soc_netsoc_sdram_count_1" BEL
        "soc_netsoc_sdram_count_5" BEL "soc_netsoc_sdram_count_3" BEL
        "soc_netsoc_sdram_count_4" BEL "soc_netsoc_sdram_count_8" BEL
        "soc_netsoc_sdram_count_6" BEL "soc_netsoc_sdram_count_7" BEL
        "soc_netsoc_netsoc_counter_0" BEL "soc_netsoc_netsoc_counter_1" BEL
        "soc_netsoc_sdram_count_9" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_tx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_consume_3" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_0" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_1" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_2" BEL
        "soc_netsoc_netsoc_uart_phy_rx_bitcount_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_tx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_level_4" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_produce_3" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_0" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_1" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_2" BEL
        "soc_netsoc_netsoc_uart_rx_fifo_consume_3" BEL "soc_netsoc_dna_cnt_0"
        BEL "soc_netsoc_dna_cnt_1" BEL "soc_netsoc_dna_cnt_2" BEL
        "soc_netsoc_dna_cnt_3" BEL "soc_netsoc_dna_cnt_4" BEL
        "soc_netsoc_dna_cnt_5" BEL "soc_netsoc_dna_cnt_6" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine1_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine3_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine4_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine5_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_produce_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine6_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_consume_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_0" BEL
        "soc_netsoc_sdram_bandwidth_nreads_1" BEL
        "soc_netsoc_sdram_bandwidth_nreads_2" BEL
        "soc_netsoc_sdram_bandwidth_nreads_3" BEL
        "soc_netsoc_sdram_bandwidth_nreads_4" BEL
        "soc_netsoc_sdram_bandwidth_nreads_5" BEL
        "soc_netsoc_sdram_bandwidth_nreads_6" BEL
        "soc_netsoc_sdram_bandwidth_nreads_7" BEL
        "soc_netsoc_sdram_bandwidth_nreads_8" BEL
        "soc_netsoc_sdram_bandwidth_nreads_9" BEL
        "soc_netsoc_sdram_bandwidth_nreads_10" BEL
        "soc_netsoc_sdram_bandwidth_nreads_11" BEL
        "soc_netsoc_sdram_bandwidth_nreads_12" BEL
        "soc_netsoc_sdram_bandwidth_nreads_13" BEL
        "soc_netsoc_sdram_bandwidth_nreads_14" BEL
        "soc_netsoc_sdram_bandwidth_nreads_15" BEL
        "soc_netsoc_sdram_bandwidth_nreads_16" BEL
        "soc_netsoc_sdram_bandwidth_nreads_17" BEL
        "soc_netsoc_sdram_bandwidth_nreads_18" BEL
        "soc_netsoc_sdram_bandwidth_nreads_19" BEL
        "soc_netsoc_sdram_bandwidth_nreads_20" BEL
        "soc_netsoc_sdram_bandwidth_nreads_21" BEL
        "soc_netsoc_sdram_bandwidth_nreads_22" BEL
        "soc_netsoc_sdram_bandwidth_nreads_23" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_1" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_2" BEL
        "soc_netsoc_sdram_bankmachine7_cmd_buffer_lookahead_level_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_0" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_1" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_2" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_3" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_4" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_5" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_6" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_7" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_8" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_9" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_10" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_11" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_12" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_13" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_14" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_15" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_16" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_17" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_18" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_19" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_20" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_21" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_22" BEL
        "soc_netsoc_sdram_bandwidth_nwrites_23" BEL
        "soc_ethmac_preamble_errors_status_0" BEL
        "soc_ethmac_preamble_errors_status_1" BEL
        "soc_ethmac_preamble_errors_status_2" BEL
        "soc_ethmac_preamble_errors_status_3" BEL
        "soc_ethmac_preamble_errors_status_4" BEL
        "soc_ethmac_preamble_errors_status_5" BEL
        "soc_ethmac_preamble_errors_status_6" BEL
        "soc_ethmac_preamble_errors_status_7" BEL
        "soc_ethmac_preamble_errors_status_8" BEL
        "soc_ethmac_preamble_errors_status_9" BEL
        "soc_ethmac_preamble_errors_status_10" BEL
        "soc_ethmac_preamble_errors_status_11" BEL
        "soc_ethmac_preamble_errors_status_12" BEL
        "soc_ethmac_preamble_errors_status_13" BEL
        "soc_ethmac_preamble_errors_status_14" BEL
        "soc_ethmac_preamble_errors_status_15" BEL
        "soc_ethmac_preamble_errors_status_16" BEL
        "soc_ethmac_preamble_errors_status_17" BEL
        "soc_ethmac_preamble_errors_status_18" BEL
        "soc_ethmac_preamble_errors_status_19" BEL
        "soc_ethmac_preamble_errors_status_20" BEL
        "soc_ethmac_preamble_errors_status_21" BEL
        "soc_ethmac_preamble_errors_status_22" BEL
        "soc_ethmac_preamble_errors_status_23" BEL
        "soc_ethmac_preamble_errors_status_24" BEL
        "soc_ethmac_preamble_errors_status_25" BEL
        "soc_ethmac_preamble_errors_status_26" BEL
        "soc_ethmac_preamble_errors_status_27" BEL
        "soc_ethmac_preamble_errors_status_28" BEL
        "soc_ethmac_preamble_errors_status_29" BEL
        "soc_ethmac_preamble_errors_status_30" BEL
        "soc_ethmac_preamble_errors_status_31" BEL "soc_ethphy_counter_0" BEL
        "soc_ethphy_counter_1" BEL "soc_ethphy_counter_2" BEL
        "soc_ethphy_counter_3" BEL "soc_ethphy_counter_4" BEL
        "soc_ethphy_counter_5" BEL "soc_ethphy_counter_6" BEL
        "soc_ethphy_counter_7" BEL "soc_ethphy_counter_8" BEL
        "soc_ethmac_crc_errors_status_0" BEL "soc_ethmac_crc_errors_status_1"
        BEL "soc_ethmac_crc_errors_status_2" BEL
        "soc_ethmac_crc_errors_status_3" BEL "soc_ethmac_crc_errors_status_4"
        BEL "soc_ethmac_crc_errors_status_5" BEL
        "soc_ethmac_crc_errors_status_6" BEL "soc_ethmac_crc_errors_status_7"
        BEL "soc_ethmac_crc_errors_status_8" BEL
        "soc_ethmac_crc_errors_status_9" BEL "soc_ethmac_crc_errors_status_10"
        BEL "soc_ethmac_crc_errors_status_11" BEL
        "soc_ethmac_crc_errors_status_12" BEL
        "soc_ethmac_crc_errors_status_13" BEL
        "soc_ethmac_crc_errors_status_14" BEL
        "soc_ethmac_crc_errors_status_15" BEL
        "soc_ethmac_crc_errors_status_16" BEL
        "soc_ethmac_crc_errors_status_17" BEL
        "soc_ethmac_crc_errors_status_18" BEL
        "soc_ethmac_crc_errors_status_19" BEL
        "soc_ethmac_crc_errors_status_20" BEL
        "soc_ethmac_crc_errors_status_21" BEL
        "soc_ethmac_crc_errors_status_22" BEL
        "soc_ethmac_crc_errors_status_23" BEL
        "soc_ethmac_crc_errors_status_24" BEL
        "soc_ethmac_crc_errors_status_25" BEL
        "soc_ethmac_crc_errors_status_26" BEL
        "soc_ethmac_crc_errors_status_27" BEL
        "soc_ethmac_crc_errors_status_28" BEL
        "soc_ethmac_crc_errors_status_29" BEL
        "soc_ethmac_crc_errors_status_30" BEL
        "soc_ethmac_crc_errors_status_31" BEL "soc_ethmac_writer_counter_0"
        BEL "soc_ethmac_writer_counter_1" BEL "soc_ethmac_writer_counter_2"
        BEL "soc_ethmac_writer_counter_3" BEL "soc_ethmac_writer_counter_4"
        BEL "soc_ethmac_writer_counter_5" BEL "soc_ethmac_writer_counter_6"
        BEL "soc_ethmac_writer_counter_7" BEL "soc_ethmac_writer_counter_8"
        BEL "soc_ethmac_writer_counter_9" BEL "soc_ethmac_writer_counter_10"
        BEL "soc_ethmac_writer_counter_11" BEL "soc_ethmac_writer_counter_12"
        BEL "soc_ethmac_writer_counter_13" BEL "soc_ethmac_writer_counter_14"
        BEL "soc_ethmac_writer_counter_15" BEL "soc_ethmac_writer_counter_16"
        BEL "soc_ethmac_writer_counter_17" BEL "soc_ethmac_writer_counter_18"
        BEL "soc_ethmac_writer_counter_19" BEL "soc_ethmac_writer_counter_20"
        BEL "soc_ethmac_writer_counter_21" BEL "soc_ethmac_writer_counter_22"
        BEL "soc_ethmac_writer_counter_23" BEL "soc_ethmac_writer_counter_24"
        BEL "soc_ethmac_writer_counter_25" BEL "soc_ethmac_writer_counter_26"
        BEL "soc_ethmac_writer_counter_27" BEL "soc_ethmac_writer_counter_28"
        BEL "soc_ethmac_writer_counter_29" BEL "soc_ethmac_writer_counter_30"
        BEL "soc_ethmac_writer_counter_31" BEL
        "soc_ethmac_reader_fifo_level_0" BEL "soc_ethmac_reader_fifo_level_1"
        BEL "soc_netsoc_sdram_bankmachine1_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_0" BEL
        "soc_netsoc_sdram_bankmachine0_count_1" BEL
        "soc_netsoc_sdram_bankmachine1_count_2" BEL
        "soc_netsoc_sdram_bankmachine0_count_0" BEL
        "soc_netsoc_sdram_bankmachine2_count_1" BEL
        "soc_netsoc_sdram_bankmachine0_count_2" BEL
        "soc_netsoc_sdram_bankmachine2_count_0" BEL
        "soc_netsoc_sdram_bankmachine3_count_1" BEL
        "soc_netsoc_sdram_bankmachine2_count_2" BEL
        "soc_netsoc_sdram_bankmachine3_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_1" BEL
        "soc_netsoc_sdram_bankmachine3_count_2" BEL
        "soc_netsoc_sdram_bankmachine4_count_0" BEL
        "soc_netsoc_sdram_bankmachine4_count_2" BEL
        "soc_netsoc_sdram_bankmachine6_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_0" BEL
        "soc_netsoc_sdram_bankmachine6_count_1" BEL
        "soc_netsoc_sdram_bankmachine6_count_2" BEL
        "soc_netsoc_sdram_bankmachine7_count_0" BEL
        "soc_netsoc_sdram_bankmachine5_count_1" BEL
        "soc_netsoc_sdram_bankmachine5_count_2" BEL "vns_netsoc_count_0" BEL
        "soc_netsoc_sdram_bankmachine7_count_1" BEL
        "soc_netsoc_sdram_bankmachine7_count_2" BEL "vns_netsoc_count_3" BEL
        "vns_netsoc_count_1" BEL "vns_netsoc_count_2" BEL "vns_netsoc_count_6"
        BEL "vns_netsoc_count_4" BEL "vns_netsoc_count_5" BEL
        "vns_netsoc_count_9" BEL "vns_netsoc_count_7" BEL "vns_netsoc_count_8"
        BEL "vns_netsoc_count_12" BEL "vns_netsoc_count_10" BEL
        "vns_netsoc_count_11" BEL "vns_netsoc_count_15" BEL
        "vns_netsoc_count_13" BEL "vns_netsoc_count_14" BEL
        "vns_refresher_state_FSM_FFd1" BEL "vns_netsoc_count_16" BEL
        "vns_refresher_state_FSM_FFd2" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd1" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd3" BEL
        "vns_liteethmacsramwriter_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd3" BEL "vns_cache_state_FSM_FFd2" BEL
        "vns_cache_state_FSM_FFd1" BEL "vns_bankmachine1_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd3" BEL
        "vns_bankmachine1_state_FSM_FFd2" BEL
        "vns_bankmachine1_state_FSM_FFd1" BEL
        "vns_bankmachine2_state_FSM_FFd3" BEL
        "vns_bankmachine0_state_FSM_FFd2" BEL
        "vns_bankmachine0_state_FSM_FFd1" BEL
        "vns_bankmachine3_state_FSM_FFd3" BEL
        "vns_bankmachine2_state_FSM_FFd2" BEL
        "vns_bankmachine2_state_FSM_FFd1" BEL
        "vns_bankmachine6_state_FSM_FFd3" BEL
        "vns_bankmachine3_state_FSM_FFd2" BEL
        "vns_bankmachine3_state_FSM_FFd1" BEL
        "vns_bankmachine4_state_FSM_FFd3" BEL
        "vns_bankmachine6_state_FSM_FFd2" BEL
        "vns_bankmachine6_state_FSM_FFd1" BEL
        "vns_bankmachine5_state_FSM_FFd3" BEL
        "vns_bankmachine4_state_FSM_FFd2" BEL
        "vns_bankmachine4_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd3" BEL
        "vns_bankmachine5_state_FSM_FFd2" BEL
        "vns_bankmachine5_state_FSM_FFd1" BEL
        "vns_bankmachine7_state_FSM_FFd2" BEL
        "vns_bankmachine7_state_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd1" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_cmd_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd6" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd8" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd7" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd3" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd5" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd4" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd2" BEL
        "soc_netsoc_sdram_choose_req_grant_FSM_FFd1" BEL
        "soc_ethphy_sys_counter_0" BEL "soc_ethphy_sys_counter_1" BEL
        "soc_ethphy_sys_counter_2" BEL "soc_ethphy_sys_counter_3" BEL
        "soc_ethphy_sys_counter_4" BEL "soc_ethphy_sys_counter_5" BEL
        "soc_ethphy_sys_counter_6" BEL "soc_ethphy_sys_counter_7" BEL
        "soc_ethphy_sys_counter_8" BEL "soc_ethphy_sys_counter_9" BEL
        "soc_ethphy_sys_counter_10" BEL "soc_ethphy_sys_counter_11" BEL
        "soc_ethphy_sys_counter_12" BEL "soc_ethphy_sys_counter_13" BEL
        "soc_ethphy_sys_counter_14" BEL "soc_ethphy_sys_counter_15" BEL
        "soc_ethphy_sys_counter_16" BEL "soc_ethphy_sys_counter_17" BEL
        "soc_ethphy_sys_counter_18" BEL "soc_ethphy_sys_counter_19" BEL
        "soc_ethphy_sys_counter_20" BEL "soc_ethphy_sys_counter_21" BEL
        "soc_ethphy_sys_counter_22" BEL "soc_ethphy_sys_counter_23" BEL
        "inst_LPM_FF_3" BEL "inst_LPM_FF_2" BEL "inst_LPM_FF_1" BEL
        "inst_LPM_FF_0" BEL "sys_bufg" PIN "OSERDES2_pins<1>" PIN
        "OSERDES2_1_pins<1>" PIN "OSERDES2_2_pins<1>" PIN "OSERDES2_3_pins<1>"
        PIN "OSERDES2_4_pins<1>" PIN "OSERDES2_5_pins<1>" PIN
        "OSERDES2_6_pins<1>" PIN "OSERDES2_7_pins<1>" PIN "OSERDES2_8_pins<1>"
        PIN "OSERDES2_9_pins<1>" PIN "OSERDES2_10_pins<1>" PIN
        "OSERDES2_11_pins<1>" PIN "OSERDES2_12_pins<1>" PIN
        "OSERDES2_13_pins<1>" PIN "OSERDES2_14_pins<1>" PIN
        "OSERDES2_15_pins<1>" PIN "OSERDES2_16_pins<1>" PIN
        "OSERDES2_17_pins<1>" PIN "ISERDES2_pins<3>" PIN "ISERDES2_1_pins<3>"
        PIN "ISERDES2_2_pins<3>" PIN "ISERDES2_3_pins<3>" PIN
        "ISERDES2_4_pins<3>" PIN "ISERDES2_5_pins<3>" PIN "ISERDES2_6_pins<3>"
        PIN "ISERDES2_7_pins<3>" PIN "ISERDES2_8_pins<3>" PIN
        "ISERDES2_9_pins<3>" PIN "ISERDES2_10_pins<3>" PIN
        "ISERDES2_11_pins<3>" PIN "ISERDES2_12_pins<3>" PIN
        "ISERDES2_13_pins<3>" PIN "ISERDES2_14_pins<3>" PIN
        "ISERDES2_15_pins<3>" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_decode_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetch_exception_taken_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/nop_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/pc_fetch_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ctrl_branch_exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/read_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/write_pointer_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/state_FSM_FFd3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_req_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_bsel_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_dat_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_atomic"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_we"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_addr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_refill_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_100"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_99"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_98"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_97"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_96"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_95"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_94"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_93"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_92"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_91"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_90"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_89"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_88"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_87"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_86"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_85"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_84"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_83"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_82"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_81"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_80"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_79"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_78"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_77"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_76"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_75"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_74"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_73"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_72"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_71"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_68"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_67"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_66"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_65"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_64"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_63"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_62"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_61"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_60"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_59"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_58"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_57"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_56"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_55"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_54"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_53"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_52"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_51"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_50"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_49"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_48"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_47"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_46"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_45"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_44"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_43"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_42"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_41"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_40"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_39"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_38"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_37"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_36"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_35"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_34"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_33"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/invalidate_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.din_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_epcr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_esr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_delay_slot"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_eear_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_ppc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_evbar_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_pc_addr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/padv_ctrl"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/ctrl_stage_exceptions"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_npc_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/pic.mor1kx_pic/spr_picmr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_sub_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_adder_do_carry_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_brcond_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_setflag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_jr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_ffl1_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_add_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_mispredict_target_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_bubble_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_jal_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_predicted_flag_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_sel_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/decode_valid_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_immediate_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_secondary_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_opc_alu_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/pc_execute_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02924_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_count_0"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02922_pins<92>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n0292_pins<110>"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_n_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_d_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/threestagemultiply.mul_valid_shr_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_by_zero_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_wb_mux_cappuccino/rf_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfb_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_rfa_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_bypass_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_a"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/ctrl_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/execute_hazard_result_r_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_b_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_to_decode_result_a_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/wb_hazard_result_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rf_wb_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_atomic_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_store_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_lsu_load_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_msync_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_rfe_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mfspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_op_mtspr_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_alu_result_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_except_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/wb_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_carry_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_clear_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_flag_set_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_zext_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfd_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/pc_ctrl_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rfb_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_adr_o_0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_lsu_length_o_0"
        BEL "soc_netsoc_netsoc_uart_phy_rx_busy" BEL
        "soc_netsoc_sdram_cmd_payload_ras" BEL
        "soc_netsoc_netsoc_uart_tx_pending" BEL
        "soc_netsoc_netsoc_uart_phy_tx_busy" BEL "soc_netsoc_dq_oe" BEL
        "soc_netsoc_netsoc_uart_rx_pending" BEL
        "soc_netsoc_netsoc_timer0_zero_pending" BEL
        "soc_netsoc_sdram_bankmachine0_has_openrow" BEL "soc_netsoc_cs_n" BEL
        "soc_netsoc_bus_ack" BEL "soc_netsoc_sdram_bankmachine1_has_openrow"
        BEL "soc_netsoc_sdram_bankmachine2_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine5_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine3_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine4_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine6_has_openrow" BEL
        "soc_netsoc_sdram_bankmachine7_has_openrow" BEL "vns_netsoc_grant" BEL
        "soc_netsoc_sdram_twtrcon_ready" BEL "soc_ethmac_reader_done_pending"
        BEL "serial_tx" BEL "soc_netsoc_sdram_time1_0" BEL
        "soc_netsoc_sdram_time1_1" BEL "soc_netsoc_sdram_time1_2" BEL
        "soc_netsoc_sdram_time1_3" BEL "soc_netsoc_sdram_time0_0" BEL
        "soc_netsoc_sdram_time0_1" BEL "soc_netsoc_sdram_time0_2" BEL
        "soc_netsoc_sdram_time0_3" BEL "soc_netsoc_sdram_time0_4" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/flush"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ic_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_mispredicted_branch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/fetching_brcond"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_reserve"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dc_enable_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/waiting_for_fetch"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/exception_taken"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/decode_execute_halt"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_waiting_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_b"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/use_last_wb_a"
        BEL "soc_netsoc_clk" BEL "soc_netsoc_netsoc_bus_wishbone_ack" BEL
        "soc_ethmac_writer_storage_full" BEL
        "soc_ethmac_reader_slot_storage_full" BEL
        "soc_ethphy_reset_storage_full" BEL
        "soc_ethmac_reader_eventmanager_storage_full" BEL
        "soc_netsoc_bitbang_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_en_storage_full" BEL
        "soc_netsoc_netsoc_timer0_eventmanager_storage_full" BEL
        "soc_ethphy_mode0" BEL "soc_netsoc_sdram_twtrcon_count" BEL
        "soc_ethmac_writer_fifo_produce" BEL "soc_ethmac_writer_fifo_consume"
        BEL "soc_ethmac_reader_fifo_produce" BEL
        "soc_ethmac_reader_fifo_consume" BEL "soc_ethmac_writer_slot" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/write_pending"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/spr_sr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/doing_rfe_r"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_illegal_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_ctrl_cappuccino/ctrl_rf_wb_o"
        BEL "soc_netsoc_netsoc_sram_bus_ack" BEL "soc_ethmac_sram1_bus_ack1"
        BEL "soc_ethmac_sram0_bus_ack1" BEL "soc_ethmac_slave_sel_r_1" BEL
        "soc_netsoc_netsoc_interface_we" BEL
        "vns_liteethphygmiimii_state_FSM_FFd1" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/spr_bus_ack_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/write_done"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_ack"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/flushing"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_set"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_except_ibus_align_o"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/div_neg"
        BEL "soc_netsoc_netsoc_timer0_irq1_FRB" BEL
        "soc_ethmac_writer_fifo_syncfifo_readable1_FRB" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_31"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_30"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_29"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_28"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_27"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_26"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_25"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_24"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_23"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_22"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_21"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_20"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_19"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_18"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_17"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_16"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_15"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_14"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_13"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_12"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_11"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_10"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_9"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_8"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_7"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_6"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_adr_2"
        BEL "soc_netsoc_sdram_bankmachine0_cmd_buffer_lookahead_level_0" BEL
        "soc_netsoc_sdram_bankmachine2_cmd_buffer_lookahead_level_0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<0>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<1>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<2>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<3>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<4>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<5>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<6>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<7>_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/Result<8>_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT111_FRB"
        BEL
        "Mmux_vns_netsoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2363_OUT151_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/access_done_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/atomic_gen.atomic_flag_clear_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_28_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_26_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_r_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_div_unsigned_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mul_unsigned_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_mfspr_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_20_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_19_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_18_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_17_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_16_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_15_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_14_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/bypass_gen.bypass_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/state_FSM_FFd1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/last_write_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dbus_adr_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/state_FSM_FFd3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/refill_valid_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_alu_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_atomic_o_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_store_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_lsu_load_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_msync_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_movhi_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_31_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_30_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_29_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_27_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_25_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_24_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_23_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_22_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_21_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_10_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_9_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_8_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_7_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_6_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_5_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_4_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_3_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_2_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_1_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_0_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_13_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_12_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/decode_insn_o_11_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_shift_o_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_lsu_length_o_1_BRB5"
        BEL "soc_netsoc_sdram_dfi_p0_rddata_en_BRB0" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB0"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB1"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB2"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB3"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB4"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_ctrl_cappuccino/execute_delay_slot_BRB5"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_decode_execute_cappuccino/execute_op_branch_o_BRB3"
        BEL "soc_netsoc_ddrphy_rddata_sr_1_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB11" BEL
        "vns_new_master_rdata_valid4_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB2" BEL
        "vns_new_master_rdata_valid4_BRB3" BEL
        "vns_new_master_rdata_valid4_BRB4" BEL
        "vns_new_master_rdata_valid4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB18" BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/ibus_req"
        BEL "FDPE" BEL "FDPE_1" BEL "FDPE_2" BEL "FDPE_3" BEL
        "_n9728<0>_SW0_FRB" BEL "_n1063911_FRB" BEL
        "soc_netsoc_sdram_choose_cmd_grant_soc_netsoc_sdram_choose_cmd_cmd_payload_cas11_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface3_bank_bus_adr[5]_mux_2352_OUT15121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113111_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT43111121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT621113121_FRB"
        BEL
        "Mmux_GND_1_o_vns_netsoc_interface4_bank_bus_adr[5]_mux_2354_OUT538_FRB"
        BEL
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/Mmux_execute_rfa_o25_SW1_FRB"
        BEL "soc_ethphy_storage_full_2" PIN "Mram_mem_grain11_pins<20>" PIN
        "Mram_mem_grain11_pins<21>" PIN "Mram_mem_grain01_pins<20>" PIN
        "Mram_mem_grain01_pins<21>" PIN "Mram_mem_grain21_pins<20>" PIN
        "Mram_mem_grain21_pins<21>" PIN "Mram_mem_grain31_pins<20>" PIN
        "Mram_mem_grain31_pins<21>" PIN "Mram_mem_grain2_11_pins<20>" PIN
        "Mram_mem_grain2_11_pins<21>" PIN "Mram_mem_grain0_11_pins<20>" PIN
        "Mram_mem_grain0_11_pins<21>" PIN "Mram_mem_grain1_11_pins<20>" PIN
        "Mram_mem_grain1_11_pins<21>" PIN "Mram_mem_grain3_11_pins<20>" PIN
        "Mram_mem_grain3_11_pins<21>" PIN "Mram_mem_4_pins<18>" PIN
        "Mram_mem_4_pins<19>" PIN "Mram_mem_3_pins<18>" PIN
        "Mram_mem_3_pins<19>" PIN "Mram_storage_116_pins<20>" PIN
        "Mram_mem_11_pins<9>" PIN "Mram_mem_12_pins<9>" PIN
        "Mram_mem_13_pins<9>" PIN "Mram_mem_14_pins<9>" PIN
        "Mram_mem_15_pins<9>" PIN "Mram_mem_16_pins<9>" PIN
        "Mram_mem_17_pins<9>" PIN "Mram_mem_18_pins<9>" PIN
        "Mram_mem_19_pins<9>" PIN "Mram_mem_110_pins<9>" PIN
        "Mram_mem_113_pins<9>" PIN "Mram_mem_111_pins<9>" PIN
        "Mram_mem_112_pins<9>" PIN "Mram_mem_114_pins<9>" PIN
        "Mram_mem_115_pins<9>" PIN "Mram_mem_116_pins<9>" PIN
        "Mram_tag_mem1_pins<10>" PIN "Mram_storage_121_pins<17>" PIN
        "Mram_storage_122_pins<21>" PIN "Mram_storage_115_pins<16>" PIN
        "Mram_tag_mem2_pins<11>" PIN "Mram_data_mem1_pins<9>" PIN
        "Mram_data_mem2_pins<9>" PIN "Mram_data_mem3_pins<9>" PIN
        "Mram_data_mem4_pins<9>" PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_fetch_cappuccino/icache_gen.mor1kx_icache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem3_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem2_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/store_buffer_gen.mor1kx_store_buffer/fifo_ram/Mram_mem1_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/tag_ram/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem2_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<20>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_lsu_cappuccino/dcache_gen.mor1kx_dcache/way_memories[0].way_data_ram/Mram_mem1_pins<21>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfb/Mram_mem_pins<17>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<16>"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_rf_cappuccino/rfa/Mram_mem_pins<17>"
        PIN "Mram_mem32_pins<14>" PIN "Mram_mem31_pins<14>" PIN
        "Mram_mem30_pins<14>" PIN "Mram_mem29_pins<14>" PIN
        "Mram_mem28_pins<14>" PIN "Mram_mem27_pins<14>" PIN
        "Mram_mem26_pins<14>" PIN "Mram_mem25_pins<14>" PIN
        "Mram_mem24_pins<14>" PIN "Mram_mem23_pins<14>" PIN
        "Mram_mem22_pins<14>" PIN "Mram_mem21_pins<14>" PIN
        "Mram_mem20_pins<14>" PIN "Mram_mem19_pins<14>" PIN
        "Mram_mem18_pins<14>" PIN "Mram_mem17_pins<14>" PIN
        "Mram_mem16_pins<14>" PIN "Mram_mem15_pins<14>" PIN
        "Mram_mem14_pins<14>" PIN "Mram_mem13_pins<14>" PIN
        "Mram_mem12_pins<14>" PIN "Mram_mem11_pins<14>" PIN
        "Mram_mem10_pins<14>" PIN "Mram_mem9_pins<14>" PIN
        "Mram_mem8_pins<14>" PIN "Mram_mem7_pins<14>" PIN "Mram_mem6_pins<14>"
        PIN "Mram_mem5_pins<14>" PIN "Mram_mem4_pins<14>" PIN
        "Mram_mem3_pins<14>" PIN "Mram_mem2_pins<14>" PIN "Mram_mem1_pins<14>"
        BEL "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB3" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB4" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB7" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB2" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB8" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB9" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "soc_netsoc_ddrphy_rddata_sr_2_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid4_BRB0" BEL
        "vns_new_master_rdata_valid4_BRB01" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB12" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB13" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB16" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB19" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB20" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "soc_netsoc_ddrphy_rddata_sr_3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB6" BEL
        "vns_new_master_rdata_valid3_BRB6" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB7" BEL
        "vns_new_master_rdata_valid3_BRB7" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB8" BEL
        "vns_new_master_rdata_valid3_BRB8" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB9" BEL
        "vns_new_master_rdata_valid3_BRB9" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB10" BEL
        "vns_new_master_rdata_valid3_BRB10" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB11" BEL
        "vns_new_master_rdata_valid3_BRB11" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB1" BEL
        "vns_new_master_rdata_valid3_BRB1" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB12" BEL
        "vns_new_master_rdata_valid3_BRB12" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB13" BEL
        "vns_new_master_rdata_valid3_BRB13" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB14" BEL
        "vns_new_master_rdata_valid3_BRB14" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB15" BEL
        "vns_new_master_rdata_valid3_BRB15" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB16" BEL
        "vns_new_master_rdata_valid3_BRB16" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB2" BEL
        "vns_new_master_rdata_valid3_BRB2" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB17" BEL
        "vns_new_master_rdata_valid3_BRB17" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB18" BEL
        "vns_new_master_rdata_valid3_BRB18" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB19" BEL
        "vns_new_master_rdata_valid3_BRB19" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB20" BEL
        "vns_new_master_rdata_valid3_BRB20" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB21" BEL
        "vns_new_master_rdata_valid3_BRB21" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB3" BEL
        "vns_new_master_rdata_valid3_BRB3" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB22" BEL
        "vns_new_master_rdata_valid3_BRB22" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB23" BEL
        "vns_new_master_rdata_valid3_BRB23" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB24" BEL
        "vns_new_master_rdata_valid3_BRB24" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB25" BEL
        "vns_new_master_rdata_valid3_BRB25" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB26" BEL
        "vns_new_master_rdata_valid3_BRB26" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB4" BEL
        "vns_new_master_rdata_valid3_BRB4" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB27" BEL
        "vns_new_master_rdata_valid3_BRB27" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB28" BEL
        "vns_new_master_rdata_valid3_BRB28" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB29" BEL
        "vns_new_master_rdata_valid3_BRB29" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB30" BEL
        "vns_new_master_rdata_valid3_BRB30" BEL
        "Mshreg_vns_new_master_rdata_valid3_BRB31" BEL
        "vns_new_master_rdata_valid3_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB5" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB11" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB14" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB15" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB22" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB23" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB6" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB24" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB25" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB26" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB27" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB28" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB17" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB29" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB30" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB31" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB32" BEL
        "Mshreg_soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL
        "soc_netsoc_ddrphy_rddata_sr_4_BRB33" BEL "sys_rst_shift1" BEL
        "sys_rst_shift2" BEL "sys_rst_shift3" BEL "sys_rst_shift4" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB0" BEL
        "soc_netsoc_ddrphy_rddata_sr_1_BRB1" BEL
        "vns_new_master_rdata_valid4_BRB0" BEL "Mram_storage1/SP" BEL
        "Mram_storage1/DP" BEL "Mram_storage2/SP" BEL "Mram_storage2/DP" BEL
        "Mram_storage3/SP" BEL "Mram_storage3/DP" BEL "Mram_storage4/SP" BEL
        "Mram_storage4/DP" BEL "Mram_storage5/SP" BEL "Mram_storage5/DP" BEL
        "Mram_storage6/SP" BEL "Mram_storage6/DP" BEL "Mram_storage7/SP" BEL
        "Mram_storage7/DP" BEL "Mram_storage8/SP" BEL "Mram_storage8/DP" BEL
        "Mram_storage_15/SP" BEL "Mram_storage_15/DP" BEL "Mram_storage_18/SP"
        BEL "Mram_storage_18/DP" BEL "Mram_storage_16/SP" BEL
        "Mram_storage_16/DP" BEL "Mram_storage_17/SP" BEL "Mram_storage_17/DP"
        BEL "Mram_storage_19/SP" BEL "Mram_storage_19/DP" BEL
        "Mram_storage_110/SP" BEL "Mram_storage_110/DP" BEL
        "Mram_storage_111/SP" BEL "Mram_storage_111/DP" BEL
        "Mram_storage_112/SP" BEL "Mram_storage_112/DP" BEL
        "Mram_storage_131/DP" BEL "Mram_storage_131/SP" BEL
        "Mram_storage_1310/DP" BEL "Mram_storage_1310/SP" BEL
        "Mram_storage_1311/DP" BEL "Mram_storage_1311/SP" BEL
        "Mram_storage_1312/DP" BEL "Mram_storage_1312/SP" BEL
        "Mram_storage_1313/DP" BEL "Mram_storage_1313/SP" BEL
        "Mram_storage_1314/DP" BEL "Mram_storage_1314/SP" BEL
        "Mram_storage_1315/DP" BEL "Mram_storage_1315/SP" BEL
        "Mram_storage_1316/DP" BEL "Mram_storage_1316/SP" BEL
        "Mram_storage_1317/DP" BEL "Mram_storage_1317/SP" BEL
        "Mram_storage_1318/DP" BEL "Mram_storage_1318/SP" BEL
        "Mram_storage_1319/DP" BEL "Mram_storage_1319/SP" BEL
        "Mram_storage_132/DP" BEL "Mram_storage_132/SP" BEL
        "Mram_storage_1320/DP" BEL "Mram_storage_1320/SP" BEL
        "Mram_storage_1321/DP" BEL "Mram_storage_1321/SP" BEL
        "Mram_storage_1322/DP" BEL "Mram_storage_1322/SP" BEL
        "Mram_storage_1323/DP" BEL "Mram_storage_1323/SP" BEL
        "Mram_storage_1324/DP" BEL "Mram_storage_1324/SP" BEL
        "Mram_storage_1325/DP" BEL "Mram_storage_1325/SP" BEL
        "Mram_storage_1326/DP" BEL "Mram_storage_1326/SP" BEL
        "Mram_storage_1327/DP" BEL "Mram_storage_1327/SP" BEL
        "Mram_storage_1328/DP" BEL "Mram_storage_1328/SP" BEL
        "Mram_storage_1329/DP" BEL "Mram_storage_1329/SP" BEL
        "Mram_storage_133/DP" BEL "Mram_storage_133/SP" BEL
        "Mram_storage_1330/DP" BEL "Mram_storage_1330/SP" BEL
        "Mram_storage_1331/DP" BEL "Mram_storage_1331/SP" BEL
        "Mram_storage_1332/DP" BEL "Mram_storage_1332/SP" BEL
        "Mram_storage_1333/DP" BEL "Mram_storage_1333/SP" BEL
        "Mram_storage_134/DP" BEL "Mram_storage_134/SP" BEL
        "Mram_storage_135/DP" BEL "Mram_storage_135/SP" BEL
        "Mram_storage_136/DP" BEL "Mram_storage_136/SP" BEL
        "Mram_storage_137/DP" BEL "Mram_storage_137/SP" BEL
        "Mram_storage_138/DP" BEL "Mram_storage_138/SP" BEL
        "Mram_storage_139/DP" BEL "Mram_storage_139/SP" BEL
        "Mram_storage_141/DP" BEL "Mram_storage_141/SP" BEL
        "Mram_storage_1410/DP" BEL "Mram_storage_1410/SP" BEL
        "Mram_storage_1411/DP" BEL "Mram_storage_1411/SP" BEL
        "Mram_storage_1412/DP" BEL "Mram_storage_1412/SP" BEL
        "Mram_storage_142/DP" BEL "Mram_storage_142/SP" BEL
        "Mram_storage_143/DP" BEL "Mram_storage_143/SP" BEL
        "Mram_storage_144/DP" BEL "Mram_storage_144/SP" BEL
        "Mram_storage_145/DP" BEL "Mram_storage_145/SP" BEL
        "Mram_storage_146/DP" BEL "Mram_storage_146/SP" BEL
        "Mram_storage_147/DP" BEL "Mram_storage_147/SP" BEL
        "Mram_storage_148/DP" BEL "Mram_storage_148/SP" BEL
        "Mram_storage_149/DP" BEL "Mram_storage_149/SP" BEL
        "Mram_storage_21/DP" BEL "Mram_storage_21/SP" BEL
        "Mram_storage_210/DP" BEL "Mram_storage_210/SP" BEL
        "Mram_storage_211/DP" BEL "Mram_storage_211/SP" BEL
        "Mram_storage_212/DP" BEL "Mram_storage_212/SP" BEL
        "Mram_storage_213/DP" BEL "Mram_storage_213/SP" BEL
        "Mram_storage_214/DP" BEL "Mram_storage_214/SP" BEL
        "Mram_storage_215/DP" BEL "Mram_storage_215/SP" BEL
        "Mram_storage_216/DP" BEL "Mram_storage_216/SP" BEL
        "Mram_storage_217/DP" BEL "Mram_storage_217/SP" BEL
        "Mram_storage_218/DP" BEL "Mram_storage_218/SP" BEL
        "Mram_storage_219/DP" BEL "Mram_storage_219/SP" BEL
        "Mram_storage_22/DP" BEL "Mram_storage_22/SP" BEL
        "Mram_storage_220/DP" BEL "Mram_storage_220/SP" BEL
        "Mram_storage_221/DP" BEL "Mram_storage_221/SP" BEL
        "Mram_storage_222/DP" BEL "Mram_storage_222/SP" BEL
        "Mram_storage_23/DP" BEL "Mram_storage_23/SP" BEL "Mram_storage_24/DP"
        BEL "Mram_storage_24/SP" BEL "Mram_storage_25/DP" BEL
        "Mram_storage_25/SP" BEL "Mram_storage_26/DP" BEL "Mram_storage_26/SP"
        BEL "Mram_storage_27/DP" BEL "Mram_storage_27/SP" BEL
        "Mram_storage_28/DP" BEL "Mram_storage_28/SP" BEL "Mram_storage_29/DP"
        BEL "Mram_storage_29/SP" BEL "Mram_storage_31/DP" BEL
        "Mram_storage_31/SP" BEL "Mram_storage_310/DP" BEL
        "Mram_storage_310/SP" BEL "Mram_storage_311/DP" BEL
        "Mram_storage_311/SP" BEL "Mram_storage_312/DP" BEL
        "Mram_storage_312/SP" BEL "Mram_storage_313/DP" BEL
        "Mram_storage_313/SP" BEL "Mram_storage_314/DP" BEL
        "Mram_storage_314/SP" BEL "Mram_storage_315/DP" BEL
        "Mram_storage_315/SP" BEL "Mram_storage_316/DP" BEL
        "Mram_storage_316/SP" BEL "Mram_storage_317/DP" BEL
        "Mram_storage_317/SP" BEL "Mram_storage_318/DP" BEL
        "Mram_storage_318/SP" BEL "Mram_storage_319/DP" BEL
        "Mram_storage_319/SP" BEL "Mram_storage_32/DP" BEL
        "Mram_storage_32/SP" BEL "Mram_storage_320/DP" BEL
        "Mram_storage_320/SP" BEL "Mram_storage_321/DP" BEL
        "Mram_storage_321/SP" BEL "Mram_storage_322/DP" BEL
        "Mram_storage_322/SP" BEL "Mram_storage_33/DP" BEL
        "Mram_storage_33/SP" BEL "Mram_storage_34/DP" BEL "Mram_storage_34/SP"
        BEL "Mram_storage_35/DP" BEL "Mram_storage_35/SP" BEL
        "Mram_storage_36/DP" BEL "Mram_storage_36/SP" BEL "Mram_storage_37/DP"
        BEL "Mram_storage_37/SP" BEL "Mram_storage_38/DP" BEL
        "Mram_storage_38/SP" BEL "Mram_storage_39/DP" BEL "Mram_storage_39/SP"
        BEL "Mram_storage_41/DP" BEL "Mram_storage_41/SP" BEL
        "Mram_storage_410/DP" BEL "Mram_storage_410/SP" BEL
        "Mram_storage_411/DP" BEL "Mram_storage_411/SP" BEL
        "Mram_storage_412/DP" BEL "Mram_storage_412/SP" BEL
        "Mram_storage_413/DP" BEL "Mram_storage_413/SP" BEL
        "Mram_storage_414/DP" BEL "Mram_storage_414/SP" BEL
        "Mram_storage_415/DP" BEL "Mram_storage_415/SP" BEL
        "Mram_storage_416/DP" BEL "Mram_storage_416/SP" BEL
        "Mram_storage_417/DP" BEL "Mram_storage_417/SP" BEL
        "Mram_storage_418/DP" BEL "Mram_storage_418/SP" BEL
        "Mram_storage_419/DP" BEL "Mram_storage_419/SP" BEL
        "Mram_storage_42/DP" BEL "Mram_storage_42/SP" BEL
        "Mram_storage_420/DP" BEL "Mram_storage_420/SP" BEL
        "Mram_storage_421/DP" BEL "Mram_storage_421/SP" BEL
        "Mram_storage_422/DP" BEL "Mram_storage_422/SP" BEL
        "Mram_storage_43/DP" BEL "Mram_storage_43/SP" BEL "Mram_storage_44/DP"
        BEL "Mram_storage_44/SP" BEL "Mram_storage_45/DP" BEL
        "Mram_storage_45/SP" BEL "Mram_storage_46/DP" BEL "Mram_storage_46/SP"
        BEL "Mram_storage_47/DP" BEL "Mram_storage_47/SP" BEL
        "Mram_storage_48/DP" BEL "Mram_storage_48/SP" BEL "Mram_storage_49/DP"
        BEL "Mram_storage_49/SP" BEL "Mram_storage_51/DP" BEL
        "Mram_storage_51/SP" BEL "Mram_storage_510/DP" BEL
        "Mram_storage_510/SP" BEL "Mram_storage_511/DP" BEL
        "Mram_storage_511/SP" BEL "Mram_storage_512/DP" BEL
        "Mram_storage_512/SP" BEL "Mram_storage_513/DP" BEL
        "Mram_storage_513/SP" BEL "Mram_storage_514/DP" BEL
        "Mram_storage_514/SP" BEL "Mram_storage_515/DP" BEL
        "Mram_storage_515/SP" BEL "Mram_storage_516/DP" BEL
        "Mram_storage_516/SP" BEL "Mram_storage_517/DP" BEL
        "Mram_storage_517/SP" BEL "Mram_storage_518/DP" BEL
        "Mram_storage_518/SP" BEL "Mram_storage_519/DP" BEL
        "Mram_storage_519/SP" BEL "Mram_storage_52/DP" BEL
        "Mram_storage_52/SP" BEL "Mram_storage_520/DP" BEL
        "Mram_storage_520/SP" BEL "Mram_storage_521/DP" BEL
        "Mram_storage_521/SP" BEL "Mram_storage_522/DP" BEL
        "Mram_storage_522/SP" BEL "Mram_storage_53/DP" BEL
        "Mram_storage_53/SP" BEL "Mram_storage_54/DP" BEL "Mram_storage_54/SP"
        BEL "Mram_storage_55/DP" BEL "Mram_storage_55/SP" BEL
        "Mram_storage_56/DP" BEL "Mram_storage_56/SP" BEL "Mram_storage_57/DP"
        BEL "Mram_storage_57/SP" BEL "Mram_storage_58/DP" BEL
        "Mram_storage_58/SP" BEL "Mram_storage_59/DP" BEL "Mram_storage_59/SP"
        BEL "Mram_storage_61/DP" BEL "Mram_storage_61/SP" BEL
        "Mram_storage_610/DP" BEL "Mram_storage_610/SP" BEL
        "Mram_storage_611/DP" BEL "Mram_storage_611/SP" BEL
        "Mram_storage_612/DP" BEL "Mram_storage_612/SP" BEL
        "Mram_storage_613/DP" BEL "Mram_storage_613/SP" BEL
        "Mram_storage_614/DP" BEL "Mram_storage_614/SP" BEL
        "Mram_storage_615/DP" BEL "Mram_storage_615/SP" BEL
        "Mram_storage_616/DP" BEL "Mram_storage_616/SP" BEL
        "Mram_storage_617/DP" BEL "Mram_storage_617/SP" BEL
        "Mram_storage_618/DP" BEL "Mram_storage_618/SP" BEL
        "Mram_storage_619/DP" BEL "Mram_storage_619/SP" BEL
        "Mram_storage_62/DP" BEL "Mram_storage_62/SP" BEL
        "Mram_storage_620/DP" BEL "Mram_storage_620/SP" BEL
        "Mram_storage_621/DP" BEL "Mram_storage_621/SP" BEL
        "Mram_storage_622/DP" BEL "Mram_storage_622/SP" BEL
        "Mram_storage_63/DP" BEL "Mram_storage_63/SP" BEL "Mram_storage_64/DP"
        BEL "Mram_storage_64/SP" BEL "Mram_storage_65/DP" BEL
        "Mram_storage_65/SP" BEL "Mram_storage_66/DP" BEL "Mram_storage_66/SP"
        BEL "Mram_storage_67/DP" BEL "Mram_storage_67/SP" BEL
        "Mram_storage_68/DP" BEL "Mram_storage_68/SP" BEL "Mram_storage_69/DP"
        BEL "Mram_storage_69/SP" BEL "Mram_storage_71/DP" BEL
        "Mram_storage_71/SP" BEL "Mram_storage_710/DP" BEL
        "Mram_storage_710/SP" BEL "Mram_storage_711/DP" BEL
        "Mram_storage_711/SP" BEL "Mram_storage_712/DP" BEL
        "Mram_storage_712/SP" BEL "Mram_storage_713/DP" BEL
        "Mram_storage_713/SP" BEL "Mram_storage_714/DP" BEL
        "Mram_storage_714/SP" BEL "Mram_storage_715/DP" BEL
        "Mram_storage_715/SP" BEL "Mram_storage_716/DP" BEL
        "Mram_storage_716/SP" BEL "Mram_storage_717/DP" BEL
        "Mram_storage_717/SP" BEL "Mram_storage_718/DP" BEL
        "Mram_storage_718/SP" BEL "Mram_storage_719/DP" BEL
        "Mram_storage_719/SP" BEL "Mram_storage_72/DP" BEL
        "Mram_storage_72/SP" BEL "Mram_storage_720/DP" BEL
        "Mram_storage_720/SP" BEL "Mram_storage_721/DP" BEL
        "Mram_storage_721/SP" BEL "Mram_storage_722/DP" BEL
        "Mram_storage_722/SP" BEL "Mram_storage_73/DP" BEL
        "Mram_storage_73/SP" BEL "Mram_storage_74/DP" BEL "Mram_storage_74/SP"
        BEL "Mram_storage_75/DP" BEL "Mram_storage_75/SP" BEL
        "Mram_storage_76/DP" BEL "Mram_storage_76/SP" BEL "Mram_storage_77/DP"
        BEL "Mram_storage_77/SP" BEL "Mram_storage_78/DP" BEL
        "Mram_storage_78/SP" BEL "Mram_storage_79/DP" BEL "Mram_storage_79/SP"
        BEL "Mram_storage_81/DP" BEL "Mram_storage_81/SP" BEL
        "Mram_storage_810/DP" BEL "Mram_storage_810/SP" BEL
        "Mram_storage_811/DP" BEL "Mram_storage_811/SP" BEL
        "Mram_storage_812/DP" BEL "Mram_storage_812/SP" BEL
        "Mram_storage_813/DP" BEL "Mram_storage_813/SP" BEL
        "Mram_storage_814/DP" BEL "Mram_storage_814/SP" BEL
        "Mram_storage_815/DP" BEL "Mram_storage_815/SP" BEL
        "Mram_storage_816/DP" BEL "Mram_storage_816/SP" BEL
        "Mram_storage_817/DP" BEL "Mram_storage_817/SP" BEL
        "Mram_storage_818/DP" BEL "Mram_storage_818/SP" BEL
        "Mram_storage_819/DP" BEL "Mram_storage_819/SP" BEL
        "Mram_storage_82/DP" BEL "Mram_storage_82/SP" BEL
        "Mram_storage_820/DP" BEL "Mram_storage_820/SP" BEL
        "Mram_storage_821/DP" BEL "Mram_storage_821/SP" BEL
        "Mram_storage_822/DP" BEL "Mram_storage_822/SP" BEL
        "Mram_storage_83/DP" BEL "Mram_storage_83/SP" BEL "Mram_storage_84/DP"
        BEL "Mram_storage_84/SP" BEL "Mram_storage_85/DP" BEL
        "Mram_storage_85/SP" BEL "Mram_storage_86/DP" BEL "Mram_storage_86/SP"
        BEL "Mram_storage_87/DP" BEL "Mram_storage_87/SP" BEL
        "Mram_storage_88/DP" BEL "Mram_storage_88/SP" BEL "Mram_storage_89/DP"
        BEL "Mram_storage_89/SP" BEL "Mram_storage_91/DP" BEL
        "Mram_storage_91/SP" BEL "Mram_storage_910/DP" BEL
        "Mram_storage_910/SP" BEL "Mram_storage_911/DP" BEL
        "Mram_storage_911/SP" BEL "Mram_storage_912/DP" BEL
        "Mram_storage_912/SP" BEL "Mram_storage_913/DP" BEL
        "Mram_storage_913/SP" BEL "Mram_storage_914/DP" BEL
        "Mram_storage_914/SP" BEL "Mram_storage_915/DP" BEL
        "Mram_storage_915/SP" BEL "Mram_storage_916/DP" BEL
        "Mram_storage_916/SP" BEL "Mram_storage_917/DP" BEL
        "Mram_storage_917/SP" BEL "Mram_storage_918/DP" BEL
        "Mram_storage_918/SP" BEL "Mram_storage_919/DP" BEL
        "Mram_storage_919/SP" BEL "Mram_storage_92/DP" BEL
        "Mram_storage_92/SP" BEL "Mram_storage_920/DP" BEL
        "Mram_storage_920/SP" BEL "Mram_storage_921/DP" BEL
        "Mram_storage_921/SP" BEL "Mram_storage_922/DP" BEL
        "Mram_storage_922/SP" BEL "Mram_storage_93/DP" BEL
        "Mram_storage_93/SP" BEL "Mram_storage_94/DP" BEL "Mram_storage_94/SP"
        BEL "Mram_storage_95/DP" BEL "Mram_storage_95/SP" BEL
        "Mram_storage_96/DP" BEL "Mram_storage_96/SP" BEL "Mram_storage_97/DP"
        BEL "Mram_storage_97/SP" BEL "Mram_storage_98/DP" BEL
        "Mram_storage_98/SP" BEL "Mram_storage_99/DP" BEL "Mram_storage_99/SP"
        PIN
        "mor1kx/mor1kx_cpu/cappuccino.mor1kx_cpu/mor1kx_execute_alu/Mmult_n02921_pins<110>";
PIN ODDR2_2/N0_pins<1> = BEL "ODDR2_2/N0" PINNAME CK0;
PIN ODDR2_2/N0_pins<2> = BEL "ODDR2_2/N0" PINNAME CK1;
PIN ODDR2_1/N_pins<1> = BEL "ODDR2_1/N" PINNAME CK0;
PIN ODDR2_1/N_pins<2> = BEL "ODDR2_1/N" PINNAME CK1;
PIN ODDR2_2_pins<1> = BEL "ODDR2_2" PINNAME CK0;
PIN ODDR2_2_pins<2> = BEL "ODDR2_2" PINNAME CK1;
PIN ODDR2_1_pins<1> = BEL "ODDR2_1" PINNAME CK0;
PIN ODDR2_1_pins<2> = BEL "ODDR2_1" PINNAME CK1;
PIN ODDR2_4/N1_pins<1> = BEL "ODDR2_4/N1" PINNAME CK0;
PIN ODDR2_4/N1_pins<2> = BEL "ODDR2_4/N1" PINNAME CK1;
PIN ODDR2_3/N_pins<1> = BEL "ODDR2_3/N" PINNAME CK0;
PIN ODDR2_3/N_pins<2> = BEL "ODDR2_3/N" PINNAME CK1;
PIN ODDR2_4_pins<1> = BEL "ODDR2_4" PINNAME CK0;
PIN ODDR2_4_pins<2> = BEL "ODDR2_4" PINNAME CK1;
PIN ODDR2_3_pins<1> = BEL "ODDR2_3" PINNAME CK0;
PIN ODDR2_3_pins<2> = BEL "ODDR2_3" PINNAME CK1;
TIMEGRP soc_netsoc_crg_unbuf_sdram_half_a = BEL "soc_netsoc_ddrphy_postamble"
        BEL "ddram_cke" BEL "ddram_odt" BEL "ddram_we_n" BEL "ddram_ras_n" BEL
        "ddram_cas_n" BEL "soc_netsoc_ddrphy_record0_bank_0" BEL
        "soc_netsoc_ddrphy_record0_bank_1" BEL
        "soc_netsoc_ddrphy_record0_bank_2" BEL
        "soc_netsoc_ddrphy_record1_bank_0" BEL
        "soc_netsoc_ddrphy_record1_bank_1" BEL
        "soc_netsoc_ddrphy_record1_bank_2" BEL
        "soc_netsoc_ddrphy_record0_address_0" BEL
        "soc_netsoc_ddrphy_record0_address_1" BEL
        "soc_netsoc_ddrphy_record0_address_2" BEL
        "soc_netsoc_ddrphy_record0_address_3" BEL
        "soc_netsoc_ddrphy_record0_address_4" BEL
        "soc_netsoc_ddrphy_record0_address_5" BEL
        "soc_netsoc_ddrphy_record0_address_6" BEL
        "soc_netsoc_ddrphy_record0_address_7" BEL
        "soc_netsoc_ddrphy_record0_address_8" BEL
        "soc_netsoc_ddrphy_record0_address_9" BEL
        "soc_netsoc_ddrphy_record0_address_10" BEL
        "soc_netsoc_ddrphy_record0_address_11" BEL
        "soc_netsoc_ddrphy_record0_address_12" BEL
        "soc_netsoc_ddrphy_record1_address_0" BEL
        "soc_netsoc_ddrphy_record1_address_1" BEL
        "soc_netsoc_ddrphy_record1_address_2" BEL
        "soc_netsoc_ddrphy_record1_address_3" BEL
        "soc_netsoc_ddrphy_record1_address_4" BEL
        "soc_netsoc_ddrphy_record1_address_5" BEL
        "soc_netsoc_ddrphy_record1_address_6" BEL
        "soc_netsoc_ddrphy_record1_address_7" BEL
        "soc_netsoc_ddrphy_record1_address_8" BEL
        "soc_netsoc_ddrphy_record1_address_9" BEL
        "soc_netsoc_ddrphy_record1_address_10" BEL
        "soc_netsoc_ddrphy_record1_address_11" BEL
        "soc_netsoc_ddrphy_record1_address_12" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL
        "soc_netsoc_ddrphy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_netsoc_ddrphy_record0_cas_n" BEL
        "soc_netsoc_ddrphy_record0_ras_n" BEL "soc_netsoc_ddrphy_record0_we_n"
        BEL "soc_netsoc_ddrphy_record1_we_n" BEL
        "soc_netsoc_ddrphy_record1_cas_n" BEL
        "soc_netsoc_ddrphy_record1_ras_n" BEL "soc_netsoc_ddrphy_phase_sel"
        BEL "soc_netsoc_ddrphy_record0_odt_BRB0" BEL
        "soc_netsoc_ddrphy_record0_odt_BRB1" BEL
        "soc_netsoc_ddrphy_record0_cke_BRB0" BEL
        "Mshreg_soc_netsoc_ddrphy_r_dfi_wrdata_en_1" BEL
        "soc_netsoc_ddrphy_r_dfi_wrdata_en_1" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
TIMEGRP soc_netsoc_crg_unbuf_sdram_half_a_0 = BEL
        "soc_netsoc_ddrphy_postamble" BEL "ddram_cke" BEL "ddram_odt" BEL
        "ddram_we_n" BEL "ddram_ras_n" BEL "ddram_cas_n" BEL
        "soc_netsoc_ddrphy_record0_bank_0" BEL
        "soc_netsoc_ddrphy_record0_bank_1" BEL
        "soc_netsoc_ddrphy_record0_bank_2" BEL
        "soc_netsoc_ddrphy_record1_bank_0" BEL
        "soc_netsoc_ddrphy_record1_bank_1" BEL
        "soc_netsoc_ddrphy_record1_bank_2" BEL
        "soc_netsoc_ddrphy_record0_address_0" BEL
        "soc_netsoc_ddrphy_record0_address_1" BEL
        "soc_netsoc_ddrphy_record0_address_2" BEL
        "soc_netsoc_ddrphy_record0_address_3" BEL
        "soc_netsoc_ddrphy_record0_address_4" BEL
        "soc_netsoc_ddrphy_record0_address_5" BEL
        "soc_netsoc_ddrphy_record0_address_6" BEL
        "soc_netsoc_ddrphy_record0_address_7" BEL
        "soc_netsoc_ddrphy_record0_address_8" BEL
        "soc_netsoc_ddrphy_record0_address_9" BEL
        "soc_netsoc_ddrphy_record0_address_10" BEL
        "soc_netsoc_ddrphy_record0_address_11" BEL
        "soc_netsoc_ddrphy_record0_address_12" BEL
        "soc_netsoc_ddrphy_record1_address_0" BEL
        "soc_netsoc_ddrphy_record1_address_1" BEL
        "soc_netsoc_ddrphy_record1_address_2" BEL
        "soc_netsoc_ddrphy_record1_address_3" BEL
        "soc_netsoc_ddrphy_record1_address_4" BEL
        "soc_netsoc_ddrphy_record1_address_5" BEL
        "soc_netsoc_ddrphy_record1_address_6" BEL
        "soc_netsoc_ddrphy_record1_address_7" BEL
        "soc_netsoc_ddrphy_record1_address_8" BEL
        "soc_netsoc_ddrphy_record1_address_9" BEL
        "soc_netsoc_ddrphy_record1_address_10" BEL
        "soc_netsoc_ddrphy_record1_address_11" BEL
        "soc_netsoc_ddrphy_record1_address_12" BEL "ddram_ba_0" BEL
        "ddram_ba_1" BEL "ddram_ba_2" BEL "ddram_a_0" BEL "ddram_a_1" BEL
        "ddram_a_2" BEL "ddram_a_3" BEL "ddram_a_4" BEL "ddram_a_5" BEL
        "ddram_a_6" BEL "ddram_a_7" BEL "ddram_a_8" BEL "ddram_a_9" BEL
        "ddram_a_10" BEL "ddram_a_11" BEL "ddram_a_12" BEL
        "soc_netsoc_ddrphy_phase_half" BEL "sdram_half_a_bufpll" BEL
        "soc_netsoc_ddrphy_record0_cas_n" BEL
        "soc_netsoc_ddrphy_record0_ras_n" BEL "soc_netsoc_ddrphy_record0_we_n"
        BEL "soc_netsoc_ddrphy_record1_we_n" BEL
        "soc_netsoc_ddrphy_record1_cas_n" BEL
        "soc_netsoc_ddrphy_record1_ras_n" BEL "soc_netsoc_ddrphy_phase_sel"
        BEL "soc_netsoc_ddrphy_record0_odt_BRB0" BEL
        "soc_netsoc_ddrphy_record0_odt_BRB1" BEL
        "soc_netsoc_ddrphy_record0_cke_BRB0" BEL
        "Mshreg_soc_netsoc_ddrphy_r_dfi_wrdata_en_1" BEL
        "soc_netsoc_ddrphy_r_dfi_wrdata_en_1" PIN "ODDR2_2/N0_pins<1>" PIN
        "ODDR2_2/N0_pins<2>" PIN "ODDR2_2/N0_pins<1>" PIN "ODDR2_2/N0_pins<2>"
        PIN "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN
        "ODDR2_1/N_pins<1>" PIN "ODDR2_1/N_pins<2>" PIN "ODDR2_2_pins<1>" PIN
        "ODDR2_2_pins<2>" PIN "ODDR2_2_pins<1>" PIN "ODDR2_2_pins<2>" PIN
        "ODDR2_1_pins<1>" PIN "ODDR2_1_pins<2>" PIN "ODDR2_1_pins<1>" PIN
        "ODDR2_1_pins<2>" PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>"
        PIN "ODDR2_4/N1_pins<1>" PIN "ODDR2_4/N1_pins<2>" PIN
        "ODDR2_3/N_pins<1>" PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_3/N_pins<1>"
        PIN "ODDR2_3/N_pins<2>" PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>"
        PIN "ODDR2_4_pins<1>" PIN "ODDR2_4_pins<2>" PIN "ODDR2_3_pins<1>" PIN
        "ODDR2_3_pins<2>" PIN "ODDR2_3_pins<1>" PIN "ODDR2_3_pins<2>";
PIN BUFIO2_pins<1> = BEL "BUFIO2" PINNAME I;
TIMEGRP PRDclk100 = PIN "BUFIO2_pins<1>";
PIN crg_pll_adv_pins<2> = BEL "crg_pll_adv" PINNAME CLKIN1;
TIMEGRP soc_netsoc_crg_clk100b = PIN "crg_pll_adv_pins<2>";
TIMEGRP soc_netsoc_crg_clk100b_0 = PIN "crg_pll_adv_pins<2>";
PIN ODDR2/N_pins<1> = BEL "ODDR2/N" PINNAME CK0;
PIN ODDR2/N_pins<2> = BEL "ODDR2/N" PINNAME CK1;
PIN ODDR2_pins<1> = BEL "ODDR2" PINNAME CK0;
PIN ODDR2_pins<2> = BEL "ODDR2" PINNAME CK1;
TIMEGRP soc_netsoc_crg_unbuf_sdram_half_b = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
TIMEGRP soc_netsoc_crg_unbuf_sdram_half_b_0 = BEL "sdram_half_b_bufpll" PIN
        "ODDR2/N_pins<1>" PIN "ODDR2/N_pins<2>" PIN "ODDR2/N_pins<1>" PIN
        "ODDR2/N_pins<2>" PIN "ODDR2_pins<1>" PIN "ODDR2_pins<2>" PIN
        "ODDR2_pins<1>" PIN "ODDR2_pins<2>";
PIN OSERDES2_pins<0> = BEL "OSERDES2" PINNAME CLK0;
PIN OSERDES2_1_pins<0> = BEL "OSERDES2_1" PINNAME CLK0;
PIN OSERDES2_2_pins<0> = BEL "OSERDES2_2" PINNAME CLK0;
PIN OSERDES2_3_pins<0> = BEL "OSERDES2_3" PINNAME CLK0;
PIN OSERDES2_4_pins<0> = BEL "OSERDES2_4" PINNAME CLK0;
PIN OSERDES2_5_pins<0> = BEL "OSERDES2_5" PINNAME CLK0;
PIN OSERDES2_6_pins<0> = BEL "OSERDES2_6" PINNAME CLK0;
PIN OSERDES2_7_pins<0> = BEL "OSERDES2_7" PINNAME CLK0;
PIN OSERDES2_8_pins<0> = BEL "OSERDES2_8" PINNAME CLK0;
PIN OSERDES2_9_pins<0> = BEL "OSERDES2_9" PINNAME CLK0;
PIN OSERDES2_10_pins<0> = BEL "OSERDES2_10" PINNAME CLK0;
PIN OSERDES2_11_pins<0> = BEL "OSERDES2_11" PINNAME CLK0;
PIN OSERDES2_12_pins<0> = BEL "OSERDES2_12" PINNAME CLK0;
PIN OSERDES2_13_pins<0> = BEL "OSERDES2_13" PINNAME CLK0;
PIN OSERDES2_14_pins<0> = BEL "OSERDES2_14" PINNAME CLK0;
PIN OSERDES2_15_pins<0> = BEL "OSERDES2_15" PINNAME CLK0;
PIN OSERDES2_16_pins<0> = BEL "OSERDES2_16" PINNAME CLK0;
PIN OSERDES2_17_pins<0> = BEL "OSERDES2_17" PINNAME CLK0;
PIN ISERDES2_pins<2> = BEL "ISERDES2" PINNAME CLK0;
PIN ISERDES2_1_pins<2> = BEL "ISERDES2_1" PINNAME CLK0;
PIN ISERDES2_2_pins<2> = BEL "ISERDES2_2" PINNAME CLK0;
PIN ISERDES2_3_pins<2> = BEL "ISERDES2_3" PINNAME CLK0;
PIN ISERDES2_4_pins<2> = BEL "ISERDES2_4" PINNAME CLK0;
PIN ISERDES2_5_pins<2> = BEL "ISERDES2_5" PINNAME CLK0;
PIN ISERDES2_6_pins<2> = BEL "ISERDES2_6" PINNAME CLK0;
PIN ISERDES2_7_pins<2> = BEL "ISERDES2_7" PINNAME CLK0;
PIN ISERDES2_8_pins<2> = BEL "ISERDES2_8" PINNAME CLK0;
PIN ISERDES2_9_pins<2> = BEL "ISERDES2_9" PINNAME CLK0;
PIN ISERDES2_10_pins<2> = BEL "ISERDES2_10" PINNAME CLK0;
PIN ISERDES2_11_pins<2> = BEL "ISERDES2_11" PINNAME CLK0;
PIN ISERDES2_12_pins<2> = BEL "ISERDES2_12" PINNAME CLK0;
PIN ISERDES2_13_pins<2> = BEL "ISERDES2_13" PINNAME CLK0;
PIN ISERDES2_14_pins<2> = BEL "ISERDES2_14" PINNAME CLK0;
PIN ISERDES2_15_pins<2> = BEL "ISERDES2_15" PINNAME CLK0;
TIMEGRP soc_netsoc_crg_unbuf_sdram_full = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TIMEGRP soc_netsoc_crg_unbuf_sdram_full_0 = PIN "OSERDES2_pins<0>" PIN
        "OSERDES2_1_pins<0>" PIN "OSERDES2_2_pins<0>" PIN "OSERDES2_3_pins<0>"
        PIN "OSERDES2_4_pins<0>" PIN "OSERDES2_5_pins<0>" PIN
        "OSERDES2_6_pins<0>" PIN "OSERDES2_7_pins<0>" PIN "OSERDES2_8_pins<0>"
        PIN "OSERDES2_9_pins<0>" PIN "OSERDES2_10_pins<0>" PIN
        "OSERDES2_11_pins<0>" PIN "OSERDES2_12_pins<0>" PIN
        "OSERDES2_13_pins<0>" PIN "OSERDES2_14_pins<0>" PIN
        "OSERDES2_15_pins<0>" PIN "OSERDES2_16_pins<0>" PIN
        "OSERDES2_17_pins<0>" PIN "ISERDES2_pins<2>" PIN "ISERDES2_1_pins<2>"
        PIN "ISERDES2_2_pins<2>" PIN "ISERDES2_3_pins<2>" PIN
        "ISERDES2_4_pins<2>" PIN "ISERDES2_5_pins<2>" PIN "ISERDES2_6_pins<2>"
        PIN "ISERDES2_7_pins<2>" PIN "ISERDES2_8_pins<2>" PIN
        "ISERDES2_9_pins<2>" PIN "ISERDES2_10_pins<2>" PIN
        "ISERDES2_11_pins<2>" PIN "ISERDES2_12_pins<2>" PIN
        "ISERDES2_13_pins<2>" PIN "ISERDES2_14_pins<2>" PIN
        "ISERDES2_15_pins<2>";
TSsys_clk = PERIOD TIMEGRP "PRDsys_clk" 13.3333333 ns HIGH 50%;
TSeth_rx_clk = PERIOD TIMEGRP "PRDeth_rx_clk" 8 ns HIGH 50%;
PATH TSsys_clkTOeth_rx_clk_path = FROM TIMEGRP "TIGsys_clk" TO TIMEGRP
        "TIGeth_rx_clk";
PATH "TSsys_clkTOeth_rx_clk_path" TIG;
PATH TSeth_rx_clkTOsys_clk_path = FROM TIMEGRP "TIGeth_rx_clk" TO TIMEGRP
        "TIGsys_clk";
PATH "TSeth_rx_clkTOsys_clk_path" TIG;
TSclk100 = PERIOD TIMEGRP "PRDclk100" 10 ns HIGH 50%;
TSeth_clocks_rx = PERIOD TIMEGRP "PRDeth_clocks_rx" 40 ns HIGH 50%;
TS_soc_netsoc_crg_clk100b = PERIOD TIMEGRP "soc_netsoc_crg_clk100b" TSclk100
        HIGH 50%;
TS_soc_netsoc_crg_unbuf_sdram_half_b = PERIOD TIMEGRP
        "soc_netsoc_crg_unbuf_sdram_half_b" TS_soc_netsoc_crg_clk100b / 1.5
        PHASE 4.62962963 ns HIGH 50%;
TS_soc_netsoc_crg_unbuf_sys = PERIOD TIMEGRP "soc_netsoc_crg_unbuf_sys"
        TS_soc_netsoc_crg_clk100b / 0.75 HIGH 50%;
TS_soc_netsoc_crg_unbuf_sdram_full = PERIOD TIMEGRP
        "soc_netsoc_crg_unbuf_sdram_full" TS_soc_netsoc_crg_clk100b / 3 HIGH
        50%;
TS_soc_netsoc_crg_unbuf_sdram_half_a = PERIOD TIMEGRP
        "soc_netsoc_crg_unbuf_sdram_half_a" TS_soc_netsoc_crg_clk100b / 1.5
        PHASE 5 ns HIGH 50%;
SCHEMATIC END;

