{"auto_keywords": [{"score": 0.00481495049065317, "phrase": "wordline_gating_logic"}, {"score": 0.004444921827311577, "phrase": "unnecessary_btb_accesses"}, {"score": 0.00421410521089045, "phrase": "partial_bit"}, {"score": 0.0038900709793274484, "phrase": "branch_predictor"}, {"score": 0.0027495914857929584, "phrase": "experimental_results"}, {"score": 0.00260657976055413, "phrase": "embedded_applications"}, {"score": 0.0023424328921363585, "phrase": "proposed_mechanism"}, {"score": 0.0021049977753042253, "phrase": "btb_power_consumption"}], "paper_keywords": ["low power", " BTB", " wordline gating"], "paper_abstract": "This paper presents a wordline gating logic for reducing unnecessary BTB accesses. Partial bit of the branch predictor was simultaneously recorded in the middle of BTB to prevent further SRAM operation. Experimental results with embedded applications showed that the proposed mechanism reduces around 38% of BTB power consumption.", "paper_title": "Low-Power Embedded Processor Design Using Branch Direction", "paper_id": "WOS:000273190700028"}