---
sort: 2
---


# Verilog Labs

<!-- {% include list.liquid %} -->

- [Lab1](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab1_Modeling_Concepts.html)
- [Lab2](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab2_Addition.html)
- [Lab3](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab3_Multi-Output%20Circuits.html)
- [Lab4](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab4_Tasks,%20Functions,%20and%20Testbench%20.html)
- [Lab5](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab5_Modeling%20Latches%20and%20Flip-flops%20.html)
- [Lab6](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab6_Modeling%20Registers%20and%20Counters%20.html)
- [Lab7](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab7_Behavioral%20Modeling%20and%20Timing%20Constraints.html)
- [Lab8](https://uri-nextlab.github.io/ParallelProgammingLabs/Verilog_Labs/Lab8_Architectural%20Wizard%20and%20IP%20Catalog.html)
