// Seed: 3184141120
module module_0 (
    id_1,
    id_2
);
  inout id_2;
  output id_1;
  logic id_2;
  type_5(
      1, 1, 1, id_1, 1, id_1
  );
  reg id_3;
  always @(1) id_3 <= 1'd0;
endmodule
