library IEEE;
use IEEE.std_logic_1164.all;

LIBRARY ieee;
  USE ieee.std_logic_1164.all;
  
  ENTITY carry_ripple_adder IS
      GENERIC (n: INTEGER := 4);
      PORT ( 
          a, b: IN STD_LOGIC_VECTOR (n-1 DOWNTO 0);
          cin: IN STD_LOGIC;
          s: OUT STD_LOGIC_VECTOR (n-1 DOWNTO 0);
          cout: OUT STD_LOGIC
      );
  END carry_ripple_adder;

  ARCHITECTURE w_generate OF carry_ripple_adder IS
      SIGNAL c_int: STD_LOGIC_VECTOR (n DOWNTO 0);
      BEGIN
          c_int(0) <= cin;
          G1: FOR i IN 0 TO n-1 GENERATE
              s(i) <= a(i) XOR b(i) XOR c_int(i);
              c_int(i+1) <= (a(i) AND b(i)) OR (a(i) AND c_int(i)) OR (b(i) AND c_int(i));
          END GENERATE;
          cout <= c_int(n);
  END ARCHITECTURE w_generate;
-------------------------------------------------------------------
--nema testbencha
