
---------- Begin Simulation Statistics ----------
final_tick                               165455613000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 329462                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744028                       # Number of bytes of host memory used
host_op_rate                                   330119                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   303.53                       # Real time elapsed on the host
host_tick_rate                              545112618                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165456                       # Number of seconds simulated
sim_ticks                                165455613000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.586086                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2103772                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2112516                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83519                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635475                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                299                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             779                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              480                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389279                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66005                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          167                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.654556                       # CPI: cycles per instruction
system.cpu.discardedOps                        196295                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42625383                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485352                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11032872                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        32451673                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604392                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        165455613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       133003940                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       191666                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        514565                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           47                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       614029                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          551                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1232657                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            551                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              98385                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       106242                       # Transaction distribution
system.membus.trans_dist::CleanEvict            85420                       # Transaction distribution
system.membus.trans_dist::ReadExReq            224517                       # Transaction distribution
system.membus.trans_dist::ReadExResp           224517                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         98385                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       837467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 837467                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13732608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13732608                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            322903                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  322903    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              322903                       # Request fanout histogram
system.membus.respLayer1.occupancy         1092116000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           727049000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            315143                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       619758                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          709                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          185773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           303486                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          303486                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1216                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       313927                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            1                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         3141                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1848146                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1851287                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        61600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     36189728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               36251328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192213                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3399744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           810843                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000740                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027192                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 810243     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    600      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             810843                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1746882000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1234829997                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2432000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  111                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               295613                       # number of demand (read+write) hits
system.l2.demand_hits::total                   295724                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 111                       # number of overall hits
system.l2.overall_hits::.cpu.data              295613                       # number of overall hits
system.l2.overall_hits::total                  295724                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1105                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             321800                       # number of demand (read+write) misses
system.l2.demand_misses::total                 322905                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1105                       # number of overall misses
system.l2.overall_misses::.cpu.data            321800                       # number of overall misses
system.l2.overall_misses::total                322905                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    107691000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  32401177000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      32508868000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    107691000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  32401177000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     32508868000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1216                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           617413                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               618629                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1216                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          617413                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              618629                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.908717                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.521207                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.521969                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.908717                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.521207                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.521969                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97457.918552                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 100687.311995                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100676.260820                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97457.918552                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 100687.311995                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100676.260820                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              106242                       # number of writebacks
system.l2.writebacks::total                    106242                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        321797                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            322902                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       321797                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           322902                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     85591000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  25964989000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26050580000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     85591000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  25964989000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26050580000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.908717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.521202                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.521964                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.908717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.521202                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.521964                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 77457.918552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80687.479995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80676.428142                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 77457.918552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80687.479995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80676.428142                       # average overall mshr miss latency
system.l2.replacements                         192213                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       513516                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           513516                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       513516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       513516                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          702                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              702                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          702                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          702                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             78969                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 78969                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          224517                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              224517                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  23059933000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   23059933000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        303486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            303486                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.739794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.739794                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 102709.073255                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102709.073255                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       224517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         224517                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  18569593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  18569593000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.739794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.739794                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82709.073255                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82709.073255                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                111                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1105                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    107691000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    107691000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1216                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.908717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.908717                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97457.918552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97457.918552                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1105                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     85591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85591000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.908717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.908717                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 77457.918552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77457.918552                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        216644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            216644                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        97283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           97283                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9341244000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9341244000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       313927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        313927                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.309891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.309891                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 96021.339802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96021.339802                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        97280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        97280                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   7395396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   7395396000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.309881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.309881                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76021.751645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76021.751645                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               1                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        29000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data        29000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        29000                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 125403.094332                       # Cycle average of tags in use
system.l2.tags.total_refs                     1232606                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    323285                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.812753                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     143.442089                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       235.340352                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     125024.311891                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001094                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.001796                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.953860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.956750                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4       131072                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  20045045                       # Number of tag accesses
system.l2.tags.data_accesses                 20045045                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          35360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       10297504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10332864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        35360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         35360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3399744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3399744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          321797                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              322902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       106242                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             106242                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            213713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          62237260                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              62450973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       213713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           213713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       20547771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             20547771                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       20547771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           213713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         62237260                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             82998744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     91083.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1105.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    321797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005753450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         5374                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         5374                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              788731                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              85810                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      322902                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     106242                       # Number of write requests accepted
system.mem_ctrls.readBursts                    322902                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   106242                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15159                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             20569                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             20512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             20258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             19787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             19847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             20083                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             20254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             20273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            20159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            20167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            19991                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            19988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            20272                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            20232                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              5798                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              5909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              5713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              5644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              5579                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             5470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             5646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             5841                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5743                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.75                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3404093500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1614510000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              9458506000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10542.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29292.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   230482                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   60615                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.38                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.55                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                322902                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               106242                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  272041                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   50713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   5445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   5402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   5387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   5376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   5404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   5397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   5381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   5456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   5374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       122860                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    215.637701                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   117.362422                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   292.959697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        80572     65.58%     65.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        15174     12.35%     77.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2446      1.99%     79.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1734      1.41%     81.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8565      6.97%     88.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2984      2.43%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          600      0.49%     91.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          621      0.51%     91.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        10164      8.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       122860                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         5374                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.013770                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     35.782531                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    122.286595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          5116     95.20%     95.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            9      0.17%     95.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          248      4.61%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          5374                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         5374                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.943617                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.912100                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.039685                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2879     53.57%     53.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               71      1.32%     54.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2302     42.84%     97.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               95      1.77%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               24      0.45%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          5374                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               20665728                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 5827520                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10332864                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3399744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       124.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        35.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     62.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     20.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.98                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  153981673000                       # Total gap between requests
system.mem_ctrls.avgGap                     358811.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        35360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     10297504                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      2913760                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 213712.906796338182                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 62237259.971349537373                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 17610523.736054815352                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       321797                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       106242                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     28901250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   9429604750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3616613974250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26154.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29302.96                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34041282.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            435996960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            231737880                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1151603460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          235803060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     13060485360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      38735304180                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      30915752160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        84766683060                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        512.322801                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  79970416250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5524740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  79960456750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            441223440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            234515820                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1153916820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          239504040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     13060485360.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      39470065530                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      30297005760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        84896716770                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        513.108714                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  78356227250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5524740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  81574645750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13335051                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13335051                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13335051                       # number of overall hits
system.cpu.icache.overall_hits::total        13335051                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1216                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1216                       # number of overall misses
system.cpu.icache.overall_misses::total          1216                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    116152000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116152000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116152000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116152000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     13336267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     13336267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     13336267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     13336267                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000091                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000091                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000091                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000091                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 95519.736842                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 95519.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 95519.736842                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 95519.736842                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          709                       # number of writebacks
system.cpu.icache.writebacks::total               709                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1216                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1216                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1216                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1216                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    113720000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    113720000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    113720000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    113720000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 93519.736842                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93519.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 93519.736842                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93519.736842                       # average overall mshr miss latency
system.cpu.icache.replacements                    709                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13335051                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13335051                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     13336267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     13336267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000091                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 95519.736842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 95519.736842                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1216                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    113720000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    113720000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 93519.736842                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93519.736842                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           476.007097                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            13336267                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1216                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          10967.324836                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   476.007097                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.929701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.929701                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.990234                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          26673750                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         26673750                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51461158                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51461158                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51461573                       # number of overall hits
system.cpu.dcache.overall_hits::total        51461573                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       723428                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         723428                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       731431                       # number of overall misses
system.cpu.dcache.overall_misses::total        731431                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  47644180000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  47644180000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  47644180000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  47644180000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52184586                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52184586                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52193004                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52193004                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014014                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014014                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65858.910631                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65858.910631                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65138.311064                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65138.311064                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3171                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                75                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    42.280000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       513516                       # number of writebacks
system.cpu.dcache.writebacks::total            513516                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       114021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       114021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       114021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       114021                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       609407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       609407                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       617410                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       617410                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39663256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39663256000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40464147999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40464147999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011678                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011829                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011829                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65085.002306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65085.002306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65538.536789                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65538.536789                       # average overall mshr miss latency
system.cpu.dcache.replacements                 613318                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40896559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40896559                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       309830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        309830                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15048803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15048803000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41206389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41206389                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007519                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48571.161605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48571.161605                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3910                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       305920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       305920                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14031729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14031729000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.007424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007424                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45867.314984                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45867.314984                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10564599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10564599                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       413598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       413598                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  32595377000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  32595377000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978197                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.037674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.037674                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78809.319678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78809.319678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       110111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       110111                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       303487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       303487                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  25631527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  25631527000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027645                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 84456.754326                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 84456.754326                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          415                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           415                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         8003                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8003                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8418                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.950701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.950701                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         8003                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         8003                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    800891999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    800891999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.950701                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.950701                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100073.972135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100073.972135                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       325000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       325000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        81250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        81250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       317000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        79250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        79250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4043.258403                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52079059                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            617414                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             84.350305                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4043.258403                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987124                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          595                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2691                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          701                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         835706694                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        835706694                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 165455613000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
