// Seed: 3000942753
module module_0 ();
  assign module_1.id_9 = 0;
  logic id_1;
  ;
endmodule
module module_1 (
    input tri0 id_0,
    input wor id_1,
    input uwire id_2,
    output uwire id_3,
    output tri1 id_4,
    inout tri0 id_5
    , id_19,
    output supply1 id_6,
    input supply0 id_7,
    input wand id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri id_11,
    output wand id_12,
    input uwire id_13,
    input wire id_14,
    output tri id_15,
    input tri0 id_16,
    input supply0 id_17
);
  assign id_3 = -1'd0;
  module_0 modCall_1 ();
endmodule
