,Parameter,,Nominal,,,,,,,FS,,SF,,SS,,FF
,c018bcd_gen2_v1d6_usage.scs,,tt_lib,,,,,,,fs_lib,,sf_lib,,ss_lib,,ff_lib
,c018bcd_gen2_v1d6_usage.scs,,pre_simu,,,,,,,nom,,nom,,nom,,nom
,param_test,,,,,,,,,<unspecified section>,,<unspecified section>,,<unspecified section>,,<unspecified section>


Test,Output,Nominal Spec,Nominal,Spec,Weight,Pass/Fail,Min,Max,FS Spec,FS,SF Spec,SF,SS Spec,SS,FF Spec,FF
THESIS:TB_TOP_64_16_8:1,/clk,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/EN,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/RW,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/X_ADDRESS_IN<2:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/Y_ADDRESS_IN<3:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/reset,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/Z_BUS<7:0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_IN<1:8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_IN<9:16>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/SA_VO<8>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/net1<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<0>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<1>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<2>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<3>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<4>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<5>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<6>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/Z_SA<7>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/P<48>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<56>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<55>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<54>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<53>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<52>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<51>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<50>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,/TOP/RRAM_ANALOG/N<49>,,,,,,,,,,,,,,,
THESIS:TB_TOP_64_16_8:1,READ_2,,10,,,,10,14,,10,,10,,10,,14
THESIS:TB_TOP_64_16_8:1,WRITE_1_7,< -2.31,-3.116,"< (-0.7 * VAR(""VDDW""))",,pass,-3.182,-3.001,< -2.31,-3.151,< -2.31,-3.115,< -2.31,-3.001,< -2.31,-3.182
THESIS:TB_TOP_64_16_8:1,WRITE_1_6,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.547,2.628,> 2.31,2.618,> 2.31,2.577,> 2.31,2.547,> 2.31,2.628
THESIS:TB_TOP_64_16_8:1,WRITE_1_5,< -2.31,-3.11,"< (-0.7 * VAR(""VDDW""))",,pass,-3.183,-2.98,< -2.31,-3.15,< -2.31,-3.106,< -2.31,-2.98,< -2.31,-3.183
THESIS:TB_TOP_64_16_8:1,WRITE_1_4,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.548,2.628,> 2.31,2.618,> 2.31,2.577,> 2.31,2.548,> 2.31,2.628
THESIS:TB_TOP_64_16_8:1,WRITE_1_3,< -2.31,-3.111,"< (-0.7 * VAR(""VDDW""))",,pass,-3.184,-2.981,< -2.31,-3.15,< -2.31,-3.107,< -2.31,-2.981,< -2.31,-3.184
THESIS:TB_TOP_64_16_8:1,WRITE_1_2,> 2.31,2.601,"> (0.7 * VAR(""VDDW""))",,pass,2.548,2.629,> 2.31,2.619,> 2.31,2.577,> 2.31,2.548,> 2.31,2.629
THESIS:TB_TOP_64_16_8:1,WRITE_1_1,< -2.31,-3.114,"< (-0.7 * VAR(""VDDW""))",,pass,-3.186,-2.985,< -2.31,-3.153,< -2.31,-3.111,< -2.31,-2.985,< -2.31,-3.186
THESIS:TB_TOP_64_16_8:1,WRITE_1_0,> 2.31,2.602,"> (0.7 * VAR(""VDDW""))",,pass,2.555,2.629,> 2.31,2.619,> 2.31,2.579,> 2.31,2.555,> 2.31,2.629
THESIS:TB_TOP_64_16_8:1,WRITE_2_7,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.554,2.626,> 2.31,2.616,> 2.31,2.577,> 2.31,2.554,> 2.31,2.626
THESIS:TB_TOP_64_16_8:1,WRITE_2_6,< -2.31,-3.112,"< (-0.7 * VAR(""VDDW""))",,pass,-3.18,-2.994,< -2.31,-3.144,< -2.31,-3.114,< -2.31,-2.994,< -2.31,-3.18
THESIS:TB_TOP_64_16_8:1,WRITE_2_5,> 2.31,2.599,"> (0.7 * VAR(""VDDW""))",,pass,2.55,2.625,> 2.31,2.616,> 2.31,2.577,> 2.31,2.55,> 2.31,2.625
THESIS:TB_TOP_64_16_8:1,WRITE_2_4,< -2.31,-3.113,"< (-0.7 * VAR(""VDDW""))",,pass,-3.181,-2.994,< -2.31,-3.145,< -2.31,-3.114,< -2.31,-2.994,< -2.31,-3.181
THESIS:TB_TOP_64_16_8:1,WRITE_2_3,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.551,2.626,> 2.31,2.617,> 2.31,2.577,> 2.31,2.551,> 2.31,2.626
THESIS:TB_TOP_64_16_8:1,WRITE_2_2,< -2.31,-3.114,"< (-0.7 * VAR(""VDDW""))",,pass,-3.183,-2.995,< -2.31,-3.146,< -2.31,-3.116,< -2.31,-2.995,< -2.31,-3.183
THESIS:TB_TOP_64_16_8:1,WRITE_2_1,> 2.31,2.6,"> (0.7 * VAR(""VDDW""))",,pass,2.552,2.626,> 2.31,2.617,> 2.31,2.578,> 2.31,2.552,> 2.31,2.626
THESIS:TB_TOP_64_16_8:1,WRITE_2_0,< -2.31,-3.12,"< (-0.7 * VAR(""VDDW""))",,pass,-3.183,-3.011,< -2.31,-3.149,< -2.31,-3.124,< -2.31,-3.011,< -2.31,-3.183
THESIS:TB_TOP_64_16_8:1,READ_1_0,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_1,,-3.632e-6,< 0.3,,fail,-12.67e-6,1.799,,1.799,,-12.67e-6,,-10.21e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_2,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_3,,1.799,< 0.3,,fail,-13.99e-6,1.799,,1.799,,-13.99e-6,,-48.36e-9,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_4,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_5,,1.799,< 0.3,,fail,-39.01e-6,1.799,,5.9e-6,,-39.01e-6,,-33.05e-6,,-14.51e-6
THESIS:TB_TOP_64_16_8:1,READ_1_6,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1_7,,1.799,< 0.3,,fail,-12.79e-6,1.799,,5.45e-6,,-12.79e-6,,-8.023e-6,,4.076e-6
THESIS:TB_TOP_64_16_8:1,READ_2_0,,14.74e-6,< 0.3,,pass,3.034e-6,38.1e-6,,11.54e-6,,26.69e-6,,3.034e-6,,38.1e-6
THESIS:TB_TOP_64_16_8:1,READ_2_1,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_2,,34.03e-6,< 0.3,,fail,37.67e-9,1.799,,763.4e-9,,37.67e-9,,48.65e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_3,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_4,,-18.4e-6,< 0.3,,fail,-18.4e-6,1.799,,9.527e-6,,-6.941e-6,,-17.93e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_5,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_6,,-18.71e-6,< 0.3,,fail,-30.33e-6,1.799,,1.799,,-30.33e-6,,-2.505e-6,,1.799
THESIS:TB_TOP_64_16_8:1,READ_2_7,,1.799,> 1.5,,pass,1.799,1.799,,1.799,,1.799,,1.799,,1.799
THESIS:TB_TOP_64_16_8:1,READ_1,,13,,,,5,15,,15,,5,,5,,15

