m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/simulation/modelsim
Ealu_32_bit
Z1 w1625150925
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z5 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z6 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R0
Z7 8/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd
Z8 F/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd
l0
L11 1
Vjd6RR9R?oji:1SYJ1Di<52
!s100 i;2oihH6:?Zm[VPXUS03D0
Z9 OV;C;2020.1;71
31
Z10 !s110 1625510147
!i10b 1
Z11 !s108 1625510147.000000
Z12 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd|
!s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd|
!i113 1
Z13 o-93 -work work
Z14 tExplicit 1 CvgOpt 0
Abhv
R2
R3
R4
R5
R6
DEx4 work 10 alu_32_bit 0 22 jd6RR9R?oji:1SYJ1Di<52
!i122 0
l28
L23 54
Vn>mV3N0cK[olzYaDhaUfR0
!s100 N?Zh?MiMkf=Y=]c:]2d]n1
R9
31
R10
!i10b 1
R11
R12
Z15 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/01-alu_32_bit/alu_32_bit.vhd|
!i113 1
R13
R14
