$date
	Sun Oct 23 09:52:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#704702
b10100 &
b10100 %
1$
b10100 !
1"
#704703
0"
#704706
b1010 &
b1010 %
#704710
b101 &
b101 %
#704714
b10000 &
b10000 %
#704718
b1000 &
b1000 %
#704722
b100 &
b100 %
#704726
b10 &
b10 %
#704730
b1 &
b1 %
1#
#704734
b0 &
0#
b0 %
0$
#1770029
b1000 !
1"
#1770030
b1000 &
b1000 %
1$
#1770031
0"
#1770034
b100 &
b100 %
#1770038
b10 &
b10 %
#1770042
b1 &
b1 %
1#
#1770046
b0 &
0#
b0 %
0$
#2757591
b10110 !
1"
#2757594
b10110 &
b10110 %
1$
#2757595
0"
#2757598
b1011 &
b1011 %
#2757602
b100010 &
b100010 %
#2757606
b10001 &
b10001 %
#2757610
b110100 &
b110100 %
#2757614
b11010 &
b11010 %
#2757618
b1101 &
b1101 %
#2757622
b101000 &
b101000 %
#2757626
b10100 &
b10100 %
#2757630
b1010 &
b1010 %
#2757634
b101 &
b101 %
#2757638
b10000 &
b10000 %
#2757642
b1000 &
b1000 %
#2757646
b100 &
b100 %
#2757650
b10 &
b10 %
#2757654
b1 &
1#
b1 %
#2757658
b0 &
b0 %
0#
0$
#4500012
