
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.009376                       # Number of seconds simulated
sim_ticks                                  9375595731                       # Number of ticks simulated
final_tick                               521984798619                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 197394                       # Simulator instruction rate (inst/s)
host_op_rate                                   250195                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 236408                       # Simulator tick rate (ticks/s)
host_mem_usage                               67343408                       # Number of bytes of host memory used
host_seconds                                 39658.52                       # Real time elapsed on the host
sim_insts                                  7828341275                       # Number of instructions simulated
sim_ops                                    9922361275                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       300160                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        97280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       238592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        94848                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       187520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        94464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       302336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       113024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1464576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           36352                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       486016                       # Number of bytes written to this memory
system.physmem.bytes_written::total            486016                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2345                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          760                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          741                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           32                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1465                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2362                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          883                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11442                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            3797                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 3797                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       436879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     32015032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       491489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     10375874                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       491489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25448196                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       491489                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     10116477                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       436879                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     20000862                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       518794                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10075520                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       464184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     32247124                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       546099                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     12055127                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               156211514                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       436879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       491489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       491489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       491489                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       436879                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       518794                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       464184                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       546099                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3877300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          51838413                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               51838413                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          51838413                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       436879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     32015032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       491489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     10375874                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       491489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25448196                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       491489                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     10116477                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       436879                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     20000862                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       518794                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10075520                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       464184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     32247124                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       546099                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     12055127                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              208049926                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus0.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         1757812                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1585861                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        94024                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       651495                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          626266                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           96942                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         4158                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     18607987                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11057381                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            1757812                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       723208                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2185394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         295659                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        399803                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1070051                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        94300                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     21392485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.606470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.935735                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        19207091     89.78%     89.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           77609      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          160442      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           65908      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          362509      1.69%     92.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          322498      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           62393      0.29%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          131476      0.61%     95.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1002559      4.69%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     21392485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078183                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.491801                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        18506030                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       503157                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2177090                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         7135                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        199067                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       154379                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          234                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      12965569                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1437                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        199067                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        18525584                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         346767                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        96446                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2165743                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        58872                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      12957661                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            7                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         24460                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        21641                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          270                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     15222238                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     61026052                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     61026052                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     13472728                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         1749501                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         1513                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          769                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           150814                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      3054704                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1544275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        14005                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores        74496                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          12930875                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         1517                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         12426472                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         6600                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1010148                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      2423869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           19                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     21392485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.580880                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.378560                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     16980780     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1317751      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1085864      5.08%     90.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       468330      2.19%     92.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       594487      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       575703      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       327726      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        25568      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        16276      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     21392485                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          31476     11.10%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        245051     86.39%     97.48% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         7145      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      7799301     62.76%     62.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       108451      0.87%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2977461     23.96%     87.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      1540515     12.40%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      12426472                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.552694                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             283672                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022828                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     46535701                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     13942889                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     12318308                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      12710144                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22342                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       120361                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           57                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          351                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9960                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads         1102                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        199067                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         314881                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        16204                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     12932403                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          142                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      3054704                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1544275                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          769                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         11033                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          351                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        53942                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect        56195                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       110137                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     12337744                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2967192                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        88728                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   11                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             4507537                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1616405                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           1540345                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.548748                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              12318771                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             12318308                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          6653994                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         13113559                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.547884                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507413                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11751451                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1182211                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        95864                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     21193418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.554486                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378249                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     16933446     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1553284      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       729586      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       721538      3.40%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       195371      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       839109      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6        62848      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        45624      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       112612      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     21193418                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11751451                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               4468658                       # Number of memory references committed
system.switch_cpus0.commit.loads              2934343                       # Number of loads committed
system.switch_cpus0.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1551996                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         10449671                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       113801                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       112612                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            34014442                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           26066426                       # The number of ROB writes
system.switch_cpus0.timesIdled                 410023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1090959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11751451                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.248344                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.248344                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.444772                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.444772                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60987074                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       14311480                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       15432369                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2041780                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1700213                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       187454                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       773590                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          744387                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          219165                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8699                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     17762035                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11203818                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2041780                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       963552                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2333964                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         523075                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        562988                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1104753                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       179194                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     20992896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655959                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.032019                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        18658932     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          142479      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          179886      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          287301      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          120640      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          154115      0.73%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          180272      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           82620      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1186651      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     20992896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090813                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498314                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        17656502                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       678849                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2322760                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         1153                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        333624                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       310322                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          285                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      13694156                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1652                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        333624                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        17675018                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          58139                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       570080                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2305353                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        50675                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      13609520                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          7328                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        35077                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19005830                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     63284493                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     63284493                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15865938                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3139860                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3276                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1701                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           178866                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1276033                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       665715                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         7469                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       151665                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          13285140                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3288                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         12732460                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        13606                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1635331                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      3346284                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          113                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     20992896                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.606513                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327411                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     15598416     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2460645     11.72%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1004704      4.79%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       564516      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       763029      3.63%     97.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       236381      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       231549      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       123704      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         9952      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     20992896                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          88180     78.98%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12063     10.80%     89.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        11400     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     10726570     84.25%     84.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       173807      1.37%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1167158      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       663351      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      12732460                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.566304                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             111643                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008768                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46583064                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14923838                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     12399251                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      12844103                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         9473                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       244772                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        10258                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        333624                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          44286                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5642                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     13288432                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        10203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1276033                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       665715                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1702                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4902                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       110424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       105829                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       216253                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     12510017                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1148045                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       222442                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1811273                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1768147                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            663228                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.556410                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              12399366                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             12399251                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7428676                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         19961121                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.551484                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372157                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9230772                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11374506                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      1913940                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       188827                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     20659272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.550576                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.370708                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     15843290     76.69%     76.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2441395     11.82%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       886631      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       441308      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       403267      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       169425      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       167993      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        79930      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       226033      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     20659272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9230772                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11374506                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1686716                       # Number of memory references committed
system.switch_cpus1.commit.loads              1031261                       # Number of loads committed
system.switch_cpus1.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1648556                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10240944                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       234914                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       226033                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            33721620                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           26910546                       # The number of ROB writes
system.switch_cpus1.timesIdled                 271903                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1490548                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9230772                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11374506                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9230772                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.435706                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.435706                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.410559                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.410559                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        56288600                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       17325570                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       12663385                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1836244                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1501892                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       180910                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       752047                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          721723                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          188140                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8071                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     17802922                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10420682                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1836244                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       909863                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2182489                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         528114                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        296962                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1096426                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       182196                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     20625611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.617481                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.969968                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        18443122     89.42%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          118482      0.57%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          185467      0.90%     90.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          297514      1.44%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          123479      0.60%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          137197      0.67%     93.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          146244      0.71%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           96242      0.47%     94.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1077864      5.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     20625611                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081671                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.463482                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        17643322                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       458218                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2175400                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         5702                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        342966                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       300711                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          274                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12725399                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1623                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        342966                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        17671106                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         144166                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       236408                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2153749                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        77213                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12716845                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         1275                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         21126                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        29873                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         2886                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     17650461                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     59155152                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     59155152                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     15026113                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2624348                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3254                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1799                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           236049                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1214180                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       650963                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        19243                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       148610                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          12697444                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3263                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11999378                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        15263                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1641253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      3677703                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          328                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     20625611                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.581771                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.274060                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     15570102     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2026687      9.83%     85.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1109008      5.38%     90.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       757268      3.67%     94.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       708653      3.44%     97.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       203166      0.99%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       159772      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        53843      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        37112      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     20625611                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2846     12.42%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9143     39.89%     52.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        10932     47.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10052051     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       189854      1.58%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1452      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1109056      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       646965      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11999378                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.533698                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              22921                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001910                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     44662551                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14342112                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     11803199                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      12022299                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        35515                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       222261                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           22                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        20424                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          768                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        342966                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         102678                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        10447                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     12700732                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         3486                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1214180                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       650963                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1797                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          7648                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          158                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       104923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       103905                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       208828                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11826386                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1042979                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       172992                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1689652                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1663205                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            646673                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.526004                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              11803409                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             11803199                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6902440                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         18039955                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.524973                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382620                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8826994                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     10819575                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      1881173                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         2935                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       184493                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     20282645                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.533440                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386584                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     15887781     78.33%     78.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2129539     10.50%     88.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       829489      4.09%     92.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       445101      2.19%     95.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       334128      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       186259      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       115825      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       103186      0.51%     98.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       251337      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     20282645                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8826994                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      10819575                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1622458                       # Number of memory references committed
system.switch_cpus2.commit.loads               991919                       # Number of loads committed
system.switch_cpus2.commit.membars               1464                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1553021                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          9749314                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       219796                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       251337                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            32731991                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           25744495                       # The number of ROB writes
system.switch_cpus2.timesIdled                 288846                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1857833                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8826994                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             10819575                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8826994                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.547124                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.547124                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.392600                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.392600                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        53327463                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       16360724                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       11865426                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          2932                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2042605                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1701159                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       187630                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       776231                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          745208                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          219259                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8681                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     17765087                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11206890                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2042605                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       964467                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2334771                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         523891                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        556426                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1105096                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       179417                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     20990836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.656258                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.032346                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        18656065     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          142511      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          179852      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          286774      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          120996      0.58%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          154511      0.74%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          180931      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           82817      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1186379      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     20990836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.090849                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.498451                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        17659679                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       672061                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2323644                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1174                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        334270                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       310218                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      13699653                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1601                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        334270                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        17678016                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          57885                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       563694                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2306461                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        50503                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      13615715                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          7339                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        34976                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19013955                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     63315052                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     63315052                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15869583                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3144363                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3270                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1695                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           178242                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1277603                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       665652                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         7436                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       151556                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          13288672                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3282                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         12735855                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        13619                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1636536                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3354301                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          107                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     20990836                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.606734                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.327630                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     15594910     74.29%     74.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2461829     11.73%     86.02% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1004099      4.78%     90.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       564580      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       764015      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       236390      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       230932      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       124162      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         9919      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     20990836                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          87994     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12113     10.86%     89.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        11392     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     10728697     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       173803      1.36%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1168566      9.18%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       663215      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      12735855                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.566455                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             111499                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008755                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     46587664                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     14928564                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     12401090                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      12847354                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         9328                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       246111                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           77                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        10065                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        334270                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          44124                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         5530                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     13291959                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         9992                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1277603                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       665652                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1696                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          4816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           77                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       110858                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       105746                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       216604                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     12512269                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1148632                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       223586                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1811702                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1768209                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            663070                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.556510                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              12401199                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             12401090                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7430183                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         19970437                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.551565                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372059                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9232856                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11377075                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      1914932                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       189006                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     20656566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.550773                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.370923                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     15839124     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2442197     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       887395      4.30%     92.80% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       441270      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       403158      1.95%     96.89% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       169343      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       167949      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        79803      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       226327      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     20656566                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9232856                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11377075                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1687079                       # Number of memory references committed
system.switch_cpus3.commit.loads              1031492                       # Number of loads committed
system.switch_cpus3.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1648933                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10243242                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       234963                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       226327                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            33722181                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           26918300                       # The number of ROB writes
system.switch_cpus3.timesIdled                 272014                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1492608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9232856                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11377075                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9232856                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.435156                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.435156                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.410651                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.410651                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        56298840                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       17329266                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       12666405                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus4.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         1701209                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1526551                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       135961                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      1150732                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         1133119                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           97083                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         3953                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     18111890                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               9678395                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            1701209                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1230202                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2158784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         451149                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        257317                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1096068                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       133126                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     20842455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.517641                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.754226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        18683671     89.64%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          337380      1.62%     91.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          160480      0.77%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          332945      1.60%     93.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           98834      0.47%     94.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          309995      1.49%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           46175      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           74417      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          798558      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     20842455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.075665                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.430468                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        17824844                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       548700                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2154426                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1744                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        312737                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       153725                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         1727                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      10769459                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         4216                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        312737                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        17856873                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         348636                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       106647                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2126785                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        90773                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      10752872                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8187                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        76380                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     14031255                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     48636860                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     48636860                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     11320717                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2710518                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         1387                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          710                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           182798                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1994221                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       300502                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         2529                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        68267                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          10696763                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         1393                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          9997684                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued         6518                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1975859                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4057718                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           25                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     20842455                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.479679                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.088497                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     16448536     78.92%     78.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      1366430      6.56%     85.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1494646      7.17%     92.65% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       864357      4.15%     96.79% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       431040      2.07%     98.86% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       107866      0.52%     99.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       124155      0.60%     99.97% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7         2929      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         2496      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     20842455                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          16071     56.94%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     56.94% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead          6742     23.89%     80.83% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         5412     19.17%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      7805856     78.08%     78.08% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        74765      0.75%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.82% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          678      0.01%     78.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     78.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.83% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1818604     18.19%     97.02% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       297781      2.98%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       9997684                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.444669                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              28225                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002823                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     40872566                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     12674045                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      9741805                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      10025909                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         7368                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       411879                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         7881                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        312737                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         215676                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        11603                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     10698164                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts          407                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1994221                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       300502                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          709                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          3653                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          197                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           33                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        91425                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        52336                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       143761                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      9874641                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1793780                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       123043                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    8                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2091533                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1505839                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            297753                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.439196                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               9744188                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              9741805                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          5907090                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         12642253                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.433288                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.467250                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      7777666                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      8708436                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      1990145                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         1368                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       134936                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     20529718                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.424187                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.296835                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17311773     84.33%     84.33% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      1246862      6.07%     90.40% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       818624      3.99%     94.39% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       254221      1.24%     95.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       433525      2.11%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        80397      0.39%     98.13% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        51430      0.25%     98.38% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        46090      0.22%     98.60% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       286796      1.40%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     20529718                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      7777666                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       8708436                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1874958                       # Number of memory references committed
system.switch_cpus4.commit.loads              1582337                       # Number of loads committed
system.switch_cpus4.commit.membars                682                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1340873                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          7595430                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       104193                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       286796                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            30941477                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           21710177                       # The number of ROB writes
system.switch_cpus4.timesIdled                 406896                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1640989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            7777666                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              8708436                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      7777666                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.890770                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.890770                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.345929                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.345929                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        45979871                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       12642533                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       11521735                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          1368                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2043121                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1701274                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       187365                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       774546                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          744433                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          219528                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         8716                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     17765689                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11210889                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2043121                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches       963961                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2335317                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         523432                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        558966                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1104869                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       179032                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     20994325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.656384                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     2.032595                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        18659008     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          142551      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          179517      0.86%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          287133      1.37%     91.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          120997      0.58%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          154273      0.73%     93.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          180923      0.86%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           82924      0.39%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1186999      5.65%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     20994325                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.090872                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.498629                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        17660213                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       674754                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2324080                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         1205                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        334065                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       310610                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          288                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      13703836                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1631                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        334065                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        17678650                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles          57949                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       566200                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2306812                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles        50642                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      13618872                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          7284                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        35240                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19019013                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     63328930                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     63328930                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     15872441                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         3146572                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3288                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1713                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           178505                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1277480                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       666078                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         7478                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       151387                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          13293796                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3300                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         12740562                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        13668                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1638831                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3353225                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          125                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     20994325                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.606857                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.327918                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     15598263     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2460004     11.72%     86.01% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1005538      4.79%     90.80% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       564016      2.69%     93.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       764689      3.64%     97.13% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       236291      1.13%     98.26% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       231404      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       124161      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         9959      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     20994325                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          88169     78.96%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     78.96% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         12099     10.84%     89.80% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11391     10.20%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     10732896     84.24%     84.24% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       173906      1.36%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1574      0.01%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1168475      9.17%     94.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       663711      5.21%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      12740562                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.566664                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             111659                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.008764                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     46600776                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     14936007                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     12405744                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      12852221                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         9427                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       245806                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           81                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        10372                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        334065                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles          44078                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         5616                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     13297099                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        10243                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1277480                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       666078                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1714                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          4890                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           81                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       110362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       105887                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       216249                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     12516669                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1148504                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       223893                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1812121                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1768984                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            663617                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.556706                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              12405830                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             12405744                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7433143                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         19975115                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.551772                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.372120                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9234519                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     11379126                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1918015                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3175                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       188739                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     20660260                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.550774                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.371033                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     15842693     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2441963     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       887072      4.29%     92.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       441900      2.14%     94.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       402889      1.95%     96.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       169433      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       168031      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        79820      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       226459      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     20660260                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9234519                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      11379126                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1687380                       # Number of memory references committed
system.switch_cpus5.commit.loads              1031674                       # Number of loads committed
system.switch_cpus5.commit.membars               1584                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1649217                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         10245093                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       235004                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       226459                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            33730877                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           26928357                       # The number of ROB writes
system.switch_cpus5.timesIdled                 271668                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1489119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9234519                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             11379126                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9234519                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.434717                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.434717                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.410725                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.410725                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        56317778                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       17335302                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       12671039                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3172                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus6.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         1755352                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1583581                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        94170                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       675601                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          626725                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           96910                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         4179                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     18608769                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11045991                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            1755352                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       723635                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2183890                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         294487                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        395064                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1070145                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        94508                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     21385711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.606043                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.934836                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        19201821     89.79%     89.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           77562      0.36%     90.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          160271      0.75%     90.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           66008      0.31%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          362972      1.70%     92.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          322477      1.51%     94.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           62788      0.29%     94.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          130965      0.61%     95.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1000847      4.68%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     21385711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.078073                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491294                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        18507019                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       498187                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2175739                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         7011                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        197749                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       154210                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          239                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      12952524                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1450                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        197749                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        18526386                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         342949                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        95606                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2164442                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        58573                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      12944914                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         24272                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        21572                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents          305                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     15204446                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     60971472                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     60971472                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     13470800                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         1733646                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         1510                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          765                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           149921                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      3053280                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      1543982                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        14120                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        74551                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          12918055                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         1514                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         12419180                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued         6627                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       999368                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      2400558                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     21385711                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.580723                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.378406                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     16976235     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      1317597      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1085014      5.07%     90.62% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       468206      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       593924      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       575385      2.69%     98.27% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       327485      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        25514      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        16351      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     21385711                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          31290     11.04%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.04% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        245056     86.44%     97.48% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         7144      2.52%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      7793334     62.75%     62.75% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       108380      0.87%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          744      0.01%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      2976621     23.97%     87.60% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      1540101     12.40%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      12419180                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.552370                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             283490                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.022827                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     46514188                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     13919287                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     12311793                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      12702670                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        22247                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       119080                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         9744                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         1102                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        197749                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         311403                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        16039                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     12919585                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts          153                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      3053280                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      1543982                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          766                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         10884                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            8                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        54468                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        55844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       110312                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     12331063                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      2966282                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        88117                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             4506225                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1615705                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           1539943                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.548451                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              12312254                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             12311793                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          6649022                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         13100692                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.547594                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.507532                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9998885                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11750057                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      1170588                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         1498                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        96005                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     21187962                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.554563                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.378334                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     16928453     79.90%     79.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      1553171      7.33%     87.23% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       729615      3.44%     90.67% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       721104      3.40%     94.07% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       195650      0.92%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       838995      3.96%     98.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        62651      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        45721      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       112602      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     21187962                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9998885                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11750057                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               4468438                       # Number of memory references committed
system.switch_cpus6.commit.loads              2934200                       # Number of loads committed
system.switch_cpus6.commit.membars                748                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1551785                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10448432                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       113777                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       112602                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            33995979                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           26039074                       # The number of ROB writes
system.switch_cpus6.timesIdled                 410227                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1097733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9998885                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11750057                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9998885                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.248595                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.248595                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.444722                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.444722                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        60957207                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       14302815                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       15419875                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          1496                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                22483444                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1862548                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1524206                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       183562                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       764834                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          731977                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          191694                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         8406                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     17925916                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10414884                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1862548                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       923671                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2173055                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         502057                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        375311                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1098284                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       183684                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     20790400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615256                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958626                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        18617345     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          100594      0.48%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          161361      0.78%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          217182      1.04%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          223812      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          189736      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          106368      0.51%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          157597      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1016405      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     20790400                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082841                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463225                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        17743680                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       559337                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2168948                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2540                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        315892                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       306247                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          228                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12779770                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         1342                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        315892                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        17792380                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         121261                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       326517                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2123468                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       110879                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12775056                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           21                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         14982                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        48406                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     17824353                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     59427076                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     59427076                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     15425035                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2399306                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3063                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         1546                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           332551                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1197120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       646901                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         7592                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       214228                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          12758869                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3073                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         12104631                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1816                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1428983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      3438408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     20790400                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582222                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.269307                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     15622128     75.14%     75.14% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2161352     10.40%     85.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1083317      5.21%     90.75% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       788932      3.79%     94.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       623893      3.00%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       255950      1.23%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       160132      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        83833      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        10863      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     20790400                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           2533     12.51%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.51% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7686     37.96%     50.46% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        10031     49.54%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     10181083     84.11%     84.11% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       180825      1.49%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1516      0.01%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1096452      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       644755      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      12104631                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.538380                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              20250                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45021727                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14190986                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     11922346                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      12124881                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        24846                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       195115                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         9482                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        315892                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          96006                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        11164                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     12761965                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          615                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1197120                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       646901                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         1547                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          9491                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       106385                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       103719                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       210104                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11937428                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1031680                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       167202                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1676389                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1695734                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            644709                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.530943                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              11922469                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             11922346                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6844980                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         18446840                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530272                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371065                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8991779                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     11064056                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      1697915                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3057                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       185669                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     20474508                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.540382                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.381686                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     15896500     77.64%     77.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2289074     11.18%     88.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       846258      4.13%     92.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       403852      1.97%     94.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       364456      1.78%     96.71% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       196698      0.96%     97.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       156923      0.77%     98.43% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        77918      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       242829      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     20474508                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8991779                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      11064056                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1639424                       # Number of memory references committed
system.switch_cpus7.commit.loads              1002005                       # Number of loads committed
system.switch_cpus7.commit.membars               1526                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1595435                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          9968543                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       227797                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       242829                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            32993585                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           25839854                       # The number of ROB writes
system.switch_cpus7.timesIdled                 273521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1693044                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8991779                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             11064056                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8991779                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.500444                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.500444                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.399929                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.399929                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        53722965                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       16609184                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       11844663                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3052                       # number of misc regfile writes
system.l2.replacements                          11443                       # number of replacements
system.l2.tagsinuse                      32765.297213                       # Cycle average of tags in use
system.l2.total_refs                          1562500                       # Total number of references to valid blocks.
system.l2.sampled_refs                          44209                       # Sample count of references to valid blocks.
system.l2.avg_refs                          35.343482                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           199.779672                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     27.548064                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1195.119146                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     32.002175                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    377.919961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     30.081945                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    934.612157                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     32.228257                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    374.923976                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     24.109732                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    776.846893                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     33.321851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    370.082136                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.677000                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   1199.358177                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     33.512529                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    429.726498                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4502.705932                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2142.081795                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4370.741489                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           2141.124496                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           4053.375624                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2146.927057                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           4509.719159                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           2797.771491                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006097                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000841                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.036472                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000977                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.011533                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000918                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.028522                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000984                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.011442                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000736                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.023707                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.001017                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.011294                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000906                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.036602                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.001023                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.013114                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.137412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.065371                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.133384                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.065342                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.123699                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.065519                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.137626                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.085381                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999918                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         4850                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2597                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4572                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2620                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         3528                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         2615                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         4816                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         2860                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   28470                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             8992                       # number of Writeback hits
system.l2.Writeback_hits::total                  8992                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           13                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    85                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         4856                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2609                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4587                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2632                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         3534                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         2628                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         4822                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         2875                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28555                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         4856                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2609                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4587                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2632                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         3534                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         2628                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         4822                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         2875                       # number of overall hits
system.l2.overall_hits::total                   28555                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2345                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          760                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1864                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data          741                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           32                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1465                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          738                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data         2362                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data          883                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 11442                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2345                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          760                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1864                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          741                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           32                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1465                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data         2362                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data          883                       # number of demand (read+write) misses
system.l2.demand_misses::total                  11442                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2345                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          760                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1864                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          741                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           32                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1465                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          738                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data         2362                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data          883                       # number of overall misses
system.l2.overall_misses::total                 11442                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      4821208                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    355532729                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5337508                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    115518484                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      5355761                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    280784150                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5449553                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    111649038                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      4960619                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    220810987                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5791743                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    112479241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      4998354                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    357621519                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6003524                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    132781586                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1729896004                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      4821208                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    355532729                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5337508                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    115518484                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      5355761                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    280784150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5449553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    111649038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      4960619                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    220810987                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5791743                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    112479241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      4998354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    357621519                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6003524                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    132781586                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1729896004                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      4821208                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    355532729                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5337508                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    115518484                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      5355761                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    280784150                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5449553                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    111649038                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      4960619                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    220810987                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5791743                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    112479241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      4998354                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    357621519                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6003524                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    132781586                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1729896004                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7195                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3357                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         6436                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         3361                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           33                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         4993                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           40                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         3353                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         7178                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         3743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               39912                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         8992                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              8992                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                85                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7201                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3369                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         6451                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         3373                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           33                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         4999                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           40                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         3366                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         7184                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         3758                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                39997                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7201                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3369                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         6451                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         3373                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           33                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         4999                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           40                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         3366                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         7184                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         3758                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               39997                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.325921                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.226393                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.289621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.220470                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.293411                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.220101                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.329061                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.235907                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.286681                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.325649                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.225586                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.288947                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.219686                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.293059                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.219251                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.328786                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.234965                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.286071                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.325649                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.225586                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.288947                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.219686                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.969697                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.293059                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.950000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.219251                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.328786                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.952381                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.234965                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.286071                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 150662.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151613.104051                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148264.111111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151998.005263                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 148771.138889                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 150635.273605                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 150673.465587                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 155019.343750                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 150724.223208                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 152414.289474                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 152410.895664                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 147010.411765                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 151406.231583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 150088.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150375.522084                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151188.254151                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 150662.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151613.104051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148264.111111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151998.005263                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 148771.138889                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 150635.273605                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 150673.465587                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 155019.343750                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 150724.223208                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 152414.289474                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 152410.895664                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 147010.411765                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 151406.231583                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 150088.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150375.522084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151188.254151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 150662.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151613.104051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148264.111111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151998.005263                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 148771.138889                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 150635.273605                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 151376.472222                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 150673.465587                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 155019.343750                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 150724.223208                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 152414.289474                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 152410.895664                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 147010.411765                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 151406.231583                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 150088.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150375.522084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151188.254151                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 3797                       # number of writebacks
system.l2.writebacks::total                      3797                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2345                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          760                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1864                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data          741                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           32                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data         2362                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data          883                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            11442                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          760                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data          741                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           32                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data         2362                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data          883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             11442                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          760                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data          741                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           32                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data         2362                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data          883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11442                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2956973                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    218999129                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3240910                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     71250426                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      3256837                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    172217082                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     68489374                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3096797                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    135444978                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3581443                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     69508769                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3017475                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data    220095427                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      3673116                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data     81367157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1063550151                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2956973                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    218999129                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3240910                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     71250426                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      3256837                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    172217082                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     68489374                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3096797                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    135444978                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3581443                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     69508769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3017475                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data    220095427                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      3673116                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data     81367157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1063550151                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2956973                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    218999129                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3240910                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     71250426                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      3256837                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    172217082                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3354258                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     68489374                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3096797                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    135444978                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3581443                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     69508769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3017475                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data    220095427                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      3673116                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data     81367157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1063550151                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.325921                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.226393                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.289621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.220470                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.293411                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.220101                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.329061                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.235907                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.286681                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.325649                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.225586                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.288947                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.219686                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.293059                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.219251                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.328786                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.234965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.286071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.325649                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.225586                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.288947                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.219686                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.969697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.293059                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.950000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.219251                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.328786                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.952381                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.234965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.286071                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 92405.406250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93389.820469                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 90025.277778                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93750.560526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 90467.694444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 92391.138412                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 92428.304993                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 96774.906250                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 92453.909898                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 94248.500000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 94185.323848                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 88749.264706                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 93181.806520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 91827.900000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92148.535674                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 92951.420294                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 92405.406250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93389.820469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 90025.277778                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93750.560526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 90467.694444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 92391.138412                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 92428.304993                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 96774.906250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 92453.909898                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 94248.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 94185.323848                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 88749.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 93181.806520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 91827.900000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92148.535674                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92951.420294                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 92405.406250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93389.820469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 90025.277778                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93750.560526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 90467.694444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 92391.138412                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 93173.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 92428.304993                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 96774.906250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 92453.909898                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 94248.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 94185.323848                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 88749.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 93181.806520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 91827.900000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92148.535674                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92951.420294                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               569.696421                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001077897                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   576                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1737982.460069                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    28.399278                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   541.297143                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.045512                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.867463                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.912975                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1070007                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1070007                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1070007                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1070007                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1070007                       # number of overall hits
system.cpu0.icache.overall_hits::total        1070007                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.cpu0.icache.overall_misses::total           44                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6723583                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6723583                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6723583                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6723583                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6723583                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6723583                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1070051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1070051                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1070051                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1070051                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1070051                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1070051                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000041                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 152808.704545                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 152808.704545                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 152808.704545                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 152808.704545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 152808.704545                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 152808.704545                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           33                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           33                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      5340025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      5340025                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      5340025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      5340025                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      5340025                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      5340025                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 161818.939394                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 161818.939394                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 161818.939394                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 161818.939394                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 161818.939394                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 161818.939394                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7201                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               393103883                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7457                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              52716.089983                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   110.786036                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   145.213964                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.432758                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.567242                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2800381                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2800381                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1532777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1532777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          751                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          751                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          748                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      4333158                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         4333158                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      4333158                       # number of overall hits
system.cpu0.dcache.overall_hits::total        4333158                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        25348                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        25348                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           19                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        25367                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         25367                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        25367                       # number of overall misses
system.cpu0.dcache.overall_misses::total        25367                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   2768697457                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2768697457                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      1467597                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      1467597                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   2770165054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   2770165054                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   2770165054                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   2770165054                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2825729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2825729                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1532796                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          751                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      4358525                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      4358525                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      4358525                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      4358525                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008970                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008970                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005820                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005820                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005820                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005820                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109227.452146                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109227.452146                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 77241.947368                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 77241.947368                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109203.494856                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109203.494856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109203.494856                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109203.494856                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1919                       # number of writebacks
system.cpu0.dcache.writebacks::total             1919                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        18153                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        18153                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        18166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        18166                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        18166                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        18166                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7195                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7195                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7201                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7201                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7201                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    714576480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    714576480                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       399734                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       399734                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    714976214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    714976214                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    714976214                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    714976214                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002546                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001652                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001652                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001652                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 99315.702571                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 99315.702571                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66622.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66622.333333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 99288.461880                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 99288.461880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 99288.461880                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 99288.461880                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               489.541987                       # Cycle average of tags in use
system.cpu1.icache.total_refs               974688265                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1977055.304260                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    34.541987                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.055356                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.784522                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1104704                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1104704                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1104704                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1104704                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1104704                       # number of overall hits
system.cpu1.icache.overall_hits::total        1104704                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           49                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           49                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           49                       # number of overall misses
system.cpu1.icache.overall_misses::total           49                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      8132688                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      8132688                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      8132688                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      8132688                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      8132688                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      8132688                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1104753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1104753                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1104753                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1104753                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1104753                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1104753                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000044                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 165973.224490                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 165973.224490                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 165973.224490                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 165973.224490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 165973.224490                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 165973.224490                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           11                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           11                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6304311                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6304311                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6304311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6304311                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6304311                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6304311                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 165902.921053                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 165902.921053                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 165902.921053                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 165902.921053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 165902.921053                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 165902.921053                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3369                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               144278739                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3625                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              39801.031448                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   219.029692                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    36.970308                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.855585                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.144415                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       879291                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         879291                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       652197                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        652197                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1671                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1671                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1586                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1531488                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1531488                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1531488                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1531488                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         8617                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         8617                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           51                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           51                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         8668                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          8668                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         8668                       # number of overall misses
system.cpu1.dcache.overall_misses::total         8668                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    842741383                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    842741383                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      4308236                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      4308236                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    847049619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    847049619                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    847049619                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    847049619                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       887908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       887908                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       652248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       652248                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1671                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1540156                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1540156                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1540156                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1540156                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009705                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009705                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000078                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000078                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005628                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005628                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005628                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005628                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 97799.858768                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97799.858768                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 84475.215686                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 84475.215686                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 97721.460429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 97721.460429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 97721.460429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 97721.460429                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          758                       # number of writebacks
system.cpu1.dcache.writebacks::total              758                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         5260                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         5260                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           39                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         5299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5299                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         5299                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5299                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3357                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3357                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3369                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3369                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3369                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    295363873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    295363873                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       878370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       878370                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    296242243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    296242243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    296242243                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    296242243                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003781                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87984.472148                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87984.472148                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 73197.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 73197.500000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87931.802612                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87931.802612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87931.802612                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87931.802612                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               520.974255                       # Cycle average of tags in use
system.cpu2.icache.total_refs               977199894                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1854269.248577                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    30.974255                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.049638                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.834895                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1096379                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1096379                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1096379                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1096379                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1096379                       # number of overall hits
system.cpu2.icache.overall_hits::total        1096379                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      7089329                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      7089329                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      7089329                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      7089329                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      7089329                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      7089329                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1096426                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1096426                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1096426                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1096426                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1096426                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1096426                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 150836.787234                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 150836.787234                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 150836.787234                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 150836.787234                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 150836.787234                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 150836.787234                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           37                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           37                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5736032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5736032                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5736032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5736032                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5736032                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5736032                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 155027.891892                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 155027.891892                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 155027.891892                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 155027.891892                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 155027.891892                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 155027.891892                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  6451                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162701778                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  6707                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              24258.502758                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   228.092626                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    27.907374                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.890987                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.109013                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       759443                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         759443                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       627488                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        627488                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1756                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1756                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1466                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1466                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1386931                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1386931                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1386931                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1386931                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        16381                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        16381                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           88                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        16469                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         16469                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        16469                       # number of overall misses
system.cpu2.dcache.overall_misses::total        16469                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1776361101                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1776361101                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      7209602                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      7209602                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1783570703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1783570703                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1783570703                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1783570703                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       775824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       775824                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       627576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       627576                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1756                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1466                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1403400                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1403400                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1403400                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1403400                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021114                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021114                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000140                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000140                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.011735                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.011735                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.011735                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.011735                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 108440.333374                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 108440.333374                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81927.295455                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81927.295455                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 108298.664339                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 108298.664339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 108298.664339                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 108298.664339                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1460                       # number of writebacks
system.cpu2.dcache.writebacks::total             1460                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         9945                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         9945                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        10018                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        10018                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        10018                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        10018                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         6436                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         6436                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         6451                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         6451                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         6451                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         6451                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    601458515                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    601458515                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       966510                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       966510                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    602425025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    602425025                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    602425025                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    602425025                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008296                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004597                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004597                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93452.224208                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 93452.224208                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64434                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64434                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 93384.750426                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93384.750426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 93384.750426                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93384.750426                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.136388                       # Cycle average of tags in use
system.cpu3.icache.total_refs               974688610                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1977056.004057                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.136388                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.054706                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.783872                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1105049                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1105049                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1105049                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1105049                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1105049                       # number of overall hits
system.cpu3.icache.overall_hits::total        1105049                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           47                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           47                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           47                       # number of overall misses
system.cpu3.icache.overall_misses::total           47                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7743791                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7743791                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7743791                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7743791                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7743791                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7743791                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1105096                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1105096                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1105096                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1105096                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1105096                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1105096                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000043                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 164761.510638                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 164761.510638                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 164761.510638                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 164761.510638                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6305991                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6305991                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6305991                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6305991                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 165947.131579                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 165947.131579                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3373                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               144279541                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  3629                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              39757.382475                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   218.978717                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    37.021283                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.855386                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.144614                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       879963                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         879963                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       652333                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        652333                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1665                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1665                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1586                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1532296                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1532296                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1532296                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1532296                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         8622                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         8622                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           49                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           49                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         8671                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          8671                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         8671                       # number of overall misses
system.cpu3.dcache.overall_misses::total         8671                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    838841881                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    838841881                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      3792271                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      3792271                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    842634152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    842634152                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    842634152                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    842634152                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       888585                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       888585                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       652382                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       652382                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1665                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1540967                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1540967                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1540967                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1540967                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009703                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009703                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000075                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000075                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005627                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005627                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005627                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 97290.869984                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 97290.869984                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 77393.285714                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 77393.285714                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 97178.428324                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 97178.428324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 97178.428324                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 97178.428324                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          751                       # number of writebacks
system.cpu3.dcache.writebacks::total              751                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         5261                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         5261                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           37                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           37                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         5298                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         5298                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         5298                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         5298                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3361                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3361                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3373                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3373                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3373                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    293177385                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    293177385                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       852897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       852897                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    294030282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    294030282                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    294030282                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    294030282                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003782                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003782                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002189                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002189                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002189                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002189                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 87229.213032                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 87229.213032                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 71074.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 71074.750000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 87171.740883                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 87171.740883                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 87171.740883                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 87171.740883                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               550.439451                       # Cycle average of tags in use
system.cpu4.icache.total_refs               888911876                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   560                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1587342.635714                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    24.779869                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   525.659582                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.039711                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.842403                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.882115                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1096029                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1096029                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1096029                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1096029                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1096029                       # number of overall hits
system.cpu4.icache.overall_hits::total        1096029                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           39                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            39                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.cpu4.icache.overall_misses::total           39                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      6013682                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      6013682                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      6013682                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      6013682                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      6013682                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      6013682                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1096068                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1096068                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1096068                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1096068                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1096068                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1096068                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000036                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 154196.974359                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 154196.974359                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 154196.974359                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 154196.974359                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 154196.974359                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 154196.974359                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            6                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            6                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           33                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           33                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           33                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           33                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5321077                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5321077                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5321077                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5321077                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5321077                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5321077                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161244.757576                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161244.757576                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161244.757576                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161244.757576                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161244.757576                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161244.757576                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  4999                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               199350994                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5255                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              37935.488868                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   184.256661                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    71.743339                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.719753                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.280247                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1647252                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1647252                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       291211                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        291211                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          697                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          697                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          684                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          684                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1938463                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1938463                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1938463                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1938463                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        17303                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        17303                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           30                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        17333                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         17333                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        17333                       # number of overall misses
system.cpu4.dcache.overall_misses::total        17333                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1781835992                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1781835992                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      2404354                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      2404354                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1784240346                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1784240346                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1784240346                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1784240346                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1664555                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1664555                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       291241                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       291241                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          697                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          684                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1955796                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1955796                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1955796                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1955796                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.010395                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.010395                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008862                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008862                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008862                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008862                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 102978.442582                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 102978.442582                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 80145.133333                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 80145.133333                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 102938.922633                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 102938.922633                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 102938.922633                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 102938.922633                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          618                       # number of writebacks
system.cpu4.dcache.writebacks::total              618                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        12310                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        12310                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        12334                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        12334                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        12334                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        12334                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         4993                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         4993                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         4999                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         4999                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         4999                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         4999                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    467861341                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    467861341                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       388735                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       388735                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    468250076                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    468250076                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    468250076                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    468250076                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003000                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002556                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002556                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002556                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002556                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93703.453034                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 93703.453034                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64789.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64789.166667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 93668.748950                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 93668.748950                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 93668.748950                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 93668.748950                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               490.229927                       # Cycle average of tags in use
system.cpu5.icache.total_refs               974688381                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1969067.436364                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    35.229927                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          455                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.056458                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.729167                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.785625                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1104820                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1104820                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1104820                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1104820                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1104820                       # number of overall hits
system.cpu5.icache.overall_hits::total        1104820                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7979103                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7979103                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7979103                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7979103                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7979103                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7979103                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1104869                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1104869                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1104869                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1104869                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1104869                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1104869                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 162838.836735                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 162838.836735                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 162838.836735                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 162838.836735                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 162838.836735                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 162838.836735                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           40                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           40                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6621487                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6621487                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6621487                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6621487                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6621487                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6621487                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000036                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000036                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000036                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 165537.175000                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 165537.175000                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 165537.175000                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 165537.175000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 165537.175000                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 165537.175000                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  3366                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               144279403                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  3622                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              39834.180839                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   218.966649                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    37.033351                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.855338                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.144662                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       879700                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         879700                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       652440                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        652440                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1683                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1683                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1586                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1586                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1532140                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1532140                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1532140                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1532140                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         8623                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         8623                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           61                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           61                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         8684                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          8684                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         8684                       # number of overall misses
system.cpu5.dcache.overall_misses::total         8684                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    839026181                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    839026181                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      4941146                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      4941146                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    843967327                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    843967327                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    843967327                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    843967327                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       888323                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       888323                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       652501                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       652501                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1586                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1540824                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1540824                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1540824                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1540824                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009707                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009707                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000093                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.005636                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.005636                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.005636                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.005636                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 97300.960339                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 97300.960339                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81002.393443                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81002.393443                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 97186.472478                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 97186.472478                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 97186.472478                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 97186.472478                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          750                       # number of writebacks
system.cpu5.dcache.writebacks::total              750                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         5270                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         5270                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           48                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         5318                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         5318                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         5318                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         5318                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         3353                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         3353                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           13                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           13                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         3366                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         3366                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         3366                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         3366                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    293172861                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    293172861                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       910715                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       910715                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    294083576                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    294083576                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    294083576                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    294083576                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.003775                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000020                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002185                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002185                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002185                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002185                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 87435.985983                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 87435.985983                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data        70055                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total        70055                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 87368.857992                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 87368.857992                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 87368.857992                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 87368.857992                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     2                       # number of replacements
system.cpu6.icache.tagsinuse               571.825391                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1001077990                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   578                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1731968.840830                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    30.528149                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst   541.297242                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.048923                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.867464                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.916387                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1070100                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1070100                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1070100                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1070100                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1070100                       # number of overall hits
system.cpu6.icache.overall_hits::total        1070100                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           45                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           45                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           45                       # number of overall misses
system.cpu6.icache.overall_misses::total           45                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      6842423                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      6842423                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      6842423                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      6842423                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      6842423                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      6842423                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1070145                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1070145                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1070145                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1070145                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1070145                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1070145                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000042                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 152053.844444                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 152053.844444                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 152053.844444                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 152053.844444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 152053.844444                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 152053.844444                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           35                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           35                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5495542                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5495542                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5495542                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5495542                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5495542                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5495542                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000033                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000033                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000033                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 157015.485714                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 157015.485714                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 157015.485714                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 157015.485714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 157015.485714                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 157015.485714                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7184                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               393103247                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7440                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              52836.457930                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   110.781507                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   145.218493                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.432740                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.567260                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      2799823                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        2799823                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      1532700                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       1532700                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          750                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          750                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          748                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          748                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      4332523                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         4332523                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      4332523                       # number of overall hits
system.cpu6.dcache.overall_hits::total        4332523                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        25135                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        25135                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           19                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        25154                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         25154                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        25154                       # number of overall misses
system.cpu6.dcache.overall_misses::total        25154                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   2753731259                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   2753731259                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1489107                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1489107                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   2755220366                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   2755220366                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   2755220366                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   2755220366                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      2824958                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      2824958                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      1532719                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      1532719                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          750                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          748                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      4357677                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      4357677                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      4357677                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      4357677                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008897                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008897                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005772                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005772                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005772                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005772                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 109557.639109                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 109557.639109                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 78374.052632                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 78374.052632                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 109534.084678                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 109534.084678                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 109534.084678                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 109534.084678                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1934                       # number of writebacks
system.cpu6.dcache.writebacks::total             1934                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        17957                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        17957                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           13                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        17970                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        17970                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        17970                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        17970                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7178                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7178                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7184                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7184                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7184                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7184                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    714305337                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    714305337                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    714689937                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    714689937                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    714689937                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    714689937                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.001649                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.001649                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.001649                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.001649                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 99513.142519                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 99513.142519                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 99483.565841                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 99483.565841                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 99483.565841                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 99483.565841                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               510.398822                       # Cycle average of tags in use
system.cpu7.icache.total_refs               971548598                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1879204.251451                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    35.398822                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.056729                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.817947                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1098236                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1098236                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1098236                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1098236                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1098236                       # number of overall hits
system.cpu7.icache.overall_hits::total        1098236                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           48                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           48                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           48                       # number of overall misses
system.cpu7.icache.overall_misses::total           48                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7484798                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7484798                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7484798                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7484798                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7484798                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7484798                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1098284                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1098284                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1098284                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1098284                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1098284                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1098284                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000044                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 155933.291667                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 155933.291667                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 155933.291667                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 155933.291667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 155933.291667                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 155933.291667                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           42                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           42                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6603906                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6603906                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6603906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6603906                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6603906                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6603906                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000038                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000038                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000038                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000038                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157235.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157235.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157235.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157235.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157235.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157235.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  3758                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               148003082                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  4014                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              36871.719482                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   222.491182                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    33.508818                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.869106                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.130894                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       754312                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         754312                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       634398                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        634398                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1529                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1529                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1526                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1526                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1388710                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1388710                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1388710                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1388710                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        11862                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        11862                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           84                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           84                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        11946                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         11946                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        11946                       # number of overall misses
system.cpu7.dcache.overall_misses::total        11946                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1301787854                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1301787854                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      6720063                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      6720063                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1308507917                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1308507917                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1308507917                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1308507917                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       766174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       766174                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       634482                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       634482                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1526                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1400656                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1400656                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1400656                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1400656                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015482                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015482                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008529                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008529                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008529                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008529                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 109744.381555                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 109744.381555                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 80000.750000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 80000.750000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 109535.234974                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 109535.234974                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 109535.234974                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 109535.234974                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          802                       # number of writebacks
system.cpu7.dcache.writebacks::total              802                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         8119                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         8119                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           69                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         8188                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         8188                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         8188                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         8188                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         3743                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         3743                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         3758                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         3758                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         3758                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         3758                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    329874341                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    329874341                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       961830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       961830                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    330836171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    330836171                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    330836171                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    330836171                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004885                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004885                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002683                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002683                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002683                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002683                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 88131.002137                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 88131.002137                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data        64122                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total        64122                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 88035.170569                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 88035.170569                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 88035.170569                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 88035.170569                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
