Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Aug  7 19:09:01 2025
| Host         : DESKTOP-TTFS3R7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file reboot_test_block_wrapper_timing_summary_routed.rpt -pb reboot_test_block_wrapper_timing_summary_routed.pb -rpx reboot_test_block_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : reboot_test_block_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     76.015        0.000                      0                  174        0.190        0.000                      0                  174       41.160        0.000                       0                    63  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        76.015        0.000                      0                  174        0.190        0.000                      0                  174       41.160        0.000                       0                    63  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       76.015ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             76.015ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.518ns (59.901%)  route 0.347ns (40.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/Q
                         net (fo=2, routed)           0.347     5.963    reboot_test_block_i/fpga_rebooter_0/U0/RDWRB
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.259    88.440    
                         clock uncertainty           -0.035    88.404    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_RDWRB)
                                                     -6.427    81.977    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         81.977    
                         arrival time                          -5.963    
  -------------------------------------------------------------------
                         slack                                 76.015    

Slack (MET) :             78.132ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_csib_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CSIB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.277ns  (logic 0.518ns (40.576%)  route 0.759ns (59.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.096ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.552     5.096    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y29         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_csib_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.518     5.614 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_csib_reg/Q
                         net (fo=2, routed)           0.759     6.373    reboot_test_block_i/fpga_rebooter_0/U0/CSIB
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CSIB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.259    88.440    
                         clock uncertainty           -0.035    88.404    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_CSIB)
                                                     -3.900    84.504    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         84.504    
                         arrival time                          -6.373    
  -------------------------------------------------------------------
                         slack                                 78.132    

Slack (MET) :             79.320ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[27]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.255ns  (logic 0.419ns (33.393%)  route 0.836ns (66.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X29Y30         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[27]/Q
                         net (fo=1, routed)           0.836     6.353    reboot_test_block_i/fpga_rebooter_0/U0/I[27]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[27]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[27])
                                                     -2.746    85.672    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.672    
                         arrival time                          -6.353    
  -------------------------------------------------------------------
                         slack                                 79.320    

Slack (MET) :             79.381ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[9]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.419ns (35.185%)  route 0.772ns (64.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X28Y30         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[9]/Q
                         net (fo=1, routed)           0.772     6.289    reboot_test_block_i/fpga_rebooter_0/U0/I[9]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[9])
                                                     -2.749    85.669    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.669    
                         arrival time                          -6.289    
  -------------------------------------------------------------------
                         slack                                 79.381    

Slack (MET) :             79.384ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[31]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.190ns  (logic 0.419ns (35.224%)  route 0.771ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X29Y30         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[31]/Q
                         net (fo=1, routed)           0.771     6.287    reboot_test_block_i/fpga_rebooter_0/U0/I[31]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[31]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[31])
                                                     -2.747    85.671    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.671    
                         arrival time                          -6.287    
  -------------------------------------------------------------------
                         slack                                 79.384    

Slack (MET) :             79.468ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[22]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.456ns (35.649%)  route 0.823ns (64.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.553     5.097    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X29Y29         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[22]/Q
                         net (fo=1, routed)           0.823     6.376    reboot_test_block_i/fpga_rebooter_0/U0/I[22]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[22]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[22])
                                                     -2.574    85.844    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.844    
                         arrival time                          -6.376    
  -------------------------------------------------------------------
                         slack                                 79.468    

Slack (MET) :             79.502ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[8]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.419ns (39.113%)  route 0.652ns (60.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X28Y30         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y30         FDRE (Prop_fdre_C_Q)         0.419     5.517 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[8]/Q
                         net (fo=1, routed)           0.652     6.169    reboot_test_block_i/fpga_rebooter_0/U0/I[8]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[8])
                                                     -2.747    85.671    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.671    
                         arrival time                          -6.169    
  -------------------------------------------------------------------
                         slack                                 79.502    

Slack (MET) :             79.504ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[20]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.456ns (36.699%)  route 0.787ns (63.301%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.098ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X29Y30         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.456     5.554 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[20]/Q
                         net (fo=1, routed)           0.787     6.340    reboot_test_block_i/fpga_rebooter_0/U0/I[20]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[20]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[20])
                                                     -2.574    85.844    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.844    
                         arrival time                          -6.340    
  -------------------------------------------------------------------
                         slack                                 79.504    

Slack (MET) :             79.507ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[11]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.456ns (36.775%)  route 0.784ns (63.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.553     5.097    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X29Y29         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[11]/Q
                         net (fo=1, routed)           0.784     6.337    reboot_test_block_i/fpga_rebooter_0/U0/I[11]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[11])
                                                     -2.574    85.844    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.844    
                         arrival time                          -6.337    
  -------------------------------------------------------------------
                         slack                                 79.507    

Slack (MET) :             79.530ns  (required time - arrival time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[24]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.456ns (37.464%)  route 0.761ns (62.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 88.181 - 83.330 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.553     5.097    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X28Y29         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y29         FDRE (Prop_fdre_C_Q)         0.456     5.553 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[24]/Q
                         net (fo=1, routed)           0.761     6.314    reboot_test_block_i/fpga_rebooter_0/U0/I[24]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[24]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  sysclk (IN)
                         net (fo=0)                   0.000    83.330    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.486    88.181    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism              0.273    88.454    
                         clock uncertainty           -0.035    88.418    
    ICAP_X0Y1            ICAPE2 (Setup_icape2_CLK_I[24])
                                                     -2.574    85.844    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         85.844    
                         arrival time                          -6.314    
  -------------------------------------------------------------------
                         slack                                 79.530    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 reboot_test_block_i/reboot_control_0/U0/TX_DV_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.531%)  route 0.133ns (48.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.497    reboot_test_block_i/reboot_control_0/U0/clk
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/reboot_control_0/U0/TX_DV_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  reboot_test_block_i/reboot_control_0/U0/TX_DV_reg/Q
                         net (fo=6, routed)           0.133     1.770    reboot_test_block_i/UART_TXmod_0/U0/i_TX_Byte[5]
    SLICE_X0Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.011    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X0Y37          FDRE (Hold_fdre_C_D)         0.070     1.581    reboot_test_block_i/UART_TXmod_0/U0/r_TX_Data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.263%)  route 0.373ns (66.737%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.497    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/Q
                         net (fo=10, routed)          0.373     2.011    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main[0]
    SLICE_X0Y52          LUT4 (Prop_lut4_I2_O)        0.045     2.056 r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[2]_i_1/O
                         net (fo=1, routed)           0.000     2.056    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main__0[2]
    SLICE_X0Y52          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     2.014    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y52          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                         clock pessimism             -0.245     1.769    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.091     1.860    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.562ns  (logic 0.186ns (33.075%)  route 0.376ns (66.925%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.498    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y52          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=11, routed)          0.376     2.015    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main[2]
    SLICE_X0Y38          LUT4 (Prop_lut4_I3_O)        0.045     2.060 r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     2.060    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main__0[1]
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     2.013    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                         clock pessimism             -0.245     1.768    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.092     1.860    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[14]
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.315%)  route 0.129ns (47.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.460    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X28Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y31         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_i_reg[14]/Q
                         net (fo=1, routed)           0.129     1.729    reboot_test_block_i/fpga_rebooter_0/U0/I[14]
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/I[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.022    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism             -0.499     1.522    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_I[14])
                                                      0.000     1.522    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.642%)  route 0.131ns (41.358%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.497    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y53          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/Q
                         net (fo=7, routed)           0.131     1.769    reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]
    SLICE_X0Y53          LUT6 (Prop_lut6_I2_O)        0.045     1.814 r  reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.814    reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count[4]
    SLICE_X0Y53          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.863     2.013    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y53          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]/C
                         clock pessimism             -0.503     1.510    
    SLICE_X0Y53          FDRE (Hold_fdre_C_D)         0.092     1.602    reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.186ns (31.879%)  route 0.397ns (68.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.594     1.498    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y52          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/Q
                         net (fo=11, routed)          0.397     2.036    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main[2]
    SLICE_X0Y38          LUT6 (Prop_lut6_I5_O)        0.045     2.081 r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main[0]_i_1/O
                         net (fo=1, routed)           0.000     2.081    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main__0[0]
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.864     2.013    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
                         clock pessimism             -0.245     1.768    
    SLICE_X0Y38          FDRE (Hold_fdre_C_D)         0.091     1.859    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/RDWRB
                            (rising edge-triggered cell ICAPE2 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.287%)  route 0.156ns (48.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.460    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  reboot_test_block_i/fpga_rebooter_0/U0/icap_rdwrb_reg/Q
                         net (fo=2, routed)           0.156     1.779    reboot_test_block_i/fpga_rebooter_0/U0/RDWRB
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/RDWRB
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.872     2.022    reboot_test_block_i/fpga_rebooter_0/U0/clk
    ICAP_X0Y1            ICAPE2                                       r  reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
                         clock pessimism             -0.479     1.542    
    ICAP_X0Y1            ICAPE2 (Hold_icape2_CLK_RDWRB)
                                                      0.000     1.542    reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.352%)  route 0.144ns (43.648%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.592     1.496    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y37          FDRE (Prop_fdre_C_Q)         0.141     1.637 r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/Q
                         net (fo=5, routed)           0.144     1.781    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg_n_0_[1]
    SLICE_X1Y37          LUT6 (Prop_lut6_I1_O)        0.045     1.826 r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.826    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index[1]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.011    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
                         clock pessimism             -0.515     1.496    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.092     1.588    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.247ns (66.884%)  route 0.122ns (33.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.460    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.148     1.608 r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/Q
                         net (fo=3, routed)           0.122     1.730    reboot_test_block_i/fpga_rebooter_0/U0/trigger_d
    SLICE_X30Y31         LUT6 (Prop_lut6_I3_O)        0.099     1.829 r  reboot_test_block_i/fpga_rebooter_0/U0/led1__0/O
                         net (fo=1, routed)           0.000     1.829    reboot_test_block_i/fpga_rebooter_0/U0/led1__0_n_0
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.823     1.972    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C
                         clock pessimism             -0.512     1.460    
    SLICE_X30Y31         FDRE (Hold_fdre_C_D)         0.121     1.581    reboot_test_block_i/fpga_rebooter_0/U0/led1_reg
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.580%)  route 0.168ns (47.420%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.593     1.497    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y38          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     1.638 r  reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/Q
                         net (fo=10, routed)          0.168     1.805    reboot_test_block_i/UART_TXmod_0/U0/r_SM_Main[1]
    SLICE_X1Y37          LUT6 (Prop_lut6_I4_O)        0.045     1.850 r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.850    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index[0]_i_1_n_0
    SLICE_X1Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.862     2.011    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X1Y37          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
                         clock pessimism             -0.500     1.511    
    SLICE_X1Y37          FDRE (Hold_fdre_C_D)         0.091     1.602    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ICAPE2/CLK  n/a            10.000        83.330      73.330     ICAP_X0Y1      reboot_test_block_i/fpga_rebooter_0/U0/ICAP_INST/CLK
Min Period        n/a     BUFG/I      n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X0Y52    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X0Y36    reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         83.330      82.330     SLICE_X1Y53    reboot_test_block_i/UART_TXmod_0/U0/r_Clk_Count_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y52    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y52    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y36    reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X0Y36    reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         41.670      41.170     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[0]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y38    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[1]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y52    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y52    reboot_test_block_i/UART_TXmod_0/U0/FSM_sequential_r_SM_Main_reg[2]/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y36    reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X0Y36    reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         41.660      41.160     SLICE_X1Y37    reboot_test_block_i/UART_TXmod_0/U0/r_Bit_Index_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.542ns  (logic 4.010ns (42.025%)  route 5.532ns (57.975%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/Q
                         net (fo=1, routed)           5.532    11.148    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         3.492    14.640 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000    14.640    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.499ns  (logic 4.026ns (42.382%)  route 5.473ns (57.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.554     5.098    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     5.616 r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/Q
                         net (fo=1, routed)           5.473    11.089    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         3.508    14.597 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000    14.597    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.666ns  (logic 3.981ns (70.259%)  route 1.685ns (29.741%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.633     5.177    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y36          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.456     5.633 r  reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           1.685     7.318    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    10.843 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000    10.843    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_rxd_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.367ns (79.561%)  route 0.351ns (20.439%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.591     1.495    reboot_test_block_i/UART_TXmod_0/U0/sysclk
    SLICE_X0Y36          FDRE                                         r  reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDRE (Prop_fdre_C_Q)         0.141     1.636 r  reboot_test_block_i/UART_TXmod_0/U0/o_TX_Serial_reg/Q
                         net (fo=2, routed)           0.351     1.987    uart_rxd_out_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     3.212 r  uart_rxd_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.212    uart_rxd_out
    J18                                                               r  uart_rxd_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.485ns  (logic 1.357ns (38.955%)  route 2.127ns (61.045%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.460    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/Q
                         net (fo=1, routed)           2.127     3.751    led1_OBUF
    C16                  OBUF (Prop_obuf_I_O)         1.193     4.944 r  led1_OBUF_inst/O
                         net (fo=0)                   0.000     4.944    led1
    C16                                                               r  led1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            led0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.492ns  (logic 1.373ns (39.317%)  route 2.119ns (60.683%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.556     1.460    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.164     1.624 r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/Q
                         net (fo=1, routed)           2.119     3.743    led0_OBUF
    A17                  OBUF (Prop_obuf_I_O)         1.209     4.952 r  led0_OBUF_inst/O
                         net (fo=0)                   0.000     4.952    led0
    A17                                                               r  led0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.587ns (24.427%)  route 4.910ns (75.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.579     6.042    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.166 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.331     6.497    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.437     4.802    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.587ns (24.427%)  route 4.910ns (75.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.579     6.042    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.166 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.331     6.497    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.437     4.802    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.587ns (24.427%)  route 4.910ns (75.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.579     6.042    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.166 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.331     6.497    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.437     4.802    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 1.587ns (24.427%)  route 4.910ns (75.573%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.802ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.579     6.042    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.124     6.166 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.331     6.497    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.437     4.802    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.147ns  (logic 1.587ns (25.817%)  route 4.560ns (74.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.560     6.023    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.124     6.147 r  reboot_test_block_i/fpga_rebooter_0/U0/led1__0/O
                         net (fo=1, routed)           0.000     6.147    reboot_test_block_i/fpga_rebooter_0/U0/led1__0_n_0
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.435     4.800    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.763ns  (logic 1.587ns (27.538%)  route 4.176ns (72.462%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.176     5.639    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.763 r  reboot_test_block_i/fpga_rebooter_0/U0/led0__0/O
                         net (fo=1, routed)           0.000     5.763    reboot_test_block_i/fpga_rebooter_0/U0/led0__0_n_0
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.435     4.800    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.732ns  (logic 1.463ns (25.522%)  route 4.269ns (74.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.800ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           4.269     5.732    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          1.435     4.800    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.082ns  (logic 0.231ns (11.093%)  route 1.851ns (88.907%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.851     2.082    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.823     1.972    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/trigger_d_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.102ns  (logic 0.276ns (13.130%)  route 1.826ns (86.870%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.826     2.057    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I1_O)        0.045     2.102 r  reboot_test_block_i/fpga_rebooter_0/U0/led0__0/O
                         net (fo=1, routed)           0.000     2.102    reboot_test_block_i/fpga_rebooter_0/U0/led0__0_n_0
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.823     1.972    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led0_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.236ns  (logic 0.276ns (12.343%)  route 1.960ns (87.657%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 f  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 f  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.960     2.191    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I4_O)        0.045     2.236 r  reboot_test_block_i/fpga_rebooter_0/U0/led1__0/O
                         net (fo=1, routed)           0.000     2.236    reboot_test_block_i/fpga_rebooter_0/U0/led1__0_n_0
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.823     1.972    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y31         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/led1_reg/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.276ns (11.922%)  route 2.039ns (88.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.929     2.160    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.205 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.110     2.315    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.973    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.276ns (11.922%)  route 2.039ns (88.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.929     2.160    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.205 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.110     2.315    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.973    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.276ns (11.922%)  route 2.039ns (88.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.929     2.160    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.205 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.110     2.315    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.973    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[2]/C

Slack:                    inf
  Source:                 btn0
                            (input port)
  Destination:            reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.315ns  (logic 0.276ns (11.922%)  route 2.039ns (88.078%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.973ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  btn0 (IN)
                         net (fo=0)                   0.000     0.000    btn0
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn0_IBUF_inst/O
                         net (fo=4, routed)           1.929     2.160    reboot_test_block_i/fpga_rebooter_0/U0/reboot_trigger
    SLICE_X30Y31         LUT6 (Prop_lut6_I5_O)        0.045     2.205 r  reboot_test_block_i/fpga_rebooter_0/U0/state/O
                         net (fo=4, routed)           0.110     2.315    reboot_test_block_i/fpga_rebooter_0/U0/state_n_0
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    sysclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=62, routed)          0.824     1.973    reboot_test_block_i/fpga_rebooter_0/U0/clk
    SLICE_X30Y32         FDRE                                         r  reboot_test_block_i/fpga_rebooter_0/U0/FSM_sequential_state_reg[3]/C





