IMPLEMENTATION[ia32 || amd64]:

#include <cstdlib>
#include <cstdio>

#include "alternatives.h"
#include "apic.h"
#include "banner.h"
#include "boot_console.h"
#include "boot_info.h"
#include "config.h"
#include "cpu.h"
#include "fpu.h"
#include "idt.h"
#include "initcalls.h"
#include "io_apic.h"
#include "ipi.h"
#include "irq_chip_pic.h"
#include "irq_mgr.h"
#include "kernel_console.h"
#include "kernel_task.h"
#include "kip_init.h"
#include "kernel_uart.h"
#include "kmem.h"
#include "kmem_alloc.h"
#include "per_cpu_data.h"
#include "per_cpu_data_alloc.h"
#include "pic.h"
#include "platform_control.h"
#include "static_init.h"
#include "std_macros.h"
#include "thread.h"
#include "timer.h"
#include "utcb_init.h"

#include "io_apic.h"
#include "io_apic_remapped.h"
#include "intel_iommu.h"

#include "fb_console.h"

IMPLEMENT FIASCO_INIT FIASCO_NOINLINE
void
Startup::stage1()
{
  Boot_info::init();
  Config::init();
  if (Kernel_uart::init(Kernel_uart::Init_before_mmu))
    Banner::init();
}

IMPLEMENT FIASCO_INIT FIASCO_NOINLINE
void
Startup::stage2()
{
  // the logical ID of the boot CPU is always 0
  Kip_init::init();
  Kmem_alloc::init();

  Cpu::cpus.cpu(Cpu_number::boot_cpu()).identify();
  // initialize initial page tables (also used for other CPUs later)
  Mem_space::init_page_sizes();
  Apic::detect_x2apic();
  Alternative_insn::init();
  Kmem::init_mmu();

  // earliest point for the FB because of previous MMU setup
  Fb_console::init();

  if (Kernel_uart::init(Kernel_uart::Init_after_mmu))
    Banner::init();

  // Initialize cpu-local data management and run constructors for CPU 0
  Per_cpu_data::init_ctors();
  Per_cpu_data_alloc::alloc(Cpu_number::boot_cpu());
  Per_cpu_data::run_ctors(Cpu_number::boot_cpu());

  // set frequency in KIP to that of the boot CPU
  Kip_init::init_freq(Cpu::cpus.cpu(Cpu_number::boot_cpu()));

  Intel::Io_mmu::init(Cpu_number::boot_cpu());

  // also has a fallback to IO-APIC without remapping
  Apic::map_registers();
  Apic::apic.cpu(Cpu_number::boot_cpu()).construct(Cpu_number::boot_cpu());
  bool use_io_apic = Io_apic_remapped::init_apics();
  if (use_io_apic)
    {
      Io_apic::init(Cpu_number::boot_cpu());
      Config::apic = true;
      Pic::disable_all_save();
    }
  else
    {
      auto p = new Boot_object<Irq_chip_ia32_pic>();
      p->register_pm(Cpu_number::boot_cpu());
    }

  Kernel_task::init(); // enables current_mem_space()

  // initialize initial TSS, GDT, IDT
  Kmem::init_cpu(Cpu::cpus.cpu(Cpu_number::boot_cpu()));
  Utcb_init::init();
  Idt::init();
  Fpu::init(Cpu_number::boot_cpu(), false);
  Apic::init();
  Ipi::init(Cpu_number::boot_cpu());
  Timer::init(Cpu_number::boot_cpu());
  Kip_init::init_kip_clock();
  int timer_irq = Timer::irq();
  if (use_io_apic)
    {
      // If we use the IOAPIC, we route our timer IRQ to
      // Config::Apic_timer_vector, even with PIT or RTC
      Config::scheduler_irq_vector = Config::Apic_timer_vector;

      if (timer_irq >= 0)
	{
	  Irq_mgr *const m = Irq_mgr::mgr;
	  Irq_mgr::Irq const irq = m->chip(m->legacy_override(timer_irq));
	  Io_apic *const apic = static_cast<Io_apic*>(irq.chip);

	  Io_apic_entry e = apic->read_entry(irq.pin);
	  e.vector() = Config::Apic_timer_vector;
	  apic->write_entry(irq.pin, e);
	}
    }
  else
    {
      if (timer_irq >= 0)
	Config::scheduler_irq_vector = 0x20 + timer_irq;
      else
	Config::scheduler_irq_vector = Config::Apic_timer_vector;
    }

  Idt::set_vectors_run();
  Timer::master_cpu(Cpu_number::boot_cpu());
  Platform_control::init(Cpu_number::boot_cpu());
//  Cpu::init_global_features();
}
