#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Jan 23 21:20:43 2023
# Process ID: 12588
# Current directory: C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/myProject1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10128 C:\Users\pisar\Desktop\GitHub\Repositories\Vivado_MNIST\Tut-5\myProject1\myProject1.xpr
# Log file: C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/myProject1/vivado.log
# Journal file: C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/myProject1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/myProject1/myProject1.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/VIPIN/Desktop/zynet-master/zynet-master/sample/myProject1' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/myProject1/p_user_files', nor could it be found using path 'C:/Users/VIPIN/Desktop/zynet-master/zynet-master/sample/myProject1/p_user_files'.
WARNING: [Project 1-231] Project 'myProject1.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 771.434 ; gain = 63.863
update_compile_order -fileset sources_1
save_project_as MNIST C:/Users/pisar/Desktop/Projects/MNIST -force
save_project_as: Time (s): cpu = 00:00:35 ; elapsed = 00:01:40 . Memory (MB): peak = 818.074 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_1_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_25.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_26.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_27.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_28.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_29.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_2_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_3_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_3.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_4.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_5.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_6.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_7.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_8.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/b_4_9.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/sigContent.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_1.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_10.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_11.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_12.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_13.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_14.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_15.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_16.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_17.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_18.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_19.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_2.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_20.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_21.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_22.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_23.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_24.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/w_1_25.mif'
INFO: [Common 17-14] Message 'SIM-utils 43' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Layer_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Sig_ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sig_ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Weight_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Weight_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/axi_lite_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_lite_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/maxFinder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maxFinder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/neuron.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module neuron
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/relu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReLU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/zynet.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module zyNet
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 289c9b74bb9740388e589e69849c0cba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_awaddr [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_awprot [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_araddr [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_arprot [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port radd [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port i_valid [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_1.v" Line 1. Module Layer_1(sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_2.v" Line 1. Module Layer_2(numWeight=30,layerNum=2,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_3.v" Line 1. Module Layer_3(NN=10,numWeight=30,layerNum=3,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/Layer_4.v" Line 1. Module Layer_4(NN=10,numWeight=10,layerNum=4,sigmoidSize=5) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.axi_lite_wrapper_default
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.ReLU
Compiling module xil_defaultlib.neuron(layerNo=1,weightIntWidth=...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=1,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=2,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=3,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=4,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,weig...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=5,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=6,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=7,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=8,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=9,weig...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=10,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=11,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=12,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=13,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=14,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=15,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=16,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=17,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=18,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=19,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=20,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=21,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=22,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=23,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=24,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=25,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=26,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=27,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=28,wei...
Compiling module xil_defaultlib.Weight_Memory(numWeight=784,neur...
Compiling module xil_defaultlib.neuron(layerNo=1,neuronNo=29,wei...
Compiling module xil_defaultlib.Layer_1(sigmoidSize=5)
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=9,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=10,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=11,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=12,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=13,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=14,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=15,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=16,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=17,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=18,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=19,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=20,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=21,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=22,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=23,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=24,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=25,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=26,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=27,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=28,num...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=2,neuronNo=29,num...
Compiling module xil_defaultlib.Layer_2(numWeight=30,layerNum=2,...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,numWeight=30,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,layer...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=30,neuro...
Compiling module xil_defaultlib.neuron(layerNo=3,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_3(NN=10,numWeight=30,layer...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,numWeight=10,we...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=1,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=2,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=3,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=4,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,layer...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=5,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=6,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=7,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=8,numW...
Compiling module xil_defaultlib.Weight_Memory(numWeight=10,neuro...
Compiling module xil_defaultlib.neuron(layerNo=4,neuronNo=9,numW...
Compiling module xil_defaultlib.Layer_4(NN=10,numWeight=10,layer...
Compiling module xil_defaultlib.maxFinder
Compiling module xil_defaultlib.zyNet
Compiling module xil_defaultlib.top_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_sim_behav

****** Webtalk v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim/xsim.dir/top_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 23 21:26:21 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 818.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 877.289 ; gain = 59.215
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:44 . Memory (MB): peak = 877.289 ; gain = 59.215
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 889.305 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 289c9b74bb9740388e589e69849c0cba --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_sim_behav xil_defaultlib.top_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_awaddr [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:73]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_awprot [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:74]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 5 for port s_axi_araddr [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:84]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 3 for port s_axi_arprot [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/tb/top_sim.v:85]
WARNING: [VRFC 10-278] actual bit length 11 differs from formal bit length 10 for port radd [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/neuron.v:172]
WARNING: [VRFC 10-278] actual bit length 10 differs from formal bit length 1 for port i_valid [C:/Users/pisar/Desktop/GitHub/Repositories/Vivado_MNIST/Tut-5/src/fpga/rtl/zynet.v:378]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 889.305 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/pisar/Desktop/Projects/MNIST/MNIST.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_sim_behav -key {Behavioral:sim_1:Functional:top_sim} -tclbatch {top_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.2
Time resolution is 1 ps
source top_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Configuration completed                      0 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 890.598 ; gain = 1.293
run all
1. Accuracy: 100.000000, Detected number: 7, Expected: 0007
2. Accuracy: 100.000000, Detected number: 2, Expected: 0002
3. Accuracy: 100.000000, Detected number: 1, Expected: 0001
4. Accuracy: 100.000000, Detected number: 0, Expected: 0000
5. Accuracy: 100.000000, Detected number: 4, Expected: 0004
6. Accuracy: 100.000000, Detected number: 1, Expected: 0001
7. Accuracy: 100.000000, Detected number: 4, Expected: 0004
8. Accuracy: 100.000000, Detected number: 9, Expected: 0009
9. Accuracy: 88.888889, Detected number: 6, Expected: 0005
10. Accuracy: 90.000000, Detected number: 9, Expected: 0009
11. Accuracy: 90.909091, Detected number: 0, Expected: 0000
12. Accuracy: 91.666667, Detected number: 6, Expected: 0006
13. Accuracy: 92.307692, Detected number: 9, Expected: 0009
14. Accuracy: 92.857143, Detected number: 0, Expected: 0000
15. Accuracy: 86.666667, Detected number: 8, Expected: 0001
16. Accuracy: 87.500000, Detected number: 5, Expected: 0005
17. Accuracy: 88.235294, Detected number: 9, Expected: 0009
18. Accuracy: 88.888889, Detected number: 7, Expected: 0007
19. Accuracy: 89.473684, Detected number: 3, Expected: 0003
20. Accuracy: 90.000000, Detected number: 4, Expected: 0004
21. Accuracy: 90.476190, Detected number: 9, Expected: 0009
22. Accuracy: 90.909091, Detected number: 6, Expected: 0006
23. Accuracy: 91.304348, Detected number: 6, Expected: 0006
24. Accuracy: 91.666667, Detected number: 5, Expected: 0005
25. Accuracy: 92.000000, Detected number: 4, Expected: 0004
26. Accuracy: 92.307692, Detected number: 0, Expected: 0000
27. Accuracy: 92.592593, Detected number: 7, Expected: 0007
28. Accuracy: 92.857143, Detected number: 4, Expected: 0004
29. Accuracy: 93.103448, Detected number: 0, Expected: 0000
30. Accuracy: 93.333333, Detected number: 1, Expected: 0001
31. Accuracy: 93.548387, Detected number: 3, Expected: 0003
32. Accuracy: 93.750000, Detected number: 1, Expected: 0001
33. Accuracy: 93.939394, Detected number: 3, Expected: 0003
34. Accuracy: 94.117647, Detected number: 4, Expected: 0004
35. Accuracy: 94.285714, Detected number: 7, Expected: 0007
36. Accuracy: 94.444444, Detected number: 2, Expected: 0002
37. Accuracy: 94.594595, Detected number: 7, Expected: 0007
38. Accuracy: 94.736842, Detected number: 1, Expected: 0001
39. Accuracy: 94.871795, Detected number: 2, Expected: 0002
40. Accuracy: 92.500000, Detected number: 8, Expected: 0001
41. Accuracy: 92.682927, Detected number: 1, Expected: 0001
42. Accuracy: 92.857143, Detected number: 7, Expected: 0007
43. Accuracy: 93.023256, Detected number: 4, Expected: 0004
44. Accuracy: 93.181818, Detected number: 2, Expected: 0002
45. Accuracy: 93.333333, Detected number: 3, Expected: 0003
46. Accuracy: 93.478261, Detected number: 5, Expected: 0005
47. Accuracy: 91.489362, Detected number: 3, Expected: 0001
48. Accuracy: 91.666667, Detected number: 2, Expected: 0002
49. Accuracy: 91.836735, Detected number: 4, Expected: 0004
50. Accuracy: 92.000000, Detected number: 4, Expected: 0004
51. Accuracy: 92.156863, Detected number: 6, Expected: 0006
52. Accuracy: 92.307692, Detected number: 3, Expected: 0003
53. Accuracy: 92.452830, Detected number: 5, Expected: 0005
54. Accuracy: 92.592593, Detected number: 5, Expected: 0005
55. Accuracy: 92.727273, Detected number: 6, Expected: 0006
56. Accuracy: 92.857143, Detected number: 0, Expected: 0000
57. Accuracy: 92.982456, Detected number: 4, Expected: 0004
58. Accuracy: 93.103448, Detected number: 1, Expected: 0001
59. Accuracy: 93.220339, Detected number: 9, Expected: 0009
60. Accuracy: 93.333333, Detected number: 5, Expected: 0005
61. Accuracy: 91.803279, Detected number: 9, Expected: 0007
62. Accuracy: 91.935484, Detected number: 8, Expected: 0008
63. Accuracy: 92.063492, Detected number: 9, Expected: 0009
64. Accuracy: 92.187500, Detected number: 3, Expected: 0003
65. Accuracy: 90.769231, Detected number: 3, Expected: 0007
66. Accuracy: 90.909091, Detected number: 4, Expected: 0004
67. Accuracy: 91.044776, Detected number: 6, Expected: 0006
68. Accuracy: 91.176471, Detected number: 4, Expected: 0004
69. Accuracy: 91.304348, Detected number: 3, Expected: 0003
70. Accuracy: 91.428571, Detected number: 0, Expected: 0000
71. Accuracy: 91.549296, Detected number: 7, Expected: 0007
72. Accuracy: 91.666667, Detected number: 0, Expected: 0000
73. Accuracy: 91.780822, Detected number: 2, Expected: 0002
74. Accuracy: 91.891892, Detected number: 9, Expected: 0009
75. Accuracy: 92.000000, Detected number: 1, Expected: 0001
76. Accuracy: 90.789474, Detected number: 9, Expected: 0007
77. Accuracy: 90.909091, Detected number: 3, Expected: 0003
78. Accuracy: 91.025641, Detected number: 2, Expected: 0002
79. Accuracy: 91.139241, Detected number: 9, Expected: 0009
80. Accuracy: 91.250000, Detected number: 7, Expected: 0007
81. Accuracy: 91.358025, Detected number: 7, Expected: 0007
82. Accuracy: 91.463415, Detected number: 6, Expected: 0006
83. Accuracy: 91.566265, Detected number: 2, Expected: 0002
84. Accuracy: 91.666667, Detected number: 7, Expected: 0007
85. Accuracy: 91.764706, Detected number: 8, Expected: 0008
86. Accuracy: 91.860465, Detected number: 4, Expected: 0004
87. Accuracy: 91.954023, Detected number: 7, Expected: 0007
88. Accuracy: 92.045455, Detected number: 3, Expected: 0003
89. Accuracy: 92.134831, Detected number: 6, Expected: 0006
90. Accuracy: 92.222222, Detected number: 1, Expected: 0001
91. Accuracy: 92.307692, Detected number: 3, Expected: 0003
92. Accuracy: 92.391304, Detected number: 6, Expected: 0006
93. Accuracy: 92.473118, Detected number: 9, Expected: 0009
94. Accuracy: 92.553191, Detected number: 3, Expected: 0003
95. Accuracy: 91.578947, Detected number: 8, Expected: 0001
96. Accuracy: 91.666667, Detected number: 4, Expected: 0004
97. Accuracy: 91.752577, Detected number: 1, Expected: 0001
98. Accuracy: 90.816327, Detected number: 9, Expected: 0007
99. Accuracy: 90.909091, Detected number: 6, Expected: 0006
100. Accuracy: 91.000000, Detected number: 9, Expected: 0009
Accuracy: 91.000000
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:40 . Memory (MB): peak = 900.516 ; gain = 4.641
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jan 23 21:39:09 2023...
