<profile>

<section name = "Vitis HLS Report for 'matrix_mult'" level="0">
<item name = "Date">Wed Nov 12 14:51:16 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">Bitwidth</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a15t-cpg236-2I</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.390 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9, 9, 90.000 ns, 90.000 ns, 4, 4, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- row_col">7, 7, 5, 1, 1, 4, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 73, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 0, 0, 41, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 81, -</column>
<column name="Register">-, -, 182, 64, -</column>
<specialColumn name="Available">50, 45, 20800, 10400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 2, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_8s_8s_16_1_1_U1">mul_8s_8s_16_1_1, 0, 0, 0, 41, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_8s_8s_16s_16_4_1_U2">mac_muladd_8s_8s_16s_16_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln17_fu_306_p2">+, 0, 0, 10, 2, 2</column>
<column name="add_ln9_1_fu_253_p2">+, 0, 0, 10, 2, 1</column>
<column name="add_ln9_fu_161_p2">+, 0, 0, 10, 2, 1</column>
<column name="j_fu_247_p2">+, 0, 0, 10, 2, 1</column>
<column name="ap_condition_106">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_329">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln11_fu_259_p2">icmp, 0, 0, 11, 2, 3</column>
<column name="icmp_ln9_fu_265_p2">icmp, 0, 0, 10, 2, 2</column>
<column name="i_fu_175_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln9_fu_167_p3">select, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln15_fu_224_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">9, 2, 1, 2</column>
<column name="ap_phi_mux_icmp_ln114_phi_fu_130_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i2_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_indvar_flatten1_load">9, 2, 2, 4</column>
<column name="ap_sig_allocacmp_j3_load">9, 2, 2, 4</column>
<column name="i2_fu_56">9, 2, 2, 4</column>
<column name="indvar_flatten1_fu_52">9, 2, 2, 4</column>
<column name="j3_fu_60">9, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="A_load_1_reg_389">8, 0, 8, 0</column>
<column name="A_load_1_reg_389_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="B_load_1_reg_399">8, 0, 8, 0</column>
<column name="B_load_1_reg_399_pp0_iter2_reg">8, 0, 8, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="empty_4_reg_350">2, 0, 2, 0</column>
<column name="i2_fu_56">2, 0, 2, 0</column>
<column name="icmp_ln11_reg_375">1, 0, 1, 0</column>
<column name="icmp_ln9_reg_380">1, 0, 1, 0</column>
<column name="indvar_flatten1_fu_52">2, 0, 2, 0</column>
<column name="j3_fu_60">2, 0, 2, 0</column>
<column name="select_ln9_reg_345">2, 0, 2, 0</column>
<column name="empty_4_reg_350">64, 32, 2, 0</column>
<column name="select_ln9_reg_345">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, matrix_mult, return value</column>
<column name="A_address0">out, 2, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 8, ap_memory, A, array</column>
<column name="A_address1">out, 2, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 8, ap_memory, A, array</column>
<column name="B_address0">out, 2, ap_memory, B, array</column>
<column name="B_ce0">out, 1, ap_memory, B, array</column>
<column name="B_q0">in, 8, ap_memory, B, array</column>
<column name="B_address1">out, 2, ap_memory, B, array</column>
<column name="B_ce1">out, 1, ap_memory, B, array</column>
<column name="B_q1">in, 8, ap_memory, B, array</column>
<column name="AB_address0">out, 2, ap_memory, AB, array</column>
<column name="AB_ce0">out, 1, ap_memory, AB, array</column>
<column name="AB_we0">out, 1, ap_memory, AB, array</column>
<column name="AB_d0">out, 16, ap_memory, AB, array</column>
</table>
</item>
</section>
</profile>
