{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1724314895525 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1724314895532 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 22 16:21:35 2024 " "Processing started: Thu Aug 22 16:21:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1724314895532 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314895532 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II " "Command: quartus_map --read_settings_files=on --write_settings_files=off My_First_NIOS_II -c My_First_NIOS_II" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314895532 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1724314896918 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1724314896918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/my_first_nios_ii_platform_designer.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer " "Found entity 1: My_First_NIOS_II_Platform_Designer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_irq_mapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_irq_mapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906320 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906405 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906423 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906430 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906433 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906433 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906440 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906443 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906453 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001 " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1724314906460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode " "Found entity 1: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906463 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router " "Found entity 2: My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_SRAM " "Found entity 1: My_First_NIOS_II_Platform_Designer_SRAM" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314906523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314906523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module " "Found entity 2: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module " "Found entity 3: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module " "Found entity 4: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module " "Found entity 5: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "6 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module " "Found entity 6: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "7 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module " "Found entity 7: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "8 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module " "Found entity 8: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "9 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug " "Found entity 9: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "10 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break " "Found entity 10: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "11 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk " "Found entity 11: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "12 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk " "Found entity 12: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "13 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace " "Found entity 13: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "14 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode " "Found entity 14: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "15 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace " "Found entity 15: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "16 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "17 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "18 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "19 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo " "Found entity 19: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "20 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib " "Found entity 20: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "21 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im " "Found entity 21: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "22 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors " "Found entity 22: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_performance_monitors" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "23 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg " "Found entity 23: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "24 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module " "Found entity 24: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "25 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem " "Found entity 25: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "26 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci " "Found entity 26: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""} { "Info" "ISGN_ENTITY_NAME" "27 My_First_NIOS_II_Platform_Designer_HelloNios_cpu " "Found entity 27: My_First_NIOS_II_Platform_Designer_HelloNios_cpu" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_hellonios_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench " "Found entity 1: My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_gpio.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_GPIO " "Found entity 1: My_First_NIOS_II_Platform_Designer_GPIO" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_GPIO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v 5 5 " "Found 5 design units, including 5 entities, in source file my_first_nios_ii_platform_designer/synthesis/submodules/my_first_nios_ii_platform_designer_debug.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w " "Found entity 1: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907300 ""} { "Info" "ISGN_ENTITY_NAME" "2 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w " "Found entity 2: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907300 ""} { "Info" "ISGN_ENTITY_NAME" "3 My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r " "Found entity 3: My_First_NIOS_II_Platform_Designer_DEBUG_sim_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907300 ""} { "Info" "ISGN_ENTITY_NAME" "4 My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r " "Found entity 4: My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907300 ""} { "Info" "ISGN_ENTITY_NAME" "5 My_First_NIOS_II_Platform_Designer_DEBUG " "Found entity 5: My_First_NIOS_II_Platform_Designer_DEBUG" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_first_nios_ii.v 1 1 " "Found 1 design units, including 1 entities, in source file my_first_nios_ii.v" { { "Info" "ISGN_ENTITY_NAME" "1 My_First_NIOS_II " "Found entity 1: My_First_NIOS_II" {  } { { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "My_First_NIOS_II " "Elaborating entity \"My_First_NIOS_II\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1724314907458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer My_First_NIOS_II_Platform_Designer:u0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\"" {  } { { "My_First_NIOS_II.v" "u0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "debug" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "wfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907767 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907778 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314907778 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314907778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_cr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_cr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_cr21 " "Found entity 1: scfifo_cr21" {  } { { "db/scfifo_cr21.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/scfifo_cr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_cr21 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated " "Elaborating entity \"scfifo_cr21\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_e011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_e011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_e011 " "Found entity 1: a_dpfifo_e011" {  } { { "db/a_dpfifo_e011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_e011 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo " "Elaborating entity \"a_dpfifo_e011\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\"" {  } { { "db/scfifo_cr21.tdf" "dpfifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/scfifo_cr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314907955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314907955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_e011.tdf" "fifo_state" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314907964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314908029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314908029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gio1 " "Found entity 1: altsyncram_gio1" {  } { { "db/altsyncram_gio1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_gio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314908108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314908108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gio1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram " "Elaborating entity \"altsyncram_gio1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|altsyncram_gio1:FIFOram\"" {  } { { "db/a_dpfifo_e011.tdf" "FIFOram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qnb " "Found entity 1: cntr_qnb" {  } { { "db/cntr_qnb.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/cntr_qnb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314908186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314908186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qnb My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count " "Elaborating entity \"cntr_qnb\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_w\|scfifo:wfifo\|scfifo_cr21:auto_generated\|a_dpfifo_e011:dpfifo\|cntr_qnb:rd_ptr_count\"" {  } { { "db/a_dpfifo_e011.tdf" "rd_ptr_count" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/a_dpfifo_e011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r:the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "the_My_First_NIOS_II_Platform_Designer_DEBUG_scfifo_r" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908612 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314908640 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314908640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314908640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314908640 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314908640 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314908640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_DEBUG:debug\|alt_jtag_atlantic:My_First_NIOS_II_Platform_Designer_DEBUG_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_GPIO My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_GPIO:gpio " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_GPIO\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_GPIO:gpio\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "gpio" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "hellonios" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" "cpu" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_test_bench" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 5972 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 6974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314909839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910036 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910036 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314910036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5jd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5jd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5jd1 " "Found entity 1: altsyncram_5jd1" {  } { { "db/altsyncram_5jd1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_5jd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314910124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314910124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5jd1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated " "Elaborating entity \"altsyncram_5jd1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_5jd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910241 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910254 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314910254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q9d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q9d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q9d1 " "Found entity 1: altsyncram_q9d1" {  } { { "db/altsyncram_q9d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_q9d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314910343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314910343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q9d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated " "Elaborating entity \"altsyncram_q9d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_q9d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910448 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910463 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910463 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314910463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_27d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_27d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_27d1 " "Found entity 1: altsyncram_27d1" {  } { { "db/altsyncram_27d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_27d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314910553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314910553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_27d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated " "Elaborating entity \"altsyncram_27d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_27d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910656 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910669 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314910669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ic1 " "Found entity 1: altsyncram_8ic1" {  } { { "db/altsyncram_8ic1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_8ic1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314910757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314910757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8ic1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated " "Elaborating entity \"altsyncram_8ic1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_8ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_register_bank_b" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 8798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "the_altmult_add_p1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910976 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314910990 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONE10LP " "Parameter \"selected_device_family\" = \"CYCLONE10LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314910990 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314910990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_hkp2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_hkp2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_hkp2 " "Found entity 1: altera_mult_add_hkp2" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314911063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314911063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_hkp2 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated " "Elaborating entity \"altera_mult_add_hkp2\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "altera_mult_add_rtl1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone 10 LP " "Parameter \"selected_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314911325 ""}  } { { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314911325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911352 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911411 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911452 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314911964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912066 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912184 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912225 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912265 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314912398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913261 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913504 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913650 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913693 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913805 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_hkp2.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altera_mult_add_hkp2.v" 116 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314913930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918556 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918571 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 5 " "Parameter \"width_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 5 " "Parameter \"width_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918571 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314918571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kfc1 " "Found entity 1: altsyncram_kfc1" {  } { { "db/altsyncram_kfc1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_kfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314918657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314918657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kfc1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated " "Elaborating entity \"altsyncram_kfc1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_kfc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918765 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918780 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314918780 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314918780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ddf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ddf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ddf1 " "Found entity 1: altsyncram_ddf1" {  } { { "db/altsyncram_ddf1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_ddf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314918877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314918877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ddf1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated " "Elaborating entity \"altsyncram_ddf1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_ddf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 9398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314918992 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919006 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314919006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k3d1 " "Found entity 1: altsyncram_k3d1" {  } { { "db/altsyncram_k3d1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_k3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314919095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314919095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k3d1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated " "Elaborating entity \"altsyncram_k3d1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_k3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 10151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919331 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314919341 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314919341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_break" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_xbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dbrk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_dtrace\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_td_mode:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_pib" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314919956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_im" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_avalon_reg" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920214 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920214 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2675 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314920214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3c71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3c71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3c71 " "Found entity 1: altsyncram_3c71" {  } { { "db/altsyncram_3c71.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_3c71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314920305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314920305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3c71 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated " "Elaborating entity \"altsyncram_3c71\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_ocimem\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram_module:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3c71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_tck" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_sysclk" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920616 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920616 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314920616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920636 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:My_First_NIOS_II_Platform_Designer_HelloNios_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_SRAM My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_SRAM\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "sram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "the_altsyncram" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex " "Parameter \"init_file\" = \"C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314920808 ""}  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_SRAM.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314920808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iau1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iau1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iau1 " "Found entity 1: altsyncram_iau1" {  } { { "db/altsyncram_iau1.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/altsyncram_iau1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314920898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314920898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_iau1 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_iau1:auto_generated " "Elaborating entity \"altsyncram_iau1\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_SRAM:sram\|altsyncram:the_altsyncram\|altsyncram_iau1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314920904 ""}
{ "Warning" "WMIO_MIO_HEX_DATA_WRAPPING_HEAD" "My_First_NIOS_II_Platform_Designer_SRAM.hex 128 10 " "Width of data items in \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is greater than the memory width. Wrapping data items to subsequent addresses. Found 128 warnings, reporting 10" { { "Warning" "WMIO_MIO_DATA_WRAPPING" "2 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (2) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 2 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "3 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (3) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 3 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "4 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (4) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 4 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "5 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (5) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 5 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "6 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (6) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 6 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "7 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (7) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 7 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "8 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (8) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 8 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "9 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (9) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 9 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "10 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (10) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 10 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""} { "Warning" "WMIO_MIO_DATA_WRAPPING" "11 My_First_NIOS_II_Platform_Designer_SRAM.hex " "Data at line (11) of memory initialization file \"My_First_NIOS_II_Platform_Designer_SRAM.hex\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." {  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 11 -1 0 } }  } 0 113009 "Data at line (%1!d!) of memory initialization file \"%2!s!\" is too wide to fit in one memory word. Wrapping data to subsequent addresses." 0 0 "Design Software" 0 -1 1724314920909 ""}  } { { "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/simulation/submodules/My_First_NIOS_II_Platform_Designer_SRAM.hex" 1 -1 0 } }  } 0 113015 "Width of data items in \"%1!s!\" is greater than the memory width. Wrapping data items to subsequent addresses. Found %2!u! warnings, reporting %3!u!" 0 0 "Analysis & Synthesis" 0 -1 1724314920909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "mm_interconnect_0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_data_master_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:hellonios_instruction_master_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_instruction_master_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:debug_avalon_jtag_slave_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921395 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hellonios_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hellonios_debug_mem_slave_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_debug_mem_slave_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sram_s1_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "sram_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 698 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:gpio_s1_translator\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "gpio_s1_translator" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 762 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_data_master_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:hellonios_instruction_master_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_instruction_master_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:debug_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:debug_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "debug_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router:router\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001:router_001\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_002" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002:router_002\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "router_003" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003:router_003\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hellonios_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:hellonios_data_master_limiter\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "hellonios_data_master_limiter" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1718 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314921978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1896 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0.v" 1925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0 My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0:mm_interconnect_0\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "My_First_NIOS_II_Platform_Designer_irq_mapper My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_irq_mapper:irq_mapper " "Elaborating entity \"My_First_NIOS_II_Platform_Designer_irq_mapper\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_irq_mapper:irq_mapper\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "irq_mapper" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" "rst_controller" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/My_First_NIOS_II_Platform_Designer.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"My_First_NIOS_II_Platform_Designer:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314922278 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1724314922904 "|My_First_NIOS_II|My_First_NIOS_II_Platform_Designer:u0|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724314923232 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2024.08.22.16:22:07 Progress: Loading sld4f5a1263/alt_sld_fab_wrapper_hw.tcl " "2024.08.22.16:22:07 Progress: Loading sld4f5a1263/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314927596 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314930518 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314930641 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933369 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933669 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933838 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933847 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314933848 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1724314934504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4f5a1263/alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314934746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314934746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314934835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314934835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314934850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314934850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314934920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314934920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314935005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314935005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314935005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/ip/sld4f5a1263/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314935089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314935089 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724314938468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724314938468 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1724314938468 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1724314938468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314938644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938644 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314938644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_cp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_cp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_cp01 " "Found entity 1: mult_cp01" {  } { { "db/mult_cp01.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/mult_cp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314938729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314938729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314938803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"My_First_NIOS_II_Platform_Designer:u0\|My_First_NIOS_II_Platform_Designer_HelloNios:hellonios\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu:cpu\|My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell:the_My_First_NIOS_II_Platform_Designer_HelloNios_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_hkp2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1724314938803 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1724314938803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c011 " "Found entity 1: mult_c011" {  } { { "db/mult_c011.tdf" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/db/mult_c011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1724314938885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314938885 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1724314939568 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7644 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_DEBUG.v" 398 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 2618 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 4045 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 7653 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/My_First_NIOS_II_Platform_Designer_HelloNios_cpu.v" 5896 -1 0 } } { "My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II_Platform_Designer/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724314939730 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724314939730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314940949 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1724314942699 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1724314942791 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1724314942791 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314942933 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.map.smsg " "Generated suppressed messages file C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/output_files/My_First_NIOS_II.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314943861 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1724314947068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1724314947068 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RESET " "No output dependent on input pin \"RESET\"" {  } { { "My_First_NIOS_II.v" "" { Text "C:/Users/guan-ming.dennis-won/Documents/FPGA_Folder/NIOS_II/My_First_NIOS_II.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1724314947424 "|My_First_NIOS_II|RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1724314947424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3768 " "Implemented 3768 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1724314947424 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1724314947424 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3490 " "Implemented 3490 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1724314947424 ""} { "Info" "ICUT_CUT_TM_RAMS" "257 " "Implemented 257 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1724314947424 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1724314947424 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1724314947424 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4954 " "Peak virtual memory: 4954 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1724314947478 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 22 16:22:27 2024 " "Processing ended: Thu Aug 22 16:22:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1724314947478 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1724314947478 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:07 " "Total CPU time (on all processors): 00:01:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1724314947478 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1724314947478 ""}
