
GestLink.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000184  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005880  08000184  08000184  00001184  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c0  08005a04  08005a04  00006a04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005ac4  08005ac4  00007074  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005ac4  08005ac4  00006ac4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005acc  08005acc  00007074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005acc  08005acc  00006acc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005ad0  08005ad0  00006ad0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000074  20000000  08005ad4  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000740  20000074  08005b48  00007074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200007b4  08005b48  000077b4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011146  00000000  00000000  0000709d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002649  00000000  00000000  000181e3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e68  00000000  00000000  0001a830  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b28  00000000  00000000  0001b698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021f88  00000000  00000000  0001c1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012739  00000000  00000000  0003e148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c9ab2  00000000  00000000  00050881  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a333  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000045f4  00000000  00000000  0011a378  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  0011e96c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000184 <__do_global_dtors_aux>:
 8000184:	b510      	push	{r4, lr}
 8000186:	4c05      	ldr	r4, [pc, #20]	@ (800019c <__do_global_dtors_aux+0x18>)
 8000188:	7823      	ldrb	r3, [r4, #0]
 800018a:	b933      	cbnz	r3, 800019a <__do_global_dtors_aux+0x16>
 800018c:	4b04      	ldr	r3, [pc, #16]	@ (80001a0 <__do_global_dtors_aux+0x1c>)
 800018e:	b113      	cbz	r3, 8000196 <__do_global_dtors_aux+0x12>
 8000190:	4804      	ldr	r0, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x20>)
 8000192:	f3af 8000 	nop.w
 8000196:	2301      	movs	r3, #1
 8000198:	7023      	strb	r3, [r4, #0]
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000074 	.word	0x20000074
 80001a0:	00000000 	.word	0x00000000
 80001a4:	080059ec 	.word	0x080059ec

080001a8 <frame_dummy>:
 80001a8:	b508      	push	{r3, lr}
 80001aa:	4b03      	ldr	r3, [pc, #12]	@ (80001b8 <frame_dummy+0x10>)
 80001ac:	b11b      	cbz	r3, 80001b6 <frame_dummy+0xe>
 80001ae:	4903      	ldr	r1, [pc, #12]	@ (80001bc <frame_dummy+0x14>)
 80001b0:	4803      	ldr	r0, [pc, #12]	@ (80001c0 <frame_dummy+0x18>)
 80001b2:	f3af 8000 	nop.w
 80001b6:	bd08      	pop	{r3, pc}
 80001b8:	00000000 	.word	0x00000000
 80001bc:	20000078 	.word	0x20000078
 80001c0:	080059ec 	.word	0x080059ec

080001c4 <__aeabi_uldivmod>:
 80001c4:	b953      	cbnz	r3, 80001dc <__aeabi_uldivmod+0x18>
 80001c6:	b94a      	cbnz	r2, 80001dc <__aeabi_uldivmod+0x18>
 80001c8:	2900      	cmp	r1, #0
 80001ca:	bf08      	it	eq
 80001cc:	2800      	cmpeq	r0, #0
 80001ce:	bf1c      	itt	ne
 80001d0:	f04f 31ff 	movne.w	r1, #4294967295
 80001d4:	f04f 30ff 	movne.w	r0, #4294967295
 80001d8:	f000 b98c 	b.w	80004f4 <__aeabi_idiv0>
 80001dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e4:	f000 f806 	bl	80001f4 <__udivmoddi4>
 80001e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f0:	b004      	add	sp, #16
 80001f2:	4770      	bx	lr

080001f4 <__udivmoddi4>:
 80001f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001f8:	9d08      	ldr	r5, [sp, #32]
 80001fa:	468e      	mov	lr, r1
 80001fc:	4604      	mov	r4, r0
 80001fe:	4688      	mov	r8, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14a      	bne.n	800029a <__udivmoddi4+0xa6>
 8000204:	428a      	cmp	r2, r1
 8000206:	4617      	mov	r7, r2
 8000208:	d962      	bls.n	80002d0 <__udivmoddi4+0xdc>
 800020a:	fab2 f682 	clz	r6, r2
 800020e:	b14e      	cbz	r6, 8000224 <__udivmoddi4+0x30>
 8000210:	f1c6 0320 	rsb	r3, r6, #32
 8000214:	fa01 f806 	lsl.w	r8, r1, r6
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	40b7      	lsls	r7, r6
 800021e:	ea43 0808 	orr.w	r8, r3, r8
 8000222:	40b4      	lsls	r4, r6
 8000224:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000228:	fbb8 f1fe 	udiv	r1, r8, lr
 800022c:	fa1f fc87 	uxth.w	ip, r7
 8000230:	fb0e 8811 	mls	r8, lr, r1, r8
 8000234:	fb01 f20c 	mul.w	r2, r1, ip
 8000238:	0c23      	lsrs	r3, r4, #16
 800023a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800023e:	429a      	cmp	r2, r3
 8000240:	d909      	bls.n	8000256 <__udivmoddi4+0x62>
 8000242:	18fb      	adds	r3, r7, r3
 8000244:	f101 30ff 	add.w	r0, r1, #4294967295
 8000248:	f080 80eb 	bcs.w	8000422 <__udivmoddi4+0x22e>
 800024c:	429a      	cmp	r2, r3
 800024e:	f240 80e8 	bls.w	8000422 <__udivmoddi4+0x22e>
 8000252:	3902      	subs	r1, #2
 8000254:	443b      	add	r3, r7
 8000256:	1a9a      	subs	r2, r3, r2
 8000258:	fbb2 f0fe 	udiv	r0, r2, lr
 800025c:	fb0e 2210 	mls	r2, lr, r0, r2
 8000260:	fb00 fc0c 	mul.w	ip, r0, ip
 8000264:	b2a3      	uxth	r3, r4
 8000266:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800026a:	459c      	cmp	ip, r3
 800026c:	d909      	bls.n	8000282 <__udivmoddi4+0x8e>
 800026e:	18fb      	adds	r3, r7, r3
 8000270:	f100 32ff 	add.w	r2, r0, #4294967295
 8000274:	f080 80d7 	bcs.w	8000426 <__udivmoddi4+0x232>
 8000278:	459c      	cmp	ip, r3
 800027a:	f240 80d4 	bls.w	8000426 <__udivmoddi4+0x232>
 800027e:	443b      	add	r3, r7
 8000280:	3802      	subs	r0, #2
 8000282:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000286:	2100      	movs	r1, #0
 8000288:	eba3 030c 	sub.w	r3, r3, ip
 800028c:	b11d      	cbz	r5, 8000296 <__udivmoddi4+0xa2>
 800028e:	2200      	movs	r2, #0
 8000290:	40f3      	lsrs	r3, r6
 8000292:	e9c5 3200 	strd	r3, r2, [r5]
 8000296:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029a:	428b      	cmp	r3, r1
 800029c:	d905      	bls.n	80002aa <__udivmoddi4+0xb6>
 800029e:	b10d      	cbz	r5, 80002a4 <__udivmoddi4+0xb0>
 80002a0:	e9c5 0100 	strd	r0, r1, [r5]
 80002a4:	2100      	movs	r1, #0
 80002a6:	4608      	mov	r0, r1
 80002a8:	e7f5      	b.n	8000296 <__udivmoddi4+0xa2>
 80002aa:	fab3 f183 	clz	r1, r3
 80002ae:	2900      	cmp	r1, #0
 80002b0:	d146      	bne.n	8000340 <__udivmoddi4+0x14c>
 80002b2:	4573      	cmp	r3, lr
 80002b4:	d302      	bcc.n	80002bc <__udivmoddi4+0xc8>
 80002b6:	4282      	cmp	r2, r0
 80002b8:	f200 8108 	bhi.w	80004cc <__udivmoddi4+0x2d8>
 80002bc:	1a84      	subs	r4, r0, r2
 80002be:	eb6e 0203 	sbc.w	r2, lr, r3
 80002c2:	2001      	movs	r0, #1
 80002c4:	4690      	mov	r8, r2
 80002c6:	2d00      	cmp	r5, #0
 80002c8:	d0e5      	beq.n	8000296 <__udivmoddi4+0xa2>
 80002ca:	e9c5 4800 	strd	r4, r8, [r5]
 80002ce:	e7e2      	b.n	8000296 <__udivmoddi4+0xa2>
 80002d0:	2a00      	cmp	r2, #0
 80002d2:	f000 8091 	beq.w	80003f8 <__udivmoddi4+0x204>
 80002d6:	fab2 f682 	clz	r6, r2
 80002da:	2e00      	cmp	r6, #0
 80002dc:	f040 80a5 	bne.w	800042a <__udivmoddi4+0x236>
 80002e0:	1a8a      	subs	r2, r1, r2
 80002e2:	2101      	movs	r1, #1
 80002e4:	0c03      	lsrs	r3, r0, #16
 80002e6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002ea:	b280      	uxth	r0, r0
 80002ec:	b2bc      	uxth	r4, r7
 80002ee:	fbb2 fcfe 	udiv	ip, r2, lr
 80002f2:	fb0e 221c 	mls	r2, lr, ip, r2
 80002f6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002fa:	fb04 f20c 	mul.w	r2, r4, ip
 80002fe:	429a      	cmp	r2, r3
 8000300:	d907      	bls.n	8000312 <__udivmoddi4+0x11e>
 8000302:	18fb      	adds	r3, r7, r3
 8000304:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x11c>
 800030a:	429a      	cmp	r2, r3
 800030c:	f200 80e3 	bhi.w	80004d6 <__udivmoddi4+0x2e2>
 8000310:	46c4      	mov	ip, r8
 8000312:	1a9b      	subs	r3, r3, r2
 8000314:	fbb3 f2fe 	udiv	r2, r3, lr
 8000318:	fb0e 3312 	mls	r3, lr, r2, r3
 800031c:	fb02 f404 	mul.w	r4, r2, r4
 8000320:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000324:	429c      	cmp	r4, r3
 8000326:	d907      	bls.n	8000338 <__udivmoddi4+0x144>
 8000328:	18fb      	adds	r3, r7, r3
 800032a:	f102 30ff 	add.w	r0, r2, #4294967295
 800032e:	d202      	bcs.n	8000336 <__udivmoddi4+0x142>
 8000330:	429c      	cmp	r4, r3
 8000332:	f200 80cd 	bhi.w	80004d0 <__udivmoddi4+0x2dc>
 8000336:	4602      	mov	r2, r0
 8000338:	1b1b      	subs	r3, r3, r4
 800033a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800033e:	e7a5      	b.n	800028c <__udivmoddi4+0x98>
 8000340:	f1c1 0620 	rsb	r6, r1, #32
 8000344:	408b      	lsls	r3, r1
 8000346:	fa22 f706 	lsr.w	r7, r2, r6
 800034a:	431f      	orrs	r7, r3
 800034c:	fa2e fa06 	lsr.w	sl, lr, r6
 8000350:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000354:	fbba f8f9 	udiv	r8, sl, r9
 8000358:	fa0e fe01 	lsl.w	lr, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fb09 aa18 	mls	sl, r9, r8, sl
 8000364:	fa1f fc87 	uxth.w	ip, r7
 8000368:	ea43 030e 	orr.w	r3, r3, lr
 800036c:	fa00 fe01 	lsl.w	lr, r0, r1
 8000370:	fb08 f00c 	mul.w	r0, r8, ip
 8000374:	0c1c      	lsrs	r4, r3, #16
 8000376:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800037a:	42a0      	cmp	r0, r4
 800037c:	fa02 f201 	lsl.w	r2, r2, r1
 8000380:	d90a      	bls.n	8000398 <__udivmoddi4+0x1a4>
 8000382:	193c      	adds	r4, r7, r4
 8000384:	f108 3aff 	add.w	sl, r8, #4294967295
 8000388:	f080 809e 	bcs.w	80004c8 <__udivmoddi4+0x2d4>
 800038c:	42a0      	cmp	r0, r4
 800038e:	f240 809b 	bls.w	80004c8 <__udivmoddi4+0x2d4>
 8000392:	f1a8 0802 	sub.w	r8, r8, #2
 8000396:	443c      	add	r4, r7
 8000398:	1a24      	subs	r4, r4, r0
 800039a:	b298      	uxth	r0, r3
 800039c:	fbb4 f3f9 	udiv	r3, r4, r9
 80003a0:	fb09 4413 	mls	r4, r9, r3, r4
 80003a4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003a8:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 80003ac:	45a4      	cmp	ip, r4
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1d0>
 80003b0:	193c      	adds	r4, r7, r4
 80003b2:	f103 30ff 	add.w	r0, r3, #4294967295
 80003b6:	f080 8085 	bcs.w	80004c4 <__udivmoddi4+0x2d0>
 80003ba:	45a4      	cmp	ip, r4
 80003bc:	f240 8082 	bls.w	80004c4 <__udivmoddi4+0x2d0>
 80003c0:	3b02      	subs	r3, #2
 80003c2:	443c      	add	r4, r7
 80003c4:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 80003c8:	eba4 040c 	sub.w	r4, r4, ip
 80003cc:	fba0 8c02 	umull	r8, ip, r0, r2
 80003d0:	4564      	cmp	r4, ip
 80003d2:	4643      	mov	r3, r8
 80003d4:	46e1      	mov	r9, ip
 80003d6:	d364      	bcc.n	80004a2 <__udivmoddi4+0x2ae>
 80003d8:	d061      	beq.n	800049e <__udivmoddi4+0x2aa>
 80003da:	b15d      	cbz	r5, 80003f4 <__udivmoddi4+0x200>
 80003dc:	ebbe 0203 	subs.w	r2, lr, r3
 80003e0:	eb64 0409 	sbc.w	r4, r4, r9
 80003e4:	fa04 f606 	lsl.w	r6, r4, r6
 80003e8:	fa22 f301 	lsr.w	r3, r2, r1
 80003ec:	431e      	orrs	r6, r3
 80003ee:	40cc      	lsrs	r4, r1
 80003f0:	e9c5 6400 	strd	r6, r4, [r5]
 80003f4:	2100      	movs	r1, #0
 80003f6:	e74e      	b.n	8000296 <__udivmoddi4+0xa2>
 80003f8:	fbb1 fcf2 	udiv	ip, r1, r2
 80003fc:	0c01      	lsrs	r1, r0, #16
 80003fe:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000402:	b280      	uxth	r0, r0
 8000404:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000408:	463b      	mov	r3, r7
 800040a:	fbb1 f1f7 	udiv	r1, r1, r7
 800040e:	4638      	mov	r0, r7
 8000410:	463c      	mov	r4, r7
 8000412:	46b8      	mov	r8, r7
 8000414:	46be      	mov	lr, r7
 8000416:	2620      	movs	r6, #32
 8000418:	eba2 0208 	sub.w	r2, r2, r8
 800041c:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000420:	e765      	b.n	80002ee <__udivmoddi4+0xfa>
 8000422:	4601      	mov	r1, r0
 8000424:	e717      	b.n	8000256 <__udivmoddi4+0x62>
 8000426:	4610      	mov	r0, r2
 8000428:	e72b      	b.n	8000282 <__udivmoddi4+0x8e>
 800042a:	f1c6 0120 	rsb	r1, r6, #32
 800042e:	fa2e fc01 	lsr.w	ip, lr, r1
 8000432:	40b7      	lsls	r7, r6
 8000434:	fa0e fe06 	lsl.w	lr, lr, r6
 8000438:	fa20 f101 	lsr.w	r1, r0, r1
 800043c:	ea41 010e 	orr.w	r1, r1, lr
 8000440:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000444:	fbbc f8fe 	udiv	r8, ip, lr
 8000448:	b2bc      	uxth	r4, r7
 800044a:	fb0e cc18 	mls	ip, lr, r8, ip
 800044e:	fb08 f904 	mul.w	r9, r8, r4
 8000452:	0c0a      	lsrs	r2, r1, #16
 8000454:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 8000458:	40b0      	lsls	r0, r6
 800045a:	4591      	cmp	r9, r2
 800045c:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000460:	b280      	uxth	r0, r0
 8000462:	d93e      	bls.n	80004e2 <__udivmoddi4+0x2ee>
 8000464:	18ba      	adds	r2, r7, r2
 8000466:	f108 3cff 	add.w	ip, r8, #4294967295
 800046a:	d201      	bcs.n	8000470 <__udivmoddi4+0x27c>
 800046c:	4591      	cmp	r9, r2
 800046e:	d81f      	bhi.n	80004b0 <__udivmoddi4+0x2bc>
 8000470:	eba2 0209 	sub.w	r2, r2, r9
 8000474:	fbb2 f9fe 	udiv	r9, r2, lr
 8000478:	fb09 f804 	mul.w	r8, r9, r4
 800047c:	fb0e 2a19 	mls	sl, lr, r9, r2
 8000480:	b28a      	uxth	r2, r1
 8000482:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 8000486:	4542      	cmp	r2, r8
 8000488:	d229      	bcs.n	80004de <__udivmoddi4+0x2ea>
 800048a:	18ba      	adds	r2, r7, r2
 800048c:	f109 31ff 	add.w	r1, r9, #4294967295
 8000490:	d2c2      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000492:	4542      	cmp	r2, r8
 8000494:	d2c0      	bcs.n	8000418 <__udivmoddi4+0x224>
 8000496:	f1a9 0102 	sub.w	r1, r9, #2
 800049a:	443a      	add	r2, r7
 800049c:	e7bc      	b.n	8000418 <__udivmoddi4+0x224>
 800049e:	45c6      	cmp	lr, r8
 80004a0:	d29b      	bcs.n	80003da <__udivmoddi4+0x1e6>
 80004a2:	ebb8 0302 	subs.w	r3, r8, r2
 80004a6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004aa:	3801      	subs	r0, #1
 80004ac:	46e1      	mov	r9, ip
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e6>
 80004b0:	eba7 0909 	sub.w	r9, r7, r9
 80004b4:	444a      	add	r2, r9
 80004b6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ba:	f1a8 0c02 	sub.w	ip, r8, #2
 80004be:	fb09 f804 	mul.w	r8, r9, r4
 80004c2:	e7db      	b.n	800047c <__udivmoddi4+0x288>
 80004c4:	4603      	mov	r3, r0
 80004c6:	e77d      	b.n	80003c4 <__udivmoddi4+0x1d0>
 80004c8:	46d0      	mov	r8, sl
 80004ca:	e765      	b.n	8000398 <__udivmoddi4+0x1a4>
 80004cc:	4608      	mov	r0, r1
 80004ce:	e6fa      	b.n	80002c6 <__udivmoddi4+0xd2>
 80004d0:	443b      	add	r3, r7
 80004d2:	3a02      	subs	r2, #2
 80004d4:	e730      	b.n	8000338 <__udivmoddi4+0x144>
 80004d6:	f1ac 0c02 	sub.w	ip, ip, #2
 80004da:	443b      	add	r3, r7
 80004dc:	e719      	b.n	8000312 <__udivmoddi4+0x11e>
 80004de:	4649      	mov	r1, r9
 80004e0:	e79a      	b.n	8000418 <__udivmoddi4+0x224>
 80004e2:	eba2 0209 	sub.w	r2, r2, r9
 80004e6:	fbb2 f9fe 	udiv	r9, r2, lr
 80004ea:	46c4      	mov	ip, r8
 80004ec:	fb09 f804 	mul.w	r8, r9, r4
 80004f0:	e7c4      	b.n	800047c <__udivmoddi4+0x288>
 80004f2:	bf00      	nop

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <clear_all_leds>:
#define NUM_LEDS 5

/**
 * @brief Clears all 5 LEDs (sets them to the OFF state) by iterating through the mixed-port array.
 */
static void clear_all_leds(void) {
 80004f8:	b580      	push	{r7, lr}
 80004fa:	b082      	sub	sp, #8
 80004fc:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_LEDS; i++) {
 80004fe:	2300      	movs	r3, #0
 8000500:	607b      	str	r3, [r7, #4]
 8000502:	e00b      	b.n	800051c <clear_all_leds+0x24>
    	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_RESET);
 8000504:	4a09      	ldr	r2, [pc, #36]	@ (800052c <clear_all_leds+0x34>)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800050c:	2200      	movs	r2, #0
 800050e:	4619      	mov	r1, r3
 8000510:	4807      	ldr	r0, [pc, #28]	@ (8000530 <clear_all_leds+0x38>)
 8000512:	f001 fdd3 	bl	80020bc <HAL_GPIO_WritePin>
    for (int i = 0; i < NUM_LEDS; i++) {
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	3301      	adds	r3, #1
 800051a:	607b      	str	r3, [r7, #4]
 800051c:	687b      	ldr	r3, [r7, #4]
 800051e:	2b04      	cmp	r3, #4
 8000520:	ddf0      	ble.n	8000504 <clear_all_leds+0xc>
    }
}
 8000522:	bf00      	nop
 8000524:	bf00      	nop
 8000526:	3708      	adds	r7, #8
 8000528:	46bd      	mov	sp, r7
 800052a:	bd80      	pop	{r7, pc}
 800052c:	08005a6c 	.word	0x08005a6c
 8000530:	40020c00 	.word	0x40020c00

08000534 <gesture_feedback>:

/**
 * @brief Implements static count feedback for gestures 1 through 5.
 * @param gesture_id The ID of the detected gesture (1-5 for counts).
 */
void gesture_feedback(uint8_t gesture_id) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b090      	sub	sp, #64	@ 0x40
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]

    // 1. First, clear any previous LED state
    clear_all_leds();
 800053e:	f7ff ffdb 	bl	80004f8 <clear_all_leds>

    // 2. Check for the static count gestures (ID 1 through 5)
    if (gesture_id >= 1 && gesture_id <= NUM_LEDS) {
 8000542:	79fb      	ldrb	r3, [r7, #7]
 8000544:	2b00      	cmp	r3, #0
 8000546:	d028      	beq.n	800059a <gesture_feedback+0x66>
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	2b05      	cmp	r3, #5
 800054c:	d825      	bhi.n	800059a <gesture_feedback+0x66>

        int leds_to_light = (int)gesture_id;
 800054e:	79fb      	ldrb	r3, [r7, #7]
 8000550:	63bb      	str	r3, [r7, #56]	@ 0x38

        // Loop only up to the required number of LEDs (e.g., if ID=3, loop runs for i=0, 1, 2)
        for (int i = 0; i < leds_to_light; i++) {
 8000552:	2300      	movs	r3, #0
 8000554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000556:	e00b      	b.n	8000570 <gesture_feedback+0x3c>

        	HAL_GPIO_WritePin(LED_GPIO_PORT, LED_PINS[i], GPIO_PIN_SET);
 8000558:	4a12      	ldr	r2, [pc, #72]	@ (80005a4 <gesture_feedback+0x70>)
 800055a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800055c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000560:	2201      	movs	r2, #1
 8000562:	4619      	mov	r1, r3
 8000564:	4810      	ldr	r0, [pc, #64]	@ (80005a8 <gesture_feedback+0x74>)
 8000566:	f001 fda9 	bl	80020bc <HAL_GPIO_WritePin>
        for (int i = 0; i < leds_to_light; i++) {
 800056a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800056c:	3301      	adds	r3, #1
 800056e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8000570:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8000572:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000574:	429a      	cmp	r2, r3
 8000576:	dbef      	blt.n	8000558 <gesture_feedback+0x24>
        }

        // Add Debug Print (using the configured huart3 handle)
        char dbg_buffer[40];
        int len = snprintf(dbg_buffer, sizeof(dbg_buffer), "[INFO] Feedback: Count %d displayed.\r\n", gesture_id);
 8000578:	79fb      	ldrb	r3, [r7, #7]
 800057a:	f107 000c 	add.w	r0, r7, #12
 800057e:	4a0b      	ldr	r2, [pc, #44]	@ (80005ac <gesture_feedback+0x78>)
 8000580:	2128      	movs	r1, #40	@ 0x28
 8000582:	f004 f9e3 	bl	800494c <sniprintf>
 8000586:	6378      	str	r0, [r7, #52]	@ 0x34
        extern UART_HandleTypeDef huart3; // Access the handle defined in main.c
        HAL_UART_Transmit(&huart3, (uint8_t*)dbg_buffer, len, HAL_MAX_DELAY);
 8000588:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800058a:	b29a      	uxth	r2, r3
 800058c:	f107 010c 	add.w	r1, r7, #12
 8000590:	f04f 33ff 	mov.w	r3, #4294967295
 8000594:	4806      	ldr	r0, [pc, #24]	@ (80005b0 <gesture_feedback+0x7c>)
 8000596:	f003 fbe7 	bl	8003d68 <HAL_UART_Transmit>

    } else {
        // Logic for other gestures (Swipe, Grab, Tap) will go here.
    }
}
 800059a:	bf00      	nop
 800059c:	3740      	adds	r7, #64	@ 0x40
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	08005a6c 	.word	0x08005a6c
 80005a8:	40020c00 	.word	0x40020c00
 80005ac:	08005a04 	.word	0x08005a04
 80005b0:	2000012c 	.word	0x2000012c

080005b4 <_write>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len){
 80005b4:	b580      	push	{r7, lr}
 80005b6:	b084      	sub	sp, #16
 80005b8:	af00      	add	r7, sp, #0
 80005ba:	60f8      	str	r0, [r7, #12]
 80005bc:	60b9      	str	r1, [r7, #8]
 80005be:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t *)ptr, len, 100);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	b29a      	uxth	r2, r3
 80005c4:	2364      	movs	r3, #100	@ 0x64
 80005c6:	68b9      	ldr	r1, [r7, #8]
 80005c8:	4803      	ldr	r0, [pc, #12]	@ (80005d8 <_write+0x24>)
 80005ca:	f003 fbcd 	bl	8003d68 <HAL_UART_Transmit>
	return len;
 80005ce:	687b      	ldr	r3, [r7, #4]
}
 80005d0:	4618      	mov	r0, r3
 80005d2:	3710      	adds	r7, #16
 80005d4:	46bd      	mov	sp, r7
 80005d6:	bd80      	pop	{r7, pc}
 80005d8:	2000012c 	.word	0x2000012c

080005dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e2:	f000 fdd7 	bl	8001194 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005e6:	f000 f851 	bl	800068c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005ea:	f000 f95b 	bl	80008a4 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 80005ee:	f000 f905 	bl	80007fc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 80005f2:	f000 f92d 	bl	8000850 <MX_USB_OTG_FS_PCD_Init>
  MX_I2C1_Init();
 80005f6:	f000 f8d3 	bl	80007a0 <MX_I2C1_Init>
  MX_ETH_Init();
 80005fa:	f000 f88f 	bl	800071c <MX_ETH_Init>
  /* USER CODE BEGIN 2 */
  if (PAJ7660_Init(&hi2c1)) {
 80005fe:	481f      	ldr	r0, [pc, #124]	@ (800067c <main+0xa0>)
 8000600:	f000 faa0 	bl	8000b44 <PAJ7660_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d003      	beq.n	8000612 <main+0x36>
	  printf("PAJ7660 init success!");
 800060a:	481d      	ldr	r0, [pc, #116]	@ (8000680 <main+0xa4>)
 800060c:	f004 f98c 	bl	8004928 <iprintf>
 8000610:	e002      	b.n	8000618 <main+0x3c>
  }
  else{
	  printf("PAJ7660 init failed");
 8000612:	481c      	ldr	r0, [pc, #112]	@ (8000684 <main+0xa8>)
 8000614:	f004 f988 	bl	8004928 <iprintf>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  uint8_t gesture = PAJ7660_PollGesture();
 8000618:	f000 fac0 	bl	8000b9c <PAJ7660_PollGesture>
 800061c:	4603      	mov	r3, r0
 800061e:	71fb      	strb	r3, [r7, #7]
	  if(gesture != GESTURE_NONE){
 8000620:	79fb      	ldrb	r3, [r7, #7]
 8000622:	2b00      	cmp	r3, #0
 8000624:	d017      	beq.n	8000656 <main+0x7a>
		  printf("Gesture code: %d\r\n", gesture);
 8000626:	79fb      	ldrb	r3, [r7, #7]
 8000628:	4619      	mov	r1, r3
 800062a:	4817      	ldr	r0, [pc, #92]	@ (8000688 <main+0xac>)
 800062c:	f004 f97c 	bl	8004928 <iprintf>

	  switch(gesture){
 8000630:	79fb      	ldrb	r3, [r7, #7]
 8000632:	3b01      	subs	r3, #1
 8000634:	2b04      	cmp	r3, #4
 8000636:	d80d      	bhi.n	8000654 <main+0x78>
 8000638:	a201      	add	r2, pc, #4	@ (adr r2, 8000640 <main+0x64>)
 800063a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800063e:	bf00      	nop
 8000640:	08000655 	.word	0x08000655
 8000644:	08000655 	.word	0x08000655
 8000648:	08000655 	.word	0x08000655
 800064c:	08000655 	.word	0x08000655
 8000650:	08000655 	.word	0x08000655
		  case GESTURE_1_FINGER: break;
		  case GESTURE_2_FINGER: break;
		  case GESTURE_3_FINGER: break;
		  case GESTURE_4_FINGER: break;
		  case GESTURE_5_FINGER: break;
		  default: break;
 8000654:	bf00      	nop
	  	  }
	  }
	  HAL_Delay(150);
 8000656:	2096      	movs	r0, #150	@ 0x96
 8000658:	f000 fe0a 	bl	8001270 <HAL_Delay>


    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint8_t current_gesture_id = read_gesture_id(); // You will implement this later
 800065c:	f000 fabe 	bl	8000bdc <read_gesture_id>
 8000660:	4603      	mov	r3, r0
 8000662:	71bb      	strb	r3, [r7, #6]

	      if (current_gesture_id != 0) // Only update feedback if a new gesture is detected
 8000664:	79bb      	ldrb	r3, [r7, #6]
 8000666:	2b00      	cmp	r3, #0
 8000668:	d003      	beq.n	8000672 <main+0x96>
	      {
	          gesture_feedback(current_gesture_id);
 800066a:	79bb      	ldrb	r3, [r7, #6]
 800066c:	4618      	mov	r0, r3
 800066e:	f7ff ff61 	bl	8000534 <gesture_feedback>
	      }

	      HAL_Delay(500);
 8000672:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000676:	f000 fdfb 	bl	8001270 <HAL_Delay>
  {
 800067a:	e7cd      	b.n	8000618 <main+0x3c>
 800067c:	200000d8 	.word	0x200000d8
 8000680:	08005a2c 	.word	0x08005a2c
 8000684:	08005a44 	.word	0x08005a44
 8000688:	08005a58 	.word	0x08005a58

0800068c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b092      	sub	sp, #72	@ 0x48
 8000690:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000692:	f107 0318 	add.w	r3, r7, #24
 8000696:	2230      	movs	r2, #48	@ 0x30
 8000698:	2100      	movs	r1, #0
 800069a:	4618      	mov	r0, r3
 800069c:	f004 f9cf 	bl	8004a3e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006a0:	1d3b      	adds	r3, r7, #4
 80006a2:	2200      	movs	r2, #0
 80006a4:	601a      	str	r2, [r3, #0]
 80006a6:	605a      	str	r2, [r3, #4]
 80006a8:	609a      	str	r2, [r3, #8]
 80006aa:	60da      	str	r2, [r3, #12]
 80006ac:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006ae:	2302      	movs	r3, #2
 80006b0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006b2:	2301      	movs	r3, #1
 80006b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006b6:	2310      	movs	r3, #16
 80006b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ba:	2302      	movs	r3, #2
 80006bc:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006be:	2300      	movs	r3, #0
 80006c0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLM = 13;
 80006c2:	230d      	movs	r3, #13
 80006c4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLN = 195;
 80006c6:	23c3      	movs	r3, #195	@ 0xc3
 80006c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLQ = 5;
 80006ce:	2305      	movs	r3, #5
 80006d0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d2:	f107 0318 	add.w	r3, r7, #24
 80006d6:	4618      	mov	r0, r3
 80006d8:	f002 fe5c 	bl	8003394 <HAL_RCC_OscConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80006e2:	f000 f9ef 	bl	8000ac4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e6:	230f      	movs	r3, #15
 80006e8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006ea:	2302      	movs	r3, #2
 80006ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ee:	2300      	movs	r3, #0
 80006f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006f2:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80006f6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	2103      	movs	r1, #3
 8000702:	4618      	mov	r0, r3
 8000704:	f003 f89a 	bl	800383c <HAL_RCC_ClockConfig>
 8000708:	4603      	mov	r3, r0
 800070a:	2b00      	cmp	r3, #0
 800070c:	d001      	beq.n	8000712 <SystemClock_Config+0x86>
  {
    Error_Handler();
 800070e:	f000 f9d9 	bl	8000ac4 <Error_Handler>
  }
}
 8000712:	bf00      	nop
 8000714:	3748      	adds	r7, #72	@ 0x48
 8000716:	46bd      	mov	sp, r7
 8000718:	bd80      	pop	{r7, pc}
	...

0800071c <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000720:	4b1c      	ldr	r3, [pc, #112]	@ (8000794 <MX_ETH_Init+0x78>)
 8000722:	4a1d      	ldr	r2, [pc, #116]	@ (8000798 <MX_ETH_Init+0x7c>)
 8000724:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 8000726:	4b1b      	ldr	r3, [pc, #108]	@ (8000794 <MX_ETH_Init+0x78>)
 8000728:	2201      	movs	r2, #1
 800072a:	605a      	str	r2, [r3, #4]
  heth.Init.Speed = ETH_SPEED_100M;
 800072c:	4b19      	ldr	r3, [pc, #100]	@ (8000794 <MX_ETH_Init+0x78>)
 800072e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000732:	609a      	str	r2, [r3, #8]
  heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 8000734:	4b17      	ldr	r3, [pc, #92]	@ (8000794 <MX_ETH_Init+0x78>)
 8000736:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800073a:	60da      	str	r2, [r3, #12]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800073c:	4b15      	ldr	r3, [pc, #84]	@ (8000794 <MX_ETH_Init+0x78>)
 800073e:	2201      	movs	r2, #1
 8000740:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 8000742:	4b16      	ldr	r3, [pc, #88]	@ (800079c <MX_ETH_Init+0x80>)
 8000744:	2200      	movs	r2, #0
 8000746:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000748:	4b14      	ldr	r3, [pc, #80]	@ (800079c <MX_ETH_Init+0x80>)
 800074a:	2280      	movs	r2, #128	@ 0x80
 800074c:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 800074e:	4b13      	ldr	r3, [pc, #76]	@ (800079c <MX_ETH_Init+0x80>)
 8000750:	22e1      	movs	r2, #225	@ 0xe1
 8000752:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000754:	4b11      	ldr	r3, [pc, #68]	@ (800079c <MX_ETH_Init+0x80>)
 8000756:	2200      	movs	r2, #0
 8000758:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 800075a:	4b10      	ldr	r3, [pc, #64]	@ (800079c <MX_ETH_Init+0x80>)
 800075c:	2200      	movs	r2, #0
 800075e:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000760:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <MX_ETH_Init+0x80>)
 8000762:	2200      	movs	r2, #0
 8000764:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000766:	4b0b      	ldr	r3, [pc, #44]	@ (8000794 <MX_ETH_Init+0x78>)
 8000768:	4a0c      	ldr	r2, [pc, #48]	@ (800079c <MX_ETH_Init+0x80>)
 800076a:	615a      	str	r2, [r3, #20]
  heth.Init.RxMode = ETH_RXPOLLING_MODE;
 800076c:	4b09      	ldr	r3, [pc, #36]	@ (8000794 <MX_ETH_Init+0x78>)
 800076e:	2200      	movs	r2, #0
 8000770:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 8000772:	4b08      	ldr	r3, [pc, #32]	@ (8000794 <MX_ETH_Init+0x78>)
 8000774:	2200      	movs	r2, #0
 8000776:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 8000778:	4b06      	ldr	r3, [pc, #24]	@ (8000794 <MX_ETH_Init+0x78>)
 800077a:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 800077e:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000780:	4804      	ldr	r0, [pc, #16]	@ (8000794 <MX_ETH_Init+0x78>)
 8000782:	f000 fea7 	bl	80014d4 <HAL_ETH_Init>
 8000786:	4603      	mov	r3, r0
 8000788:	2b00      	cmp	r3, #0
 800078a:	d001      	beq.n	8000790 <MX_ETH_Init+0x74>
  {
    Error_Handler();
 800078c:	f000 f99a 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000790:	bf00      	nop
 8000792:	bd80      	pop	{r7, pc}
 8000794:	20000090 	.word	0x20000090
 8000798:	40028000 	.word	0x40028000
 800079c:	20000650 	.word	0x20000650

080007a0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007a4:	4b12      	ldr	r3, [pc, #72]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007a6:	4a13      	ldr	r2, [pc, #76]	@ (80007f4 <MX_I2C1_Init+0x54>)
 80007a8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80007aa:	4b11      	ldr	r3, [pc, #68]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007ac:	4a12      	ldr	r2, [pc, #72]	@ (80007f8 <MX_I2C1_Init+0x58>)
 80007ae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007b0:	4b0f      	ldr	r3, [pc, #60]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007b6:	4b0e      	ldr	r3, [pc, #56]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007bc:	4b0c      	ldr	r3, [pc, #48]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007be:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80007c2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007c4:	4b0a      	ldr	r3, [pc, #40]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ca:	4b09      	ldr	r3, [pc, #36]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007d0:	4b07      	ldr	r3, [pc, #28]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007d6:	4b06      	ldr	r3, [pc, #24]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007dc:	4804      	ldr	r0, [pc, #16]	@ (80007f0 <MX_I2C1_Init+0x50>)
 80007de:	f001 fca7 	bl	8002130 <HAL_I2C_Init>
 80007e2:	4603      	mov	r3, r0
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d001      	beq.n	80007ec <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80007e8:	f000 f96c 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80007ec:	bf00      	nop
 80007ee:	bd80      	pop	{r7, pc}
 80007f0:	200000d8 	.word	0x200000d8
 80007f4:	40005400 	.word	0x40005400
 80007f8:	00061a80 	.word	0x00061a80

080007fc <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000800:	4b11      	ldr	r3, [pc, #68]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000802:	4a12      	ldr	r2, [pc, #72]	@ (800084c <MX_USART3_UART_Init+0x50>)
 8000804:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000806:	4b10      	ldr	r3, [pc, #64]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000808:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800080c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800080e:	4b0e      	ldr	r3, [pc, #56]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000814:	4b0c      	ldr	r3, [pc, #48]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000816:	2200      	movs	r2, #0
 8000818:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800081a:	4b0b      	ldr	r3, [pc, #44]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000820:	4b09      	ldr	r3, [pc, #36]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000822:	220c      	movs	r2, #12
 8000824:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000826:	4b08      	ldr	r3, [pc, #32]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000828:	2200      	movs	r2, #0
 800082a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 800082e:	2200      	movs	r2, #0
 8000830:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000832:	4805      	ldr	r0, [pc, #20]	@ (8000848 <MX_USART3_UART_Init+0x4c>)
 8000834:	f003 fa48 	bl	8003cc8 <HAL_UART_Init>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800083e:	f000 f941 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000842:	bf00      	nop
 8000844:	bd80      	pop	{r7, pc}
 8000846:	bf00      	nop
 8000848:	2000012c 	.word	0x2000012c
 800084c:	40004800 	.word	0x40004800

08000850 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000854:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000856:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800085a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800085c:	4b10      	ldr	r3, [pc, #64]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800085e:	2204      	movs	r2, #4
 8000860:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000862:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000864:	2202      	movs	r2, #2
 8000866:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000868:	4b0d      	ldr	r3, [pc, #52]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800086a:	2200      	movs	r2, #0
 800086c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800086e:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000870:	2202      	movs	r2, #2
 8000872:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000874:	4b0a      	ldr	r3, [pc, #40]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000876:	2201      	movs	r2, #1
 8000878:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800087a:	4b09      	ldr	r3, [pc, #36]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800087c:	2200      	movs	r2, #0
 800087e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000880:	4b07      	ldr	r3, [pc, #28]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000882:	2201      	movs	r2, #1
 8000884:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000886:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 8000888:	2200      	movs	r2, #0
 800088a:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800088c:	4804      	ldr	r0, [pc, #16]	@ (80008a0 <MX_USB_OTG_FS_PCD_Init+0x50>)
 800088e:	f002 fc72 	bl	8003176 <HAL_PCD_Init>
 8000892:	4603      	mov	r3, r0
 8000894:	2b00      	cmp	r3, #0
 8000896:	d001      	beq.n	800089c <MX_USB_OTG_FS_PCD_Init+0x4c>
  {
    Error_Handler();
 8000898:	f000 f914 	bl	8000ac4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800089c:	bf00      	nop
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	20000174 	.word	0x20000174

080008a4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008a4:	b580      	push	{r7, lr}
 80008a6:	b08c      	sub	sp, #48	@ 0x30
 80008a8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008aa:	f107 031c 	add.w	r3, r7, #28
 80008ae:	2200      	movs	r2, #0
 80008b0:	601a      	str	r2, [r3, #0]
 80008b2:	605a      	str	r2, [r3, #4]
 80008b4:	609a      	str	r2, [r3, #8]
 80008b6:	60da      	str	r2, [r3, #12]
 80008b8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80008ba:	2300      	movs	r3, #0
 80008bc:	61bb      	str	r3, [r7, #24]
 80008be:	4b7a      	ldr	r3, [pc, #488]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008c2:	4a79      	ldr	r2, [pc, #484]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008c4:	f043 0304 	orr.w	r3, r3, #4
 80008c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ca:	4b77      	ldr	r3, [pc, #476]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ce:	f003 0304 	and.w	r3, r3, #4
 80008d2:	61bb      	str	r3, [r7, #24]
 80008d4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80008d6:	2300      	movs	r3, #0
 80008d8:	617b      	str	r3, [r7, #20]
 80008da:	4b73      	ldr	r3, [pc, #460]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008de:	4a72      	ldr	r2, [pc, #456]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80008e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80008e6:	4b70      	ldr	r3, [pc, #448]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80008ee:	617b      	str	r3, [r7, #20]
 80008f0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	2300      	movs	r3, #0
 80008f4:	613b      	str	r3, [r7, #16]
 80008f6:	4b6c      	ldr	r3, [pc, #432]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008fa:	4a6b      	ldr	r2, [pc, #428]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 80008fc:	f043 0301 	orr.w	r3, r3, #1
 8000900:	6313      	str	r3, [r2, #48]	@ 0x30
 8000902:	4b69      	ldr	r3, [pc, #420]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000906:	f003 0301 	and.w	r3, r3, #1
 800090a:	613b      	str	r3, [r7, #16]
 800090c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800090e:	2300      	movs	r3, #0
 8000910:	60fb      	str	r3, [r7, #12]
 8000912:	4b65      	ldr	r3, [pc, #404]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000916:	4a64      	ldr	r2, [pc, #400]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000918:	f043 0302 	orr.w	r3, r3, #2
 800091c:	6313      	str	r3, [r2, #48]	@ 0x30
 800091e:	4b62      	ldr	r3, [pc, #392]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000920:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000922:	f003 0302 	and.w	r3, r3, #2
 8000926:	60fb      	str	r3, [r7, #12]
 8000928:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800092a:	2300      	movs	r3, #0
 800092c:	60bb      	str	r3, [r7, #8]
 800092e:	4b5e      	ldr	r3, [pc, #376]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	4a5d      	ldr	r2, [pc, #372]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000934:	f043 0308 	orr.w	r3, r3, #8
 8000938:	6313      	str	r3, [r2, #48]	@ 0x30
 800093a:	4b5b      	ldr	r3, [pc, #364]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 800093c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800093e:	f003 0308 	and.w	r3, r3, #8
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000946:	2300      	movs	r3, #0
 8000948:	607b      	str	r3, [r7, #4]
 800094a:	4b57      	ldr	r3, [pc, #348]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 800094c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800094e:	4a56      	ldr	r2, [pc, #344]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000950:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000954:	6313      	str	r3, [r2, #48]	@ 0x30
 8000956:	4b54      	ldr	r3, [pc, #336]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000958:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800095a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000962:	2300      	movs	r3, #0
 8000964:	603b      	str	r3, [r7, #0]
 8000966:	4b50      	ldr	r3, [pc, #320]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000968:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800096a:	4a4f      	ldr	r2, [pc, #316]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 800096c:	f043 0310 	orr.w	r3, r3, #16
 8000970:	6313      	str	r3, [r2, #48]	@ 0x30
 8000972:	4b4d      	ldr	r3, [pc, #308]	@ (8000aa8 <MX_GPIO_Init+0x204>)
 8000974:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000976:	f003 0310 	and.w	r3, r3, #16
 800097a:	603b      	str	r3, [r7, #0]
 800097c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 800097e:	2200      	movs	r2, #0
 8000980:	210d      	movs	r1, #13
 8000982:	484a      	ldr	r0, [pc, #296]	@ (8000aac <MX_GPIO_Init+0x208>)
 8000984:	f001 fb9a 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3|GPIO_PIN_4, GPIO_PIN_RESET);
 8000988:	2200      	movs	r2, #0
 800098a:	2118      	movs	r1, #24
 800098c:	4848      	ldr	r0, [pc, #288]	@ (8000ab0 <MX_GPIO_Init+0x20c>)
 800098e:	f001 fb95 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_14|LD2_Pin, GPIO_PIN_RESET);
 8000992:	2200      	movs	r2, #0
 8000994:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000998:	4846      	ldr	r0, [pc, #280]	@ (8000ab4 <MX_GPIO_Init+0x210>)
 800099a:	f001 fb8f 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800099e:	2200      	movs	r2, #0
 80009a0:	2140      	movs	r1, #64	@ 0x40
 80009a2:	4845      	ldr	r0, [pc, #276]	@ (8000ab8 <MX_GPIO_Init+0x214>)
 80009a4:	f001 fb8a 	bl	80020bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 80009a8:	2200      	movs	r2, #0
 80009aa:	213e      	movs	r1, #62	@ 0x3e
 80009ac:	4843      	ldr	r0, [pc, #268]	@ (8000abc <MX_GPIO_Init+0x218>)
 80009ae:	f001 fb85 	bl	80020bc <HAL_GPIO_WritePin>
                          |GPIO_PIN_5, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80009b2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80009b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80009b8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80009bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009be:	2300      	movs	r3, #0
 80009c0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80009c2:	f107 031c 	add.w	r3, r7, #28
 80009c6:	4619      	mov	r1, r3
 80009c8:	4838      	ldr	r0, [pc, #224]	@ (8000aac <MX_GPIO_Init+0x208>)
 80009ca:	f001 f9d9 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 80009ce:	230d      	movs	r3, #13
 80009d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009d2:	2301      	movs	r3, #1
 80009d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009d6:	2300      	movs	r3, #0
 80009d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009da:	2300      	movs	r3, #0
 80009dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009de:	f107 031c 	add.w	r3, r7, #28
 80009e2:	4619      	mov	r1, r3
 80009e4:	4831      	ldr	r0, [pc, #196]	@ (8000aac <MX_GPIO_Init+0x208>)
 80009e6:	f001 f9cb 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 80009ea:	2318      	movs	r3, #24
 80009ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009ee:	2301      	movs	r3, #1
 80009f0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f2:	2300      	movs	r3, #0
 80009f4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009f6:	2300      	movs	r3, #0
 80009f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80009fa:	f107 031c 	add.w	r3, r7, #28
 80009fe:	4619      	mov	r1, r3
 8000a00:	482b      	ldr	r0, [pc, #172]	@ (8000ab0 <MX_GPIO_Init+0x20c>)
 8000a02:	f001 f9bd 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB14 LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_14|LD2_Pin;
 8000a06:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000a0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a10:	2300      	movs	r3, #0
 8000a12:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a14:	2300      	movs	r3, #0
 8000a16:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a18:	f107 031c 	add.w	r3, r7, #28
 8000a1c:	4619      	mov	r1, r3
 8000a1e:	4825      	ldr	r0, [pc, #148]	@ (8000ab4 <MX_GPIO_Init+0x210>)
 8000a20:	f001 f9ae 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000a24:	2340      	movs	r3, #64	@ 0x40
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a28:	2301      	movs	r3, #1
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000a34:	f107 031c 	add.w	r3, r7, #28
 8000a38:	4619      	mov	r1, r3
 8000a3a:	481f      	ldr	r0, [pc, #124]	@ (8000ab8 <MX_GPIO_Init+0x214>)
 8000a3c:	f001 f9a0 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000a40:	2380      	movs	r3, #128	@ 0x80
 8000a42:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a44:	2300      	movs	r3, #0
 8000a46:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a48:	2300      	movs	r3, #0
 8000a4a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000a4c:	f107 031c 	add.w	r3, r7, #28
 8000a50:	4619      	mov	r1, r3
 8000a52:	4819      	ldr	r0, [pc, #100]	@ (8000ab8 <MX_GPIO_Init+0x214>)
 8000a54:	f001 f994 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD1 PD2 PD3 PD4
                           PD5 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8000a58:	233e      	movs	r3, #62	@ 0x3e
 8000a5a:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_5;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a60:	2300      	movs	r3, #0
 8000a62:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a64:	2300      	movs	r3, #0
 8000a66:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000a68:	f107 031c 	add.w	r3, r7, #28
 8000a6c:	4619      	mov	r1, r3
 8000a6e:	4813      	ldr	r0, [pc, #76]	@ (8000abc <MX_GPIO_Init+0x218>)
 8000a70:	f001 f986 	bl	8001d80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a74:	2301      	movs	r3, #1
 8000a76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a78:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000a7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a82:	f107 031c 	add.w	r3, r7, #28
 8000a86:	4619      	mov	r1, r3
 8000a88:	480d      	ldr	r0, [pc, #52]	@ (8000ac0 <MX_GPIO_Init+0x21c>)
 8000a8a:	f001 f979 	bl	8001d80 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000a8e:	2200      	movs	r2, #0
 8000a90:	2100      	movs	r1, #0
 8000a92:	2028      	movs	r0, #40	@ 0x28
 8000a94:	f000 fce7 	bl	8001466 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000a98:	2028      	movs	r0, #40	@ 0x28
 8000a9a:	f000 fd00 	bl	800149e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000a9e:	bf00      	nop
 8000aa0:	3730      	adds	r7, #48	@ 0x30
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40023800 	.word	0x40023800
 8000aac:	40020800 	.word	0x40020800
 8000ab0:	40020000 	.word	0x40020000
 8000ab4:	40020400 	.word	0x40020400
 8000ab8:	40021800 	.word	0x40021800
 8000abc:	40020c00 	.word	0x40020c00
 8000ac0:	40021000 	.word	0x40021000

08000ac4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ac8:	b672      	cpsid	i
}
 8000aca:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000acc:	bf00      	nop
 8000ace:	e7fd      	b.n	8000acc <Error_Handler+0x8>

08000ad0 <PAJ_Write>:
static I2C_HandleTypeDef *paj_i2c;

// --- Private Helper Functions ---

// Write 1 byte to a register
static void PAJ_Write(uint8_t reg, uint8_t value) {
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	b086      	sub	sp, #24
 8000ad4:	af04      	add	r7, sp, #16
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	460a      	mov	r2, r1
 8000ada:	71fb      	strb	r3, [r7, #7]
 8000adc:	4613      	mov	r3, r2
 8000ade:	71bb      	strb	r3, [r7, #6]
	HAL_I2C_Mem_Write(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000ae0:	4b08      	ldr	r3, [pc, #32]	@ (8000b04 <PAJ_Write+0x34>)
 8000ae2:	6818      	ldr	r0, [r3, #0]
 8000ae4:	79fb      	ldrb	r3, [r7, #7]
 8000ae6:	b29a      	uxth	r2, r3
 8000ae8:	2364      	movs	r3, #100	@ 0x64
 8000aea:	9302      	str	r3, [sp, #8]
 8000aec:	2301      	movs	r3, #1
 8000aee:	9301      	str	r3, [sp, #4]
 8000af0:	1dbb      	adds	r3, r7, #6
 8000af2:	9300      	str	r3, [sp, #0]
 8000af4:	2301      	movs	r3, #1
 8000af6:	21d0      	movs	r1, #208	@ 0xd0
 8000af8:	f001 fc5e 	bl	80023b8 <HAL_I2C_Mem_Write>
}
 8000afc:	bf00      	nop
 8000afe:	3708      	adds	r7, #8
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20000658 	.word	0x20000658

08000b08 <PAJ_Read>:

// Read 1 byte from a register
static uint8_t PAJ_Read(uint8_t reg) {
 8000b08:	b580      	push	{r7, lr}
 8000b0a:	b088      	sub	sp, #32
 8000b0c:	af04      	add	r7, sp, #16
 8000b0e:	4603      	mov	r3, r0
 8000b10:	71fb      	strb	r3, [r7, #7]
    uint8_t value = 0;
 8000b12:	2300      	movs	r3, #0
 8000b14:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Read(paj_i2c, PAJ7660_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &value, 1, 100);
 8000b16:	4b0a      	ldr	r3, [pc, #40]	@ (8000b40 <PAJ_Read+0x38>)
 8000b18:	6818      	ldr	r0, [r3, #0]
 8000b1a:	79fb      	ldrb	r3, [r7, #7]
 8000b1c:	b29a      	uxth	r2, r3
 8000b1e:	2364      	movs	r3, #100	@ 0x64
 8000b20:	9302      	str	r3, [sp, #8]
 8000b22:	2301      	movs	r3, #1
 8000b24:	9301      	str	r3, [sp, #4]
 8000b26:	f107 030f 	add.w	r3, r7, #15
 8000b2a:	9300      	str	r3, [sp, #0]
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	21d0      	movs	r1, #208	@ 0xd0
 8000b30:	f001 fd3c 	bl	80025ac <HAL_I2C_Mem_Read>
    return value;
 8000b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000b36:	4618      	mov	r0, r3
 8000b38:	3710      	adds	r7, #16
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
 8000b3e:	bf00      	nop
 8000b40:	20000658 	.word	0x20000658

08000b44 <PAJ7660_Init>:
/**
 * @brief  Initializes the PAJ7660 Sensor
 * @param  hi2c Pointer to the I2C handle (e.g., &hi2c1)
 * @retval 1 if success, 0 if failure
 */
uint8_t PAJ7660_Init(I2C_HandleTypeDef *hi2c) {
 8000b44:	b580      	push	{r7, lr}
 8000b46:	b084      	sub	sp, #16
 8000b48:	af00      	add	r7, sp, #0
 8000b4a:	6078      	str	r0, [r7, #4]
    paj_i2c = hi2c;
 8000b4c:	4a12      	ldr	r2, [pc, #72]	@ (8000b98 <PAJ7660_Init+0x54>)
 8000b4e:	687b      	ldr	r3, [r7, #4]
 8000b50:	6013      	str	r3, [r2, #0]


    // 0. Wait for power stabilization
    HAL_Delay(30);
 8000b52:	201e      	movs	r0, #30
 8000b54:	f000 fb8c 	bl	8001270 <HAL_Delay>

    // 1. Check Connection (Read Part ID) - Optional but good practice
    // Note: We skip the return check here since we rely on the Status check below,
    // but reading it clears any bus glitches.
    PAJ_Read(PAJ7660_REG_PARTID_L);
 8000b58:	2000      	movs	r0, #0
 8000b5a:	f7ff ffd5 	bl	8000b08 <PAJ_Read>


    // 2. Set Operation Mode to Gesture (0x04) [cite: 1430]
    PAJ_Write(PAJ7660_REG_OP_MODE, 0x04);
 8000b5e:	2104      	movs	r1, #4
 8000b60:	2010      	movs	r0, #16
 8000b62:	f7ff ffb5 	bl	8000ad0 <PAJ_Write>

    // 3. Enable CPU (0x01) [cite: 1418]
    PAJ_Write(PAJ7660_REG_CPU_EN, 0x01);
 8000b66:	2101      	movs	r1, #1
 8000b68:	200a      	movs	r0, #10
 8000b6a:	f7ff ffb1 	bl	8000ad0 <PAJ_Write>

    // 4. CRITICAL WAIT: Firmware load from ROM to RAM
    HAL_Delay(250);
 8000b6e:	20fa      	movs	r0, #250	@ 0xfa
 8000b70:	f000 fb7e 	bl	8001270 <HAL_Delay>

    // 5. Verify Sensor Woke Up (Check Bit 0 of Status Reg) [cite: 1417]
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000b74:	2004      	movs	r0, #4
 8000b76:	f7ff ffc7 	bl	8000b08 <PAJ_Read>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	73fb      	strb	r3, [r7, #15]

    if (status & 0x01) {
 8000b7e:	7bfb      	ldrb	r3, [r7, #15]
 8000b80:	f003 0301 	and.w	r3, r3, #1
 8000b84:	2b00      	cmp	r3, #0
 8000b86:	d001      	beq.n	8000b8c <PAJ7660_Init+0x48>
        return 1; // Success: PowerOn Ready Bit is High
 8000b88:	2301      	movs	r3, #1
 8000b8a:	e000      	b.n	8000b8e <PAJ7660_Init+0x4a>
    }

    return 0; // Failure: Sensor is sleeping or not connected
 8000b8c:	2300      	movs	r3, #0
}
 8000b8e:	4618      	mov	r0, r3
 8000b90:	3710      	adds	r7, #16
 8000b92:	46bd      	mov	sp, r7
 8000b94:	bd80      	pop	{r7, pc}
 8000b96:	bf00      	nop
 8000b98:	20000658 	.word	0x20000658

08000b9c <PAJ7660_PollGesture>:

/**
 * @brief  Polls the sensor for a new gesture
 * @retval Gesture Code (e.g., GESTURE_1_FINGER) or 0 if none
 */
uint8_t PAJ7660_PollGesture(void) {
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	b082      	sub	sp, #8
 8000ba0:	af00      	add	r7, sp, #0
    uint8_t gesture_code = GESTURE_NONE;
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	71fb      	strb	r3, [r7, #7]

    // 1. Read Status Register
    uint8_t status = PAJ_Read(PAJ7660_REG_STATUS);
 8000ba6:	2004      	movs	r0, #4
 8000ba8:	f7ff ffae 	bl	8000b08 <PAJ_Read>
 8000bac:	4603      	mov	r3, r0
 8000bae:	71bb      	strb	r3, [r7, #6]

    // 2. Check Bit 1 (Frame Ready) [cite: 1417]
    if (status & 0x02) {
 8000bb0:	79bb      	ldrb	r3, [r7, #6]
 8000bb2:	f003 0302 	and.w	r3, r3, #2
 8000bb6:	2b00      	cmp	r3, #0
 8000bb8:	d00b      	beq.n	8000bd2 <PAJ7660_PollGesture+0x36>

        // 3. Read Raw Gesture Data (Register 0x57)
        uint8_t raw = PAJ_Read(PAJ7660_REG_GESTURE);
 8000bba:	2057      	movs	r0, #87	@ 0x57
 8000bbc:	f7ff ffa4 	bl	8000b08 <PAJ_Read>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	717b      	strb	r3, [r7, #5]

        // 4. Decode: The valid data is in Bits 7:3 [cite: 1667]
        gesture_code = (raw >> 3) & 0x1F;
 8000bc4:	797b      	ldrb	r3, [r7, #5]
 8000bc6:	08db      	lsrs	r3, r3, #3
 8000bc8:	71fb      	strb	r3, [r7, #7]

        // 5. CRITICAL: Clear the Interrupt Flag [cite: 458]
        // We must write 0 to Reg 0x04 to tell sensor we read the data
        PAJ_Write(PAJ7660_REG_STATUS, 0x00);
 8000bca:	2100      	movs	r1, #0
 8000bcc:	2004      	movs	r0, #4
 8000bce:	f7ff ff7f 	bl	8000ad0 <PAJ_Write>
    }

    return gesture_code;
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
}
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	3708      	adds	r7, #8
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <read_gesture_id>:
 * @brief Reads the next simulated gesture ID from the global array.
 * * In the final version, this will be replaced by I2C/Sensor reading.
 * As of now, it cycles through the defined 'gesture_history_queue'.
 * * @retval The current gesture ID from the simulated queue.
 */
uint8_t read_gesture_id(void) {
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0

    // Check if we have run out of defined gestures
    if (gesture_queue_index >= GESTURE_QUEUE_SIZE) {
 8000be2:	4b0b      	ldr	r3, [pc, #44]	@ (8000c10 <read_gesture_id+0x34>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	2b09      	cmp	r3, #9
 8000be8:	dd01      	ble.n	8000bee <read_gesture_id+0x12>
        // Stop the simulation once the end is reached
        return 0;
 8000bea:	2300      	movs	r3, #0
 8000bec:	e00a      	b.n	8000c04 <read_gesture_id+0x28>
    }

    // Get the current gesture ID from the queue
    uint8_t current_id = gesture_history_queue[gesture_queue_index];
 8000bee:	4b08      	ldr	r3, [pc, #32]	@ (8000c10 <read_gesture_id+0x34>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	4a08      	ldr	r2, [pc, #32]	@ (8000c14 <read_gesture_id+0x38>)
 8000bf4:	5cd3      	ldrb	r3, [r2, r3]
 8000bf6:	71fb      	strb	r3, [r7, #7]

    // Increment the index for the next call
    gesture_queue_index++;
 8000bf8:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <read_gesture_id+0x34>)
 8000bfa:	681b      	ldr	r3, [r3, #0]
 8000bfc:	3301      	adds	r3, #1
 8000bfe:	4a04      	ldr	r2, [pc, #16]	@ (8000c10 <read_gesture_id+0x34>)
 8000c00:	6013      	str	r3, [r2, #0]

    // Return the ID to main.c
    return current_id;
 8000c02:	79fb      	ldrb	r3, [r7, #7]
}
 8000c04:	4618      	mov	r0, r3
 8000c06:	370c      	adds	r7, #12
 8000c08:	46bd      	mov	sp, r7
 8000c0a:	bc80      	pop	{r7}
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop
 8000c10:	2000065c 	.word	0x2000065c
 8000c14:	20000000 	.word	0x20000000

08000c18 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c1e:	2300      	movs	r3, #0
 8000c20:	607b      	str	r3, [r7, #4]
 8000c22:	4b0f      	ldr	r3, [pc, #60]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c24:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c26:	4a0e      	ldr	r2, [pc, #56]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c28:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000c2c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000c2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000c32:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000c36:	607b      	str	r3, [r7, #4]
 8000c38:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	603b      	str	r3, [r7, #0]
 8000c3e:	4b08      	ldr	r3, [pc, #32]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c42:	4a07      	ldr	r2, [pc, #28]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c44:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	4b05      	ldr	r3, [pc, #20]	@ (8000c60 <HAL_MspInit+0x48>)
 8000c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c4e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c52:	603b      	str	r3, [r7, #0]
 8000c54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c56:	bf00      	nop
 8000c58:	370c      	adds	r7, #12
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bc80      	pop	{r7}
 8000c5e:	4770      	bx	lr
 8000c60:	40023800 	.word	0x40023800

08000c64 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b08e      	sub	sp, #56	@ 0x38
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000c70:	2200      	movs	r2, #0
 8000c72:	601a      	str	r2, [r3, #0]
 8000c74:	605a      	str	r2, [r3, #4]
 8000c76:	609a      	str	r2, [r3, #8]
 8000c78:	60da      	str	r2, [r3, #12]
 8000c7a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a55      	ldr	r2, [pc, #340]	@ (8000dd8 <HAL_ETH_MspInit+0x174>)
 8000c82:	4293      	cmp	r3, r2
 8000c84:	f040 80a4 	bne.w	8000dd0 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8000c88:	2300      	movs	r3, #0
 8000c8a:	623b      	str	r3, [r7, #32]
 8000c8c:	4b53      	ldr	r3, [pc, #332]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c90:	4a52      	ldr	r2, [pc, #328]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000c92:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8000c96:	6313      	str	r3, [r2, #48]	@ 0x30
 8000c98:	4b50      	ldr	r3, [pc, #320]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000ca0:	623b      	str	r3, [r7, #32]
 8000ca2:	6a3b      	ldr	r3, [r7, #32]
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	61fb      	str	r3, [r7, #28]
 8000ca8:	4b4c      	ldr	r3, [pc, #304]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000caa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cac:	4a4b      	ldr	r2, [pc, #300]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cae:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000cb2:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cb4:	4b49      	ldr	r3, [pc, #292]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cb8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8000cbc:	61fb      	str	r3, [r7, #28]
 8000cbe:	69fb      	ldr	r3, [r7, #28]
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	61bb      	str	r3, [r7, #24]
 8000cc4:	4b45      	ldr	r3, [pc, #276]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cc8:	4a44      	ldr	r2, [pc, #272]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8000cce:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cd0:	4b42      	ldr	r3, [pc, #264]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cd4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8000cd8:	61bb      	str	r3, [r7, #24]
 8000cda:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cdc:	2300      	movs	r3, #0
 8000cde:	617b      	str	r3, [r7, #20]
 8000ce0:	4b3e      	ldr	r3, [pc, #248]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000ce2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ce4:	4a3d      	ldr	r2, [pc, #244]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6313      	str	r3, [r2, #48]	@ 0x30
 8000cec:	4b3b      	ldr	r3, [pc, #236]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000cf0:	f003 0304 	and.w	r3, r3, #4
 8000cf4:	617b      	str	r3, [r7, #20]
 8000cf6:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	613b      	str	r3, [r7, #16]
 8000cfc:	4b37      	ldr	r3, [pc, #220]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000cfe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d00:	4a36      	ldr	r2, [pc, #216]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d02:	f043 0301 	orr.w	r3, r3, #1
 8000d06:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d08:	4b34      	ldr	r3, [pc, #208]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d14:	2300      	movs	r3, #0
 8000d16:	60fb      	str	r3, [r7, #12]
 8000d18:	4b30      	ldr	r3, [pc, #192]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d1c:	4a2f      	ldr	r2, [pc, #188]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d1e:	f043 0302 	orr.w	r3, r3, #2
 8000d22:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d24:	4b2d      	ldr	r3, [pc, #180]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d28:	f003 0302 	and.w	r3, r3, #2
 8000d2c:	60fb      	str	r3, [r7, #12]
 8000d2e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000d30:	2300      	movs	r3, #0
 8000d32:	60bb      	str	r3, [r7, #8]
 8000d34:	4b29      	ldr	r3, [pc, #164]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d38:	4a28      	ldr	r2, [pc, #160]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000d3e:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d40:	4b26      	ldr	r3, [pc, #152]	@ (8000ddc <HAL_ETH_MspInit+0x178>)
 8000d42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d48:	60bb      	str	r3, [r7, #8]
 8000d4a:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000d4c:	2332      	movs	r3, #50	@ 0x32
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d50:	2302      	movs	r3, #2
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d58:	2303      	movs	r3, #3
 8000d5a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d5c:	230b      	movs	r3, #11
 8000d5e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d60:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d64:	4619      	mov	r1, r3
 8000d66:	481e      	ldr	r0, [pc, #120]	@ (8000de0 <HAL_ETH_MspInit+0x17c>)
 8000d68:	f001 f80a 	bl	8001d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000d6c:	2386      	movs	r3, #134	@ 0x86
 8000d6e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d70:	2302      	movs	r3, #2
 8000d72:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d74:	2300      	movs	r3, #0
 8000d76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d78:	2303      	movs	r3, #3
 8000d7a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d7c:	230b      	movs	r3, #11
 8000d7e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d84:	4619      	mov	r1, r3
 8000d86:	4817      	ldr	r0, [pc, #92]	@ (8000de4 <HAL_ETH_MspInit+0x180>)
 8000d88:	f000 fffa 	bl	8001d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000d8c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000d90:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d92:	2302      	movs	r3, #2
 8000d94:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d96:	2300      	movs	r3, #0
 8000d98:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d9a:	2303      	movs	r3, #3
 8000d9c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d9e:	230b      	movs	r3, #11
 8000da0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000da2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000da6:	4619      	mov	r1, r3
 8000da8:	480f      	ldr	r0, [pc, #60]	@ (8000de8 <HAL_ETH_MspInit+0x184>)
 8000daa:	f000 ffe9 	bl	8001d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000dae:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000db2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000db4:	2302      	movs	r3, #2
 8000db6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db8:	2300      	movs	r3, #0
 8000dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000dc0:	230b      	movs	r3, #11
 8000dc2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000dc4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000dc8:	4619      	mov	r1, r3
 8000dca:	4808      	ldr	r0, [pc, #32]	@ (8000dec <HAL_ETH_MspInit+0x188>)
 8000dcc:	f000 ffd8 	bl	8001d80 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8000dd0:	bf00      	nop
 8000dd2:	3738      	adds	r7, #56	@ 0x38
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	40028000 	.word	0x40028000
 8000ddc:	40023800 	.word	0x40023800
 8000de0:	40020800 	.word	0x40020800
 8000de4:	40020000 	.word	0x40020000
 8000de8:	40020400 	.word	0x40020400
 8000dec:	40021800 	.word	0x40021800

08000df0 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b08a      	sub	sp, #40	@ 0x28
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	681b      	ldr	r3, [r3, #0]
 8000e0c:	4a19      	ldr	r2, [pc, #100]	@ (8000e74 <HAL_I2C_MspInit+0x84>)
 8000e0e:	4293      	cmp	r3, r2
 8000e10:	d12c      	bne.n	8000e6c <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e12:	2300      	movs	r3, #0
 8000e14:	613b      	str	r3, [r7, #16]
 8000e16:	4b18      	ldr	r3, [pc, #96]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e1a:	4a17      	ldr	r2, [pc, #92]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e1c:	f043 0302 	orr.w	r3, r3, #2
 8000e20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e22:	4b15      	ldr	r3, [pc, #84]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e26:	f003 0302 	and.w	r3, r3, #2
 8000e2a:	613b      	str	r3, [r7, #16]
 8000e2c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000e2e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000e32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000e34:	2312      	movs	r3, #18
 8000e36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e38:	2301      	movs	r3, #1
 8000e3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e3c:	2303      	movs	r3, #3
 8000e3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000e40:	2304      	movs	r3, #4
 8000e42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	480c      	ldr	r0, [pc, #48]	@ (8000e7c <HAL_I2C_MspInit+0x8c>)
 8000e4c:	f000 ff98 	bl	8001d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
 8000e54:	4b08      	ldr	r3, [pc, #32]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e58:	4a07      	ldr	r2, [pc, #28]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e5a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000e5e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e60:	4b05      	ldr	r3, [pc, #20]	@ (8000e78 <HAL_I2C_MspInit+0x88>)
 8000e62:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e64:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000e68:	60fb      	str	r3, [r7, #12]
 8000e6a:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8000e6c:	bf00      	nop
 8000e6e:	3728      	adds	r7, #40	@ 0x28
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40005400 	.word	0x40005400
 8000e78:	40023800 	.word	0x40023800
 8000e7c:	40020400 	.word	0x40020400

08000e80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08a      	sub	sp, #40	@ 0x28
 8000e84:	af00      	add	r7, sp, #0
 8000e86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	601a      	str	r2, [r3, #0]
 8000e90:	605a      	str	r2, [r3, #4]
 8000e92:	609a      	str	r2, [r3, #8]
 8000e94:	60da      	str	r2, [r3, #12]
 8000e96:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a19      	ldr	r2, [pc, #100]	@ (8000f04 <HAL_UART_MspInit+0x84>)
 8000e9e:	4293      	cmp	r3, r2
 8000ea0:	d12c      	bne.n	8000efc <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
 8000ea6:	4b18      	ldr	r3, [pc, #96]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eaa:	4a17      	ldr	r2, [pc, #92]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000eac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000eb0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000eb2:	4b15      	ldr	r3, [pc, #84]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eba:	613b      	str	r3, [r7, #16]
 8000ebc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	60fb      	str	r3, [r7, #12]
 8000ec2:	4b11      	ldr	r3, [pc, #68]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	4a10      	ldr	r2, [pc, #64]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ece:	4b0e      	ldr	r3, [pc, #56]	@ (8000f08 <HAL_UART_MspInit+0x88>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed2:	f003 0308 	and.w	r3, r3, #8
 8000ed6:	60fb      	str	r3, [r7, #12]
 8000ed8:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000eda:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000ede:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ee0:	2302      	movs	r3, #2
 8000ee2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ee8:	2303      	movs	r3, #3
 8000eea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000eec:	2307      	movs	r3, #7
 8000eee:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ef0:	f107 0314 	add.w	r3, r7, #20
 8000ef4:	4619      	mov	r1, r3
 8000ef6:	4805      	ldr	r0, [pc, #20]	@ (8000f0c <HAL_UART_MspInit+0x8c>)
 8000ef8:	f000 ff42 	bl	8001d80 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8000efc:	bf00      	nop
 8000efe:	3728      	adds	r7, #40	@ 0x28
 8000f00:	46bd      	mov	sp, r7
 8000f02:	bd80      	pop	{r7, pc}
 8000f04:	40004800 	.word	0x40004800
 8000f08:	40023800 	.word	0x40023800
 8000f0c:	40020c00 	.word	0x40020c00

08000f10 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b08a      	sub	sp, #40	@ 0x28
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f18:	f107 0314 	add.w	r3, r7, #20
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	601a      	str	r2, [r3, #0]
 8000f20:	605a      	str	r2, [r3, #4]
 8000f22:	609a      	str	r2, [r3, #8]
 8000f24:	60da      	str	r2, [r3, #12]
 8000f26:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8000f30:	d13f      	bne.n	8000fb2 <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f32:	2300      	movs	r3, #0
 8000f34:	613b      	str	r3, [r7, #16]
 8000f36:	4b21      	ldr	r3, [pc, #132]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f3a:	4a20      	ldr	r2, [pc, #128]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f42:	4b1e      	ldr	r3, [pc, #120]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	613b      	str	r3, [r7, #16]
 8000f4c:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000f4e:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000f52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f54:	2302      	movs	r3, #2
 8000f56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f5c:	2303      	movs	r3, #3
 8000f5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000f60:	230a      	movs	r3, #10
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f64:	f107 0314 	add.w	r3, r7, #20
 8000f68:	4619      	mov	r1, r3
 8000f6a:	4815      	ldr	r0, [pc, #84]	@ (8000fc0 <HAL_PCD_MspInit+0xb0>)
 8000f6c:	f000 ff08 	bl	8001d80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000f70:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000f74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000f76:	2300      	movs	r3, #0
 8000f78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000f7e:	f107 0314 	add.w	r3, r7, #20
 8000f82:	4619      	mov	r1, r3
 8000f84:	480e      	ldr	r0, [pc, #56]	@ (8000fc0 <HAL_PCD_MspInit+0xb0>)
 8000f86:	f000 fefb 	bl	8001d80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8000f8a:	4b0c      	ldr	r3, [pc, #48]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f8e:	4a0b      	ldr	r2, [pc, #44]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000f94:	6353      	str	r3, [r2, #52]	@ 0x34
 8000f96:	2300      	movs	r3, #0
 8000f98:	60fb      	str	r3, [r7, #12]
 8000f9a:	4b08      	ldr	r3, [pc, #32]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	4a07      	ldr	r2, [pc, #28]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000fa0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fa4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fa6:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <HAL_PCD_MspInit+0xac>)
 8000fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000faa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fae:	60fb      	str	r3, [r7, #12]
 8000fb0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8000fb2:	bf00      	nop
 8000fb4:	3728      	adds	r7, #40	@ 0x28
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	40023800 	.word	0x40023800
 8000fc0:	40020000 	.word	0x40020000

08000fc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fc8:	bf00      	nop
 8000fca:	e7fd      	b.n	8000fc8 <NMI_Handler+0x4>

08000fcc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fcc:	b480      	push	{r7}
 8000fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fd0:	bf00      	nop
 8000fd2:	e7fd      	b.n	8000fd0 <HardFault_Handler+0x4>

08000fd4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fd8:	bf00      	nop
 8000fda:	e7fd      	b.n	8000fd8 <MemManage_Handler+0x4>

08000fdc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <BusFault_Handler+0x4>

08000fe4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <UsageFault_Handler+0x4>

08000fec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ff0:	bf00      	nop
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bc80      	pop	{r7}
 8000ff6:	4770      	bx	lr

08000ff8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	46bd      	mov	sp, r7
 8001000:	bc80      	pop	{r7}
 8001002:	4770      	bx	lr

08001004 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001008:	bf00      	nop
 800100a:	46bd      	mov	sp, r7
 800100c:	bc80      	pop	{r7}
 800100e:	4770      	bx	lr

08001010 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001014:	f000 f910 	bl	8001238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001018:	bf00      	nop
 800101a:	bd80      	pop	{r7, pc}

0800101c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_Btn_Pin);
 8001020:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001024:	f001 f862 	bl	80020ec <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}

0800102c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b086      	sub	sp, #24
 8001030:	af00      	add	r7, sp, #0
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	60b9      	str	r1, [r7, #8]
 8001036:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001038:	2300      	movs	r3, #0
 800103a:	617b      	str	r3, [r7, #20]
 800103c:	e00a      	b.n	8001054 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800103e:	f3af 8000 	nop.w
 8001042:	4601      	mov	r1, r0
 8001044:	68bb      	ldr	r3, [r7, #8]
 8001046:	1c5a      	adds	r2, r3, #1
 8001048:	60ba      	str	r2, [r7, #8]
 800104a:	b2ca      	uxtb	r2, r1
 800104c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800104e:	697b      	ldr	r3, [r7, #20]
 8001050:	3301      	adds	r3, #1
 8001052:	617b      	str	r3, [r7, #20]
 8001054:	697a      	ldr	r2, [r7, #20]
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	429a      	cmp	r2, r3
 800105a:	dbf0      	blt.n	800103e <_read+0x12>
  }

  return len;
 800105c:	687b      	ldr	r3, [r7, #4]
}
 800105e:	4618      	mov	r0, r3
 8001060:	3718      	adds	r7, #24
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001066:	b480      	push	{r7}
 8001068:	b083      	sub	sp, #12
 800106a:	af00      	add	r7, sp, #0
 800106c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800106e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	bc80      	pop	{r7}
 800107a:	4770      	bx	lr

0800107c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800107c:	b480      	push	{r7}
 800107e:	b083      	sub	sp, #12
 8001080:	af00      	add	r7, sp, #0
 8001082:	6078      	str	r0, [r7, #4]
 8001084:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800108c:	605a      	str	r2, [r3, #4]
  return 0;
 800108e:	2300      	movs	r3, #0
}
 8001090:	4618      	mov	r0, r3
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	bc80      	pop	{r7}
 8001098:	4770      	bx	lr

0800109a <_isatty>:

int _isatty(int file)
{
 800109a:	b480      	push	{r7}
 800109c:	b083      	sub	sp, #12
 800109e:	af00      	add	r7, sp, #0
 80010a0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80010a2:	2301      	movs	r3, #1
}
 80010a4:	4618      	mov	r0, r3
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bc80      	pop	{r7}
 80010ac:	4770      	bx	lr

080010ae <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b085      	sub	sp, #20
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	60f8      	str	r0, [r7, #12]
 80010b6:	60b9      	str	r1, [r7, #8]
 80010b8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010ba:	2300      	movs	r3, #0
}
 80010bc:	4618      	mov	r0, r3
 80010be:	3714      	adds	r7, #20
 80010c0:	46bd      	mov	sp, r7
 80010c2:	bc80      	pop	{r7}
 80010c4:	4770      	bx	lr
	...

080010c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010d0:	4a14      	ldr	r2, [pc, #80]	@ (8001124 <_sbrk+0x5c>)
 80010d2:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <_sbrk+0x60>)
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010dc:	4b13      	ldr	r3, [pc, #76]	@ (800112c <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d102      	bne.n	80010ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <_sbrk+0x64>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <_sbrk+0x68>)
 80010e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ea:	4b10      	ldr	r3, [pc, #64]	@ (800112c <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d207      	bcs.n	8001108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f8:	f003 fcf0 	bl	8004adc <__errno>
 80010fc:	4603      	mov	r3, r0
 80010fe:	220c      	movs	r2, #12
 8001100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	e009      	b.n	800111c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001108:	4b08      	ldr	r3, [pc, #32]	@ (800112c <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	4a05      	ldr	r2, [pc, #20]	@ (800112c <_sbrk+0x64>)
 8001118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800111a:	68fb      	ldr	r3, [r7, #12]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20020000 	.word	0x20020000
 8001128:	00000400 	.word	0x00000400
 800112c:	20000660 	.word	0x20000660
 8001130:	200007b8 	.word	0x200007b8

08001134 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001138:	bf00      	nop
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001140:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001178 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit 
 8001144:	f7ff fff6 	bl	8001134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001148:	480c      	ldr	r0, [pc, #48]	@ (800117c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800114a:	490d      	ldr	r1, [pc, #52]	@ (8001180 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800114c:	4a0d      	ldr	r2, [pc, #52]	@ (8001184 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800114e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001150:	e002      	b.n	8001158 <LoopCopyDataInit>

08001152 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001152:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001154:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001156:	3304      	adds	r3, #4

08001158 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001158:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800115a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800115c:	d3f9      	bcc.n	8001152 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800115e:	4a0a      	ldr	r2, [pc, #40]	@ (8001188 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001160:	4c0a      	ldr	r4, [pc, #40]	@ (800118c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001162:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001164:	e001      	b.n	800116a <LoopFillZerobss>

08001166 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001166:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001168:	3204      	adds	r2, #4

0800116a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800116a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800116c:	d3fb      	bcc.n	8001166 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800116e:	f003 fcbb 	bl	8004ae8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001172:	f7ff fa33 	bl	80005dc <main>
  bx  lr
 8001176:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001178:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800117c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001180:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8001184:	08005ad4 	.word	0x08005ad4
  ldr r2, =_sbss
 8001188:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 800118c:	200007b4 	.word	0x200007b4

08001190 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001190:	e7fe      	b.n	8001190 <ADC_IRQHandler>
	...

08001194 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
   __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001198:	4b0e      	ldr	r3, [pc, #56]	@ (80011d4 <HAL_Init+0x40>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a0d      	ldr	r2, [pc, #52]	@ (80011d4 <HAL_Init+0x40>)
 800119e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80011a2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
   __HAL_FLASH_DATA_CACHE_ENABLE();
 80011a4:	4b0b      	ldr	r3, [pc, #44]	@ (80011d4 <HAL_Init+0x40>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a0a      	ldr	r2, [pc, #40]	@ (80011d4 <HAL_Init+0x40>)
 80011aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80011ae:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011b0:	4b08      	ldr	r3, [pc, #32]	@ (80011d4 <HAL_Init+0x40>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a07      	ldr	r2, [pc, #28]	@ (80011d4 <HAL_Init+0x40>)
 80011b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80011ba:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011bc:	2003      	movs	r0, #3
 80011be:	f000 f947 	bl	8001450 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011c2:	2000      	movs	r0, #0
 80011c4:	f000 f808 	bl	80011d8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 80011c8:	f7ff fd26 	bl	8000c18 <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80011cc:	2300      	movs	r3, #0
}
 80011ce:	4618      	mov	r0, r3
 80011d0:	bd80      	pop	{r7, pc}
 80011d2:	bf00      	nop
 80011d4:	40023c00 	.word	0x40023c00

080011d8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param  TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011d8:	b580      	push	{r7, lr}
 80011da:	b082      	sub	sp, #8
 80011dc:	af00      	add	r7, sp, #0
 80011de:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011e0:	4b12      	ldr	r3, [pc, #72]	@ (800122c <HAL_InitTick+0x54>)
 80011e2:	681a      	ldr	r2, [r3, #0]
 80011e4:	4b12      	ldr	r3, [pc, #72]	@ (8001230 <HAL_InitTick+0x58>)
 80011e6:	781b      	ldrb	r3, [r3, #0]
 80011e8:	4619      	mov	r1, r3
 80011ea:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011ee:	fbb3 f3f1 	udiv	r3, r3, r1
 80011f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011f6:	4618      	mov	r0, r3
 80011f8:	f000 f95f 	bl	80014ba <HAL_SYSTICK_Config>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d001      	beq.n	8001206 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e00e      	b.n	8001224 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	2b0f      	cmp	r3, #15
 800120a:	d80a      	bhi.n	8001222 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800120c:	2200      	movs	r2, #0
 800120e:	6879      	ldr	r1, [r7, #4]
 8001210:	f04f 30ff 	mov.w	r0, #4294967295
 8001214:	f000 f927 	bl	8001466 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001218:	4a06      	ldr	r2, [pc, #24]	@ (8001234 <HAL_InitTick+0x5c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800121e:	2300      	movs	r3, #0
 8001220:	e000      	b.n	8001224 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	2000000c 	.word	0x2000000c
 8001230:	20000014 	.word	0x20000014
 8001234:	20000010 	.word	0x20000010

08001238 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001238:	b480      	push	{r7}
 800123a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800123c:	4b05      	ldr	r3, [pc, #20]	@ (8001254 <HAL_IncTick+0x1c>)
 800123e:	781b      	ldrb	r3, [r3, #0]
 8001240:	461a      	mov	r2, r3
 8001242:	4b05      	ldr	r3, [pc, #20]	@ (8001258 <HAL_IncTick+0x20>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	4413      	add	r3, r2
 8001248:	4a03      	ldr	r2, [pc, #12]	@ (8001258 <HAL_IncTick+0x20>)
 800124a:	6013      	str	r3, [r2, #0]
}
 800124c:	bf00      	nop
 800124e:	46bd      	mov	sp, r7
 8001250:	bc80      	pop	{r7}
 8001252:	4770      	bx	lr
 8001254:	20000014 	.word	0x20000014
 8001258:	20000664 	.word	0x20000664

0800125c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
  return uwTick;
 8001260:	4b02      	ldr	r3, [pc, #8]	@ (800126c <HAL_GetTick+0x10>)
 8001262:	681b      	ldr	r3, [r3, #0]
}
 8001264:	4618      	mov	r0, r3
 8001266:	46bd      	mov	sp, r7
 8001268:	bc80      	pop	{r7}
 800126a:	4770      	bx	lr
 800126c:	20000664 	.word	0x20000664

08001270 <HAL_Delay>:
  *       implementations in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001278:	f7ff fff0 	bl	800125c <HAL_GetTick>
 800127c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001288:	d005      	beq.n	8001296 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800128a:	4b0a      	ldr	r3, [pc, #40]	@ (80012b4 <HAL_Delay+0x44>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	461a      	mov	r2, r3
 8001290:	68fb      	ldr	r3, [r7, #12]
 8001292:	4413      	add	r3, r2
 8001294:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001296:	bf00      	nop
 8001298:	f7ff ffe0 	bl	800125c <HAL_GetTick>
 800129c:	4602      	mov	r2, r0
 800129e:	68bb      	ldr	r3, [r7, #8]
 80012a0:	1ad3      	subs	r3, r2, r3
 80012a2:	68fa      	ldr	r2, [r7, #12]
 80012a4:	429a      	cmp	r2, r3
 80012a6:	d8f7      	bhi.n	8001298 <HAL_Delay+0x28>
  {
  }
}
 80012a8:	bf00      	nop
 80012aa:	bf00      	nop
 80012ac:	3710      	adds	r7, #16
 80012ae:	46bd      	mov	sp, r7
 80012b0:	bd80      	pop	{r7, pc}
 80012b2:	bf00      	nop
 80012b4:	20000014 	.word	0x20000014

080012b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b085      	sub	sp, #20
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80012c0:	687b      	ldr	r3, [r7, #4]
 80012c2:	f003 0307 	and.w	r3, r3, #7
 80012c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80012c8:	4b0c      	ldr	r3, [pc, #48]	@ (80012fc <__NVIC_SetPriorityGrouping+0x44>)
 80012ca:	68db      	ldr	r3, [r3, #12]
 80012cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80012ce:	68ba      	ldr	r2, [r7, #8]
 80012d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80012d4:	4013      	ands	r3, r2
 80012d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80012d8:	68fb      	ldr	r3, [r7, #12]
 80012da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80012e0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80012e4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80012e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80012ea:	4a04      	ldr	r2, [pc, #16]	@ (80012fc <__NVIC_SetPriorityGrouping+0x44>)
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	60d3      	str	r3, [r2, #12]
}
 80012f0:	bf00      	nop
 80012f2:	3714      	adds	r7, #20
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bc80      	pop	{r7}
 80012f8:	4770      	bx	lr
 80012fa:	bf00      	nop
 80012fc:	e000ed00 	.word	0xe000ed00

08001300 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001300:	b480      	push	{r7}
 8001302:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001304:	4b04      	ldr	r3, [pc, #16]	@ (8001318 <__NVIC_GetPriorityGrouping+0x18>)
 8001306:	68db      	ldr	r3, [r3, #12]
 8001308:	0a1b      	lsrs	r3, r3, #8
 800130a:	f003 0307 	and.w	r3, r3, #7
}
 800130e:	4618      	mov	r0, r3
 8001310:	46bd      	mov	sp, r7
 8001312:	bc80      	pop	{r7}
 8001314:	4770      	bx	lr
 8001316:	bf00      	nop
 8001318:	e000ed00 	.word	0xe000ed00

0800131c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800131c:	b480      	push	{r7}
 800131e:	b083      	sub	sp, #12
 8001320:	af00      	add	r7, sp, #0
 8001322:	4603      	mov	r3, r0
 8001324:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800132a:	2b00      	cmp	r3, #0
 800132c:	db0b      	blt.n	8001346 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800132e:	79fb      	ldrb	r3, [r7, #7]
 8001330:	f003 021f 	and.w	r2, r3, #31
 8001334:	4906      	ldr	r1, [pc, #24]	@ (8001350 <__NVIC_EnableIRQ+0x34>)
 8001336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800133a:	095b      	lsrs	r3, r3, #5
 800133c:	2001      	movs	r0, #1
 800133e:	fa00 f202 	lsl.w	r2, r0, r2
 8001342:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001346:	bf00      	nop
 8001348:	370c      	adds	r7, #12
 800134a:	46bd      	mov	sp, r7
 800134c:	bc80      	pop	{r7}
 800134e:	4770      	bx	lr
 8001350:	e000e100 	.word	0xe000e100

08001354 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001354:	b480      	push	{r7}
 8001356:	b083      	sub	sp, #12
 8001358:	af00      	add	r7, sp, #0
 800135a:	4603      	mov	r3, r0
 800135c:	6039      	str	r1, [r7, #0]
 800135e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001360:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001364:	2b00      	cmp	r3, #0
 8001366:	db0a      	blt.n	800137e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001368:	683b      	ldr	r3, [r7, #0]
 800136a:	b2da      	uxtb	r2, r3
 800136c:	490c      	ldr	r1, [pc, #48]	@ (80013a0 <__NVIC_SetPriority+0x4c>)
 800136e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001372:	0112      	lsls	r2, r2, #4
 8001374:	b2d2      	uxtb	r2, r2
 8001376:	440b      	add	r3, r1
 8001378:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800137c:	e00a      	b.n	8001394 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800137e:	683b      	ldr	r3, [r7, #0]
 8001380:	b2da      	uxtb	r2, r3
 8001382:	4908      	ldr	r1, [pc, #32]	@ (80013a4 <__NVIC_SetPriority+0x50>)
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	f003 030f 	and.w	r3, r3, #15
 800138a:	3b04      	subs	r3, #4
 800138c:	0112      	lsls	r2, r2, #4
 800138e:	b2d2      	uxtb	r2, r2
 8001390:	440b      	add	r3, r1
 8001392:	761a      	strb	r2, [r3, #24]
}
 8001394:	bf00      	nop
 8001396:	370c      	adds	r7, #12
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000e100 	.word	0xe000e100
 80013a4:	e000ed00 	.word	0xe000ed00

080013a8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013a8:	b480      	push	{r7}
 80013aa:	b089      	sub	sp, #36	@ 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	f003 0307 	and.w	r3, r3, #7
 80013ba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80013bc:	69fb      	ldr	r3, [r7, #28]
 80013be:	f1c3 0307 	rsb	r3, r3, #7
 80013c2:	2b04      	cmp	r3, #4
 80013c4:	bf28      	it	cs
 80013c6:	2304      	movcs	r3, #4
 80013c8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80013ca:	69fb      	ldr	r3, [r7, #28]
 80013cc:	3304      	adds	r3, #4
 80013ce:	2b06      	cmp	r3, #6
 80013d0:	d902      	bls.n	80013d8 <NVIC_EncodePriority+0x30>
 80013d2:	69fb      	ldr	r3, [r7, #28]
 80013d4:	3b03      	subs	r3, #3
 80013d6:	e000      	b.n	80013da <NVIC_EncodePriority+0x32>
 80013d8:	2300      	movs	r3, #0
 80013da:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80013dc:	f04f 32ff 	mov.w	r2, #4294967295
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	fa02 f303 	lsl.w	r3, r2, r3
 80013e6:	43da      	mvns	r2, r3
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80013f0:	f04f 31ff 	mov.w	r1, #4294967295
 80013f4:	697b      	ldr	r3, [r7, #20]
 80013f6:	fa01 f303 	lsl.w	r3, r1, r3
 80013fa:	43d9      	mvns	r1, r3
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001400:	4313      	orrs	r3, r2
         );
}
 8001402:	4618      	mov	r0, r3
 8001404:	3724      	adds	r7, #36	@ 0x24
 8001406:	46bd      	mov	sp, r7
 8001408:	bc80      	pop	{r7}
 800140a:	4770      	bx	lr

0800140c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001414:	687b      	ldr	r3, [r7, #4]
 8001416:	3b01      	subs	r3, #1
 8001418:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800141c:	d301      	bcc.n	8001422 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800141e:	2301      	movs	r3, #1
 8001420:	e00f      	b.n	8001442 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001422:	4a0a      	ldr	r2, [pc, #40]	@ (800144c <SysTick_Config+0x40>)
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	3b01      	subs	r3, #1
 8001428:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800142a:	210f      	movs	r1, #15
 800142c:	f04f 30ff 	mov.w	r0, #4294967295
 8001430:	f7ff ff90 	bl	8001354 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001434:	4b05      	ldr	r3, [pc, #20]	@ (800144c <SysTick_Config+0x40>)
 8001436:	2200      	movs	r2, #0
 8001438:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800143a:	4b04      	ldr	r3, [pc, #16]	@ (800144c <SysTick_Config+0x40>)
 800143c:	2207      	movs	r2, #7
 800143e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001440:	2300      	movs	r3, #0
}
 8001442:	4618      	mov	r0, r3
 8001444:	3708      	adds	r7, #8
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
 800144a:	bf00      	nop
 800144c:	e000e010 	.word	0xe000e010

08001450 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001450:	b580      	push	{r7, lr}
 8001452:	b082      	sub	sp, #8
 8001454:	af00      	add	r7, sp, #0
 8001456:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001458:	6878      	ldr	r0, [r7, #4]
 800145a:	f7ff ff2d 	bl	80012b8 <__NVIC_SetPriorityGrouping>
}
 800145e:	bf00      	nop
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}

08001466 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001466:	b580      	push	{r7, lr}
 8001468:	b086      	sub	sp, #24
 800146a:	af00      	add	r7, sp, #0
 800146c:	4603      	mov	r3, r0
 800146e:	60b9      	str	r1, [r7, #8]
 8001470:	607a      	str	r2, [r7, #4]
 8001472:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001474:	2300      	movs	r3, #0
 8001476:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001478:	f7ff ff42 	bl	8001300 <__NVIC_GetPriorityGrouping>
 800147c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800147e:	687a      	ldr	r2, [r7, #4]
 8001480:	68b9      	ldr	r1, [r7, #8]
 8001482:	6978      	ldr	r0, [r7, #20]
 8001484:	f7ff ff90 	bl	80013a8 <NVIC_EncodePriority>
 8001488:	4602      	mov	r2, r0
 800148a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800148e:	4611      	mov	r1, r2
 8001490:	4618      	mov	r0, r3
 8001492:	f7ff ff5f 	bl	8001354 <__NVIC_SetPriority>
}
 8001496:	bf00      	nop
 8001498:	3718      	adds	r7, #24
 800149a:	46bd      	mov	sp, r7
 800149c:	bd80      	pop	{r7, pc}

0800149e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f2xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800149e:	b580      	push	{r7, lr}
 80014a0:	b082      	sub	sp, #8
 80014a2:	af00      	add	r7, sp, #0
 80014a4:	4603      	mov	r3, r0
 80014a6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014ac:	4618      	mov	r0, r3
 80014ae:	f7ff ff35 	bl	800131c <__NVIC_EnableIRQ>
}
 80014b2:	bf00      	nop
 80014b4:	3708      	adds	r7, #8
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}

080014ba <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80014ba:	b580      	push	{r7, lr}
 80014bc:	b082      	sub	sp, #8
 80014be:	af00      	add	r7, sp, #0
 80014c0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80014c2:	6878      	ldr	r0, [r7, #4]
 80014c4:	f7ff ffa2 	bl	800140c <SysTick_Config>
 80014c8:	4603      	mov	r3, r0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
	...

080014d4 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b088      	sub	sp, #32
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U, phyreg = 0U;
 80014dc:	2300      	movs	r3, #0
 80014de:	61fb      	str	r3, [r7, #28]
 80014e0:	2300      	movs	r3, #0
 80014e2:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000U;
 80014e4:	4ba3      	ldr	r3, [pc, #652]	@ (8001774 <HAL_ETH_Init+0x2a0>)
 80014e6:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0U;
 80014e8:	2300      	movs	r3, #0
 80014ea:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 80014ec:	2300      	movs	r3, #0
 80014ee:	613b      	str	r3, [r7, #16]

  /* Check the ETH peripheral state */
  if (heth == NULL)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d101      	bne.n	80014fa <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
 80014f8:	e173      	b.n	80017e2 <HAL_ETH_Init+0x30e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));

  if (heth->State == HAL_ETH_STATE_RESET)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001500:	b2db      	uxtb	r3, r3
 8001502:	2b00      	cmp	r3, #0
 8001504:	d106      	bne.n	8001514 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	2200      	movs	r2, #0
 800150a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff fba8 	bl	8000c64 <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001514:	2300      	movs	r3, #0
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	4b97      	ldr	r3, [pc, #604]	@ (8001778 <HAL_ETH_Init+0x2a4>)
 800151a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800151c:	4a96      	ldr	r2, [pc, #600]	@ (8001778 <HAL_ETH_Init+0x2a4>)
 800151e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001522:	6453      	str	r3, [r2, #68]	@ 0x44
 8001524:	4b94      	ldr	r3, [pc, #592]	@ (8001778 <HAL_ETH_Init+0x2a4>)
 8001526:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001528:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800152c:	60bb      	str	r3, [r7, #8]
 800152e:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8001530:	4b92      	ldr	r3, [pc, #584]	@ (800177c <HAL_ETH_Init+0x2a8>)
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	4a91      	ldr	r2, [pc, #580]	@ (800177c <HAL_ETH_Init+0x2a8>)
 8001536:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800153a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800153c:	4b8f      	ldr	r3, [pc, #572]	@ (800177c <HAL_ETH_Init+0x2a8>)
 800153e:	685a      	ldr	r2, [r3, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	6a1b      	ldr	r3, [r3, #32]
 8001544:	498d      	ldr	r1, [pc, #564]	@ (800177c <HAL_ETH_Init+0x2a8>)
 8001546:	4313      	orrs	r3, r2
 8001548:	604b      	str	r3, [r1, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	687a      	ldr	r2, [r7, #4]
 8001556:	6812      	ldr	r2, [r2, #0]
 8001558:	f043 0301 	orr.w	r3, r3, #1
 800155c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001560:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001562:	f7ff fe7b 	bl	800125c <HAL_GetTick>
 8001566:	6178      	str	r0, [r7, #20]

  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 8001568:	e011      	b.n	800158e <HAL_ETH_Init+0xba>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_SWRESET)
 800156a:	f7ff fe77 	bl	800125c <HAL_GetTick>
 800156e:	4602      	mov	r2, r0
 8001570:	697b      	ldr	r3, [r7, #20]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001578:	d909      	bls.n	800158e <HAL_ETH_Init+0xba>
    {
      heth->State = HAL_ETH_STATE_TIMEOUT;
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	2203      	movs	r2, #3
 800157e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	2200      	movs	r2, #0
 8001586:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are
         not available, please check your external PHY or the IO configuration */
      return HAL_TIMEOUT;
 800158a:	2303      	movs	r3, #3
 800158c:	e129      	b.n	80017e2 <HAL_ETH_Init+0x30e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f003 0301 	and.w	r3, r3, #1
 800159c:	2b00      	cmp	r3, #0
 800159e:	d1e4      	bne.n	800156a <HAL_ETH_Init+0x96>
    }
  }

  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = (heth->Instance)->MACMIIAR;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tmpreg1 &= ETH_MACMIIAR_CR_MASK;
 80015a8:	69fb      	ldr	r3, [r7, #28]
 80015aa:	f023 031c 	bic.w	r3, r3, #28
 80015ae:	61fb      	str	r3, [r7, #28]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 80015b0:	f002 fb3c 	bl	8003c2c <HAL_RCC_GetHCLKFreq>
 80015b4:	61b8      	str	r0, [r7, #24]

  /* Set CR bits depending on hclk value */
  if ((hclk >= 20000000U) && (hclk < 35000000U))
 80015b6:	69bb      	ldr	r3, [r7, #24]
 80015b8:	4a71      	ldr	r2, [pc, #452]	@ (8001780 <HAL_ETH_Init+0x2ac>)
 80015ba:	4293      	cmp	r3, r2
 80015bc:	d908      	bls.n	80015d0 <HAL_ETH_Init+0xfc>
 80015be:	69bb      	ldr	r3, [r7, #24]
 80015c0:	4a70      	ldr	r2, [pc, #448]	@ (8001784 <HAL_ETH_Init+0x2b0>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d804      	bhi.n	80015d0 <HAL_ETH_Init+0xfc>
  {
    /* CSR Clock Range between 20-35 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 80015c6:	69fb      	ldr	r3, [r7, #28]
 80015c8:	f043 0308 	orr.w	r3, r3, #8
 80015cc:	61fb      	str	r3, [r7, #28]
 80015ce:	e01a      	b.n	8001606 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 35000000U) && (hclk < 60000000U))
 80015d0:	69bb      	ldr	r3, [r7, #24]
 80015d2:	4a6c      	ldr	r2, [pc, #432]	@ (8001784 <HAL_ETH_Init+0x2b0>)
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d908      	bls.n	80015ea <HAL_ETH_Init+0x116>
 80015d8:	69bb      	ldr	r3, [r7, #24]
 80015da:	4a66      	ldr	r2, [pc, #408]	@ (8001774 <HAL_ETH_Init+0x2a0>)
 80015dc:	4293      	cmp	r3, r2
 80015de:	d204      	bcs.n	80015ea <HAL_ETH_Init+0x116>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 80015e0:	69fb      	ldr	r3, [r7, #28]
 80015e2:	f043 030c 	orr.w	r3, r3, #12
 80015e6:	61fb      	str	r3, [r7, #28]
 80015e8:	e00d      	b.n	8001606 <HAL_ETH_Init+0x132>
  }
  else if ((hclk >= 60000000U) && (hclk < 100000000U))
 80015ea:	69bb      	ldr	r3, [r7, #24]
 80015ec:	4a61      	ldr	r2, [pc, #388]	@ (8001774 <HAL_ETH_Init+0x2a0>)
 80015ee:	4293      	cmp	r3, r2
 80015f0:	d303      	bcc.n	80015fa <HAL_ETH_Init+0x126>
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	4a64      	ldr	r2, [pc, #400]	@ (8001788 <HAL_ETH_Init+0x2b4>)
 80015f6:	4293      	cmp	r3, r2
 80015f8:	d904      	bls.n	8001604 <HAL_ETH_Init+0x130>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }
  else /* ((hclk >= 100000000)&&(hclk < 120000000)) */
  {
    /* CSR Clock Range between 100-120 MHz */
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 80015fa:	69fb      	ldr	r3, [r7, #28]
 80015fc:	f043 0304 	orr.w	r3, r3, #4
 8001600:	61fb      	str	r3, [r7, #28]
 8001602:	e000      	b.n	8001606 <HAL_ETH_Init+0x132>
    tmpreg1 |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 8001604:	bf00      	nop
  }

  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tmpreg1;
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	69fa      	ldr	r2, [r7, #28]
 800160c:	611a      	str	r2, [r3, #16]

  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800160e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001612:	2100      	movs	r1, #0
 8001614:	6878      	ldr	r0, [r7, #4]
 8001616:	f000 f951 	bl	80018bc <HAL_ETH_WritePHYRegister>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d00b      	beq.n	8001638 <HAL_ETH_Init+0x164>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 8001620:	2301      	movs	r3, #1
 8001622:	613b      	str	r3, [r7, #16]

    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 8001624:	6939      	ldr	r1, [r7, #16]
 8001626:	6878      	ldr	r0, [r7, #4]
 8001628:	f000 f9ae 	bl	8001988 <ETH_MACDMAConfig>

    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	2201      	movs	r2, #1
 8001630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

    /* Return HAL_ERROR */
    return HAL_ERROR;
 8001634:	2301      	movs	r3, #1
 8001636:	e0d4      	b.n	80017e2 <HAL_ETH_Init+0x30e>
  }

  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 8001638:	20ff      	movs	r0, #255	@ 0xff
 800163a:	f7ff fe19 	bl	8001270 <HAL_Delay>

  if ((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	2b00      	cmp	r3, #0
 8001644:	f000 80a2 	beq.w	800178c <HAL_ETH_Init+0x2b8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8001648:	f7ff fe08 	bl	800125c <HAL_GetTick>
 800164c:	6178      	str	r0, [r7, #20]

    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800164e:	f107 030c 	add.w	r3, r7, #12
 8001652:	461a      	mov	r2, r3
 8001654:	2101      	movs	r1, #1
 8001656:	6878      	ldr	r0, [r7, #4]
 8001658:	f000 f8c8 	bl	80017ec <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_LINKED_STATE)
 800165c:	f7ff fdfe 	bl	800125c <HAL_GetTick>
 8001660:	4602      	mov	r2, r0
 8001662:	697b      	ldr	r3, [r7, #20]
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	f241 3288 	movw	r2, #5000	@ 0x1388
 800166a:	4293      	cmp	r3, r2
 800166c:	d90f      	bls.n	800168e <HAL_ETH_Init+0x1ba>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 8001672:	6939      	ldr	r1, [r7, #16]
 8001674:	6878      	ldr	r0, [r7, #4]
 8001676:	f000 f987 	bl	8001988 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	2200      	movs	r2, #0
 8001686:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 800168a:	2303      	movs	r3, #3
 800168c:	e0a9      	b.n	80017e2 <HAL_ETH_Init+0x30e>
      }
    }
    while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800168e:	68fb      	ldr	r3, [r7, #12]
 8001690:	f003 0304 	and.w	r3, r3, #4
 8001694:	2b00      	cmp	r3, #0
 8001696:	d0da      	beq.n	800164e <HAL_ETH_Init+0x17a>


    /* Enable Auto-Negotiation */
    if ((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 8001698:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800169c:	2100      	movs	r1, #0
 800169e:	6878      	ldr	r0, [r7, #4]
 80016a0:	f000 f90c 	bl	80018bc <HAL_ETH_WritePHYRegister>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d00b      	beq.n	80016c2 <HAL_ETH_Init+0x1ee>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80016ae:	6939      	ldr	r1, [r7, #16]
 80016b0:	6878      	ldr	r0, [r7, #4]
 80016b2:	f000 f969 	bl	8001988 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	2201      	movs	r2, #1
 80016ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80016be:	2301      	movs	r3, #1
 80016c0:	e08f      	b.n	80017e2 <HAL_ETH_Init+0x30e>
    }

    /* Get tick */
    tickstart = HAL_GetTick();
 80016c2:	f7ff fdcb 	bl	800125c <HAL_GetTick>
 80016c6:	6178      	str	r0, [r7, #20]

    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 80016c8:	f107 030c 	add.w	r3, r7, #12
 80016cc:	461a      	mov	r2, r3
 80016ce:	2101      	movs	r1, #1
 80016d0:	6878      	ldr	r0, [r7, #4]
 80016d2:	f000 f88b 	bl	80017ec <HAL_ETH_ReadPHYRegister>

      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 80016d6:	f7ff fdc1 	bl	800125c <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	697b      	ldr	r3, [r7, #20]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80016e4:	4293      	cmp	r3, r2
 80016e6:	d90f      	bls.n	8001708 <HAL_ETH_Init+0x234>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	613b      	str	r3, [r7, #16]

        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 80016ec:	6939      	ldr	r1, [r7, #16]
 80016ee:	6878      	ldr	r0, [r7, #4]
 80016f0:	f000 f94a 	bl	8001988 <ETH_MACDMAConfig>

        heth->State = HAL_ETH_STATE_READY;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	2201      	movs	r2, #1
 80016f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	2200      	movs	r2, #0
 8001700:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

        return HAL_TIMEOUT;
 8001704:	2303      	movs	r3, #3
 8001706:	e06c      	b.n	80017e2 <HAL_ETH_Init+0x30e>
      }

    }
    while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f003 0320 	and.w	r3, r3, #32
 800170e:	2b00      	cmp	r3, #0
 8001710:	d0da      	beq.n	80016c8 <HAL_ETH_Init+0x1f4>

    /* Read the result of the auto-negotiation */
    if ((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 8001712:	f107 030c 	add.w	r3, r7, #12
 8001716:	461a      	mov	r2, r3
 8001718:	2110      	movs	r1, #16
 800171a:	6878      	ldr	r0, [r7, #4]
 800171c:	f000 f866 	bl	80017ec <HAL_ETH_ReadPHYRegister>
 8001720:	4603      	mov	r3, r0
 8001722:	2b00      	cmp	r3, #0
 8001724:	d00b      	beq.n	800173e <HAL_ETH_Init+0x26a>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800172a:	6939      	ldr	r1, [r7, #16]
 800172c:	6878      	ldr	r0, [r7, #4]
 800172e:	f000 f92b 	bl	8001988 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	2201      	movs	r2, #1
 8001736:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 800173a:	2301      	movs	r3, #1
 800173c:	e051      	b.n	80017e2 <HAL_ETH_Init+0x30e>
    }

    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if ((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	f003 0304 	and.w	r3, r3, #4
 8001744:	2b00      	cmp	r3, #0
 8001746:	d004      	beq.n	8001752 <HAL_ETH_Init+0x27e>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800174e:	60da      	str	r2, [r3, #12]
 8001750:	e002      	b.n	8001758 <HAL_ETH_Init+0x284>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	2200      	movs	r2, #0
 8001756:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if ((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f003 0302 	and.w	r3, r3, #2
 800175e:	2b00      	cmp	r3, #0
 8001760:	d003      	beq.n	800176a <HAL_ETH_Init+0x296>
    {
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M;
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	2200      	movs	r2, #0
 8001766:	609a      	str	r2, [r3, #8]
 8001768:	e032      	b.n	80017d0 <HAL_ETH_Init+0x2fc>
    }
    else
    {
      /* Set Ethernet speed to 100M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_100M;
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001770:	609a      	str	r2, [r3, #8]
 8001772:	e02d      	b.n	80017d0 <HAL_ETH_Init+0x2fc>
 8001774:	03938700 	.word	0x03938700
 8001778:	40023800 	.word	0x40023800
 800177c:	40013800 	.word	0x40013800
 8001780:	01312cff 	.word	0x01312cff
 8001784:	02160ebf 	.word	0x02160ebf
 8001788:	05f5e0ff 	.word	0x05f5e0ff
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));

    /* Set MAC Speed and Duplex Mode */
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	08db      	lsrs	r3, r3, #3
 8001792:	b29a      	uxth	r2, r3
                                                 (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	689b      	ldr	r3, [r3, #8]
 8001798:	085b      	lsrs	r3, r3, #1
 800179a:	b29b      	uxth	r3, r3
    if (HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800179c:	4313      	orrs	r3, r2
 800179e:	b29b      	uxth	r3, r3
 80017a0:	461a      	mov	r2, r3
 80017a2:	2100      	movs	r1, #0
 80017a4:	6878      	ldr	r0, [r7, #4]
 80017a6:	f000 f889 	bl	80018bc <HAL_ETH_WritePHYRegister>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d00b      	beq.n	80017c8 <HAL_ETH_Init+0x2f4>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 80017b0:	2301      	movs	r3, #1
 80017b2:	613b      	str	r3, [r7, #16]

      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 80017b4:	6939      	ldr	r1, [r7, #16]
 80017b6:	6878      	ldr	r0, [r7, #4]
 80017b8:	f000 f8e6 	bl	8001988 <ETH_MACDMAConfig>

      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2201      	movs	r2, #1
 80017c0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Return HAL_ERROR */
      return HAL_ERROR;
 80017c4:	2301      	movs	r3, #1
 80017c6:	e00c      	b.n	80017e2 <HAL_ETH_Init+0x30e>
    }

    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 80017c8:	f640 70ff 	movw	r0, #4095	@ 0xfff
 80017cc:	f7ff fd50 	bl	8001270 <HAL_Delay>
  }

  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 80017d0:	6939      	ldr	r1, [r7, #16]
 80017d2:	6878      	ldr	r0, [r7, #4]
 80017d4:	f000 f8d8 	bl	8001988 <ETH_MACDMAConfig>

  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	2201      	movs	r2, #1
 80017dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3720      	adds	r7, #32
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}
 80017ea:	bf00      	nop

080017ec <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param  RegValue PHY register value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b086      	sub	sp, #24
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	60f8      	str	r0, [r7, #12]
 80017f4:	460b      	mov	r3, r1
 80017f6:	607a      	str	r2, [r7, #4]
 80017f8:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80017fa:	2300      	movs	r3, #0
 80017fc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80017fe:	2300      	movs	r3, #0
 8001800:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_RD)
 8001802:	68fb      	ldr	r3, [r7, #12]
 8001804:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8001808:	b2db      	uxtb	r3, r3
 800180a:	2b82      	cmp	r3, #130	@ 0x82
 800180c:	d101      	bne.n	8001812 <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800180e:	2302      	movs	r3, #2
 8001810:	e050      	b.n	80018b4 <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 8001812:	68fb      	ldr	r3, [r7, #12]
 8001814:	2282      	movs	r2, #130	@ 0x82
 8001816:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	691b      	ldr	r3, [r3, #16]
 8001820:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 8001822:	697b      	ldr	r3, [r7, #20]
 8001824:	f003 031c 	and.w	r3, r3, #28
 8001828:	617b      	str	r3, [r7, #20]

  /* Prepare the MII address register value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	8a1b      	ldrh	r3, [r3, #16]
 800182e:	02db      	lsls	r3, r3, #11
 8001830:	b29b      	uxth	r3, r3
 8001832:	697a      	ldr	r2, [r7, #20]
 8001834:	4313      	orrs	r3, r2
 8001836:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);                /* Set the PHY register address */
 8001838:	897b      	ldrh	r3, [r7, #10]
 800183a:	019b      	lsls	r3, r3, #6
 800183c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001840:	697a      	ldr	r2, [r7, #20]
 8001842:	4313      	orrs	r3, r2
 8001844:	617b      	str	r3, [r7, #20]
  tmpreg1 &= ~ETH_MACMIIAR_MW;                                            /* Set the read mode            */
 8001846:	697b      	ldr	r3, [r7, #20]
 8001848:	f023 0302 	bic.w	r3, r3, #2
 800184c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                             /* Set the MII Busy bit         */
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	f043 0301 	orr.w	r3, r3, #1
 8001854:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001856:	68fb      	ldr	r3, [r7, #12]
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	697a      	ldr	r2, [r7, #20]
 800185c:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 800185e:	f7ff fcfd 	bl	800125c <HAL_GetTick>
 8001862:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001864:	e015      	b.n	8001892 <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_READ_TO)
 8001866:	f7ff fcf9 	bl	800125c <HAL_GetTick>
 800186a:	4602      	mov	r2, r0
 800186c:	693b      	ldr	r3, [r7, #16]
 800186e:	1ad3      	subs	r3, r2, r3
 8001870:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001874:	d309      	bcc.n	800188a <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001876:	68fb      	ldr	r3, [r7, #12]
 8001878:	2201      	movs	r2, #1
 800187a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	2200      	movs	r2, #0
 8001882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e014      	b.n	80018b4 <HAL_ETH_ReadPHYRegister+0xc8>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	691b      	ldr	r3, [r3, #16]
 8001890:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	f003 0301 	and.w	r3, r3, #1
 8001898:	2b00      	cmp	r3, #0
 800189a:	d1e4      	bne.n	8001866 <HAL_ETH_ReadPHYRegister+0x7a>
  }

  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	695b      	ldr	r3, [r3, #20]
 80018a2:	b29b      	uxth	r3, r3
 80018a4:	461a      	mov	r2, r3
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	601a      	str	r2, [r3, #0]

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	2201      	movs	r2, #1
 80018ae:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 80018b2:	2300      	movs	r3, #0
}
 80018b4:	4618      	mov	r0, r3
 80018b6:	3718      	adds	r7, #24
 80018b8:	46bd      	mov	sp, r7
 80018ba:	bd80      	pop	{r7, pc}

080018bc <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	b086      	sub	sp, #24
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	60f8      	str	r0, [r7, #12]
 80018c4:	460b      	mov	r3, r1
 80018c6:	607a      	str	r2, [r7, #4]
 80018c8:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg1 = 0U;
 80018ca:	2300      	movs	r3, #0
 80018cc:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0U;
 80018ce:	2300      	movs	r3, #0
 80018d0:	613b      	str	r3, [r7, #16]

  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));

  /* Check the ETH peripheral state */
  if (heth->State == HAL_ETH_STATE_BUSY_WR)
 80018d2:	68fb      	ldr	r3, [r7, #12]
 80018d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80018d8:	b2db      	uxtb	r3, r3
 80018da:	2b42      	cmp	r3, #66	@ 0x42
 80018dc:	d101      	bne.n	80018e2 <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 80018de:	2302      	movs	r3, #2
 80018e0:	e04e      	b.n	8001980 <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	2242      	movs	r2, #66	@ 0x42
 80018e6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Get the ETHERNET MACMIIAR value */
  tmpreg1 = heth->Instance->MACMIIAR;
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	617b      	str	r3, [r7, #20]

  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg1 &= ~ETH_MACMIIAR_CR_MASK;
 80018f2:	697b      	ldr	r3, [r7, #20]
 80018f4:	f003 031c 	and.w	r3, r3, #28
 80018f8:	617b      	str	r3, [r7, #20]

  /* Prepare the MII register address value */
  tmpreg1 |= (((uint32_t)heth->Init.PhyAddress << 11U) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	8a1b      	ldrh	r3, [r3, #16]
 80018fe:	02db      	lsls	r3, r3, #11
 8001900:	b29b      	uxth	r3, r3
 8001902:	697a      	ldr	r2, [r7, #20]
 8001904:	4313      	orrs	r3, r2
 8001906:	617b      	str	r3, [r7, #20]
  tmpreg1 |= (((uint32_t)PHYReg << 6U) & ETH_MACMIIAR_MR);              /* Set the PHY register address */
 8001908:	897b      	ldrh	r3, [r7, #10]
 800190a:	019b      	lsls	r3, r3, #6
 800190c:	f403 63f8 	and.w	r3, r3, #1984	@ 0x7c0
 8001910:	697a      	ldr	r2, [r7, #20]
 8001912:	4313      	orrs	r3, r2
 8001914:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MW;                                           /* Set the write mode */
 8001916:	697b      	ldr	r3, [r7, #20]
 8001918:	f043 0302 	orr.w	r3, r3, #2
 800191c:	617b      	str	r3, [r7, #20]
  tmpreg1 |= ETH_MACMIIAR_MB;                                           /* Set the MII Busy bit */
 800191e:	697b      	ldr	r3, [r7, #20]
 8001920:	f043 0301 	orr.w	r3, r3, #1
 8001924:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	b29a      	uxth	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	615a      	str	r2, [r3, #20]

  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg1;
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	697a      	ldr	r2, [r7, #20]
 8001936:	611a      	str	r2, [r3, #16]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001938:	f7ff fc90 	bl	800125c <HAL_GetTick>
 800193c:	6138      	str	r0, [r7, #16]

  /* Check for the Busy flag */
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800193e:	e015      	b.n	800196c <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > PHY_WRITE_TO)
 8001940:	f7ff fc8c 	bl	800125c <HAL_GetTick>
 8001944:	4602      	mov	r2, r0
 8001946:	693b      	ldr	r3, [r7, #16]
 8001948:	1ad3      	subs	r3, r2, r3
 800194a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800194e:	d309      	bcc.n	8001964 <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State = HAL_ETH_STATE_READY;
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	2201      	movs	r2, #1
 8001954:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 8001958:	68fb      	ldr	r3, [r7, #12]
 800195a:	2200      	movs	r2, #0
 800195c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

      return HAL_TIMEOUT;
 8001960:	2303      	movs	r3, #3
 8001962:	e00d      	b.n	8001980 <HAL_ETH_WritePHYRegister+0xc4>
    }

    tmpreg1 = heth->Instance->MACMIIAR;
 8001964:	68fb      	ldr	r3, [r7, #12]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	617b      	str	r3, [r7, #20]
  while ((tmpreg1 & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800196c:	697b      	ldr	r3, [r7, #20]
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	2b00      	cmp	r3, #0
 8001974:	d1e4      	bne.n	8001940 <HAL_ETH_WritePHYRegister+0x84>
  }

  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	2201      	movs	r2, #1
 800197a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44

  /* Return function status */
  return HAL_OK;
 800197e:	2300      	movs	r3, #0
}
 8001980:	4618      	mov	r0, r3
 8001982:	3718      	adds	r7, #24
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b0b0      	sub	sp, #192	@ 0xc0
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
 8001990:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg1 = 0U;
 8001992:	2300      	movs	r3, #0
 8001994:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 8001998:	683b      	ldr	r3, [r7, #0]
 800199a:	2b00      	cmp	r3, #0
 800199c:	d007      	beq.n	80019ae <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80019a4:	60da      	str	r2, [r3, #12]

    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019ac:	609a      	str	r2, [r3, #8]
  }

  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 80019ae:	2300      	movs	r3, #0
 80019b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 80019b2:	2300      	movs	r3, #0
 80019b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 80019b6:	2300      	movs	r3, #0
 80019b8:	653b      	str	r3, [r7, #80]	@ 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 80019ba:	2300      	movs	r3, #0
 80019bc:	657b      	str	r3, [r7, #84]	@ 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 80019be:	2300      	movs	r3, #0
 80019c0:	65bb      	str	r3, [r7, #88]	@ 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 80019c2:	2300      	movs	r3, #0
 80019c4:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	69db      	ldr	r3, [r3, #28]
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	d103      	bne.n	80019d6 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 80019ce:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80019d2:	663b      	str	r3, [r7, #96]	@ 0x60
 80019d4:	e001      	b.n	80019da <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 80019d6:	2300      	movs	r3, #0
 80019d8:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 80019da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80019de:	667b      	str	r3, [r7, #100]	@ 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	66bb      	str	r3, [r7, #104]	@ 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80019e4:	2300      	movs	r3, #0
 80019e6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 80019e8:	2300      	movs	r3, #0
 80019ea:	673b      	str	r3, [r7, #112]	@ 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 80019ec:	2300      	movs	r3, #0
 80019ee:	677b      	str	r3, [r7, #116]	@ 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 80019f0:	2300      	movs	r3, #0
 80019f2:	67bb      	str	r3, [r7, #120]	@ 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 80019f4:	2340      	movs	r3, #64	@ 0x40
 80019f6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 80019f8:	2300      	movs	r3, #0
 80019fa:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 80019fe:	2300      	movs	r3, #0
 8001a00:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 8001a04:	2300      	movs	r3, #0
 8001a06:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 8001a10:	2300      	movs	r3, #0
 8001a12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  macinit.HashTableHigh = 0x0U;
 8001a16:	2300      	movs	r3, #0
 8001a18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  macinit.HashTableLow = 0x0U;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  macinit.PauseTime = 0x0U;
 8001a22:	2300      	movs	r3, #0
 8001a24:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 8001a28:	2380      	movs	r3, #128	@ 0x80
 8001a2a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 8001a34:	2300      	movs	r3, #0
 8001a36:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 8001a40:	2300      	movs	r3, #0
 8001a42:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 8001a46:	2300      	movs	r3, #0
 8001a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  macinit.VLANTagIdentifier = 0x0U;
 8001a4c:	2300      	movs	r3, #0
 8001a4e:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 8001a5c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001a60:	4baa      	ldr	r3, [pc, #680]	@ (8001d0c <ETH_MACDMAConfig+0x384>)
 8001a62:	4013      	ands	r3, r2
 8001a64:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a68:	6cba      	ldr	r2, [r7, #72]	@ 0x48
                        macinit.Jabber |
 8001a6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a6c:	431a      	orrs	r2, r3
                        macinit.InterFrameGap |
 8001a6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
                        macinit.Jabber |
 8001a70:	431a      	orrs	r2, r3
                        macinit.CarrierSense |
 8001a72:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
                        macinit.InterFrameGap |
 8001a74:	431a      	orrs	r2, r3
                        (heth->Init).Speed |
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	689b      	ldr	r3, [r3, #8]
                        macinit.CarrierSense |
 8001a7a:	431a      	orrs	r2, r3
                        macinit.ReceiveOwn |
 8001a7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
                        (heth->Init).Speed |
 8001a7e:	431a      	orrs	r2, r3
                        macinit.LoopbackMode |
 8001a80:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
                        macinit.ReceiveOwn |
 8001a82:	431a      	orrs	r2, r3
                        (heth->Init).DuplexMode |
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
                        macinit.LoopbackMode |
 8001a88:	431a      	orrs	r2, r3
                        macinit.ChecksumOffload |
 8001a8a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
                        (heth->Init).DuplexMode |
 8001a8c:	431a      	orrs	r2, r3
                        macinit.RetryTransmission |
 8001a8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
                        macinit.ChecksumOffload |
 8001a90:	431a      	orrs	r2, r3
                        macinit.AutomaticPadCRCStrip |
 8001a92:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
                        macinit.RetryTransmission |
 8001a94:	431a      	orrs	r2, r3
                        macinit.BackOffLimit |
 8001a96:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
                        macinit.AutomaticPadCRCStrip |
 8001a98:	431a      	orrs	r2, r3
                        macinit.DeferralCheck);
 8001a9a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
                        macinit.BackOffLimit |
 8001a9c:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(macinit.Watchdog |
 8001a9e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001ab0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001abc:	2001      	movs	r0, #1
 8001abe:	f7ff fbd7 	bl	8001270 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	681b      	ldr	r3, [r3, #0]
 8001ac6:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001aca:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001acc:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
                                        macinit.SourceAddrFilter |
 8001ace:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001ad0:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 8001ad2:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
                                        macinit.SourceAddrFilter |
 8001ad4:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception |
 8001ad6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
                                        macinit.PassControlFrames |
 8001ada:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 8001adc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
                                        macinit.BroadcastFramesReception |
 8001ae0:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 8001ae2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
                                        macinit.DestinationAddrFilter |
 8001ae6:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 8001ae8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
                                        macinit.PromiscuousMode |
 8001aec:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 8001af0:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 8001af8:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll |
 8001afa:	605a      	str	r2, [r3, #4]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFFR;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	685b      	ldr	r3, [r3, #4]
 8001b02:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b06:	2001      	movs	r0, #1
 8001b08:	f7ff fbb2 	bl	8001270 <HAL_Delay>
  (heth->Instance)->MACFFR = tmpreg1;
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b14:	605a      	str	r2, [r3, #4]

  /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
  /* Write to ETHERNET MACHTHR */
  (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8001b1e:	609a      	str	r2, [r3, #8]

  /* Write to ETHERNET MACHTLR */
  (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8001b28:	60da      	str	r2, [r3, #12]
  /*----------------------- ETHERNET MACFCR Configuration -------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	699b      	ldr	r3, [r3, #24]
 8001b30:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8001b34:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b38:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8001b3c:	4013      	ands	r3, r2
 8001b3e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
  /* Set the PLT bit according to ETH PauseLowThreshold value */
  /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
  /* Set the RFE bit according to ETH ReceiveFlowControl value */
  /* Set the TFE bit according to ETH TransmitFlowControl value */
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001b42:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001b46:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 8001b48:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001b4c:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 8001b4e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
                        macinit.ZeroQuantaPause |
 8001b52:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect |
 8001b54:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
                        macinit.PauseLowThreshold |
 8001b58:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 8001b5a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
                        macinit.UnicastPauseFrameDetect |
 8001b5e:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl);
 8001b60:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
                        macinit.ReceiveFlowControl |
 8001b64:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)((macinit.PauseTime << 16U) |
 8001b66:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b6a:	4313      	orrs	r3, r2
 8001b6c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b78:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	699b      	ldr	r3, [r3, #24]
 8001b80:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001b84:	2001      	movs	r0, #1
 8001b86:	f7ff fb73 	bl	8001270 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001b92:	619a      	str	r2, [r3, #24]

  /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
  /* Set the ETV bit according to ETH VLANTagComparison value */
  /* Set the VL bit according to ETH VLANTagIdentifier value */
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001b94:	f8d7 10b4 	ldr.w	r1, [r7, #180]	@ 0xb4
                                           macinit.VLANTagIdentifier);
 8001b98:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
  (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison |
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	430a      	orrs	r2, r1
 8001ba2:	61da      	str	r2, [r3, #28]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACVLANTR;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	69db      	ldr	r3, [r3, #28]
 8001baa:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f7ff fb5e 	bl	8001270 <HAL_Delay>
  (heth->Instance)->MACVLANTR = tmpreg1;
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001bbc:	61da      	str	r2, [r3, #28]

  /* Ethernet DMA default initialization ************************************/
  dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	60bb      	str	r3, [r7, #8]
  dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 8001bc2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bc6:	60fb      	str	r3, [r7, #12]
  dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	613b      	str	r3, [r7, #16]
  dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;
 8001bcc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001bd0:	617b      	str	r3, [r7, #20]
  dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	61bb      	str	r3, [r7, #24]
  dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	61fb      	str	r3, [r7, #28]
  dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	623b      	str	r3, [r7, #32]
  dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 8001bde:	2300      	movs	r3, #0
 8001be0:	627b      	str	r3, [r7, #36]	@ 0x24
  dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 8001be2:	2304      	movs	r3, #4
 8001be4:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 8001be6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 8001bec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001bf0:	633b      	str	r3, [r7, #48]	@ 0x30
  dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8001bf2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001bf6:	637b      	str	r3, [r7, #52]	@ 0x34
  dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8001bf8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001bfc:	63bb      	str	r3, [r7, #56]	@ 0x38
  dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 8001bfe:	2380      	movs	r3, #128	@ 0x80
 8001c00:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dmainit.DescriptorSkipLength = 0x0U;
 8001c02:	2300      	movs	r3, #0
 8001c04:	643b      	str	r3, [r7, #64]	@ 0x40
  dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8001c06:	2300      	movs	r3, #0
 8001c08:	647b      	str	r3, [r7, #68]	@ 0x44

  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c12:	699b      	ldr	r3, [r3, #24]
 8001c14:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8001c18:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c1c:	4b3c      	ldr	r3, [pc, #240]	@ (8001d10 <ETH_MACDMAConfig+0x388>)
 8001c1e:	4013      	ands	r3, r2
 8001c20:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  /* Set the TTC bit according to ETH TransmitThresholdControl value */
  /* Set the FEF bit according to ETH ForwardErrorFrames value */
  /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
  /* Set the RTC bit according to ETH ReceiveThresholdControl value */
  /* Set the OSF bit according to ETH SecondFrameOperate value */
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001c24:	68ba      	ldr	r2, [r7, #8]
                        dmainit.ReceiveStoreForward |
 8001c26:	68fb      	ldr	r3, [r7, #12]
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001c28:	431a      	orrs	r2, r3
                        dmainit.FlushReceivedFrame |
 8001c2a:	693b      	ldr	r3, [r7, #16]
                        dmainit.ReceiveStoreForward |
 8001c2c:	431a      	orrs	r2, r3
                        dmainit.TransmitStoreForward |
 8001c2e:	697b      	ldr	r3, [r7, #20]
                        dmainit.FlushReceivedFrame |
 8001c30:	431a      	orrs	r2, r3
                        dmainit.TransmitThresholdControl |
 8001c32:	69bb      	ldr	r3, [r7, #24]
                        dmainit.TransmitStoreForward |
 8001c34:	431a      	orrs	r2, r3
                        dmainit.ForwardErrorFrames |
 8001c36:	69fb      	ldr	r3, [r7, #28]
                        dmainit.TransmitThresholdControl |
 8001c38:	431a      	orrs	r2, r3
                        dmainit.ForwardUndersizedGoodFrames |
 8001c3a:	6a3b      	ldr	r3, [r7, #32]
                        dmainit.ForwardErrorFrames |
 8001c3c:	431a      	orrs	r2, r3
                        dmainit.ReceiveThresholdControl |
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                        dmainit.ForwardUndersizedGoodFrames |
 8001c40:	431a      	orrs	r2, r3
                        dmainit.SecondFrameOperate);
 8001c42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
                        dmainit.ReceiveThresholdControl |
 8001c44:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame |
 8001c46:	f8d7 20bc 	ldr.w	r2, [r7, #188]	@ 0xbc
 8001c4a:	4313      	orrs	r3, r2
 8001c4c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c58:	461a      	mov	r2, r3
 8001c5a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c5e:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c68:	699b      	ldr	r3, [r3, #24]
 8001c6a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001c6e:	2001      	movs	r0, #1
 8001c70:	f7ff fafe 	bl	8001270 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001c82:	6193      	str	r3, [r2, #24]
  /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
  /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
  /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
  /* Set the DSL bit according to ETH DesciptorSkipLength value */
  /* Set the PR and DA bits according to ETH DMAArbitration value */
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001c84:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
                                        dmainit.FixedBurst |
 8001c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001c88:	431a      	orrs	r2, r3
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001c8a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
                                        dmainit.FixedBurst |
 8001c8c:	431a      	orrs	r2, r3
                                        dmainit.TxDMABurstLength |
 8001c8e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
                                        dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 8001c90:	431a      	orrs	r2, r3
                                        dmainit.EnhancedDescriptorFormat |
 8001c92:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
                                        dmainit.TxDMABurstLength |
 8001c94:	431a      	orrs	r2, r3
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001c96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c98:	009b      	lsls	r3, r3, #2
                                        dmainit.EnhancedDescriptorFormat |
 8001c9a:	431a      	orrs	r2, r3
                                        dmainit.DMAArbitration |
 8001c9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
                                        (dmainit.DescriptorSkipLength << 2U) |
 8001c9e:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats |
 8001ca0:	687a      	ldr	r2, [r7, #4]
 8001ca2:	6812      	ldr	r2, [r2, #0]
 8001ca4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001ca8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cac:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8001cbc:	2001      	movs	r0, #1
 8001cbe:	f7ff fad7 	bl	8001270 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cca:	461a      	mov	r2, r3
 8001ccc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001cd0:	6013      	str	r3, [r2, #0]

  if ((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	2b01      	cmp	r3, #1
 8001cd8:	d10d      	bne.n	8001cf6 <ETH_MACDMAConfig+0x36e>
  {
    /* Enable the Ethernet Rx Interrupt */
    __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	687a      	ldr	r2, [r7, #4]
 8001ce6:	6812      	ldr	r2, [r2, #0]
 8001ce8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001cec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001cf0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001cf4:	61d3      	str	r3, [r2, #28]
  }

  /* Initialize MAC address in ethernet MAC */
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	695b      	ldr	r3, [r3, #20]
 8001cfa:	461a      	mov	r2, r3
 8001cfc:	2100      	movs	r1, #0
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f808 	bl	8001d14 <ETH_MACAddressConfig>
}
 8001d04:	bf00      	nop
 8001d06:	37c0      	adds	r7, #192	@ 0xc0
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	ff20810f 	.word	0xff20810f
 8001d10:	f8de3f23 	.word	0xf8de3f23

08001d14 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b087      	sub	sp, #28
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	60f8      	str	r0, [r7, #12]
 8001d1c:	60b9      	str	r1, [r7, #8]
 8001d1e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3305      	adds	r3, #5
 8001d24:	781b      	ldrb	r3, [r3, #0]
 8001d26:	021b      	lsls	r3, r3, #8
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	3204      	adds	r2, #4
 8001d2c:	7812      	ldrb	r2, [r2, #0]
 8001d2e:	4313      	orrs	r3, r2
 8001d30:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	4b10      	ldr	r3, [pc, #64]	@ (8001d78 <ETH_MACAddressConfig+0x64>)
 8001d36:	4413      	add	r3, r2
 8001d38:	461a      	mov	r2, r3
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3303      	adds	r3, #3
 8001d42:	781b      	ldrb	r3, [r3, #0]
 8001d44:	061a      	lsls	r2, r3, #24
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3302      	adds	r3, #2
 8001d4a:	781b      	ldrb	r3, [r3, #0]
 8001d4c:	041b      	lsls	r3, r3, #16
 8001d4e:	431a      	orrs	r2, r3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	3301      	adds	r3, #1
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	021b      	lsls	r3, r3, #8
 8001d58:	4313      	orrs	r3, r2
 8001d5a:	687a      	ldr	r2, [r7, #4]
 8001d5c:	7812      	ldrb	r2, [r2, #0]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8001d62:	68ba      	ldr	r2, [r7, #8]
 8001d64:	4b05      	ldr	r3, [pc, #20]	@ (8001d7c <ETH_MACAddressConfig+0x68>)
 8001d66:	4413      	add	r3, r2
 8001d68:	461a      	mov	r2, r3
 8001d6a:	697b      	ldr	r3, [r7, #20]
 8001d6c:	6013      	str	r3, [r2, #0]
}
 8001d6e:	bf00      	nop
 8001d70:	371c      	adds	r7, #28
 8001d72:	46bd      	mov	sp, r7
 8001d74:	bc80      	pop	{r7}
 8001d76:	4770      	bx	lr
 8001d78:	40028040 	.word	0x40028040
 8001d7c:	40028044 	.word	0x40028044

08001d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b087      	sub	sp, #28
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001d8e:	e16f      	b.n	8002070 <HAL_GPIO_Init+0x2f0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	2101      	movs	r1, #1
 8001d96:	697b      	ldr	r3, [r7, #20]
 8001d98:	fa01 f303 	lsl.w	r3, r1, r3
 8001d9c:	4013      	ands	r3, r2
 8001d9e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	f000 8161 	beq.w	800206a <HAL_GPIO_Init+0x2ea>
    {
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685b      	ldr	r3, [r3, #4]
 8001dac:	f003 0303 	and.w	r3, r3, #3
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d005      	beq.n	8001dc0 <HAL_GPIO_Init+0x40>
 8001db4:	683b      	ldr	r3, [r7, #0]
 8001db6:	685b      	ldr	r3, [r3, #4]
 8001db8:	f003 0303 	and.w	r3, r3, #3
 8001dbc:	2b02      	cmp	r3, #2
 8001dbe:	d130      	bne.n	8001e22 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	689b      	ldr	r3, [r3, #8]
 8001dc4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	2203      	movs	r2, #3
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	43db      	mvns	r3, r3
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	4013      	ands	r3, r2
 8001dd6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	68da      	ldr	r2, [r3, #12]
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	693a      	ldr	r2, [r7, #16]
 8001dee:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001df6:	2201      	movs	r2, #1
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfe:	43db      	mvns	r3, r3
 8001e00:	693a      	ldr	r2, [r7, #16]
 8001e02:	4013      	ands	r3, r2
 8001e04:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	091b      	lsrs	r3, r3, #4
 8001e0c:	f003 0201 	and.w	r2, r3, #1
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	fa02 f303 	lsl.w	r3, r2, r3
 8001e16:	693a      	ldr	r2, [r7, #16]
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	605a      	str	r2, [r3, #4]
      }
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	2b03      	cmp	r3, #3
 8001e2c:	d017      	beq.n	8001e5e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	005b      	lsls	r3, r3, #1
 8001e38:	2203      	movs	r2, #3
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	43db      	mvns	r3, r3
 8001e40:	693a      	ldr	r2, [r7, #16]
 8001e42:	4013      	ands	r3, r2
 8001e44:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001e46:	683b      	ldr	r3, [r7, #0]
 8001e48:	689a      	ldr	r2, [r3, #8]
 8001e4a:	697b      	ldr	r3, [r7, #20]
 8001e4c:	005b      	lsls	r3, r3, #1
 8001e4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e52:	693a      	ldr	r2, [r7, #16]
 8001e54:	4313      	orrs	r3, r2
 8001e56:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	693a      	ldr	r2, [r7, #16]
 8001e5c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	685b      	ldr	r3, [r3, #4]
 8001e62:	f003 0303 	and.w	r3, r3, #3
 8001e66:	2b02      	cmp	r3, #2
 8001e68:	d123      	bne.n	8001eb2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001e6a:	697b      	ldr	r3, [r7, #20]
 8001e6c:	08da      	lsrs	r2, r3, #3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	3208      	adds	r2, #8
 8001e72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f003 0307 	and.w	r3, r3, #7
 8001e7e:	009b      	lsls	r3, r3, #2
 8001e80:	220f      	movs	r2, #15
 8001e82:	fa02 f303 	lsl.w	r3, r2, r3
 8001e86:	43db      	mvns	r3, r3
 8001e88:	693a      	ldr	r2, [r7, #16]
 8001e8a:	4013      	ands	r3, r2
 8001e8c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001e8e:	683b      	ldr	r3, [r7, #0]
 8001e90:	691a      	ldr	r2, [r3, #16]
 8001e92:	697b      	ldr	r3, [r7, #20]
 8001e94:	f003 0307 	and.w	r3, r3, #7
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001ea4:	697b      	ldr	r3, [r7, #20]
 8001ea6:	08da      	lsrs	r2, r3, #3
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	3208      	adds	r2, #8
 8001eac:	6939      	ldr	r1, [r7, #16]
 8001eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001eb8:	697b      	ldr	r3, [r7, #20]
 8001eba:	005b      	lsls	r3, r3, #1
 8001ebc:	2203      	movs	r2, #3
 8001ebe:	fa02 f303 	lsl.w	r3, r2, r3
 8001ec2:	43db      	mvns	r3, r3
 8001ec4:	693a      	ldr	r2, [r7, #16]
 8001ec6:	4013      	ands	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f003 0203 	and.w	r2, r3, #3
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001ee6:	683b      	ldr	r3, [r7, #0]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	f000 80bb 	beq.w	800206a <HAL_GPIO_Init+0x2ea>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	60bb      	str	r3, [r7, #8]
 8001ef8:	4b64      	ldr	r3, [pc, #400]	@ (800208c <HAL_GPIO_Init+0x30c>)
 8001efa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001efc:	4a63      	ldr	r2, [pc, #396]	@ (800208c <HAL_GPIO_Init+0x30c>)
 8001efe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f02:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f04:	4b61      	ldr	r3, [pc, #388]	@ (800208c <HAL_GPIO_Init+0x30c>)
 8001f06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f0c:	60bb      	str	r3, [r7, #8]
 8001f0e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001f10:	4a5f      	ldr	r2, [pc, #380]	@ (8002090 <HAL_GPIO_Init+0x310>)
 8001f12:	697b      	ldr	r3, [r7, #20]
 8001f14:	089b      	lsrs	r3, r3, #2
 8001f16:	3302      	adds	r3, #2
 8001f18:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001f1c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	f003 0303 	and.w	r3, r3, #3
 8001f24:	009b      	lsls	r3, r3, #2
 8001f26:	220f      	movs	r2, #15
 8001f28:	fa02 f303 	lsl.w	r3, r2, r3
 8001f2c:	43db      	mvns	r3, r3
 8001f2e:	693a      	ldr	r2, [r7, #16]
 8001f30:	4013      	ands	r3, r2
 8001f32:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a57      	ldr	r2, [pc, #348]	@ (8002094 <HAL_GPIO_Init+0x314>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d031      	beq.n	8001fa0 <HAL_GPIO_Init+0x220>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a56      	ldr	r2, [pc, #344]	@ (8002098 <HAL_GPIO_Init+0x318>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d02b      	beq.n	8001f9c <HAL_GPIO_Init+0x21c>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	4a55      	ldr	r2, [pc, #340]	@ (800209c <HAL_GPIO_Init+0x31c>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d025      	beq.n	8001f98 <HAL_GPIO_Init+0x218>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	4a54      	ldr	r2, [pc, #336]	@ (80020a0 <HAL_GPIO_Init+0x320>)
 8001f50:	4293      	cmp	r3, r2
 8001f52:	d01f      	beq.n	8001f94 <HAL_GPIO_Init+0x214>
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	4a53      	ldr	r2, [pc, #332]	@ (80020a4 <HAL_GPIO_Init+0x324>)
 8001f58:	4293      	cmp	r3, r2
 8001f5a:	d019      	beq.n	8001f90 <HAL_GPIO_Init+0x210>
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	4a52      	ldr	r2, [pc, #328]	@ (80020a8 <HAL_GPIO_Init+0x328>)
 8001f60:	4293      	cmp	r3, r2
 8001f62:	d013      	beq.n	8001f8c <HAL_GPIO_Init+0x20c>
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	4a51      	ldr	r2, [pc, #324]	@ (80020ac <HAL_GPIO_Init+0x32c>)
 8001f68:	4293      	cmp	r3, r2
 8001f6a:	d00d      	beq.n	8001f88 <HAL_GPIO_Init+0x208>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	4a50      	ldr	r2, [pc, #320]	@ (80020b0 <HAL_GPIO_Init+0x330>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d007      	beq.n	8001f84 <HAL_GPIO_Init+0x204>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a4f      	ldr	r2, [pc, #316]	@ (80020b4 <HAL_GPIO_Init+0x334>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d101      	bne.n	8001f80 <HAL_GPIO_Init+0x200>
 8001f7c:	2308      	movs	r3, #8
 8001f7e:	e010      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f80:	2309      	movs	r3, #9
 8001f82:	e00e      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f84:	2307      	movs	r3, #7
 8001f86:	e00c      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f88:	2306      	movs	r3, #6
 8001f8a:	e00a      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f8c:	2305      	movs	r3, #5
 8001f8e:	e008      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f90:	2304      	movs	r3, #4
 8001f92:	e006      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f94:	2303      	movs	r3, #3
 8001f96:	e004      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f98:	2302      	movs	r3, #2
 8001f9a:	e002      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001f9c:	2301      	movs	r3, #1
 8001f9e:	e000      	b.n	8001fa2 <HAL_GPIO_Init+0x222>
 8001fa0:	2300      	movs	r3, #0
 8001fa2:	697a      	ldr	r2, [r7, #20]
 8001fa4:	f002 0203 	and.w	r2, r2, #3
 8001fa8:	0092      	lsls	r2, r2, #2
 8001faa:	4093      	lsls	r3, r2
 8001fac:	461a      	mov	r2, r3
 8001fae:	693b      	ldr	r3, [r7, #16]
 8001fb0:	4313      	orrs	r3, r2
 8001fb2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001fb4:	4936      	ldr	r1, [pc, #216]	@ (8002090 <HAL_GPIO_Init+0x310>)
 8001fb6:	697b      	ldr	r3, [r7, #20]
 8001fb8:	089b      	lsrs	r3, r3, #2
 8001fba:	3302      	adds	r3, #2
 8001fbc:	693a      	ldr	r2, [r7, #16]
 8001fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001fc2:	4b3d      	ldr	r3, [pc, #244]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	43db      	mvns	r3, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4013      	ands	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685b      	ldr	r3, [r3, #4]
 8001fd6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d003      	beq.n	8001fe6 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001fde:	693a      	ldr	r2, [r7, #16]
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	4313      	orrs	r3, r2
 8001fe4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001fe6:	4a34      	ldr	r2, [pc, #208]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8001fe8:	693b      	ldr	r3, [r7, #16]
 8001fea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001fec:	4b32      	ldr	r3, [pc, #200]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ff2:	68fb      	ldr	r3, [r7, #12]
 8001ff4:	43db      	mvns	r3, r3
 8001ff6:	693a      	ldr	r2, [r7, #16]
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	685b      	ldr	r3, [r3, #4]
 8002000:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002004:	2b00      	cmp	r3, #0
 8002006:	d003      	beq.n	8002010 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8002008:	693a      	ldr	r2, [r7, #16]
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	4313      	orrs	r3, r2
 800200e:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002010:	4a29      	ldr	r2, [pc, #164]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8002012:	693b      	ldr	r3, [r7, #16]
 8002014:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002016:	4b28      	ldr	r3, [pc, #160]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8002018:	685b      	ldr	r3, [r3, #4]
 800201a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	43db      	mvns	r3, r3
 8002020:	693a      	ldr	r2, [r7, #16]
 8002022:	4013      	ands	r3, r2
 8002024:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800202e:	2b00      	cmp	r3, #0
 8002030:	d003      	beq.n	800203a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002032:	693a      	ldr	r2, [r7, #16]
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	4313      	orrs	r3, r2
 8002038:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800203a:	4a1f      	ldr	r2, [pc, #124]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002040:	4b1d      	ldr	r3, [pc, #116]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	43db      	mvns	r3, r3
 800204a:	693a      	ldr	r2, [r7, #16]
 800204c:	4013      	ands	r3, r2
 800204e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	685b      	ldr	r3, [r3, #4]
 8002054:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d003      	beq.n	8002064 <HAL_GPIO_Init+0x2e4>
        {
          temp |= iocurrent;
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	68fb      	ldr	r3, [r7, #12]
 8002060:	4313      	orrs	r3, r2
 8002062:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002064:	4a14      	ldr	r2, [pc, #80]	@ (80020b8 <HAL_GPIO_Init+0x338>)
 8002066:	693b      	ldr	r3, [r7, #16]
 8002068:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	3301      	adds	r3, #1
 800206e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	fa22 f303 	lsr.w	r3, r2, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	f47f ae88 	bne.w	8001d90 <HAL_GPIO_Init+0x10>
  }
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	371c      	adds	r7, #28
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr
 800208c:	40023800 	.word	0x40023800
 8002090:	40013800 	.word	0x40013800
 8002094:	40020000 	.word	0x40020000
 8002098:	40020400 	.word	0x40020400
 800209c:	40020800 	.word	0x40020800
 80020a0:	40020c00 	.word	0x40020c00
 80020a4:	40021000 	.word	0x40021000
 80020a8:	40021400 	.word	0x40021400
 80020ac:	40021800 	.word	0x40021800
 80020b0:	40021c00 	.word	0x40021c00
 80020b4:	40022000 	.word	0x40022000
 80020b8:	40013c00 	.word	0x40013c00

080020bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80020bc:	b480      	push	{r7}
 80020be:	b083      	sub	sp, #12
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	460b      	mov	r3, r1
 80020c6:	807b      	strh	r3, [r7, #2]
 80020c8:	4613      	mov	r3, r2
 80020ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80020cc:	787b      	ldrb	r3, [r7, #1]
 80020ce:	2b00      	cmp	r3, #0
 80020d0:	d003      	beq.n	80020da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80020d2:	887a      	ldrh	r2, [r7, #2]
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80020d8:	e003      	b.n	80020e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80020da:	887b      	ldrh	r3, [r7, #2]
 80020dc:	041a      	lsls	r2, r3, #16
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	619a      	str	r2, [r3, #24]
}
 80020e2:	bf00      	nop
 80020e4:	370c      	adds	r7, #12
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bc80      	pop	{r7}
 80020ea:	4770      	bx	lr

080020ec <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b082      	sub	sp, #8
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	4603      	mov	r3, r0
 80020f4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80020f6:	4b08      	ldr	r3, [pc, #32]	@ (8002118 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80020f8:	695a      	ldr	r2, [r3, #20]
 80020fa:	88fb      	ldrh	r3, [r7, #6]
 80020fc:	4013      	ands	r3, r2
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d006      	beq.n	8002110 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002102:	4a05      	ldr	r2, [pc, #20]	@ (8002118 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002104:	88fb      	ldrh	r3, [r7, #6]
 8002106:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002108:	88fb      	ldrh	r3, [r7, #6]
 800210a:	4618      	mov	r0, r3
 800210c:	f000 f806 	bl	800211c <HAL_GPIO_EXTI_Callback>
  }
}
 8002110:	bf00      	nop
 8002112:	3708      	adds	r7, #8
 8002114:	46bd      	mov	sp, r7
 8002116:	bd80      	pop	{r7, pc}
 8002118:	40013c00 	.word	0x40013c00

0800211c <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800211c:	b480      	push	{r7}
 800211e:	b083      	sub	sp, #12
 8002120:	af00      	add	r7, sp, #0
 8002122:	4603      	mov	r3, r0
 8002124:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8002126:	bf00      	nop
 8002128:	370c      	adds	r7, #12
 800212a:	46bd      	mov	sp, r7
 800212c:	bc80      	pop	{r7}
 800212e:	4770      	bx	lr

08002130 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002130:	b580      	push	{r7, lr}
 8002132:	b084      	sub	sp, #16
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d101      	bne.n	8002142 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800213e:	2301      	movs	r3, #1
 8002140:	e12b      	b.n	800239a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002148:	b2db      	uxtb	r3, r3
 800214a:	2b00      	cmp	r3, #0
 800214c:	d106      	bne.n	800215c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002156:	6878      	ldr	r0, [r7, #4]
 8002158:	f7fe fe4a 	bl	8000df0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	2224      	movs	r2, #36	@ 0x24
 8002160:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0201 	bic.w	r2, r2, #1
 8002172:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	681a      	ldr	r2, [r3, #0]
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002182:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	681a      	ldr	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002192:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002194:	f001 fd54 	bl	8003c40 <HAL_RCC_GetPCLK1Freq>
 8002198:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	4a81      	ldr	r2, [pc, #516]	@ (80023a4 <HAL_I2C_Init+0x274>)
 80021a0:	4293      	cmp	r3, r2
 80021a2:	d807      	bhi.n	80021b4 <HAL_I2C_Init+0x84>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	4a80      	ldr	r2, [pc, #512]	@ (80023a8 <HAL_I2C_Init+0x278>)
 80021a8:	4293      	cmp	r3, r2
 80021aa:	bf94      	ite	ls
 80021ac:	2301      	movls	r3, #1
 80021ae:	2300      	movhi	r3, #0
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	e006      	b.n	80021c2 <HAL_I2C_Init+0x92>
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4a7d      	ldr	r2, [pc, #500]	@ (80023ac <HAL_I2C_Init+0x27c>)
 80021b8:	4293      	cmp	r3, r2
 80021ba:	bf94      	ite	ls
 80021bc:	2301      	movls	r3, #1
 80021be:	2300      	movhi	r3, #0
 80021c0:	b2db      	uxtb	r3, r3
 80021c2:	2b00      	cmp	r3, #0
 80021c4:	d001      	beq.n	80021ca <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80021c6:	2301      	movs	r3, #1
 80021c8:	e0e7      	b.n	800239a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4a78      	ldr	r2, [pc, #480]	@ (80023b0 <HAL_I2C_Init+0x280>)
 80021ce:	fba2 2303 	umull	r2, r3, r2, r3
 80021d2:	0c9b      	lsrs	r3, r3, #18
 80021d4:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
 80021dc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	68ba      	ldr	r2, [r7, #8]
 80021e6:	430a      	orrs	r2, r1
 80021e8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	685b      	ldr	r3, [r3, #4]
 80021f8:	4a6a      	ldr	r2, [pc, #424]	@ (80023a4 <HAL_I2C_Init+0x274>)
 80021fa:	4293      	cmp	r3, r2
 80021fc:	d802      	bhi.n	8002204 <HAL_I2C_Init+0xd4>
 80021fe:	68bb      	ldr	r3, [r7, #8]
 8002200:	3301      	adds	r3, #1
 8002202:	e009      	b.n	8002218 <HAL_I2C_Init+0xe8>
 8002204:	68bb      	ldr	r3, [r7, #8]
 8002206:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800220a:	fb02 f303 	mul.w	r3, r2, r3
 800220e:	4a69      	ldr	r2, [pc, #420]	@ (80023b4 <HAL_I2C_Init+0x284>)
 8002210:	fba2 2303 	umull	r2, r3, r2, r3
 8002214:	099b      	lsrs	r3, r3, #6
 8002216:	3301      	adds	r3, #1
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	6812      	ldr	r2, [r2, #0]
 800221c:	430b      	orrs	r3, r1
 800221e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800222a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	495c      	ldr	r1, [pc, #368]	@ (80023a4 <HAL_I2C_Init+0x274>)
 8002234:	428b      	cmp	r3, r1
 8002236:	d819      	bhi.n	800226c <HAL_I2C_Init+0x13c>
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	1e59      	subs	r1, r3, #1
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685b      	ldr	r3, [r3, #4]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	fbb1 f3f3 	udiv	r3, r1, r3
 8002246:	1c59      	adds	r1, r3, #1
 8002248:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800224c:	400b      	ands	r3, r1
 800224e:	2b00      	cmp	r3, #0
 8002250:	d00a      	beq.n	8002268 <HAL_I2C_Init+0x138>
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	1e59      	subs	r1, r3, #1
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	fbb1 f3f3 	udiv	r3, r1, r3
 8002260:	3301      	adds	r3, #1
 8002262:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002266:	e051      	b.n	800230c <HAL_I2C_Init+0x1dc>
 8002268:	2304      	movs	r3, #4
 800226a:	e04f      	b.n	800230c <HAL_I2C_Init+0x1dc>
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	689b      	ldr	r3, [r3, #8]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d111      	bne.n	8002298 <HAL_I2C_Init+0x168>
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	1e58      	subs	r0, r3, #1
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	6859      	ldr	r1, [r3, #4]
 800227c:	460b      	mov	r3, r1
 800227e:	005b      	lsls	r3, r3, #1
 8002280:	440b      	add	r3, r1
 8002282:	fbb0 f3f3 	udiv	r3, r0, r3
 8002286:	3301      	adds	r3, #1
 8002288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800228c:	2b00      	cmp	r3, #0
 800228e:	bf0c      	ite	eq
 8002290:	2301      	moveq	r3, #1
 8002292:	2300      	movne	r3, #0
 8002294:	b2db      	uxtb	r3, r3
 8002296:	e012      	b.n	80022be <HAL_I2C_Init+0x18e>
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	1e58      	subs	r0, r3, #1
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	6859      	ldr	r1, [r3, #4]
 80022a0:	460b      	mov	r3, r1
 80022a2:	009b      	lsls	r3, r3, #2
 80022a4:	440b      	add	r3, r1
 80022a6:	0099      	lsls	r1, r3, #2
 80022a8:	440b      	add	r3, r1
 80022aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80022ae:	3301      	adds	r3, #1
 80022b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	bf0c      	ite	eq
 80022b8:	2301      	moveq	r3, #1
 80022ba:	2300      	movne	r3, #0
 80022bc:	b2db      	uxtb	r3, r3
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d001      	beq.n	80022c6 <HAL_I2C_Init+0x196>
 80022c2:	2301      	movs	r3, #1
 80022c4:	e022      	b.n	800230c <HAL_I2C_Init+0x1dc>
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d10e      	bne.n	80022ec <HAL_I2C_Init+0x1bc>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	1e58      	subs	r0, r3, #1
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	6859      	ldr	r1, [r3, #4]
 80022d6:	460b      	mov	r3, r1
 80022d8:	005b      	lsls	r3, r3, #1
 80022da:	440b      	add	r3, r1
 80022dc:	fbb0 f3f3 	udiv	r3, r0, r3
 80022e0:	3301      	adds	r3, #1
 80022e2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80022e6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80022ea:	e00f      	b.n	800230c <HAL_I2C_Init+0x1dc>
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	1e58      	subs	r0, r3, #1
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	6859      	ldr	r1, [r3, #4]
 80022f4:	460b      	mov	r3, r1
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	440b      	add	r3, r1
 80022fa:	0099      	lsls	r1, r3, #2
 80022fc:	440b      	add	r3, r1
 80022fe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002302:	3301      	adds	r3, #1
 8002304:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002308:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800230c:	6879      	ldr	r1, [r7, #4]
 800230e:	6809      	ldr	r1, [r1, #0]
 8002310:	4313      	orrs	r3, r2
 8002312:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	69da      	ldr	r2, [r3, #28]
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a1b      	ldr	r3, [r3, #32]
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	430a      	orrs	r2, r1
 800232e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	689b      	ldr	r3, [r3, #8]
 8002336:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800233a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800233e:	687a      	ldr	r2, [r7, #4]
 8002340:	6911      	ldr	r1, [r2, #16]
 8002342:	687a      	ldr	r2, [r7, #4]
 8002344:	68d2      	ldr	r2, [r2, #12]
 8002346:	4311      	orrs	r1, r2
 8002348:	687a      	ldr	r2, [r7, #4]
 800234a:	6812      	ldr	r2, [r2, #0]
 800234c:	430b      	orrs	r3, r1
 800234e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	68db      	ldr	r3, [r3, #12]
 8002356:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	695a      	ldr	r2, [r3, #20]
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	699b      	ldr	r3, [r3, #24]
 8002362:	431a      	orrs	r2, r3
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	430a      	orrs	r2, r1
 800236a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	f042 0201 	orr.w	r2, r2, #1
 800237a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	2200      	movs	r2, #0
 8002380:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2220      	movs	r2, #32
 8002386:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2200      	movs	r2, #0
 8002394:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002398:	2300      	movs	r3, #0
}
 800239a:	4618      	mov	r0, r3
 800239c:	3710      	adds	r7, #16
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	000186a0 	.word	0x000186a0
 80023a8:	001e847f 	.word	0x001e847f
 80023ac:	003d08ff 	.word	0x003d08ff
 80023b0:	431bde83 	.word	0x431bde83
 80023b4:	10624dd3 	.word	0x10624dd3

080023b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	b088      	sub	sp, #32
 80023bc:	af02      	add	r7, sp, #8
 80023be:	60f8      	str	r0, [r7, #12]
 80023c0:	4608      	mov	r0, r1
 80023c2:	4611      	mov	r1, r2
 80023c4:	461a      	mov	r2, r3
 80023c6:	4603      	mov	r3, r0
 80023c8:	817b      	strh	r3, [r7, #10]
 80023ca:	460b      	mov	r3, r1
 80023cc:	813b      	strh	r3, [r7, #8]
 80023ce:	4613      	mov	r3, r2
 80023d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80023d2:	f7fe ff43 	bl	800125c <HAL_GetTick>
 80023d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	2b20      	cmp	r3, #32
 80023e2:	f040 80d9 	bne.w	8002598 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	2319      	movs	r3, #25
 80023ec:	2201      	movs	r2, #1
 80023ee:	496d      	ldr	r1, [pc, #436]	@ (80025a4 <HAL_I2C_Mem_Write+0x1ec>)
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 fc8b 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80023fc:	2302      	movs	r3, #2
 80023fe:	e0cc      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002406:	2b01      	cmp	r3, #1
 8002408:	d101      	bne.n	800240e <HAL_I2C_Mem_Write+0x56>
 800240a:	2302      	movs	r3, #2
 800240c:	e0c5      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	2201      	movs	r2, #1
 8002412:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0301 	and.w	r3, r3, #1
 8002420:	2b01      	cmp	r3, #1
 8002422:	d007      	beq.n	8002434 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	681a      	ldr	r2, [r3, #0]
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f042 0201 	orr.w	r2, r2, #1
 8002432:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002442:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2221      	movs	r2, #33	@ 0x21
 8002448:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2240      	movs	r2, #64	@ 0x40
 8002450:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	6a3a      	ldr	r2, [r7, #32]
 800245e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002464:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800246a:	b29a      	uxth	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	4a4d      	ldr	r2, [pc, #308]	@ (80025a8 <HAL_I2C_Mem_Write+0x1f0>)
 8002474:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002476:	88f8      	ldrh	r0, [r7, #6]
 8002478:	893a      	ldrh	r2, [r7, #8]
 800247a:	8979      	ldrh	r1, [r7, #10]
 800247c:	697b      	ldr	r3, [r7, #20]
 800247e:	9301      	str	r3, [sp, #4]
 8002480:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002482:	9300      	str	r3, [sp, #0]
 8002484:	4603      	mov	r3, r0
 8002486:	68f8      	ldr	r0, [r7, #12]
 8002488:	f000 fac2 	bl	8002a10 <I2C_RequestMemoryWrite>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d052      	beq.n	8002538 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002492:	2301      	movs	r3, #1
 8002494:	e081      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002496:	697a      	ldr	r2, [r7, #20]
 8002498:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800249a:	68f8      	ldr	r0, [r7, #12]
 800249c:	f000 fd50 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 80024a0:	4603      	mov	r3, r0
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d00d      	beq.n	80024c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024aa:	2b04      	cmp	r3, #4
 80024ac:	d107      	bne.n	80024be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	681a      	ldr	r2, [r3, #0]
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e06b      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c6:	781a      	ldrb	r2, [r3, #0]
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024d2:	1c5a      	adds	r2, r3, #1
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	3b01      	subs	r3, #1
 80024ec:	b29a      	uxth	r2, r3
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	695b      	ldr	r3, [r3, #20]
 80024f8:	f003 0304 	and.w	r3, r3, #4
 80024fc:	2b04      	cmp	r3, #4
 80024fe:	d11b      	bne.n	8002538 <HAL_I2C_Mem_Write+0x180>
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002504:	2b00      	cmp	r3, #0
 8002506:	d017      	beq.n	8002538 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800250c:	781a      	ldrb	r2, [r3, #0]
 800250e:	68fb      	ldr	r3, [r7, #12]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002518:	1c5a      	adds	r2, r3, #1
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002522:	3b01      	subs	r3, #1
 8002524:	b29a      	uxth	r2, r3
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800252a:	68fb      	ldr	r3, [r7, #12]
 800252c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800252e:	b29b      	uxth	r3, r3
 8002530:	3b01      	subs	r3, #1
 8002532:	b29a      	uxth	r2, r3
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800253c:	2b00      	cmp	r3, #0
 800253e:	d1aa      	bne.n	8002496 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002540:	697a      	ldr	r2, [r7, #20]
 8002542:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002544:	68f8      	ldr	r0, [r7, #12]
 8002546:	f000 fd43 	bl	8002fd0 <I2C_WaitOnBTFFlagUntilTimeout>
 800254a:	4603      	mov	r3, r0
 800254c:	2b00      	cmp	r3, #0
 800254e:	d00d      	beq.n	800256c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002554:	2b04      	cmp	r3, #4
 8002556:	d107      	bne.n	8002568 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	681a      	ldr	r2, [r3, #0]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002566:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002568:	2301      	movs	r3, #1
 800256a:	e016      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800256c:	68fb      	ldr	r3, [r7, #12]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	68fb      	ldr	r3, [r7, #12]
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800257a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2220      	movs	r2, #32
 8002580:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2200      	movs	r2, #0
 8002590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002594:	2300      	movs	r3, #0
 8002596:	e000      	b.n	800259a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002598:	2302      	movs	r3, #2
  }
}
 800259a:	4618      	mov	r0, r3
 800259c:	3718      	adds	r7, #24
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	00100002 	.word	0x00100002
 80025a8:	ffff0000 	.word	0xffff0000

080025ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b08c      	sub	sp, #48	@ 0x30
 80025b0:	af02      	add	r7, sp, #8
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	4608      	mov	r0, r1
 80025b6:	4611      	mov	r1, r2
 80025b8:	461a      	mov	r2, r3
 80025ba:	4603      	mov	r3, r0
 80025bc:	817b      	strh	r3, [r7, #10]
 80025be:	460b      	mov	r3, r1
 80025c0:	813b      	strh	r3, [r7, #8]
 80025c2:	4613      	mov	r3, r2
 80025c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80025c6:	f7fe fe49 	bl	800125c <HAL_GetTick>
 80025ca:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025d2:	b2db      	uxtb	r3, r3
 80025d4:	2b20      	cmp	r3, #32
 80025d6:	f040 8214 	bne.w	8002a02 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80025da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025dc:	9300      	str	r3, [sp, #0]
 80025de:	2319      	movs	r3, #25
 80025e0:	2201      	movs	r2, #1
 80025e2:	497b      	ldr	r1, [pc, #492]	@ (80027d0 <HAL_I2C_Mem_Read+0x224>)
 80025e4:	68f8      	ldr	r0, [r7, #12]
 80025e6:	f000 fb91 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 80025ea:	4603      	mov	r3, r0
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d001      	beq.n	80025f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80025f0:	2302      	movs	r3, #2
 80025f2:	e207      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d101      	bne.n	8002602 <HAL_I2C_Mem_Read+0x56>
 80025fe:	2302      	movs	r3, #2
 8002600:	e200      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2201      	movs	r2, #1
 8002606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f003 0301 	and.w	r3, r3, #1
 8002614:	2b01      	cmp	r3, #1
 8002616:	d007      	beq.n	8002628 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f042 0201 	orr.w	r2, r2, #1
 8002626:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	681a      	ldr	r2, [r3, #0]
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002636:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002638:	68fb      	ldr	r3, [r7, #12]
 800263a:	2222      	movs	r2, #34	@ 0x22
 800263c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	2240      	movs	r2, #64	@ 0x40
 8002644:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	2200      	movs	r2, #0
 800264c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002652:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002658:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800265e:	b29a      	uxth	r2, r3
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	4a5b      	ldr	r2, [pc, #364]	@ (80027d4 <HAL_I2C_Mem_Read+0x228>)
 8002668:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800266a:	88f8      	ldrh	r0, [r7, #6]
 800266c:	893a      	ldrh	r2, [r7, #8]
 800266e:	8979      	ldrh	r1, [r7, #10]
 8002670:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002672:	9301      	str	r3, [sp, #4]
 8002674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002676:	9300      	str	r3, [sp, #0]
 8002678:	4603      	mov	r3, r0
 800267a:	68f8      	ldr	r0, [r7, #12]
 800267c:	f000 fa5e 	bl	8002b3c <I2C_RequestMemoryRead>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d001      	beq.n	800268a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
 8002688:	e1bc      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800268e:	2b00      	cmp	r3, #0
 8002690:	d113      	bne.n	80026ba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002692:	2300      	movs	r3, #0
 8002694:	623b      	str	r3, [r7, #32]
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	695b      	ldr	r3, [r3, #20]
 800269c:	623b      	str	r3, [r7, #32]
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	699b      	ldr	r3, [r3, #24]
 80026a4:	623b      	str	r3, [r7, #32]
 80026a6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	e190      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026be:	2b01      	cmp	r3, #1
 80026c0:	d11b      	bne.n	80026fa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681a      	ldr	r2, [r3, #0]
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80026d0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80026d2:	2300      	movs	r3, #0
 80026d4:	61fb      	str	r3, [r7, #28]
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	695b      	ldr	r3, [r3, #20]
 80026dc:	61fb      	str	r3, [r7, #28]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	699b      	ldr	r3, [r3, #24]
 80026e4:	61fb      	str	r3, [r7, #28]
 80026e6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	68fb      	ldr	r3, [r7, #12]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80026f6:	601a      	str	r2, [r3, #0]
 80026f8:	e170      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80026fe:	2b02      	cmp	r3, #2
 8002700:	d11b      	bne.n	800273a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002710:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	681a      	ldr	r2, [r3, #0]
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002720:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002722:	2300      	movs	r3, #0
 8002724:	61bb      	str	r3, [r7, #24]
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	695b      	ldr	r3, [r3, #20]
 800272c:	61bb      	str	r3, [r7, #24]
 800272e:	68fb      	ldr	r3, [r7, #12]
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	61bb      	str	r3, [r7, #24]
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	e150      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800273a:	2300      	movs	r3, #0
 800273c:	617b      	str	r3, [r7, #20]
 800273e:	68fb      	ldr	r3, [r7, #12]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	695b      	ldr	r3, [r3, #20]
 8002744:	617b      	str	r3, [r7, #20]
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	617b      	str	r3, [r7, #20]
 800274e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002750:	e144      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002756:	2b03      	cmp	r3, #3
 8002758:	f200 80f1 	bhi.w	800293e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002760:	2b01      	cmp	r3, #1
 8002762:	d123      	bne.n	80027ac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002764:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002766:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002768:	68f8      	ldr	r0, [r7, #12]
 800276a:	f000 fc79 	bl	8003060 <I2C_WaitOnRXNEFlagUntilTimeout>
 800276e:	4603      	mov	r3, r0
 8002770:	2b00      	cmp	r3, #0
 8002772:	d001      	beq.n	8002778 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8002774:	2301      	movs	r3, #1
 8002776:	e145      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	691a      	ldr	r2, [r3, #16]
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002782:	b2d2      	uxtb	r2, r2
 8002784:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800278a:	1c5a      	adds	r2, r3, #1
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002794:	3b01      	subs	r3, #1
 8002796:	b29a      	uxth	r2, r3
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80027a0:	b29b      	uxth	r3, r3
 80027a2:	3b01      	subs	r3, #1
 80027a4:	b29a      	uxth	r2, r3
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80027aa:	e117      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d14e      	bne.n	8002852 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80027b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80027ba:	2200      	movs	r2, #0
 80027bc:	4906      	ldr	r1, [pc, #24]	@ (80027d8 <HAL_I2C_Mem_Read+0x22c>)
 80027be:	68f8      	ldr	r0, [r7, #12]
 80027c0:	f000 faa4 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 80027c4:	4603      	mov	r3, r0
 80027c6:	2b00      	cmp	r3, #0
 80027c8:	d008      	beq.n	80027dc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80027ca:	2301      	movs	r3, #1
 80027cc:	e11a      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
 80027ce:	bf00      	nop
 80027d0:	00100002 	.word	0x00100002
 80027d4:	ffff0000 	.word	0xffff0000
 80027d8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	691a      	ldr	r2, [r3, #16]
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027f6:	b2d2      	uxtb	r2, r2
 80027f8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027fe:	1c5a      	adds	r2, r3, #1
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002808:	3b01      	subs	r3, #1
 800280a:	b29a      	uxth	r2, r3
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002814:	b29b      	uxth	r3, r3
 8002816:	3b01      	subs	r3, #1
 8002818:	b29a      	uxth	r2, r3
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	691a      	ldr	r2, [r3, #16]
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	1c5a      	adds	r2, r3, #1
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800283a:	3b01      	subs	r3, #1
 800283c:	b29a      	uxth	r2, r3
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002846:	b29b      	uxth	r3, r3
 8002848:	3b01      	subs	r3, #1
 800284a:	b29a      	uxth	r2, r3
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002850:	e0c4      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002858:	2200      	movs	r2, #0
 800285a:	496c      	ldr	r1, [pc, #432]	@ (8002a0c <HAL_I2C_Mem_Read+0x460>)
 800285c:	68f8      	ldr	r0, [r7, #12]
 800285e:	f000 fa55 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 8002862:	4603      	mov	r3, r0
 8002864:	2b00      	cmp	r3, #0
 8002866:	d001      	beq.n	800286c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8002868:	2301      	movs	r3, #1
 800286a:	e0cb      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800287a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	691a      	ldr	r2, [r3, #16]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002886:	b2d2      	uxtb	r2, r2
 8002888:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800288e:	1c5a      	adds	r2, r3, #1
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002898:	3b01      	subs	r3, #1
 800289a:	b29a      	uxth	r2, r3
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80028a4:	b29b      	uxth	r3, r3
 80028a6:	3b01      	subs	r3, #1
 80028a8:	b29a      	uxth	r2, r3
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80028ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b0:	9300      	str	r3, [sp, #0]
 80028b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028b4:	2200      	movs	r2, #0
 80028b6:	4955      	ldr	r1, [pc, #340]	@ (8002a0c <HAL_I2C_Mem_Read+0x460>)
 80028b8:	68f8      	ldr	r0, [r7, #12]
 80028ba:	f000 fa27 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 80028be:	4603      	mov	r3, r0
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d001      	beq.n	80028c8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e09d      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028d6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	691a      	ldr	r2, [r3, #16]
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	b2d2      	uxtb	r2, r2
 80028e4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028ea:	1c5a      	adds	r2, r3, #1
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002900:	b29b      	uxth	r3, r3
 8002902:	3b01      	subs	r3, #1
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	691a      	ldr	r2, [r3, #16]
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291c:	1c5a      	adds	r2, r3, #1
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002926:	3b01      	subs	r3, #1
 8002928:	b29a      	uxth	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800292e:	68fb      	ldr	r3, [r7, #12]
 8002930:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002932:	b29b      	uxth	r3, r3
 8002934:	3b01      	subs	r3, #1
 8002936:	b29a      	uxth	r2, r3
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800293c:	e04e      	b.n	80029dc <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800293e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002940:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 fb8c 	bl	8003060 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e058      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	691a      	ldr	r2, [r3, #16]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800295c:	b2d2      	uxtb	r2, r2
 800295e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002964:	1c5a      	adds	r2, r3, #1
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800296e:	3b01      	subs	r3, #1
 8002970:	b29a      	uxth	r2, r3
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800297a:	b29b      	uxth	r3, r3
 800297c:	3b01      	subs	r3, #1
 800297e:	b29a      	uxth	r2, r3
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	695b      	ldr	r3, [r3, #20]
 800298a:	f003 0304 	and.w	r3, r3, #4
 800298e:	2b04      	cmp	r3, #4
 8002990:	d124      	bne.n	80029dc <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002996:	2b03      	cmp	r3, #3
 8002998:	d107      	bne.n	80029aa <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029a8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	691a      	ldr	r2, [r3, #16]
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b4:	b2d2      	uxtb	r2, r2
 80029b6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029bc:	1c5a      	adds	r2, r3, #1
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029c6:	3b01      	subs	r3, #1
 80029c8:	b29a      	uxth	r2, r3
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80029d2:	b29b      	uxth	r3, r3
 80029d4:	3b01      	subs	r3, #1
 80029d6:	b29a      	uxth	r2, r3
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	f47f aeb6 	bne.w	8002752 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2220      	movs	r2, #32
 80029ea:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	2200      	movs	r2, #0
 80029f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029fe:	2300      	movs	r3, #0
 8002a00:	e000      	b.n	8002a04 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002a02:	2302      	movs	r3, #2
  }
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	3728      	adds	r7, #40	@ 0x28
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	bd80      	pop	{r7, pc}
 8002a0c:	00010004 	.word	0x00010004

08002a10 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b088      	sub	sp, #32
 8002a14:	af02      	add	r7, sp, #8
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	4608      	mov	r0, r1
 8002a1a:	4611      	mov	r1, r2
 8002a1c:	461a      	mov	r2, r3
 8002a1e:	4603      	mov	r3, r0
 8002a20:	817b      	strh	r3, [r7, #10]
 8002a22:	460b      	mov	r3, r1
 8002a24:	813b      	strh	r3, [r7, #8]
 8002a26:	4613      	mov	r3, r2
 8002a28:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002a2a:	68fb      	ldr	r3, [r7, #12]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681a      	ldr	r2, [r3, #0]
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002a38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a3c:	9300      	str	r3, [sp, #0]
 8002a3e:	6a3b      	ldr	r3, [r7, #32]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002a46:	68f8      	ldr	r0, [r7, #12]
 8002a48:	f000 f960 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d00d      	beq.n	8002a6e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002a60:	d103      	bne.n	8002a6a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002a62:	68fb      	ldr	r3, [r7, #12]
 8002a64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002a68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002a6a:	2303      	movs	r3, #3
 8002a6c:	e05f      	b.n	8002b2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002a6e:	897b      	ldrh	r3, [r7, #10]
 8002a70:	b2db      	uxtb	r3, r3
 8002a72:	461a      	mov	r2, r3
 8002a74:	68fb      	ldr	r3, [r7, #12]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002a7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a80:	6a3a      	ldr	r2, [r7, #32]
 8002a82:	492d      	ldr	r1, [pc, #180]	@ (8002b38 <I2C_RequestMemoryWrite+0x128>)
 8002a84:	68f8      	ldr	r0, [r7, #12]
 8002a86:	f000 f9bb 	bl	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002a8a:	4603      	mov	r3, r0
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d001      	beq.n	8002a94 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e04c      	b.n	8002b2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002a94:	2300      	movs	r3, #0
 8002a96:	617b      	str	r3, [r7, #20]
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	617b      	str	r3, [r7, #20]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	699b      	ldr	r3, [r3, #24]
 8002aa6:	617b      	str	r3, [r7, #20]
 8002aa8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002aaa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002aac:	6a39      	ldr	r1, [r7, #32]
 8002aae:	68f8      	ldr	r0, [r7, #12]
 8002ab0:	f000 fa46 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8002ab4:	4603      	mov	r3, r0
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d00d      	beq.n	8002ad6 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002abe:	2b04      	cmp	r3, #4
 8002ac0:	d107      	bne.n	8002ad2 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	681a      	ldr	r2, [r3, #0]
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ad0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e02b      	b.n	8002b2e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002ad6:	88fb      	ldrh	r3, [r7, #6]
 8002ad8:	2b01      	cmp	r3, #1
 8002ada:	d105      	bne.n	8002ae8 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002adc:	893b      	ldrh	r3, [r7, #8]
 8002ade:	b2da      	uxtb	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	611a      	str	r2, [r3, #16]
 8002ae6:	e021      	b.n	8002b2c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002ae8:	893b      	ldrh	r3, [r7, #8]
 8002aea:	0a1b      	lsrs	r3, r3, #8
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002af8:	6a39      	ldr	r1, [r7, #32]
 8002afa:	68f8      	ldr	r0, [r7, #12]
 8002afc:	f000 fa20 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8002b00:	4603      	mov	r3, r0
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d00d      	beq.n	8002b22 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b0a:	2b04      	cmp	r3, #4
 8002b0c:	d107      	bne.n	8002b1e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	681a      	ldr	r2, [r3, #0]
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e005      	b.n	8002b2e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002b22:	893b      	ldrh	r3, [r7, #8]
 8002b24:	b2da      	uxtb	r2, r3
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8002b2c:	2300      	movs	r3, #0
}
 8002b2e:	4618      	mov	r0, r3
 8002b30:	3718      	adds	r7, #24
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bd80      	pop	{r7, pc}
 8002b36:	bf00      	nop
 8002b38:	00010002 	.word	0x00010002

08002b3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b088      	sub	sp, #32
 8002b40:	af02      	add	r7, sp, #8
 8002b42:	60f8      	str	r0, [r7, #12]
 8002b44:	4608      	mov	r0, r1
 8002b46:	4611      	mov	r1, r2
 8002b48:	461a      	mov	r2, r3
 8002b4a:	4603      	mov	r3, r0
 8002b4c:	817b      	strh	r3, [r7, #10]
 8002b4e:	460b      	mov	r3, r1
 8002b50:	813b      	strh	r3, [r7, #8]
 8002b52:	4613      	mov	r3, r2
 8002b54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	681a      	ldr	r2, [r3, #0]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002b76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b78:	9300      	str	r3, [sp, #0]
 8002b7a:	6a3b      	ldr	r3, [r7, #32]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002b82:	68f8      	ldr	r0, [r7, #12]
 8002b84:	f000 f8c2 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00d      	beq.n	8002baa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b98:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b9c:	d103      	bne.n	8002ba6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002ba4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002ba6:	2303      	movs	r3, #3
 8002ba8:	e0aa      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002baa:	897b      	ldrh	r3, [r7, #10]
 8002bac:	b2db      	uxtb	r3, r3
 8002bae:	461a      	mov	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002bb8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002bba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bbc:	6a3a      	ldr	r2, [r7, #32]
 8002bbe:	4952      	ldr	r1, [pc, #328]	@ (8002d08 <I2C_RequestMemoryRead+0x1cc>)
 8002bc0:	68f8      	ldr	r0, [r7, #12]
 8002bc2:	f000 f91d 	bl	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	d001      	beq.n	8002bd0 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8002bcc:	2301      	movs	r3, #1
 8002bce:	e097      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bd0:	2300      	movs	r3, #0
 8002bd2:	617b      	str	r3, [r7, #20]
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	695b      	ldr	r3, [r3, #20]
 8002bda:	617b      	str	r3, [r7, #20]
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	699b      	ldr	r3, [r3, #24]
 8002be2:	617b      	str	r3, [r7, #20]
 8002be4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002be6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002be8:	6a39      	ldr	r1, [r7, #32]
 8002bea:	68f8      	ldr	r0, [r7, #12]
 8002bec:	f000 f9a8 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8002bf0:	4603      	mov	r3, r0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d00d      	beq.n	8002c12 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bfa:	2b04      	cmp	r3, #4
 8002bfc:	d107      	bne.n	8002c0e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c0c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c0e:	2301      	movs	r3, #1
 8002c10:	e076      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c12:	88fb      	ldrh	r3, [r7, #6]
 8002c14:	2b01      	cmp	r3, #1
 8002c16:	d105      	bne.n	8002c24 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c18:	893b      	ldrh	r3, [r7, #8]
 8002c1a:	b2da      	uxtb	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	611a      	str	r2, [r3, #16]
 8002c22:	e021      	b.n	8002c68 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002c24:	893b      	ldrh	r3, [r7, #8]
 8002c26:	0a1b      	lsrs	r3, r3, #8
 8002c28:	b29b      	uxth	r3, r3
 8002c2a:	b2da      	uxtb	r2, r3
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c34:	6a39      	ldr	r1, [r7, #32]
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 f982 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00d      	beq.n	8002c5e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d107      	bne.n	8002c5a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	681a      	ldr	r2, [r3, #0]
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c58:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e050      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002c5e:	893b      	ldrh	r3, [r7, #8]
 8002c60:	b2da      	uxtb	r2, r3
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c6a:	6a39      	ldr	r1, [r7, #32]
 8002c6c:	68f8      	ldr	r0, [r7, #12]
 8002c6e:	f000 f967 	bl	8002f40 <I2C_WaitOnTXEFlagUntilTimeout>
 8002c72:	4603      	mov	r3, r0
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d00d      	beq.n	8002c94 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c7c:	2b04      	cmp	r3, #4
 8002c7e:	d107      	bne.n	8002c90 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681a      	ldr	r2, [r3, #0]
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c8e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e035      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	681a      	ldr	r2, [r3, #0]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002ca2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002ca4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ca6:	9300      	str	r3, [sp, #0]
 8002ca8:	6a3b      	ldr	r3, [r7, #32]
 8002caa:	2200      	movs	r2, #0
 8002cac:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002cb0:	68f8      	ldr	r0, [r7, #12]
 8002cb2:	f000 f82b 	bl	8002d0c <I2C_WaitOnFlagUntilTimeout>
 8002cb6:	4603      	mov	r3, r0
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d00d      	beq.n	8002cd8 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002cc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cca:	d103      	bne.n	8002cd4 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cd2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e013      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002cd8:	897b      	ldrh	r3, [r7, #10]
 8002cda:	b2db      	uxtb	r3, r3
 8002cdc:	f043 0301 	orr.w	r3, r3, #1
 8002ce0:	b2da      	uxtb	r2, r3
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002ce8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cea:	6a3a      	ldr	r2, [r7, #32]
 8002cec:	4906      	ldr	r1, [pc, #24]	@ (8002d08 <I2C_RequestMemoryRead+0x1cc>)
 8002cee:	68f8      	ldr	r0, [r7, #12]
 8002cf0:	f000 f886 	bl	8002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002cf4:	4603      	mov	r3, r0
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d001      	beq.n	8002cfe <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e000      	b.n	8002d00 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8002cfe:	2300      	movs	r3, #0
}
 8002d00:	4618      	mov	r0, r3
 8002d02:	3718      	adds	r7, #24
 8002d04:	46bd      	mov	sp, r7
 8002d06:	bd80      	pop	{r7, pc}
 8002d08:	00010002 	.word	0x00010002

08002d0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b084      	sub	sp, #16
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	60f8      	str	r0, [r7, #12]
 8002d14:	60b9      	str	r1, [r7, #8]
 8002d16:	603b      	str	r3, [r7, #0]
 8002d18:	4613      	mov	r3, r2
 8002d1a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002d1c:	e048      	b.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002d24:	d044      	beq.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002d26:	f7fe fa99 	bl	800125c <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	69bb      	ldr	r3, [r7, #24]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	683a      	ldr	r2, [r7, #0]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d302      	bcc.n	8002d3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002d36:	683b      	ldr	r3, [r7, #0]
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d139      	bne.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002d3c:	68bb      	ldr	r3, [r7, #8]
 8002d3e:	0c1b      	lsrs	r3, r3, #16
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d10d      	bne.n	8002d62 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	695b      	ldr	r3, [r3, #20]
 8002d4c:	43da      	mvns	r2, r3
 8002d4e:	68bb      	ldr	r3, [r7, #8]
 8002d50:	4013      	ands	r3, r2
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	bf0c      	ite	eq
 8002d58:	2301      	moveq	r3, #1
 8002d5a:	2300      	movne	r3, #0
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	461a      	mov	r2, r3
 8002d60:	e00c      	b.n	8002d7c <I2C_WaitOnFlagUntilTimeout+0x70>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	699b      	ldr	r3, [r3, #24]
 8002d68:	43da      	mvns	r2, r3
 8002d6a:	68bb      	ldr	r3, [r7, #8]
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	bf0c      	ite	eq
 8002d74:	2301      	moveq	r3, #1
 8002d76:	2300      	movne	r3, #0
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	461a      	mov	r2, r3
 8002d7c:	79fb      	ldrb	r3, [r7, #7]
 8002d7e:	429a      	cmp	r2, r3
 8002d80:	d116      	bne.n	8002db0 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	2200      	movs	r2, #0
 8002d86:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9c:	f043 0220 	orr.w	r2, r3, #32
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e023      	b.n	8002df8 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002db0:	68bb      	ldr	r3, [r7, #8]
 8002db2:	0c1b      	lsrs	r3, r3, #16
 8002db4:	b2db      	uxtb	r3, r3
 8002db6:	2b01      	cmp	r3, #1
 8002db8:	d10d      	bne.n	8002dd6 <I2C_WaitOnFlagUntilTimeout+0xca>
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	695b      	ldr	r3, [r3, #20]
 8002dc0:	43da      	mvns	r2, r3
 8002dc2:	68bb      	ldr	r3, [r7, #8]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	bf0c      	ite	eq
 8002dcc:	2301      	moveq	r3, #1
 8002dce:	2300      	movne	r3, #0
 8002dd0:	b2db      	uxtb	r3, r3
 8002dd2:	461a      	mov	r2, r3
 8002dd4:	e00c      	b.n	8002df0 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	43da      	mvns	r2, r3
 8002dde:	68bb      	ldr	r3, [r7, #8]
 8002de0:	4013      	ands	r3, r2
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	2b00      	cmp	r3, #0
 8002de6:	bf0c      	ite	eq
 8002de8:	2301      	moveq	r3, #1
 8002dea:	2300      	movne	r3, #0
 8002dec:	b2db      	uxtb	r3, r3
 8002dee:	461a      	mov	r2, r3
 8002df0:	79fb      	ldrb	r3, [r7, #7]
 8002df2:	429a      	cmp	r2, r3
 8002df4:	d093      	beq.n	8002d1e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002df6:	2300      	movs	r3, #0
}
 8002df8:	4618      	mov	r0, r3
 8002dfa:	3710      	adds	r7, #16
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bd80      	pop	{r7, pc}

08002e00 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b084      	sub	sp, #16
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	60f8      	str	r0, [r7, #12]
 8002e08:	60b9      	str	r1, [r7, #8]
 8002e0a:	607a      	str	r2, [r7, #4]
 8002e0c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002e0e:	e071      	b.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e1e:	d123      	bne.n	8002e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	681a      	ldr	r2, [r3, #0]
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002e2e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002e38:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2220      	movs	r2, #32
 8002e44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e54:	f043 0204 	orr.w	r2, r3, #4
 8002e58:	68fb      	ldr	r3, [r7, #12]
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e5c:	68fb      	ldr	r3, [r7, #12]
 8002e5e:	2200      	movs	r2, #0
 8002e60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002e64:	2301      	movs	r3, #1
 8002e66:	e067      	b.n	8002f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e6e:	d041      	beq.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e70:	f7fe f9f4 	bl	800125c <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	687a      	ldr	r2, [r7, #4]
 8002e7c:	429a      	cmp	r2, r3
 8002e7e:	d302      	bcc.n	8002e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d136      	bne.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	0c1b      	lsrs	r3, r3, #16
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d10c      	bne.n	8002eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	43da      	mvns	r2, r3
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	b29b      	uxth	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	bf14      	ite	ne
 8002ea2:	2301      	movne	r3, #1
 8002ea4:	2300      	moveq	r3, #0
 8002ea6:	b2db      	uxtb	r3, r3
 8002ea8:	e00b      	b.n	8002ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	699b      	ldr	r3, [r3, #24]
 8002eb0:	43da      	mvns	r2, r3
 8002eb2:	68bb      	ldr	r3, [r7, #8]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	bf14      	ite	ne
 8002ebc:	2301      	movne	r3, #1
 8002ebe:	2300      	moveq	r3, #0
 8002ec0:	b2db      	uxtb	r3, r3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d016      	beq.n	8002ef4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	2200      	movs	r2, #0
 8002eca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	2220      	movs	r2, #32
 8002ed0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002edc:	68fb      	ldr	r3, [r7, #12]
 8002ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ee0:	f043 0220 	orr.w	r2, r3, #32
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e021      	b.n	8002f38 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	0c1b      	lsrs	r3, r3, #16
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	2b01      	cmp	r3, #1
 8002efc:	d10c      	bne.n	8002f18 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	695b      	ldr	r3, [r3, #20]
 8002f04:	43da      	mvns	r2, r3
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	bf14      	ite	ne
 8002f10:	2301      	movne	r3, #1
 8002f12:	2300      	moveq	r3, #0
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	e00b      	b.n	8002f30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002f18:	68fb      	ldr	r3, [r7, #12]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	699b      	ldr	r3, [r3, #24]
 8002f1e:	43da      	mvns	r2, r3
 8002f20:	68bb      	ldr	r3, [r7, #8]
 8002f22:	4013      	ands	r3, r2
 8002f24:	b29b      	uxth	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	bf14      	ite	ne
 8002f2a:	2301      	movne	r3, #1
 8002f2c:	2300      	moveq	r3, #0
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	f47f af6d 	bne.w	8002e10 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}

08002f40 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f40:	b580      	push	{r7, lr}
 8002f42:	b084      	sub	sp, #16
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	60f8      	str	r0, [r7, #12]
 8002f48:	60b9      	str	r1, [r7, #8]
 8002f4a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002f4c:	e034      	b.n	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002f4e:	68f8      	ldr	r0, [r7, #12]
 8002f50:	f000 f8e3 	bl	800311a <I2C_IsAcknowledgeFailed>
 8002f54:	4603      	mov	r3, r0
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d001      	beq.n	8002f5e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e034      	b.n	8002fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002f5e:	68bb      	ldr	r3, [r7, #8]
 8002f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f64:	d028      	beq.n	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002f66:	f7fe f979 	bl	800125c <HAL_GetTick>
 8002f6a:	4602      	mov	r2, r0
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	1ad3      	subs	r3, r2, r3
 8002f70:	68ba      	ldr	r2, [r7, #8]
 8002f72:	429a      	cmp	r2, r3
 8002f74:	d302      	bcc.n	8002f7c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8002f76:	68bb      	ldr	r3, [r7, #8]
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d11d      	bne.n	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f86:	2b80      	cmp	r3, #128	@ 0x80
 8002f88:	d016      	beq.n	8002fb8 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	2220      	movs	r2, #32
 8002f94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fa4:	f043 0220 	orr.w	r2, r3, #32
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002fac:	68fb      	ldr	r3, [r7, #12]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e007      	b.n	8002fc8 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	695b      	ldr	r3, [r3, #20]
 8002fbe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fc2:	2b80      	cmp	r3, #128	@ 0x80
 8002fc4:	d1c3      	bne.n	8002f4e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002fc6:	2300      	movs	r3, #0
}
 8002fc8:	4618      	mov	r0, r3
 8002fca:	3710      	adds	r7, #16
 8002fcc:	46bd      	mov	sp, r7
 8002fce:	bd80      	pop	{r7, pc}

08002fd0 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8002fdc:	e034      	b.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002fde:	68f8      	ldr	r0, [r7, #12]
 8002fe0:	f000 f89b 	bl	800311a <I2C_IsAcknowledgeFailed>
 8002fe4:	4603      	mov	r3, r0
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d001      	beq.n	8002fee <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8002fea:	2301      	movs	r3, #1
 8002fec:	e034      	b.n	8003058 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ff4:	d028      	beq.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002ff6:	f7fe f931 	bl	800125c <HAL_GetTick>
 8002ffa:	4602      	mov	r2, r0
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	1ad3      	subs	r3, r2, r3
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	429a      	cmp	r2, r3
 8003004:	d302      	bcc.n	800300c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003006:	68bb      	ldr	r3, [r7, #8]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d11d      	bne.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	f003 0304 	and.w	r3, r3, #4
 8003016:	2b04      	cmp	r3, #4
 8003018:	d016      	beq.n	8003048 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	2200      	movs	r2, #0
 800301e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2220      	movs	r2, #32
 8003024:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003030:	68fb      	ldr	r3, [r7, #12]
 8003032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003034:	f043 0220 	orr.w	r2, r3, #32
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	2200      	movs	r2, #0
 8003040:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003044:	2301      	movs	r3, #1
 8003046:	e007      	b.n	8003058 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	f003 0304 	and.w	r3, r3, #4
 8003052:	2b04      	cmp	r3, #4
 8003054:	d1c3      	bne.n	8002fde <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003056:	2300      	movs	r3, #0
}
 8003058:	4618      	mov	r0, r3
 800305a:	3710      	adds	r7, #16
 800305c:	46bd      	mov	sp, r7
 800305e:	bd80      	pop	{r7, pc}

08003060 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	b084      	sub	sp, #16
 8003064:	af00      	add	r7, sp, #0
 8003066:	60f8      	str	r0, [r7, #12]
 8003068:	60b9      	str	r1, [r7, #8]
 800306a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800306c:	e049      	b.n	8003102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	695b      	ldr	r3, [r3, #20]
 8003074:	f003 0310 	and.w	r3, r3, #16
 8003078:	2b10      	cmp	r3, #16
 800307a:	d119      	bne.n	80030b0 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f06f 0210 	mvn.w	r2, #16
 8003084:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003086:	68fb      	ldr	r3, [r7, #12]
 8003088:	2200      	movs	r2, #0
 800308a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	2220      	movs	r2, #32
 8003090:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	2200      	movs	r2, #0
 8003098:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80030a0:	68fb      	ldr	r3, [r7, #12]
 80030a2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	2200      	movs	r2, #0
 80030a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80030ac:	2301      	movs	r3, #1
 80030ae:	e030      	b.n	8003112 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030b0:	f7fe f8d4 	bl	800125c <HAL_GetTick>
 80030b4:	4602      	mov	r2, r0
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	1ad3      	subs	r3, r2, r3
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	429a      	cmp	r2, r3
 80030be:	d302      	bcc.n	80030c6 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80030c0:	68bb      	ldr	r3, [r7, #8]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d11d      	bne.n	8003102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	695b      	ldr	r3, [r3, #20]
 80030cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80030d0:	2b40      	cmp	r3, #64	@ 0x40
 80030d2:	d016      	beq.n	8003102 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	2200      	movs	r2, #0
 80030d8:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	2220      	movs	r2, #32
 80030de:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	2200      	movs	r2, #0
 80030e6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ee:	f043 0220 	orr.w	r2, r3, #32
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80030fe:	2301      	movs	r3, #1
 8003100:	e007      	b.n	8003112 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	695b      	ldr	r3, [r3, #20]
 8003108:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800310c:	2b40      	cmp	r3, #64	@ 0x40
 800310e:	d1ae      	bne.n	800306e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003110:	2300      	movs	r3, #0
}
 8003112:	4618      	mov	r0, r3
 8003114:	3710      	adds	r7, #16
 8003116:	46bd      	mov	sp, r7
 8003118:	bd80      	pop	{r7, pc}

0800311a <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800311a:	b480      	push	{r7}
 800311c:	b083      	sub	sp, #12
 800311e:	af00      	add	r7, sp, #0
 8003120:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695b      	ldr	r3, [r3, #20]
 8003128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800312c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003130:	d11b      	bne.n	800316a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800313a:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2220      	movs	r2, #32
 8003146:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	2200      	movs	r2, #0
 800314e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003156:	f043 0204 	orr.w	r2, r3, #4
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2200      	movs	r2, #0
 8003162:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003166:	2301      	movs	r3, #1
 8003168:	e000      	b.n	800316c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800316a:	2300      	movs	r3, #0
}
 800316c:	4618      	mov	r0, r3
 800316e:	370c      	adds	r7, #12
 8003170:	46bd      	mov	sp, r7
 8003172:	bc80      	pop	{r7}
 8003174:	4770      	bx	lr

08003176 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003176:	b580      	push	{r7, lr}
 8003178:	b086      	sub	sp, #24
 800317a:	af02      	add	r7, sp, #8
 800317c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	2b00      	cmp	r3, #0
 8003182:	d101      	bne.n	8003188 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003184:	2301      	movs	r3, #1
 8003186:	e101      	b.n	800338c <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003194:	b2db      	uxtb	r3, r3
 8003196:	2b00      	cmp	r3, #0
 8003198:	d106      	bne.n	80031a8 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	2200      	movs	r2, #0
 800319e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80031a2:	6878      	ldr	r0, [r7, #4]
 80031a4:	f7fd feb4 	bl	8000f10 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2203      	movs	r2, #3
 80031ac:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 80031b0:	68bb      	ldr	r3, [r7, #8]
 80031b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80031b6:	d102      	bne.n	80031be <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	2200      	movs	r2, #0
 80031bc:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4618      	mov	r0, r3
 80031c4:	f001 f859 	bl	800427a <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6818      	ldr	r0, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	7c1a      	ldrb	r2, [r3, #16]
 80031d0:	f88d 2000 	strb.w	r2, [sp]
 80031d4:	3304      	adds	r3, #4
 80031d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80031d8:	f000 fff6 	bl	80041c8 <USB_CoreInit>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d005      	beq.n	80031ee <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	2202      	movs	r2, #2
 80031e6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e0ce      	b.n	800338c <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	2100      	movs	r1, #0
 80031f4:	4618      	mov	r0, r3
 80031f6:	f001 f850 	bl	800429a <USB_SetCurrentMode>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d005      	beq.n	800320c <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	2202      	movs	r2, #2
 8003204:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003208:	2301      	movs	r3, #1
 800320a:	e0bf      	b.n	800338c <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800320c:	2300      	movs	r3, #0
 800320e:	73fb      	strb	r3, [r7, #15]
 8003210:	e04a      	b.n	80032a8 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003212:	7bfa      	ldrb	r2, [r7, #15]
 8003214:	6879      	ldr	r1, [r7, #4]
 8003216:	4613      	mov	r3, r2
 8003218:	00db      	lsls	r3, r3, #3
 800321a:	4413      	add	r3, r2
 800321c:	009b      	lsls	r3, r3, #2
 800321e:	440b      	add	r3, r1
 8003220:	3315      	adds	r3, #21
 8003222:	2201      	movs	r2, #1
 8003224:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003226:	7bfa      	ldrb	r2, [r7, #15]
 8003228:	6879      	ldr	r1, [r7, #4]
 800322a:	4613      	mov	r3, r2
 800322c:	00db      	lsls	r3, r3, #3
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	440b      	add	r3, r1
 8003234:	3314      	adds	r3, #20
 8003236:	7bfa      	ldrb	r2, [r7, #15]
 8003238:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800323a:	7bfa      	ldrb	r2, [r7, #15]
 800323c:	7bfb      	ldrb	r3, [r7, #15]
 800323e:	b298      	uxth	r0, r3
 8003240:	6879      	ldr	r1, [r7, #4]
 8003242:	4613      	mov	r3, r2
 8003244:	00db      	lsls	r3, r3, #3
 8003246:	4413      	add	r3, r2
 8003248:	009b      	lsls	r3, r3, #2
 800324a:	440b      	add	r3, r1
 800324c:	332e      	adds	r3, #46	@ 0x2e
 800324e:	4602      	mov	r2, r0
 8003250:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003252:	7bfa      	ldrb	r2, [r7, #15]
 8003254:	6879      	ldr	r1, [r7, #4]
 8003256:	4613      	mov	r3, r2
 8003258:	00db      	lsls	r3, r3, #3
 800325a:	4413      	add	r3, r2
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	440b      	add	r3, r1
 8003260:	3318      	adds	r3, #24
 8003262:	2200      	movs	r2, #0
 8003264:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003266:	7bfa      	ldrb	r2, [r7, #15]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	00db      	lsls	r3, r3, #3
 800326e:	4413      	add	r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	331c      	adds	r3, #28
 8003276:	2200      	movs	r2, #0
 8003278:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800327a:	7bfa      	ldrb	r2, [r7, #15]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	00db      	lsls	r3, r3, #3
 8003282:	4413      	add	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	3320      	adds	r3, #32
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800328e:	7bfa      	ldrb	r2, [r7, #15]
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	4613      	mov	r3, r2
 8003294:	00db      	lsls	r3, r3, #3
 8003296:	4413      	add	r3, r2
 8003298:	009b      	lsls	r3, r3, #2
 800329a:	440b      	add	r3, r1
 800329c:	3324      	adds	r3, #36	@ 0x24
 800329e:	2200      	movs	r2, #0
 80032a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032a2:	7bfb      	ldrb	r3, [r7, #15]
 80032a4:	3301      	adds	r3, #1
 80032a6:	73fb      	strb	r3, [r7, #15]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	791b      	ldrb	r3, [r3, #4]
 80032ac:	7bfa      	ldrb	r2, [r7, #15]
 80032ae:	429a      	cmp	r2, r3
 80032b0:	d3af      	bcc.n	8003212 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80032b2:	2300      	movs	r3, #0
 80032b4:	73fb      	strb	r3, [r7, #15]
 80032b6:	e044      	b.n	8003342 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80032b8:	7bfa      	ldrb	r2, [r7, #15]
 80032ba:	6879      	ldr	r1, [r7, #4]
 80032bc:	4613      	mov	r3, r2
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	4413      	add	r3, r2
 80032c2:	009b      	lsls	r3, r3, #2
 80032c4:	440b      	add	r3, r1
 80032c6:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80032ca:	2200      	movs	r2, #0
 80032cc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80032ce:	7bfa      	ldrb	r2, [r7, #15]
 80032d0:	6879      	ldr	r1, [r7, #4]
 80032d2:	4613      	mov	r3, r2
 80032d4:	00db      	lsls	r3, r3, #3
 80032d6:	4413      	add	r3, r2
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	440b      	add	r3, r1
 80032dc:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80032e0:	7bfa      	ldrb	r2, [r7, #15]
 80032e2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80032e4:	7bfa      	ldrb	r2, [r7, #15]
 80032e6:	6879      	ldr	r1, [r7, #4]
 80032e8:	4613      	mov	r3, r2
 80032ea:	00db      	lsls	r3, r3, #3
 80032ec:	4413      	add	r3, r2
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	440b      	add	r3, r1
 80032f2:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80032f6:	2200      	movs	r2, #0
 80032f8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80032fa:	7bfa      	ldrb	r2, [r7, #15]
 80032fc:	6879      	ldr	r1, [r7, #4]
 80032fe:	4613      	mov	r3, r2
 8003300:	00db      	lsls	r3, r3, #3
 8003302:	4413      	add	r3, r2
 8003304:	009b      	lsls	r3, r3, #2
 8003306:	440b      	add	r3, r1
 8003308:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 800330c:	2200      	movs	r2, #0
 800330e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003310:	7bfa      	ldrb	r2, [r7, #15]
 8003312:	6879      	ldr	r1, [r7, #4]
 8003314:	4613      	mov	r3, r2
 8003316:	00db      	lsls	r3, r3, #3
 8003318:	4413      	add	r3, r2
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	440b      	add	r3, r1
 800331e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003322:	2200      	movs	r2, #0
 8003324:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003326:	7bfa      	ldrb	r2, [r7, #15]
 8003328:	6879      	ldr	r1, [r7, #4]
 800332a:	4613      	mov	r3, r2
 800332c:	00db      	lsls	r3, r3, #3
 800332e:	4413      	add	r3, r2
 8003330:	009b      	lsls	r3, r3, #2
 8003332:	440b      	add	r3, r1
 8003334:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003338:	2200      	movs	r2, #0
 800333a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800333c:	7bfb      	ldrb	r3, [r7, #15]
 800333e:	3301      	adds	r3, #1
 8003340:	73fb      	strb	r3, [r7, #15]
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	791b      	ldrb	r3, [r3, #4]
 8003346:	7bfa      	ldrb	r2, [r7, #15]
 8003348:	429a      	cmp	r2, r3
 800334a:	d3b5      	bcc.n	80032b8 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	6818      	ldr	r0, [r3, #0]
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	7c1a      	ldrb	r2, [r3, #16]
 8003354:	f88d 2000 	strb.w	r2, [sp]
 8003358:	3304      	adds	r3, #4
 800335a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800335c:	f000 ffea 	bl	8004334 <USB_DevInit>
 8003360:	4603      	mov	r3, r0
 8003362:	2b00      	cmp	r3, #0
 8003364:	d005      	beq.n	8003372 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2202      	movs	r2, #2
 800336a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e00c      	b.n	800338c <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	2200      	movs	r2, #0
 8003376:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	2201      	movs	r2, #1
 800337c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
  (void)USB_DevDisconnect(hpcd->Instance);
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	4618      	mov	r0, r3
 8003386:	f001 f9af 	bl	80046e8 <USB_DevDisconnect>

  return HAL_OK;
 800338a:	2300      	movs	r3, #0
}
 800338c:	4618      	mov	r0, r3
 800338e:	3710      	adds	r7, #16
 8003390:	46bd      	mov	sp, r7
 8003392:	bd80      	pop	{r7, pc}

08003394 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003394:	b580      	push	{r7, lr}
 8003396:	b08a      	sub	sp, #40	@ 0x28
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d101      	bne.n	80033a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033a2:	2301      	movs	r3, #1
 80033a4:	e23b      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f003 0301 	and.w	r3, r3, #1
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d050      	beq.n	8003454 <HAL_RCC_OscConfig+0xc0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033b2:	4b9e      	ldr	r3, [pc, #632]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80033b4:	689b      	ldr	r3, [r3, #8]
 80033b6:	f003 030c 	and.w	r3, r3, #12
 80033ba:	2b04      	cmp	r3, #4
 80033bc:	d00c      	beq.n	80033d8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033be:	4b9b      	ldr	r3, [pc, #620]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80033c6:	2b08      	cmp	r3, #8
 80033c8:	d112      	bne.n	80033f0 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80033ca:	4b98      	ldr	r3, [pc, #608]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80033cc:	685b      	ldr	r3, [r3, #4]
 80033ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80033d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80033d6:	d10b      	bne.n	80033f0 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80033d8:	4b94      	ldr	r3, [pc, #592]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d036      	beq.n	8003452 <HAL_RCC_OscConfig+0xbe>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	d132      	bne.n	8003452 <HAL_RCC_OscConfig+0xbe>
      {
        return HAL_ERROR;
 80033ec:	2301      	movs	r3, #1
 80033ee:	e216      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	685a      	ldr	r2, [r3, #4]
 80033f4:	4b8e      	ldr	r3, [pc, #568]	@ (8003630 <HAL_RCC_OscConfig+0x29c>)
 80033f6:	b2d2      	uxtb	r2, r2
 80033f8:	701a      	strb	r2, [r3, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d013      	beq.n	800342a <HAL_RCC_OscConfig+0x96>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fd ff2b 	bl	800125c <HAL_GetTick>
 8003406:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003408:	e008      	b.n	800341c <HAL_RCC_OscConfig+0x88>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800340a:	f7fd ff27 	bl	800125c <HAL_GetTick>
 800340e:	4602      	mov	r2, r0
 8003410:	6a3b      	ldr	r3, [r7, #32]
 8003412:	1ad3      	subs	r3, r2, r3
 8003414:	2b64      	cmp	r3, #100	@ 0x64
 8003416:	d901      	bls.n	800341c <HAL_RCC_OscConfig+0x88>
          {
            return HAL_TIMEOUT;
 8003418:	2303      	movs	r3, #3
 800341a:	e200      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341c:	4b83      	ldr	r3, [pc, #524]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003424:	2b00      	cmp	r3, #0
 8003426:	d0f0      	beq.n	800340a <HAL_RCC_OscConfig+0x76>
 8003428:	e014      	b.n	8003454 <HAL_RCC_OscConfig+0xc0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800342a:	f7fd ff17 	bl	800125c <HAL_GetTick>
 800342e:	6238      	str	r0, [r7, #32]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003430:	e008      	b.n	8003444 <HAL_RCC_OscConfig+0xb0>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003432:	f7fd ff13 	bl	800125c <HAL_GetTick>
 8003436:	4602      	mov	r2, r0
 8003438:	6a3b      	ldr	r3, [r7, #32]
 800343a:	1ad3      	subs	r3, r2, r3
 800343c:	2b64      	cmp	r3, #100	@ 0x64
 800343e:	d901      	bls.n	8003444 <HAL_RCC_OscConfig+0xb0>
          {
            return HAL_TIMEOUT;
 8003440:	2303      	movs	r3, #3
 8003442:	e1ec      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003444:	4b79      	ldr	r3, [pc, #484]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800344c:	2b00      	cmp	r3, #0
 800344e:	d1f0      	bne.n	8003432 <HAL_RCC_OscConfig+0x9e>
 8003450:	e000      	b.n	8003454 <HAL_RCC_OscConfig+0xc0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003452:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0302 	and.w	r3, r3, #2
 800345c:	2b00      	cmp	r3, #0
 800345e:	d077      	beq.n	8003550 <HAL_RCC_OscConfig+0x1bc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003460:	4b72      	ldr	r3, [pc, #456]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 8003462:	689b      	ldr	r3, [r3, #8]
 8003464:	f003 030c 	and.w	r3, r3, #12
 8003468:	2b00      	cmp	r3, #0
 800346a:	d00b      	beq.n	8003484 <HAL_RCC_OscConfig+0xf0>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800346c:	4b6f      	ldr	r3, [pc, #444]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 800346e:	689b      	ldr	r3, [r3, #8]
 8003470:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003474:	2b08      	cmp	r3, #8
 8003476:	d126      	bne.n	80034c6 <HAL_RCC_OscConfig+0x132>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003478:	4b6c      	ldr	r3, [pc, #432]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d120      	bne.n	80034c6 <HAL_RCC_OscConfig+0x132>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003484:	4b69      	ldr	r3, [pc, #420]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d005      	beq.n	800349c <HAL_RCC_OscConfig+0x108>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	68db      	ldr	r3, [r3, #12]
 8003494:	2b01      	cmp	r3, #1
 8003496:	d001      	beq.n	800349c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e1c0      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800349c:	4b63      	ldr	r3, [pc, #396]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	691b      	ldr	r3, [r3, #16]
 80034a8:	21f8      	movs	r1, #248	@ 0xf8
 80034aa:	60f9      	str	r1, [r7, #12]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034ac:	68f9      	ldr	r1, [r7, #12]
 80034ae:	fa91 f1a1 	rbit	r1, r1
 80034b2:	6139      	str	r1, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80034b4:	6939      	ldr	r1, [r7, #16]
 80034b6:	fab1 f181 	clz	r1, r1
 80034ba:	b2c9      	uxtb	r1, r1
 80034bc:	408b      	lsls	r3, r1
 80034be:	495b      	ldr	r1, [pc, #364]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80034c0:	4313      	orrs	r3, r2
 80034c2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c4:	e044      	b.n	8003550 <HAL_RCC_OscConfig+0x1bc>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	68db      	ldr	r3, [r3, #12]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d02a      	beq.n	8003524 <HAL_RCC_OscConfig+0x190>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034ce:	4b59      	ldr	r3, [pc, #356]	@ (8003634 <HAL_RCC_OscConfig+0x2a0>)
 80034d0:	2201      	movs	r2, #1
 80034d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d4:	f7fd fec2 	bl	800125c <HAL_GetTick>
 80034d8:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034da:	e008      	b.n	80034ee <HAL_RCC_OscConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034dc:	f7fd febe 	bl	800125c <HAL_GetTick>
 80034e0:	4602      	mov	r2, r0
 80034e2:	6a3b      	ldr	r3, [r7, #32]
 80034e4:	1ad3      	subs	r3, r2, r3
 80034e6:	2b02      	cmp	r3, #2
 80034e8:	d901      	bls.n	80034ee <HAL_RCC_OscConfig+0x15a>
          {
            return HAL_TIMEOUT;
 80034ea:	2303      	movs	r3, #3
 80034ec:	e197      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ee:	4b4f      	ldr	r3, [pc, #316]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0302 	and.w	r3, r3, #2
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d0f0      	beq.n	80034dc <HAL_RCC_OscConfig+0x148>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fa:	4b4c      	ldr	r3, [pc, #304]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	21f8      	movs	r1, #248	@ 0xf8
 8003508:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800350a:	6979      	ldr	r1, [r7, #20]
 800350c:	fa91 f1a1 	rbit	r1, r1
 8003510:	61b9      	str	r1, [r7, #24]
  return result;
 8003512:	69b9      	ldr	r1, [r7, #24]
 8003514:	fab1 f181 	clz	r1, r1
 8003518:	b2c9      	uxtb	r1, r1
 800351a:	408b      	lsls	r3, r1
 800351c:	4943      	ldr	r1, [pc, #268]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 800351e:	4313      	orrs	r3, r2
 8003520:	600b      	str	r3, [r1, #0]
 8003522:	e015      	b.n	8003550 <HAL_RCC_OscConfig+0x1bc>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003524:	4b43      	ldr	r3, [pc, #268]	@ (8003634 <HAL_RCC_OscConfig+0x2a0>)
 8003526:	2200      	movs	r2, #0
 8003528:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800352a:	f7fd fe97 	bl	800125c <HAL_GetTick>
 800352e:	6238      	str	r0, [r7, #32]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003530:	e008      	b.n	8003544 <HAL_RCC_OscConfig+0x1b0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003532:	f7fd fe93 	bl	800125c <HAL_GetTick>
 8003536:	4602      	mov	r2, r0
 8003538:	6a3b      	ldr	r3, [r7, #32]
 800353a:	1ad3      	subs	r3, r2, r3
 800353c:	2b02      	cmp	r3, #2
 800353e:	d901      	bls.n	8003544 <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 8003540:	2303      	movs	r3, #3
 8003542:	e16c      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003544:	4b39      	ldr	r3, [pc, #228]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 8003546:	681b      	ldr	r3, [r3, #0]
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1f0      	bne.n	8003532 <HAL_RCC_OscConfig+0x19e>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0308 	and.w	r3, r3, #8
 8003558:	2b00      	cmp	r3, #0
 800355a:	d030      	beq.n	80035be <HAL_RCC_OscConfig+0x22a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	695b      	ldr	r3, [r3, #20]
 8003560:	2b00      	cmp	r3, #0
 8003562:	d016      	beq.n	8003592 <HAL_RCC_OscConfig+0x1fe>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003564:	4b34      	ldr	r3, [pc, #208]	@ (8003638 <HAL_RCC_OscConfig+0x2a4>)
 8003566:	2201      	movs	r2, #1
 8003568:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800356a:	f7fd fe77 	bl	800125c <HAL_GetTick>
 800356e:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003570:	e008      	b.n	8003584 <HAL_RCC_OscConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003572:	f7fd fe73 	bl	800125c <HAL_GetTick>
 8003576:	4602      	mov	r2, r0
 8003578:	6a3b      	ldr	r3, [r7, #32]
 800357a:	1ad3      	subs	r3, r2, r3
 800357c:	2b02      	cmp	r3, #2
 800357e:	d901      	bls.n	8003584 <HAL_RCC_OscConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 8003580:	2303      	movs	r3, #3
 8003582:	e14c      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003584:	4b29      	ldr	r3, [pc, #164]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 8003586:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003588:	f003 0302 	and.w	r3, r3, #2
 800358c:	2b00      	cmp	r3, #0
 800358e:	d0f0      	beq.n	8003572 <HAL_RCC_OscConfig+0x1de>
 8003590:	e015      	b.n	80035be <HAL_RCC_OscConfig+0x22a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003592:	4b29      	ldr	r3, [pc, #164]	@ (8003638 <HAL_RCC_OscConfig+0x2a4>)
 8003594:	2200      	movs	r2, #0
 8003596:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003598:	f7fd fe60 	bl	800125c <HAL_GetTick>
 800359c:	6238      	str	r0, [r7, #32]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80035a0:	f7fd fe5c 	bl	800125c <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	6a3b      	ldr	r3, [r7, #32]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x21e>
        {
          return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e135      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b2:	4b1e      	ldr	r3, [pc, #120]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80035b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80035b6:	f003 0302 	and.w	r3, r3, #2
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x20c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0304 	and.w	r3, r3, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	f000 8087 	beq.w	80036da <HAL_RCC_OscConfig+0x346>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035cc:	2300      	movs	r3, #0
 80035ce:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d2:	4b16      	ldr	r3, [pc, #88]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d110      	bne.n	8003600 <HAL_RCC_OscConfig+0x26c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035de:	2300      	movs	r3, #0
 80035e0:	60bb      	str	r3, [r7, #8]
 80035e2:	4b12      	ldr	r3, [pc, #72]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80035e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035e6:	4a11      	ldr	r2, [pc, #68]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80035e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80035ec:	6413      	str	r3, [r2, #64]	@ 0x40
 80035ee:	4b0f      	ldr	r3, [pc, #60]	@ (800362c <HAL_RCC_OscConfig+0x298>)
 80035f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035f2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80035f6:	60bb      	str	r3, [r7, #8]
 80035f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035fa:	2301      	movs	r3, #1
 80035fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8003600:	4b0e      	ldr	r3, [pc, #56]	@ (800363c <HAL_RCC_OscConfig+0x2a8>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a0d      	ldr	r2, [pc, #52]	@ (800363c <HAL_RCC_OscConfig+0x2a8>)
 8003606:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800360a:	6013      	str	r3, [r2, #0]

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800360c:	4b0b      	ldr	r3, [pc, #44]	@ (800363c <HAL_RCC_OscConfig+0x2a8>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003614:	2b00      	cmp	r3, #0
 8003616:	d122      	bne.n	800365e <HAL_RCC_OscConfig+0x2ca>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003618:	4b08      	ldr	r3, [pc, #32]	@ (800363c <HAL_RCC_OscConfig+0x2a8>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a07      	ldr	r2, [pc, #28]	@ (800363c <HAL_RCC_OscConfig+0x2a8>)
 800361e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003622:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003624:	f7fd fe1a 	bl	800125c <HAL_GetTick>
 8003628:	6238      	str	r0, [r7, #32]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362a:	e012      	b.n	8003652 <HAL_RCC_OscConfig+0x2be>
 800362c:	40023800 	.word	0x40023800
 8003630:	40023802 	.word	0x40023802
 8003634:	42470000 	.word	0x42470000
 8003638:	42470e80 	.word	0x42470e80
 800363c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003640:	f7fd fe0c 	bl	800125c <HAL_GetTick>
 8003644:	4602      	mov	r2, r0
 8003646:	6a3b      	ldr	r3, [r7, #32]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d901      	bls.n	8003652 <HAL_RCC_OscConfig+0x2be>
        {
          return HAL_TIMEOUT;
 800364e:	2303      	movs	r3, #3
 8003650:	e0e5      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003652:	4b75      	ldr	r3, [pc, #468]	@ (8003828 <HAL_RCC_OscConfig+0x494>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800365a:	2b00      	cmp	r3, #0
 800365c:	d0f0      	beq.n	8003640 <HAL_RCC_OscConfig+0x2ac>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	689a      	ldr	r2, [r3, #8]
 8003662:	4b72      	ldr	r3, [pc, #456]	@ (800382c <HAL_RCC_OscConfig+0x498>)
 8003664:	b2d2      	uxtb	r2, r2
 8003666:	701a      	strb	r2, [r3, #0]
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	689b      	ldr	r3, [r3, #8]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d015      	beq.n	800369c <HAL_RCC_OscConfig+0x308>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003670:	f7fd fdf4 	bl	800125c <HAL_GetTick>
 8003674:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003676:	e00a      	b.n	800368e <HAL_RCC_OscConfig+0x2fa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003678:	f7fd fdf0 	bl	800125c <HAL_GetTick>
 800367c:	4602      	mov	r2, r0
 800367e:	6a3b      	ldr	r3, [r7, #32]
 8003680:	1ad3      	subs	r3, r2, r3
 8003682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003686:	4293      	cmp	r3, r2
 8003688:	d901      	bls.n	800368e <HAL_RCC_OscConfig+0x2fa>
        {
          return HAL_TIMEOUT;
 800368a:	2303      	movs	r3, #3
 800368c:	e0c7      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800368e:	4b68      	ldr	r3, [pc, #416]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 8003690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003692:	f003 0302 	and.w	r3, r3, #2
 8003696:	2b00      	cmp	r3, #0
 8003698:	d0ee      	beq.n	8003678 <HAL_RCC_OscConfig+0x2e4>
 800369a:	e014      	b.n	80036c6 <HAL_RCC_OscConfig+0x332>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800369c:	f7fd fdde 	bl	800125c <HAL_GetTick>
 80036a0:	6238      	str	r0, [r7, #32]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036a2:	e00a      	b.n	80036ba <HAL_RCC_OscConfig+0x326>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80036a4:	f7fd fdda 	bl	800125c <HAL_GetTick>
 80036a8:	4602      	mov	r2, r0
 80036aa:	6a3b      	ldr	r3, [r7, #32]
 80036ac:	1ad3      	subs	r3, r2, r3
 80036ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036b2:	4293      	cmp	r3, r2
 80036b4:	d901      	bls.n	80036ba <HAL_RCC_OscConfig+0x326>
        {
          return HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	e0b1      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036ba:	4b5d      	ldr	r3, [pc, #372]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80036bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80036be:	f003 0302 	and.w	r3, r3, #2
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d1ee      	bne.n	80036a4 <HAL_RCC_OscConfig+0x310>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80036c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d105      	bne.n	80036da <HAL_RCC_OscConfig+0x346>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80036ce:	4b58      	ldr	r3, [pc, #352]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80036d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d2:	4a57      	ldr	r2, [pc, #348]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80036d4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80036d8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	699b      	ldr	r3, [r3, #24]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	f000 809c 	beq.w	800381c <HAL_RCC_OscConfig+0x488>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80036e4:	4b52      	ldr	r3, [pc, #328]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80036e6:	689b      	ldr	r3, [r3, #8]
 80036e8:	f003 030c 	and.w	r3, r3, #12
 80036ec:	2b08      	cmp	r3, #8
 80036ee:	d061      	beq.n	80037b4 <HAL_RCC_OscConfig+0x420>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	699b      	ldr	r3, [r3, #24]
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d146      	bne.n	8003786 <HAL_RCC_OscConfig+0x3f2>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036f8:	4b4e      	ldr	r3, [pc, #312]	@ (8003834 <HAL_RCC_OscConfig+0x4a0>)
 80036fa:	2200      	movs	r2, #0
 80036fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036fe:	f7fd fdad 	bl	800125c <HAL_GetTick>
 8003702:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003704:	e008      	b.n	8003718 <HAL_RCC_OscConfig+0x384>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003706:	f7fd fda9 	bl	800125c <HAL_GetTick>
 800370a:	4602      	mov	r2, r0
 800370c:	6a3b      	ldr	r3, [r7, #32]
 800370e:	1ad3      	subs	r3, r2, r3
 8003710:	2b64      	cmp	r3, #100	@ 0x64
 8003712:	d901      	bls.n	8003718 <HAL_RCC_OscConfig+0x384>
          {
            return HAL_TIMEOUT;
 8003714:	2303      	movs	r3, #3
 8003716:	e082      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003718:	4b45      	ldr	r3, [pc, #276]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003720:	2b00      	cmp	r3, #0
 8003722:	d1f0      	bne.n	8003706 <HAL_RCC_OscConfig+0x372>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003724:	4b42      	ldr	r3, [pc, #264]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 8003726:	685a      	ldr	r2, [r3, #4]
 8003728:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <HAL_RCC_OscConfig+0x4a4>)
 800372a:	4013      	ands	r3, r2
 800372c:	687a      	ldr	r2, [r7, #4]
 800372e:	69d1      	ldr	r1, [r2, #28]
 8003730:	687a      	ldr	r2, [r7, #4]
 8003732:	6a12      	ldr	r2, [r2, #32]
 8003734:	4311      	orrs	r1, r2
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800373a:	0192      	lsls	r2, r2, #6
 800373c:	4311      	orrs	r1, r2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003742:	0612      	lsls	r2, r2, #24
 8003744:	4311      	orrs	r1, r2
 8003746:	687a      	ldr	r2, [r7, #4]
 8003748:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800374a:	0852      	lsrs	r2, r2, #1
 800374c:	3a01      	subs	r2, #1
 800374e:	0412      	lsls	r2, r2, #16
 8003750:	430a      	orrs	r2, r1
 8003752:	4937      	ldr	r1, [pc, #220]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 8003754:	4313      	orrs	r3, r2
 8003756:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003758:	4b36      	ldr	r3, [pc, #216]	@ (8003834 <HAL_RCC_OscConfig+0x4a0>)
 800375a:	2201      	movs	r2, #1
 800375c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800375e:	f7fd fd7d 	bl	800125c <HAL_GetTick>
 8003762:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003764:	e008      	b.n	8003778 <HAL_RCC_OscConfig+0x3e4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003766:	f7fd fd79 	bl	800125c <HAL_GetTick>
 800376a:	4602      	mov	r2, r0
 800376c:	6a3b      	ldr	r3, [r7, #32]
 800376e:	1ad3      	subs	r3, r2, r3
 8003770:	2b64      	cmp	r3, #100	@ 0x64
 8003772:	d901      	bls.n	8003778 <HAL_RCC_OscConfig+0x3e4>
          {
            return HAL_TIMEOUT;
 8003774:	2303      	movs	r3, #3
 8003776:	e052      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003778:	4b2d      	ldr	r3, [pc, #180]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003780:	2b00      	cmp	r3, #0
 8003782:	d0f0      	beq.n	8003766 <HAL_RCC_OscConfig+0x3d2>
 8003784:	e04a      	b.n	800381c <HAL_RCC_OscConfig+0x488>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003786:	4b2b      	ldr	r3, [pc, #172]	@ (8003834 <HAL_RCC_OscConfig+0x4a0>)
 8003788:	2200      	movs	r2, #0
 800378a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800378c:	f7fd fd66 	bl	800125c <HAL_GetTick>
 8003790:	6238      	str	r0, [r7, #32]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003792:	e008      	b.n	80037a6 <HAL_RCC_OscConfig+0x412>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003794:	f7fd fd62 	bl	800125c <HAL_GetTick>
 8003798:	4602      	mov	r2, r0
 800379a:	6a3b      	ldr	r3, [r7, #32]
 800379c:	1ad3      	subs	r3, r2, r3
 800379e:	2b64      	cmp	r3, #100	@ 0x64
 80037a0:	d901      	bls.n	80037a6 <HAL_RCC_OscConfig+0x412>
          {
            return HAL_TIMEOUT;
 80037a2:	2303      	movs	r3, #3
 80037a4:	e03b      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80037a6:	4b22      	ldr	r3, [pc, #136]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d1f0      	bne.n	8003794 <HAL_RCC_OscConfig+0x400>
 80037b2:	e033      	b.n	800381c <HAL_RCC_OscConfig+0x488>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	699b      	ldr	r3, [r3, #24]
 80037b8:	2b01      	cmp	r3, #1
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_OscConfig+0x42c>
      {
        return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e02e      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        uint32_t pllcfgr = RCC->PLLCFGR;
 80037c0:	4b1b      	ldr	r3, [pc, #108]	@ (8003830 <HAL_RCC_OscConfig+0x49c>)
 80037c2:	685b      	ldr	r3, [r3, #4]
 80037c4:	61fb      	str	r3, [r7, #28]
      
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037c6:	69fb      	ldr	r3, [r7, #28]
 80037c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d121      	bne.n	8003818 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037d4:	69fb      	ldr	r3, [r7, #28]
 80037d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pllcfgr, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80037de:	429a      	cmp	r2, r3
 80037e0:	d11a      	bne.n	8003818 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037e2:	69fa      	ldr	r2, [r7, #28]
 80037e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037e8:	4013      	ands	r3, r2
 80037ea:	687a      	ldr	r2, [r7, #4]
 80037ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037ee:	0192      	lsls	r2, r2, #6
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d111      	bne.n	8003818 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037f4:	69fb      	ldr	r3, [r7, #28]
 80037f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037fe:	085b      	lsrs	r3, r3, #1
 8003800:	3b01      	subs	r3, #1
 8003802:	041b      	lsls	r3, r3, #16
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003804:	429a      	cmp	r2, r3
 8003806:	d107      	bne.n	8003818 <HAL_RCC_OscConfig+0x484>
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003808:	69fb      	ldr	r3, [r7, #28]
 800380a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003812:	061b      	lsls	r3, r3, #24
           (READ_BIT(pllcfgr, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003814:	429a      	cmp	r2, r3
 8003816:	d001      	beq.n	800381c <HAL_RCC_OscConfig+0x488>
        {
          return HAL_ERROR;
 8003818:	2301      	movs	r3, #1
 800381a:	e000      	b.n	800381e <HAL_RCC_OscConfig+0x48a>
        }
      }
    }
  }
  return HAL_OK;
 800381c:	2300      	movs	r3, #0
}
 800381e:	4618      	mov	r0, r3
 8003820:	3728      	adds	r7, #40	@ 0x28
 8003822:	46bd      	mov	sp, r7
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40007000 	.word	0x40007000
 800382c:	40023870 	.word	0x40023870
 8003830:	40023800 	.word	0x40023800
 8003834:	42470060 	.word	0x42470060
 8003838:	f0bc8000 	.word	0xf0bc8000

0800383c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800383c:	b580      	push	{r7, lr}
 800383e:	b086      	sub	sp, #24
 8003840:	af00      	add	r7, sp, #0
 8003842:	6078      	str	r0, [r7, #4]
 8003844:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	2b00      	cmp	r3, #0
 800384a:	d101      	bne.n	8003850 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800384c:	2301      	movs	r3, #1
 800384e:	e0d2      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003850:	4b6b      	ldr	r3, [pc, #428]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 030f 	and.w	r3, r3, #15
 8003858:	683a      	ldr	r2, [r7, #0]
 800385a:	429a      	cmp	r2, r3
 800385c:	d90c      	bls.n	8003878 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800385e:	4b68      	ldr	r3, [pc, #416]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 8003860:	683a      	ldr	r2, [r7, #0]
 8003862:	b2d2      	uxtb	r2, r2
 8003864:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003866:	4b66      	ldr	r3, [pc, #408]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 8003868:	681b      	ldr	r3, [r3, #0]
 800386a:	f003 030f 	and.w	r3, r3, #15
 800386e:	683a      	ldr	r2, [r7, #0]
 8003870:	429a      	cmp	r2, r3
 8003872:	d001      	beq.n	8003878 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003874:	2301      	movs	r3, #1
 8003876:	e0be      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d020      	beq.n	80038c6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	d005      	beq.n	800389c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003890:	4b5c      	ldr	r3, [pc, #368]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003892:	689b      	ldr	r3, [r3, #8]
 8003894:	4a5b      	ldr	r2, [pc, #364]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003896:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800389a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	f003 0308 	and.w	r3, r3, #8
 80038a4:	2b00      	cmp	r3, #0
 80038a6:	d005      	beq.n	80038b4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3U));
 80038a8:	4b56      	ldr	r3, [pc, #344]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038aa:	689b      	ldr	r3, [r3, #8]
 80038ac:	4a55      	ldr	r2, [pc, #340]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038ae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80038b2:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038b4:	4b53      	ldr	r3, [pc, #332]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038b6:	689b      	ldr	r3, [r3, #8]
 80038b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	689b      	ldr	r3, [r3, #8]
 80038c0:	4950      	ldr	r1, [pc, #320]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038c2:	4313      	orrs	r3, r2
 80038c4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	f003 0301 	and.w	r3, r3, #1
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d040      	beq.n	8003954 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d107      	bne.n	80038ea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038da:	4b4a      	ldr	r3, [pc, #296]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d115      	bne.n	8003912 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038e6:	2301      	movs	r3, #1
 80038e8:	e085      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d107      	bne.n	8003902 <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038f2:	4b44      	ldr	r3, [pc, #272]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d109      	bne.n	8003912 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80038fe:	2301      	movs	r3, #1
 8003900:	e079      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003902:	4b40      	ldr	r3, [pc, #256]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	f003 0302 	and.w	r3, r3, #2
 800390a:	2b00      	cmp	r3, #0
 800390c:	d101      	bne.n	8003912 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800390e:	2301      	movs	r3, #1
 8003910:	e071      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003912:	4b3c      	ldr	r3, [pc, #240]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003914:	689b      	ldr	r3, [r3, #8]
 8003916:	f023 0203 	bic.w	r2, r3, #3
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	685b      	ldr	r3, [r3, #4]
 800391e:	4939      	ldr	r1, [pc, #228]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003920:	4313      	orrs	r3, r2
 8003922:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003924:	f7fd fc9a 	bl	800125c <HAL_GetTick>
 8003928:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800392a:	e00a      	b.n	8003942 <HAL_RCC_ClockConfig+0x106>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800392c:	f7fd fc96 	bl	800125c <HAL_GetTick>
 8003930:	4602      	mov	r2, r0
 8003932:	697b      	ldr	r3, [r7, #20]
 8003934:	1ad3      	subs	r3, r2, r3
 8003936:	f241 3288 	movw	r2, #5000	@ 0x1388
 800393a:	4293      	cmp	r3, r2
 800393c:	d901      	bls.n	8003942 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800393e:	2303      	movs	r3, #3
 8003940:	e059      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003942:	4b30      	ldr	r3, [pc, #192]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003944:	689b      	ldr	r3, [r3, #8]
 8003946:	f003 020c 	and.w	r2, r3, #12
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	685b      	ldr	r3, [r3, #4]
 800394e:	009b      	lsls	r3, r3, #2
 8003950:	429a      	cmp	r2, r3
 8003952:	d1eb      	bne.n	800392c <HAL_RCC_ClockConfig+0xf0>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003954:	4b2a      	ldr	r3, [pc, #168]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f003 030f 	and.w	r3, r3, #15
 800395c:	683a      	ldr	r2, [r7, #0]
 800395e:	429a      	cmp	r2, r3
 8003960:	d20c      	bcs.n	800397c <HAL_RCC_ClockConfig+0x140>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003962:	4b27      	ldr	r3, [pc, #156]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 8003964:	683a      	ldr	r2, [r7, #0]
 8003966:	b2d2      	uxtb	r2, r2
 8003968:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800396a:	4b25      	ldr	r3, [pc, #148]	@ (8003a00 <HAL_RCC_ClockConfig+0x1c4>)
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 030f 	and.w	r3, r3, #15
 8003972:	683a      	ldr	r2, [r7, #0]
 8003974:	429a      	cmp	r2, r3
 8003976:	d001      	beq.n	800397c <HAL_RCC_ClockConfig+0x140>
    {
      return HAL_ERROR;
 8003978:	2301      	movs	r3, #1
 800397a:	e03c      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	f003 0304 	and.w	r3, r3, #4
 8003984:	2b00      	cmp	r3, #0
 8003986:	d008      	beq.n	800399a <HAL_RCC_ClockConfig+0x15e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003988:	4b1e      	ldr	r3, [pc, #120]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 800398a:	689b      	ldr	r3, [r3, #8]
 800398c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	491b      	ldr	r1, [pc, #108]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 8003996:	4313      	orrs	r3, r2
 8003998:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	f003 0308 	and.w	r3, r3, #8
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d009      	beq.n	80039ba <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80039a6:	4b17      	ldr	r3, [pc, #92]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	691b      	ldr	r3, [r3, #16]
 80039b2:	00db      	lsls	r3, r3, #3
 80039b4:	4913      	ldr	r1, [pc, #76]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80039b6:	4313      	orrs	r3, r2
 80039b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> POSITION_VAL(RCC_CFGR_HPRE)];
 80039ba:	f000 f82b 	bl	8003a14 <HAL_RCC_GetSysClockFreq>
 80039be:	4601      	mov	r1, r0
 80039c0:	4b10      	ldr	r3, [pc, #64]	@ (8003a04 <HAL_RCC_ClockConfig+0x1c8>)
 80039c2:	689b      	ldr	r3, [r3, #8]
 80039c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80039c8:	22f0      	movs	r2, #240	@ 0xf0
 80039ca:	60fa      	str	r2, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039cc:	68fa      	ldr	r2, [r7, #12]
 80039ce:	fa92 f2a2 	rbit	r2, r2
 80039d2:	613a      	str	r2, [r7, #16]
  return result;
 80039d4:	693a      	ldr	r2, [r7, #16]
 80039d6:	fab2 f282 	clz	r2, r2
 80039da:	b2d2      	uxtb	r2, r2
 80039dc:	40d3      	lsrs	r3, r2
 80039de:	4a0a      	ldr	r2, [pc, #40]	@ (8003a08 <HAL_RCC_ClockConfig+0x1cc>)
 80039e0:	5cd3      	ldrb	r3, [r2, r3]
 80039e2:	fa21 f303 	lsr.w	r3, r1, r3
 80039e6:	4a09      	ldr	r2, [pc, #36]	@ (8003a0c <HAL_RCC_ClockConfig+0x1d0>)
 80039e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80039ea:	4b09      	ldr	r3, [pc, #36]	@ (8003a10 <HAL_RCC_ClockConfig+0x1d4>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fd fbf2 	bl	80011d8 <HAL_InitTick>

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3718      	adds	r7, #24
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40023c00 	.word	0x40023c00
 8003a04:	40023800 	.word	0x40023800
 8003a08:	08005a78 	.word	0x08005a78
 8003a0c:	2000000c 	.word	0x2000000c
 8003a10:	20000010 	.word	0x20000010

08003a14 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a14:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a18:	b094      	sub	sp, #80	@ 0x50
 8003a1a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003a1c:	2300      	movs	r3, #0
 8003a1e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a20:	2300      	movs	r3, #0
 8003a22:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a24:	2300      	movs	r3, #0
 8003a26:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003a28:	2300      	movs	r3, #0
 8003a2a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a2c:	4b7c      	ldr	r3, [pc, #496]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a2e:	689b      	ldr	r3, [r3, #8]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	2b08      	cmp	r3, #8
 8003a36:	d00d      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x40>
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	f200 80e7 	bhi.w	8003c0c <HAL_RCC_GetSysClockFreq+0x1f8>
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d002      	beq.n	8003a48 <HAL_RCC_GetSysClockFreq+0x34>
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d003      	beq.n	8003a4e <HAL_RCC_GetSysClockFreq+0x3a>
 8003a46:	e0e1      	b.n	8003c0c <HAL_RCC_GetSysClockFreq+0x1f8>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a48:	4b76      	ldr	r3, [pc, #472]	@ (8003c24 <HAL_RCC_GetSysClockFreq+0x210>)
 8003a4a:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8003a4c:	e0e1      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a4e:	4b76      	ldr	r3, [pc, #472]	@ (8003c28 <HAL_RCC_GetSysClockFreq+0x214>)
 8003a50:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003a52:	e0de      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a54:	4b72      	ldr	r3, [pc, #456]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a5c:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a5e:	4b70      	ldr	r3, [pc, #448]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d065      	beq.n	8003b36 <HAL_RCC_GetSysClockFreq+0x122>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a6a:	4b6d      	ldr	r3, [pc, #436]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003a6c:	685b      	ldr	r3, [r3, #4]
 8003a6e:	099b      	lsrs	r3, r3, #6
 8003a70:	2200      	movs	r2, #0
 8003a72:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a74:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a7c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a7e:	2300      	movs	r3, #0
 8003a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a82:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a86:	4622      	mov	r2, r4
 8003a88:	462b      	mov	r3, r5
 8003a8a:	f04f 0000 	mov.w	r0, #0
 8003a8e:	f04f 0100 	mov.w	r1, #0
 8003a92:	0159      	lsls	r1, r3, #5
 8003a94:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a98:	0150      	lsls	r0, r2, #5
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	460b      	mov	r3, r1
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	1a51      	subs	r1, r2, r1
 8003aa2:	6139      	str	r1, [r7, #16]
 8003aa4:	4629      	mov	r1, r5
 8003aa6:	eb63 0301 	sbc.w	r3, r3, r1
 8003aaa:	617b      	str	r3, [r7, #20]
 8003aac:	f04f 0200 	mov.w	r2, #0
 8003ab0:	f04f 0300 	mov.w	r3, #0
 8003ab4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003ab8:	4659      	mov	r1, fp
 8003aba:	018b      	lsls	r3, r1, #6
 8003abc:	4651      	mov	r1, sl
 8003abe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003ac2:	4651      	mov	r1, sl
 8003ac4:	018a      	lsls	r2, r1, #6
 8003ac6:	46d4      	mov	ip, sl
 8003ac8:	ebb2 080c 	subs.w	r8, r2, ip
 8003acc:	4659      	mov	r1, fp
 8003ace:	eb63 0901 	sbc.w	r9, r3, r1
 8003ad2:	f04f 0200 	mov.w	r2, #0
 8003ad6:	f04f 0300 	mov.w	r3, #0
 8003ada:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003ade:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003ae2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003ae6:	4690      	mov	r8, r2
 8003ae8:	4699      	mov	r9, r3
 8003aea:	4623      	mov	r3, r4
 8003aec:	eb18 0303 	adds.w	r3, r8, r3
 8003af0:	60bb      	str	r3, [r7, #8]
 8003af2:	462b      	mov	r3, r5
 8003af4:	eb49 0303 	adc.w	r3, r9, r3
 8003af8:	60fb      	str	r3, [r7, #12]
 8003afa:	f04f 0200 	mov.w	r2, #0
 8003afe:	f04f 0300 	mov.w	r3, #0
 8003b02:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b06:	4629      	mov	r1, r5
 8003b08:	024b      	lsls	r3, r1, #9
 8003b0a:	4620      	mov	r0, r4
 8003b0c:	4629      	mov	r1, r5
 8003b0e:	4604      	mov	r4, r0
 8003b10:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8003b14:	4601      	mov	r1, r0
 8003b16:	024a      	lsls	r2, r1, #9
 8003b18:	4610      	mov	r0, r2
 8003b1a:	4619      	mov	r1, r3
 8003b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b1e:	2200      	movs	r2, #0
 8003b20:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b22:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003b24:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b28:	f7fc fb4c 	bl	80001c4 <__aeabi_uldivmod>
 8003b2c:	4602      	mov	r2, r0
 8003b2e:	460b      	mov	r3, r1
 8003b30:	4613      	mov	r3, r2
 8003b32:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003b34:	e05c      	b.n	8003bf0 <HAL_RCC_GetSysClockFreq+0x1dc>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003b36:	4b3a      	ldr	r3, [pc, #232]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003b38:	685b      	ldr	r3, [r3, #4]
 8003b3a:	099b      	lsrs	r3, r3, #6
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	4618      	mov	r0, r3
 8003b40:	4611      	mov	r1, r2
 8003b42:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003b46:	623b      	str	r3, [r7, #32]
 8003b48:	2300      	movs	r3, #0
 8003b4a:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b4c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003b50:	4642      	mov	r2, r8
 8003b52:	464b      	mov	r3, r9
 8003b54:	f04f 0000 	mov.w	r0, #0
 8003b58:	f04f 0100 	mov.w	r1, #0
 8003b5c:	0159      	lsls	r1, r3, #5
 8003b5e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b62:	0150      	lsls	r0, r2, #5
 8003b64:	4602      	mov	r2, r0
 8003b66:	460b      	mov	r3, r1
 8003b68:	46c4      	mov	ip, r8
 8003b6a:	ebb2 0a0c 	subs.w	sl, r2, ip
 8003b6e:	4640      	mov	r0, r8
 8003b70:	4649      	mov	r1, r9
 8003b72:	468c      	mov	ip, r1
 8003b74:	eb63 0b0c 	sbc.w	fp, r3, ip
 8003b78:	f04f 0200 	mov.w	r2, #0
 8003b7c:	f04f 0300 	mov.w	r3, #0
 8003b80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b8c:	ebb2 040a 	subs.w	r4, r2, sl
 8003b90:	eb63 050b 	sbc.w	r5, r3, fp
 8003b94:	f04f 0200 	mov.w	r2, #0
 8003b98:	f04f 0300 	mov.w	r3, #0
 8003b9c:	00eb      	lsls	r3, r5, #3
 8003b9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ba2:	00e2      	lsls	r2, r4, #3
 8003ba4:	4614      	mov	r4, r2
 8003ba6:	461d      	mov	r5, r3
 8003ba8:	4603      	mov	r3, r0
 8003baa:	18e3      	adds	r3, r4, r3
 8003bac:	603b      	str	r3, [r7, #0]
 8003bae:	460b      	mov	r3, r1
 8003bb0:	eb45 0303 	adc.w	r3, r5, r3
 8003bb4:	607b      	str	r3, [r7, #4]
 8003bb6:	f04f 0200 	mov.w	r2, #0
 8003bba:	f04f 0300 	mov.w	r3, #0
 8003bbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003bc2:	4629      	mov	r1, r5
 8003bc4:	028b      	lsls	r3, r1, #10
 8003bc6:	4620      	mov	r0, r4
 8003bc8:	4629      	mov	r1, r5
 8003bca:	4604      	mov	r4, r0
 8003bcc:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8003bd0:	4601      	mov	r1, r0
 8003bd2:	028a      	lsls	r2, r1, #10
 8003bd4:	4610      	mov	r0, r2
 8003bd6:	4619      	mov	r1, r3
 8003bd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003bda:	2200      	movs	r2, #0
 8003bdc:	61bb      	str	r3, [r7, #24]
 8003bde:	61fa      	str	r2, [r7, #28]
 8003be0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003be4:	f7fc faee 	bl	80001c4 <__aeabi_uldivmod>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4613      	mov	r3, r2
 8003bee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8003c20 <HAL_RCC_GetSysClockFreq+0x20c>)
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	0c1b      	lsrs	r3, r3, #16
 8003bf6:	f003 0303 	and.w	r3, r3, #3
 8003bfa:	3301      	adds	r3, #1
 8003bfc:	005b      	lsls	r3, r3, #1
 8003bfe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003c00:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003c02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003c04:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c08:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c0a:	e002      	b.n	8003c12 <HAL_RCC_GetSysClockFreq+0x1fe>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003c0c:	4b05      	ldr	r3, [pc, #20]	@ (8003c24 <HAL_RCC_GetSysClockFreq+0x210>)
 8003c0e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003c10:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003c12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3750      	adds	r7, #80	@ 0x50
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003c1e:	bf00      	nop
 8003c20:	40023800 	.word	0x40023800
 8003c24:	00f42400 	.word	0x00f42400
 8003c28:	007a1200 	.word	0x007a1200

08003c2c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c2c:	b480      	push	{r7}
 8003c2e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003c30:	4b02      	ldr	r3, [pc, #8]	@ (8003c3c <HAL_RCC_GetHCLKFreq+0x10>)
 8003c32:	681b      	ldr	r3, [r3, #0]
}
 8003c34:	4618      	mov	r0, r3
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bc80      	pop	{r7}
 8003c3a:	4770      	bx	lr
 8003c3c:	2000000c 	.word	0x2000000c

08003c40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 8003c46:	f7ff fff1 	bl	8003c2c <HAL_RCC_GetHCLKFreq>
 8003c4a:	4601      	mov	r1, r0
 8003c4c:	4b0b      	ldr	r3, [pc, #44]	@ (8003c7c <HAL_RCC_GetPCLK1Freq+0x3c>)
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 8003c54:	f44f 52e0 	mov.w	r2, #7168	@ 0x1c00
 8003c58:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c5a:	687a      	ldr	r2, [r7, #4]
 8003c5c:	fa92 f2a2 	rbit	r2, r2
 8003c60:	603a      	str	r2, [r7, #0]
  return result;
 8003c62:	683a      	ldr	r2, [r7, #0]
 8003c64:	fab2 f282 	clz	r2, r2
 8003c68:	b2d2      	uxtb	r2, r2
 8003c6a:	40d3      	lsrs	r3, r2
 8003c6c:	4a04      	ldr	r2, [pc, #16]	@ (8003c80 <HAL_RCC_GetPCLK1Freq+0x40>)
 8003c6e:	5cd3      	ldrb	r3, [r2, r3]
 8003c70:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003c74:	4618      	mov	r0, r3
 8003c76:	3708      	adds	r7, #8
 8003c78:	46bd      	mov	sp, r7
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	40023800 	.word	0x40023800
 8003c80:	08005a88 	.word	0x08005a88

08003c84 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	b082      	sub	sp, #8
 8003c88:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 8003c8a:	f7ff ffcf 	bl	8003c2c <HAL_RCC_GetHCLKFreq>
 8003c8e:	4601      	mov	r1, r0
 8003c90:	4b0b      	ldr	r3, [pc, #44]	@ (8003cc0 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8003c92:	689b      	ldr	r3, [r3, #8]
 8003c94:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8003c98:	f44f 4260 	mov.w	r2, #57344	@ 0xe000
 8003c9c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	fa92 f2a2 	rbit	r2, r2
 8003ca4:	603a      	str	r2, [r7, #0]
  return result;
 8003ca6:	683a      	ldr	r2, [r7, #0]
 8003ca8:	fab2 f282 	clz	r2, r2
 8003cac:	b2d2      	uxtb	r2, r2
 8003cae:	40d3      	lsrs	r3, r2
 8003cb0:	4a04      	ldr	r2, [pc, #16]	@ (8003cc4 <HAL_RCC_GetPCLK2Freq+0x40>)
 8003cb2:	5cd3      	ldrb	r3, [r2, r3]
 8003cb4:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3708      	adds	r7, #8
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	bd80      	pop	{r7, pc}
 8003cc0:	40023800 	.word	0x40023800
 8003cc4:	08005a88 	.word	0x08005a88

08003cc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b082      	sub	sp, #8
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d101      	bne.n	8003cda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003cd6:	2301      	movs	r3, #1
 8003cd8:	e042      	b.n	8003d60 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ce0:	b2db      	uxtb	r3, r3
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d106      	bne.n	8003cf4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003cee:	6878      	ldr	r0, [r7, #4]
 8003cf0:	f7fd f8c6 	bl	8000e80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	2224      	movs	r2, #36	@ 0x24
 8003cf8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	68da      	ldr	r2, [r3, #12]
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003d0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003d0c:	6878      	ldr	r0, [r7, #4]
 8003d0e:	f000 f971 	bl	8003ff4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	691a      	ldr	r2, [r3, #16]
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003d20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	695a      	ldr	r2, [r3, #20]
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003d30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	68da      	ldr	r2, [r3, #12]
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003d40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2220      	movs	r2, #32
 8003d4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2220      	movs	r2, #32
 8003d54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	2200      	movs	r2, #0
 8003d5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8003d5e:	2300      	movs	r3, #0
}
 8003d60:	4618      	mov	r0, r3
 8003d62:	3708      	adds	r7, #8
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bd80      	pop	{r7, pc}

08003d68 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b08a      	sub	sp, #40	@ 0x28
 8003d6c:	af02      	add	r7, sp, #8
 8003d6e:	60f8      	str	r0, [r7, #12]
 8003d70:	60b9      	str	r1, [r7, #8]
 8003d72:	603b      	str	r3, [r7, #0]
 8003d74:	4613      	mov	r3, r2
 8003d76:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	2b20      	cmp	r3, #32
 8003d86:	d175      	bne.n	8003e74 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d002      	beq.n	8003d94 <HAL_UART_Transmit+0x2c>
 8003d8e:	88fb      	ldrh	r3, [r7, #6]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d101      	bne.n	8003d98 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003d94:	2301      	movs	r3, #1
 8003d96:	e06e      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2221      	movs	r2, #33	@ 0x21
 8003da2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003da6:	f7fd fa59 	bl	800125c <HAL_GetTick>
 8003daa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	88fa      	ldrh	r2, [r7, #6]
 8003db0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	88fa      	ldrh	r2, [r7, #6]
 8003db6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003dc0:	d108      	bne.n	8003dd4 <HAL_UART_Transmit+0x6c>
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d104      	bne.n	8003dd4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003dca:	2300      	movs	r3, #0
 8003dcc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003dce:	68bb      	ldr	r3, [r7, #8]
 8003dd0:	61bb      	str	r3, [r7, #24]
 8003dd2:	e003      	b.n	8003ddc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003dd8:	2300      	movs	r3, #0
 8003dda:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003ddc:	e02e      	b.n	8003e3c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003dde:	683b      	ldr	r3, [r7, #0]
 8003de0:	9300      	str	r3, [sp, #0]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	2200      	movs	r2, #0
 8003de6:	2180      	movs	r1, #128	@ 0x80
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f000 f848 	bl	8003e7e <UART_WaitOnFlagUntilTimeout>
 8003dee:	4603      	mov	r3, r0
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d005      	beq.n	8003e00 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2220      	movs	r2, #32
 8003df8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003dfc:	2303      	movs	r3, #3
 8003dfe:	e03a      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8003e00:	69fb      	ldr	r3, [r7, #28]
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d10b      	bne.n	8003e1e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003e06:	69bb      	ldr	r3, [r7, #24]
 8003e08:	881b      	ldrh	r3, [r3, #0]
 8003e0a:	461a      	mov	r2, r3
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003e14:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003e16:	69bb      	ldr	r3, [r7, #24]
 8003e18:	3302      	adds	r3, #2
 8003e1a:	61bb      	str	r3, [r7, #24]
 8003e1c:	e007      	b.n	8003e2e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	781a      	ldrb	r2, [r3, #0]
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003e28:	69fb      	ldr	r3, [r7, #28]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	3b01      	subs	r3, #1
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8003e40:	b29b      	uxth	r3, r3
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d1cb      	bne.n	8003dde <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003e46:	683b      	ldr	r3, [r7, #0]
 8003e48:	9300      	str	r3, [sp, #0]
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	2140      	movs	r1, #64	@ 0x40
 8003e50:	68f8      	ldr	r0, [r7, #12]
 8003e52:	f000 f814 	bl	8003e7e <UART_WaitOnFlagUntilTimeout>
 8003e56:	4603      	mov	r3, r0
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d005      	beq.n	8003e68 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2220      	movs	r2, #32
 8003e60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003e64:	2303      	movs	r3, #3
 8003e66:	e006      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	2220      	movs	r2, #32
 8003e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003e70:	2300      	movs	r3, #0
 8003e72:	e000      	b.n	8003e76 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003e74:	2302      	movs	r3, #2
  }
}
 8003e76:	4618      	mov	r0, r3
 8003e78:	3720      	adds	r7, #32
 8003e7a:	46bd      	mov	sp, r7
 8003e7c:	bd80      	pop	{r7, pc}

08003e7e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003e7e:	b580      	push	{r7, lr}
 8003e80:	b086      	sub	sp, #24
 8003e82:	af00      	add	r7, sp, #0
 8003e84:	60f8      	str	r0, [r7, #12]
 8003e86:	60b9      	str	r1, [r7, #8]
 8003e88:	603b      	str	r3, [r7, #0]
 8003e8a:	4613      	mov	r3, r2
 8003e8c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e8e:	e03b      	b.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e90:	6a3b      	ldr	r3, [r7, #32]
 8003e92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e96:	d037      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e98:	f7fd f9e0 	bl	800125c <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	6a3a      	ldr	r2, [r7, #32]
 8003ea4:	429a      	cmp	r2, r3
 8003ea6:	d302      	bcc.n	8003eae <UART_WaitOnFlagUntilTimeout+0x30>
 8003ea8:	6a3b      	ldr	r3, [r7, #32]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003eae:	2303      	movs	r3, #3
 8003eb0:	e03a      	b.n	8003f28 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	f003 0304 	and.w	r3, r3, #4
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d023      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ec0:	68bb      	ldr	r3, [r7, #8]
 8003ec2:	2b80      	cmp	r3, #128	@ 0x80
 8003ec4:	d020      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2b40      	cmp	r3, #64	@ 0x40
 8003eca:	d01d      	beq.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f003 0308 	and.w	r3, r3, #8
 8003ed6:	2b08      	cmp	r3, #8
 8003ed8:	d116      	bne.n	8003f08 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003eda:	2300      	movs	r3, #0
 8003edc:	617b      	str	r3, [r7, #20]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	617b      	str	r3, [r7, #20]
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	617b      	str	r3, [r7, #20]
 8003eee:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ef0:	68f8      	ldr	r0, [r7, #12]
 8003ef2:	f000 f81d 	bl	8003f30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	2208      	movs	r2, #8
 8003efa:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2200      	movs	r2, #0
 8003f00:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f04:	2301      	movs	r3, #1
 8003f06:	e00f      	b.n	8003f28 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	68bb      	ldr	r3, [r7, #8]
 8003f10:	4013      	ands	r3, r2
 8003f12:	68ba      	ldr	r2, [r7, #8]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	bf0c      	ite	eq
 8003f18:	2301      	moveq	r3, #1
 8003f1a:	2300      	movne	r3, #0
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	461a      	mov	r2, r3
 8003f20:	79fb      	ldrb	r3, [r7, #7]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d0b4      	beq.n	8003e90 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f26:	2300      	movs	r3, #0
}
 8003f28:	4618      	mov	r0, r3
 8003f2a:	3718      	adds	r7, #24
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	bd80      	pop	{r7, pc}

08003f30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f30:	b480      	push	{r7}
 8003f32:	b095      	sub	sp, #84	@ 0x54
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	330c      	adds	r3, #12
 8003f3e:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f40:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f42:	e853 3f00 	ldrex	r3, [r3]
 8003f46:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f4a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003f4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	330c      	adds	r3, #12
 8003f56:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003f58:	643a      	str	r2, [r7, #64]	@ 0x40
 8003f5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f5c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003f5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003f60:	e841 2300 	strex	r3, r2, [r1]
 8003f64:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d1e5      	bne.n	8003f38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	3314      	adds	r3, #20
 8003f72:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003f74:	6a3b      	ldr	r3, [r7, #32]
 8003f76:	e853 3f00 	ldrex	r3, [r3]
 8003f7a:	61fb      	str	r3, [r7, #28]
   return(result);
 8003f7c:	69fb      	ldr	r3, [r7, #28]
 8003f7e:	f023 0301 	bic.w	r3, r3, #1
 8003f82:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	3314      	adds	r3, #20
 8003f8a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003f8c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003f8e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003f90:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f92:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003f94:	e841 2300 	strex	r3, r2, [r1]
 8003f98:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d1e5      	bne.n	8003f6c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003fa4:	2b01      	cmp	r3, #1
 8003fa6:	d119      	bne.n	8003fdc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	330c      	adds	r3, #12
 8003fae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	e853 3f00 	ldrex	r3, [r3]
 8003fb6:	60bb      	str	r3, [r7, #8]
   return(result);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	f023 0310 	bic.w	r3, r3, #16
 8003fbe:	647b      	str	r3, [r7, #68]	@ 0x44
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	330c      	adds	r3, #12
 8003fc6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003fc8:	61ba      	str	r2, [r7, #24]
 8003fca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003fcc:	6979      	ldr	r1, [r7, #20]
 8003fce:	69ba      	ldr	r2, [r7, #24]
 8003fd0:	e841 2300 	strex	r3, r2, [r1]
 8003fd4:	613b      	str	r3, [r7, #16]
   return(result);
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d1e5      	bne.n	8003fa8 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2220      	movs	r2, #32
 8003fe0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003fea:	bf00      	nop
 8003fec:	3754      	adds	r7, #84	@ 0x54
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bc80      	pop	{r7}
 8003ff2:	4770      	bx	lr

08003ff4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b084      	sub	sp, #16
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	691b      	ldr	r3, [r3, #16]
 8004002:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	68da      	ldr	r2, [r3, #12]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	430a      	orrs	r2, r1
 8004010:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689a      	ldr	r2, [r3, #8]
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	691b      	ldr	r3, [r3, #16]
 800401a:	431a      	orrs	r2, r3
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	695b      	ldr	r3, [r3, #20]
 8004020:	431a      	orrs	r2, r3
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	4313      	orrs	r3, r2
 8004028:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68db      	ldr	r3, [r3, #12]
 8004030:	f423 4316 	bic.w	r3, r3, #38400	@ 0x9600
 8004034:	f023 030c 	bic.w	r3, r3, #12
 8004038:	687a      	ldr	r2, [r7, #4]
 800403a:	6812      	ldr	r2, [r2, #0]
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	430b      	orrs	r3, r1
 8004040:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	695b      	ldr	r3, [r3, #20]
 8004048:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	699a      	ldr	r2, [r3, #24]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	430a      	orrs	r2, r1
 8004056:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1) || (huart->Instance == USART6))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	4a57      	ldr	r2, [pc, #348]	@ (80041bc <UART_SetConfig+0x1c8>)
 800405e:	4293      	cmp	r3, r2
 8004060:	d004      	beq.n	800406c <UART_SetConfig+0x78>
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a56      	ldr	r2, [pc, #344]	@ (80041c0 <UART_SetConfig+0x1cc>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d103      	bne.n	8004074 <UART_SetConfig+0x80>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800406c:	f7ff fe0a 	bl	8003c84 <HAL_RCC_GetPCLK2Freq>
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	e002      	b.n	800407a <UART_SetConfig+0x86>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004074:	f7ff fde4 	bl	8003c40 <HAL_RCC_GetPCLK1Freq>
 8004078:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	69db      	ldr	r3, [r3, #28]
 800407e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004082:	d14c      	bne.n	800411e <UART_SetConfig+0x12a>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004084:	68fa      	ldr	r2, [r7, #12]
 8004086:	4613      	mov	r3, r2
 8004088:	009b      	lsls	r3, r3, #2
 800408a:	4413      	add	r3, r2
 800408c:	009a      	lsls	r2, r3, #2
 800408e:	441a      	add	r2, r3
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	685b      	ldr	r3, [r3, #4]
 8004094:	005b      	lsls	r3, r3, #1
 8004096:	fbb2 f3f3 	udiv	r3, r2, r3
 800409a:	4a4a      	ldr	r2, [pc, #296]	@ (80041c4 <UART_SetConfig+0x1d0>)
 800409c:	fba2 2303 	umull	r2, r3, r2, r3
 80040a0:	095b      	lsrs	r3, r3, #5
 80040a2:	0119      	lsls	r1, r3, #4
 80040a4:	68fa      	ldr	r2, [r7, #12]
 80040a6:	4613      	mov	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4413      	add	r3, r2
 80040ac:	009a      	lsls	r2, r3, #2
 80040ae:	441a      	add	r2, r3
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685b      	ldr	r3, [r3, #4]
 80040b4:	005b      	lsls	r3, r3, #1
 80040b6:	fbb2 f2f3 	udiv	r2, r2, r3
 80040ba:	4b42      	ldr	r3, [pc, #264]	@ (80041c4 <UART_SetConfig+0x1d0>)
 80040bc:	fba3 0302 	umull	r0, r3, r3, r2
 80040c0:	095b      	lsrs	r3, r3, #5
 80040c2:	2064      	movs	r0, #100	@ 0x64
 80040c4:	fb00 f303 	mul.w	r3, r0, r3
 80040c8:	1ad3      	subs	r3, r2, r3
 80040ca:	00db      	lsls	r3, r3, #3
 80040cc:	3332      	adds	r3, #50	@ 0x32
 80040ce:	4a3d      	ldr	r2, [pc, #244]	@ (80041c4 <UART_SetConfig+0x1d0>)
 80040d0:	fba2 2303 	umull	r2, r3, r2, r3
 80040d4:	095b      	lsrs	r3, r3, #5
 80040d6:	005b      	lsls	r3, r3, #1
 80040d8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80040dc:	4419      	add	r1, r3
 80040de:	68fa      	ldr	r2, [r7, #12]
 80040e0:	4613      	mov	r3, r2
 80040e2:	009b      	lsls	r3, r3, #2
 80040e4:	4413      	add	r3, r2
 80040e6:	009a      	lsls	r2, r3, #2
 80040e8:	441a      	add	r2, r3
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	685b      	ldr	r3, [r3, #4]
 80040ee:	005b      	lsls	r3, r3, #1
 80040f0:	fbb2 f2f3 	udiv	r2, r2, r3
 80040f4:	4b33      	ldr	r3, [pc, #204]	@ (80041c4 <UART_SetConfig+0x1d0>)
 80040f6:	fba3 0302 	umull	r0, r3, r3, r2
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	2064      	movs	r0, #100	@ 0x64
 80040fe:	fb00 f303 	mul.w	r3, r0, r3
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	3332      	adds	r3, #50	@ 0x32
 8004108:	4a2e      	ldr	r2, [pc, #184]	@ (80041c4 <UART_SetConfig+0x1d0>)
 800410a:	fba2 2303 	umull	r2, r3, r2, r3
 800410e:	095b      	lsrs	r3, r3, #5
 8004110:	f003 0207 	and.w	r2, r3, #7
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	440a      	add	r2, r1
 800411a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800411c:	e04a      	b.n	80041b4 <UART_SetConfig+0x1c0>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800411e:	68fa      	ldr	r2, [r7, #12]
 8004120:	4613      	mov	r3, r2
 8004122:	009b      	lsls	r3, r3, #2
 8004124:	4413      	add	r3, r2
 8004126:	009a      	lsls	r2, r3, #2
 8004128:	441a      	add	r2, r3
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	009b      	lsls	r3, r3, #2
 8004130:	fbb2 f3f3 	udiv	r3, r2, r3
 8004134:	4a23      	ldr	r2, [pc, #140]	@ (80041c4 <UART_SetConfig+0x1d0>)
 8004136:	fba2 2303 	umull	r2, r3, r2, r3
 800413a:	095b      	lsrs	r3, r3, #5
 800413c:	0119      	lsls	r1, r3, #4
 800413e:	68fa      	ldr	r2, [r7, #12]
 8004140:	4613      	mov	r3, r2
 8004142:	009b      	lsls	r3, r3, #2
 8004144:	4413      	add	r3, r2
 8004146:	009a      	lsls	r2, r3, #2
 8004148:	441a      	add	r2, r3
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	685b      	ldr	r3, [r3, #4]
 800414e:	009b      	lsls	r3, r3, #2
 8004150:	fbb2 f2f3 	udiv	r2, r2, r3
 8004154:	4b1b      	ldr	r3, [pc, #108]	@ (80041c4 <UART_SetConfig+0x1d0>)
 8004156:	fba3 0302 	umull	r0, r3, r3, r2
 800415a:	095b      	lsrs	r3, r3, #5
 800415c:	2064      	movs	r0, #100	@ 0x64
 800415e:	fb00 f303 	mul.w	r3, r0, r3
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	011b      	lsls	r3, r3, #4
 8004166:	3332      	adds	r3, #50	@ 0x32
 8004168:	4a16      	ldr	r2, [pc, #88]	@ (80041c4 <UART_SetConfig+0x1d0>)
 800416a:	fba2 2303 	umull	r2, r3, r2, r3
 800416e:	095b      	lsrs	r3, r3, #5
 8004170:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004174:	4419      	add	r1, r3
 8004176:	68fa      	ldr	r2, [r7, #12]
 8004178:	4613      	mov	r3, r2
 800417a:	009b      	lsls	r3, r3, #2
 800417c:	4413      	add	r3, r2
 800417e:	009a      	lsls	r2, r3, #2
 8004180:	441a      	add	r2, r3
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	685b      	ldr	r3, [r3, #4]
 8004186:	009b      	lsls	r3, r3, #2
 8004188:	fbb2 f2f3 	udiv	r2, r2, r3
 800418c:	4b0d      	ldr	r3, [pc, #52]	@ (80041c4 <UART_SetConfig+0x1d0>)
 800418e:	fba3 0302 	umull	r0, r3, r3, r2
 8004192:	095b      	lsrs	r3, r3, #5
 8004194:	2064      	movs	r0, #100	@ 0x64
 8004196:	fb00 f303 	mul.w	r3, r0, r3
 800419a:	1ad3      	subs	r3, r2, r3
 800419c:	011b      	lsls	r3, r3, #4
 800419e:	3332      	adds	r3, #50	@ 0x32
 80041a0:	4a08      	ldr	r2, [pc, #32]	@ (80041c4 <UART_SetConfig+0x1d0>)
 80041a2:	fba2 2303 	umull	r2, r3, r2, r3
 80041a6:	095b      	lsrs	r3, r3, #5
 80041a8:	f003 020f 	and.w	r2, r3, #15
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	440a      	add	r2, r1
 80041b2:	609a      	str	r2, [r3, #8]
}
 80041b4:	bf00      	nop
 80041b6:	3710      	adds	r7, #16
 80041b8:	46bd      	mov	sp, r7
 80041ba:	bd80      	pop	{r7, pc}
 80041bc:	40011000 	.word	0x40011000
 80041c0:	40011400 	.word	0x40011400
 80041c4:	51eb851f 	.word	0x51eb851f

080041c8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80041c8:	b084      	sub	sp, #16
 80041ca:	b580      	push	{r7, lr}
 80041cc:	b084      	sub	sp, #16
 80041ce:	af00      	add	r7, sp, #0
 80041d0:	6078      	str	r0, [r7, #4]
 80041d2:	f107 001c 	add.w	r0, r7, #28
 80041d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80041da:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80041de:	2b01      	cmp	r3, #1
 80041e0:	d123      	bne.n	800422a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	68db      	ldr	r3, [r3, #12]
 80041f2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80041f6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80041fa:	687a      	ldr	r2, [r7, #4]
 80041fc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	68db      	ldr	r3, [r3, #12]
 8004202:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800420a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800420e:	2b01      	cmp	r3, #1
 8004210:	d105      	bne.n	800421e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800421e:	6878      	ldr	r0, [r7, #4]
 8004220:	f000 fa8f 	bl	8004742 <USB_CoreReset>
 8004224:	4603      	mov	r3, r0
 8004226:	73fb      	strb	r3, [r7, #15]
 8004228:	e010      	b.n	800424c <USB_CoreInit+0x84>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	68db      	ldr	r3, [r3, #12]
 800422e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004236:	6878      	ldr	r0, [r7, #4]
 8004238:	f000 fa83 	bl	8004742 <USB_CoreReset>
 800423c:	4603      	mov	r3, r0
 800423e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004244:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 800424c:	7fbb      	ldrb	r3, [r7, #30]
 800424e:	2b01      	cmp	r3, #1
 8004250:	d10b      	bne.n	800426a <USB_CoreInit+0xa2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	689b      	ldr	r3, [r3, #8]
 8004256:	f043 0206 	orr.w	r2, r3, #6
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f043 0220 	orr.w	r2, r3, #32
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800426a:	7bfb      	ldrb	r3, [r7, #15]
}
 800426c:	4618      	mov	r0, r3
 800426e:	3710      	adds	r7, #16
 8004270:	46bd      	mov	sp, r7
 8004272:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004276:	b004      	add	sp, #16
 8004278:	4770      	bx	lr

0800427a <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800427a:	b480      	push	{r7}
 800427c:	b083      	sub	sp, #12
 800427e:	af00      	add	r7, sp, #0
 8004280:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	689b      	ldr	r3, [r3, #8]
 8004286:	f023 0201 	bic.w	r2, r3, #1
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800428e:	2300      	movs	r3, #0
}
 8004290:	4618      	mov	r0, r3
 8004292:	370c      	adds	r7, #12
 8004294:	46bd      	mov	sp, r7
 8004296:	bc80      	pop	{r7}
 8004298:	4770      	bx	lr

0800429a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800429a:	b580      	push	{r7, lr}
 800429c:	b084      	sub	sp, #16
 800429e:	af00      	add	r7, sp, #0
 80042a0:	6078      	str	r0, [r7, #4]
 80042a2:	460b      	mov	r3, r1
 80042a4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80042a6:	2300      	movs	r3, #0
 80042a8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	68db      	ldr	r3, [r3, #12]
 80042ae:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80042b6:	78fb      	ldrb	r3, [r7, #3]
 80042b8:	2b01      	cmp	r3, #1
 80042ba:	d115      	bne.n	80042e8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80042c8:	200a      	movs	r0, #10
 80042ca:	f7fc ffd1 	bl	8001270 <HAL_Delay>
      ms += 10U;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	330a      	adds	r3, #10
 80042d2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80042d4:	6878      	ldr	r0, [r7, #4]
 80042d6:	f000 fa27 	bl	8004728 <USB_GetMode>
 80042da:	4603      	mov	r3, r0
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d01e      	beq.n	800431e <USB_SetCurrentMode+0x84>
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	2bc7      	cmp	r3, #199	@ 0xc7
 80042e4:	d9f0      	bls.n	80042c8 <USB_SetCurrentMode+0x2e>
 80042e6:	e01a      	b.n	800431e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80042e8:	78fb      	ldrb	r3, [r7, #3]
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d115      	bne.n	800431a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	68db      	ldr	r3, [r3, #12]
 80042f2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80042fa:	200a      	movs	r0, #10
 80042fc:	f7fc ffb8 	bl	8001270 <HAL_Delay>
      ms += 10U;
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	330a      	adds	r3, #10
 8004304:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8004306:	6878      	ldr	r0, [r7, #4]
 8004308:	f000 fa0e 	bl	8004728 <USB_GetMode>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d005      	beq.n	800431e <USB_SetCurrentMode+0x84>
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2bc7      	cmp	r3, #199	@ 0xc7
 8004316:	d9f0      	bls.n	80042fa <USB_SetCurrentMode+0x60>
 8004318:	e001      	b.n	800431e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e005      	b.n	800432a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	2bc8      	cmp	r3, #200	@ 0xc8
 8004322:	d101      	bne.n	8004328 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e000      	b.n	800432a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3710      	adds	r7, #16
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}
	...

08004334 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004334:	b084      	sub	sp, #16
 8004336:	b580      	push	{r7, lr}
 8004338:	b086      	sub	sp, #24
 800433a:	af00      	add	r7, sp, #0
 800433c:	6078      	str	r0, [r7, #4]
 800433e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8004342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004346:	2300      	movs	r3, #0
 8004348:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800434e:	2300      	movs	r3, #0
 8004350:	613b      	str	r3, [r7, #16]
 8004352:	e009      	b.n	8004368 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	3340      	adds	r3, #64	@ 0x40
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	4413      	add	r3, r2
 800435e:	2200      	movs	r2, #0
 8004360:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8004362:	693b      	ldr	r3, [r7, #16]
 8004364:	3301      	adds	r3, #1
 8004366:	613b      	str	r3, [r7, #16]
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	2b0e      	cmp	r3, #14
 800436c:	d9f2      	bls.n	8004354 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800436e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8004372:	2b00      	cmp	r3, #0
 8004374:	d11c      	bne.n	80043b0 <USB_DevInit+0x7c>
  {
    /*
     * disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	68fa      	ldr	r2, [r7, #12]
 8004380:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004384:	f043 0302 	orr.w	r3, r3, #2
 8004388:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800439a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043a6:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	639a      	str	r2, [r3, #56]	@ 0x38
 80043ae:	e00b      	b.n	80043c8 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b4:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043c0:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80043ce:	461a      	mov	r2, r3
 80043d0:	2300      	movs	r3, #0
 80043d2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80043d4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80043d8:	2b01      	cmp	r3, #1
 80043da:	d10d      	bne.n	80043f8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80043dc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d104      	bne.n	80043ee <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80043e4:	2100      	movs	r1, #0
 80043e6:	6878      	ldr	r0, [r7, #4]
 80043e8:	f000 f966 	bl	80046b8 <USB_SetDevSpeed>
 80043ec:	e008      	b.n	8004400 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80043ee:	2101      	movs	r1, #1
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f961 	bl	80046b8 <USB_SetDevSpeed>
 80043f6:	e003      	b.n	8004400 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80043f8:	2103      	movs	r1, #3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f000 f95c 	bl	80046b8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8004400:	2110      	movs	r1, #16
 8004402:	6878      	ldr	r0, [r7, #4]
 8004404:	f000 f8fa 	bl	80045fc <USB_FlushTxFifo>
 8004408:	4603      	mov	r3, r0
 800440a:	2b00      	cmp	r3, #0
 800440c:	d001      	beq.n	8004412 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800440e:	2301      	movs	r3, #1
 8004410:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f923 	bl	800465e <USB_FlushRxFifo>
 8004418:	4603      	mov	r3, r0
 800441a:	2b00      	cmp	r3, #0
 800441c:	d001      	beq.n	8004422 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004428:	461a      	mov	r2, r3
 800442a:	2300      	movs	r3, #0
 800442c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004434:	461a      	mov	r2, r3
 8004436:	2300      	movs	r3, #0
 8004438:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004440:	461a      	mov	r2, r3
 8004442:	2300      	movs	r3, #0
 8004444:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004446:	2300      	movs	r3, #0
 8004448:	613b      	str	r3, [r7, #16]
 800444a:	e043      	b.n	80044d4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	015a      	lsls	r2, r3, #5
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	4413      	add	r3, r2
 8004454:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800445e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004462:	d118      	bne.n	8004496 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004464:	693b      	ldr	r3, [r7, #16]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d10a      	bne.n	8004480 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800446a:	693b      	ldr	r3, [r7, #16]
 800446c:	015a      	lsls	r2, r3, #5
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	4413      	add	r3, r2
 8004472:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004476:	461a      	mov	r2, r3
 8004478:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800447c:	6013      	str	r3, [r2, #0]
 800447e:	e013      	b.n	80044a8 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	015a      	lsls	r2, r3, #5
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	4413      	add	r3, r2
 8004488:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800448c:	461a      	mov	r2, r3
 800448e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004492:	6013      	str	r3, [r2, #0]
 8004494:	e008      	b.n	80044a8 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004496:	693b      	ldr	r3, [r7, #16]
 8004498:	015a      	lsls	r2, r3, #5
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	4413      	add	r3, r2
 800449e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044a2:	461a      	mov	r2, r3
 80044a4:	2300      	movs	r3, #0
 80044a6:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	015a      	lsls	r2, r3, #5
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	4413      	add	r3, r2
 80044b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044b4:	461a      	mov	r2, r3
 80044b6:	2300      	movs	r3, #0
 80044b8:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	015a      	lsls	r2, r3, #5
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	4413      	add	r3, r2
 80044c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044c6:	461a      	mov	r2, r3
 80044c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80044cc:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	3301      	adds	r3, #1
 80044d2:	613b      	str	r3, [r7, #16]
 80044d4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80044d8:	461a      	mov	r2, r3
 80044da:	693b      	ldr	r3, [r7, #16]
 80044dc:	4293      	cmp	r3, r2
 80044de:	d3b5      	bcc.n	800444c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80044e0:	2300      	movs	r3, #0
 80044e2:	613b      	str	r3, [r7, #16]
 80044e4:	e043      	b.n	800456e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	015a      	lsls	r2, r3, #5
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	4413      	add	r3, r2
 80044ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80044f8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80044fc:	d118      	bne.n	8004530 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d10a      	bne.n	800451a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8004504:	693b      	ldr	r3, [r7, #16]
 8004506:	015a      	lsls	r2, r3, #5
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	4413      	add	r3, r2
 800450c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004510:	461a      	mov	r2, r3
 8004512:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8004516:	6013      	str	r3, [r2, #0]
 8004518:	e013      	b.n	8004542 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	015a      	lsls	r2, r3, #5
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	4413      	add	r3, r2
 8004522:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004526:	461a      	mov	r2, r3
 8004528:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800452c:	6013      	str	r3, [r2, #0]
 800452e:	e008      	b.n	8004542 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	015a      	lsls	r2, r3, #5
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4413      	add	r3, r2
 8004538:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800453c:	461a      	mov	r2, r3
 800453e:	2300      	movs	r3, #0
 8004540:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004542:	693b      	ldr	r3, [r7, #16]
 8004544:	015a      	lsls	r2, r3, #5
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	4413      	add	r3, r2
 800454a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800454e:	461a      	mov	r2, r3
 8004550:	2300      	movs	r3, #0
 8004552:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	015a      	lsls	r2, r3, #5
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	4413      	add	r3, r2
 800455c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004560:	461a      	mov	r2, r3
 8004562:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004566:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004568:	693b      	ldr	r3, [r7, #16]
 800456a:	3301      	adds	r3, #1
 800456c:	613b      	str	r3, [r7, #16]
 800456e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004572:	461a      	mov	r2, r3
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	4293      	cmp	r3, r2
 8004578:	d3b5      	bcc.n	80044e6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004580:	691b      	ldr	r3, [r3, #16]
 8004582:	68fa      	ldr	r2, [r7, #12]
 8004584:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004588:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800458c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800459a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800459c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d105      	bne.n	80045b0 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	699b      	ldr	r3, [r3, #24]
 80045a8:	f043 0210 	orr.w	r2, r3, #16
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	699a      	ldr	r2, [r3, #24]
 80045b4:	4b10      	ldr	r3, [pc, #64]	@ (80045f8 <USB_DevInit+0x2c4>)
 80045b6:	4313      	orrs	r3, r2
 80045b8:	687a      	ldr	r2, [r7, #4]
 80045ba:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80045bc:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d005      	beq.n	80045d0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	699b      	ldr	r3, [r3, #24]
 80045c8:	f043 0208 	orr.w	r2, r3, #8
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80045d0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d107      	bne.n	80045e8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	699b      	ldr	r3, [r3, #24]
 80045dc:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80045e0:	f043 0304 	orr.w	r3, r3, #4
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80045e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80045ea:	4618      	mov	r0, r3
 80045ec:	3718      	adds	r7, #24
 80045ee:	46bd      	mov	sp, r7
 80045f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80045f4:	b004      	add	sp, #16
 80045f6:	4770      	bx	lr
 80045f8:	803c3800 	.word	0x803c3800

080045fc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b085      	sub	sp, #20
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8004606:	2300      	movs	r3, #0
 8004608:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	3301      	adds	r3, #1
 800460e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004616:	d901      	bls.n	800461c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8004618:	2303      	movs	r3, #3
 800461a:	e01b      	b.n	8004654 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	691b      	ldr	r3, [r3, #16]
 8004620:	2b00      	cmp	r3, #0
 8004622:	daf2      	bge.n	800460a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	019b      	lsls	r3, r3, #6
 800462c:	f043 0220 	orr.w	r2, r3, #32
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	3301      	adds	r3, #1
 8004638:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004640:	d901      	bls.n	8004646 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004642:	2303      	movs	r3, #3
 8004644:	e006      	b.n	8004654 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	691b      	ldr	r3, [r3, #16]
 800464a:	f003 0320 	and.w	r3, r3, #32
 800464e:	2b20      	cmp	r3, #32
 8004650:	d0f0      	beq.n	8004634 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004652:	2300      	movs	r3, #0
}
 8004654:	4618      	mov	r0, r3
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	bc80      	pop	{r7}
 800465c:	4770      	bx	lr

0800465e <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800465e:	b480      	push	{r7}
 8004660:	b085      	sub	sp, #20
 8004662:	af00      	add	r7, sp, #0
 8004664:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004666:	2300      	movs	r3, #0
 8004668:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	3301      	adds	r3, #1
 800466e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004676:	d901      	bls.n	800467c <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004678:	2303      	movs	r3, #3
 800467a:	e018      	b.n	80046ae <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	2b00      	cmp	r3, #0
 8004682:	daf2      	bge.n	800466a <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004684:	2300      	movs	r3, #0
 8004686:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2210      	movs	r2, #16
 800468c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	3301      	adds	r3, #1
 8004692:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800469a:	d901      	bls.n	80046a0 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800469c:	2303      	movs	r3, #3
 800469e:	e006      	b.n	80046ae <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	691b      	ldr	r3, [r3, #16]
 80046a4:	f003 0310 	and.w	r3, r3, #16
 80046a8:	2b10      	cmp	r3, #16
 80046aa:	d0f0      	beq.n	800468e <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80046ac:	2300      	movs	r3, #0
}
 80046ae:	4618      	mov	r0, r3
 80046b0:	3714      	adds	r7, #20
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bc80      	pop	{r7}
 80046b6:	4770      	bx	lr

080046b8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80046b8:	b480      	push	{r7}
 80046ba:	b085      	sub	sp, #20
 80046bc:	af00      	add	r7, sp, #0
 80046be:	6078      	str	r0, [r7, #4]
 80046c0:	460b      	mov	r3, r1
 80046c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80046ce:	681a      	ldr	r2, [r3, #0]
 80046d0:	78fb      	ldrb	r3, [r7, #3]
 80046d2:	68f9      	ldr	r1, [r7, #12]
 80046d4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80046d8:	4313      	orrs	r3, r2
 80046da:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80046dc:	2300      	movs	r3, #0
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3714      	adds	r7, #20
 80046e2:	46bd      	mov	sp, r7
 80046e4:	bc80      	pop	{r7}
 80046e6:	4770      	bx	lr

080046e8 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80046e8:	b480      	push	{r7}
 80046ea:	b085      	sub	sp, #20
 80046ec:	af00      	add	r7, sp, #0
 80046ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	68fa      	ldr	r2, [r7, #12]
 80046fe:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8004702:	f023 0303 	bic.w	r3, r3, #3
 8004706:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800470e:	685b      	ldr	r3, [r3, #4]
 8004710:	68fa      	ldr	r2, [r7, #12]
 8004712:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004716:	f043 0302 	orr.w	r3, r3, #2
 800471a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800471c:	2300      	movs	r3, #0
}
 800471e:	4618      	mov	r0, r3
 8004720:	3714      	adds	r7, #20
 8004722:	46bd      	mov	sp, r7
 8004724:	bc80      	pop	{r7}
 8004726:	4770      	bx	lr

08004728 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004728:	b480      	push	{r7}
 800472a:	b083      	sub	sp, #12
 800472c:	af00      	add	r7, sp, #0
 800472e:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	695b      	ldr	r3, [r3, #20]
 8004734:	f003 0301 	and.w	r3, r3, #1
}
 8004738:	4618      	mov	r0, r3
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004742:	b480      	push	{r7}
 8004744:	b085      	sub	sp, #20
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800474a:	2300      	movs	r3, #0
 800474c:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	3301      	adds	r3, #1
 8004752:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004754:	68fb      	ldr	r3, [r7, #12]
 8004756:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800475a:	d901      	bls.n	8004760 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800475c:	2303      	movs	r3, #3
 800475e:	e01b      	b.n	8004798 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	691b      	ldr	r3, [r3, #16]
 8004764:	2b00      	cmp	r3, #0
 8004766:	daf2      	bge.n	800474e <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	f043 0201 	orr.w	r2, r3, #1
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	3301      	adds	r3, #1
 800477c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004784:	d901      	bls.n	800478a <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8004786:	2303      	movs	r3, #3
 8004788:	e006      	b.n	8004798 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	691b      	ldr	r3, [r3, #16]
 800478e:	f003 0301 	and.w	r3, r3, #1
 8004792:	2b01      	cmp	r3, #1
 8004794:	d0f0      	beq.n	8004778 <USB_CoreReset+0x36>

  return HAL_OK;
 8004796:	2300      	movs	r3, #0
}
 8004798:	4618      	mov	r0, r3
 800479a:	3714      	adds	r7, #20
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr
	...

080047a4 <std>:
 80047a4:	2300      	movs	r3, #0
 80047a6:	b510      	push	{r4, lr}
 80047a8:	4604      	mov	r4, r0
 80047aa:	e9c0 3300 	strd	r3, r3, [r0]
 80047ae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80047b2:	6083      	str	r3, [r0, #8]
 80047b4:	8181      	strh	r1, [r0, #12]
 80047b6:	6643      	str	r3, [r0, #100]	@ 0x64
 80047b8:	81c2      	strh	r2, [r0, #14]
 80047ba:	6183      	str	r3, [r0, #24]
 80047bc:	4619      	mov	r1, r3
 80047be:	2208      	movs	r2, #8
 80047c0:	305c      	adds	r0, #92	@ 0x5c
 80047c2:	f000 f93c 	bl	8004a3e <memset>
 80047c6:	4b0d      	ldr	r3, [pc, #52]	@ (80047fc <std+0x58>)
 80047c8:	6224      	str	r4, [r4, #32]
 80047ca:	6263      	str	r3, [r4, #36]	@ 0x24
 80047cc:	4b0c      	ldr	r3, [pc, #48]	@ (8004800 <std+0x5c>)
 80047ce:	62a3      	str	r3, [r4, #40]	@ 0x28
 80047d0:	4b0c      	ldr	r3, [pc, #48]	@ (8004804 <std+0x60>)
 80047d2:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80047d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004808 <std+0x64>)
 80047d6:	6323      	str	r3, [r4, #48]	@ 0x30
 80047d8:	4b0c      	ldr	r3, [pc, #48]	@ (800480c <std+0x68>)
 80047da:	429c      	cmp	r4, r3
 80047dc:	d006      	beq.n	80047ec <std+0x48>
 80047de:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80047e2:	4294      	cmp	r4, r2
 80047e4:	d002      	beq.n	80047ec <std+0x48>
 80047e6:	33d0      	adds	r3, #208	@ 0xd0
 80047e8:	429c      	cmp	r4, r3
 80047ea:	d105      	bne.n	80047f8 <std+0x54>
 80047ec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80047f0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80047f4:	f000 b99c 	b.w	8004b30 <__retarget_lock_init_recursive>
 80047f8:	bd10      	pop	{r4, pc}
 80047fa:	bf00      	nop
 80047fc:	080049b9 	.word	0x080049b9
 8004800:	080049db 	.word	0x080049db
 8004804:	08004a13 	.word	0x08004a13
 8004808:	08004a37 	.word	0x08004a37
 800480c:	20000668 	.word	0x20000668

08004810 <stdio_exit_handler>:
 8004810:	4a02      	ldr	r2, [pc, #8]	@ (800481c <stdio_exit_handler+0xc>)
 8004812:	4903      	ldr	r1, [pc, #12]	@ (8004820 <stdio_exit_handler+0x10>)
 8004814:	4803      	ldr	r0, [pc, #12]	@ (8004824 <stdio_exit_handler+0x14>)
 8004816:	f000 b869 	b.w	80048ec <_fwalk_sglue>
 800481a:	bf00      	nop
 800481c:	20000018 	.word	0x20000018
 8004820:	08005675 	.word	0x08005675
 8004824:	20000028 	.word	0x20000028

08004828 <cleanup_stdio>:
 8004828:	6841      	ldr	r1, [r0, #4]
 800482a:	4b0c      	ldr	r3, [pc, #48]	@ (800485c <cleanup_stdio+0x34>)
 800482c:	b510      	push	{r4, lr}
 800482e:	4299      	cmp	r1, r3
 8004830:	4604      	mov	r4, r0
 8004832:	d001      	beq.n	8004838 <cleanup_stdio+0x10>
 8004834:	f000 ff1e 	bl	8005674 <_fflush_r>
 8004838:	68a1      	ldr	r1, [r4, #8]
 800483a:	4b09      	ldr	r3, [pc, #36]	@ (8004860 <cleanup_stdio+0x38>)
 800483c:	4299      	cmp	r1, r3
 800483e:	d002      	beq.n	8004846 <cleanup_stdio+0x1e>
 8004840:	4620      	mov	r0, r4
 8004842:	f000 ff17 	bl	8005674 <_fflush_r>
 8004846:	68e1      	ldr	r1, [r4, #12]
 8004848:	4b06      	ldr	r3, [pc, #24]	@ (8004864 <cleanup_stdio+0x3c>)
 800484a:	4299      	cmp	r1, r3
 800484c:	d004      	beq.n	8004858 <cleanup_stdio+0x30>
 800484e:	4620      	mov	r0, r4
 8004850:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004854:	f000 bf0e 	b.w	8005674 <_fflush_r>
 8004858:	bd10      	pop	{r4, pc}
 800485a:	bf00      	nop
 800485c:	20000668 	.word	0x20000668
 8004860:	200006d0 	.word	0x200006d0
 8004864:	20000738 	.word	0x20000738

08004868 <global_stdio_init.part.0>:
 8004868:	b510      	push	{r4, lr}
 800486a:	4b0b      	ldr	r3, [pc, #44]	@ (8004898 <global_stdio_init.part.0+0x30>)
 800486c:	4c0b      	ldr	r4, [pc, #44]	@ (800489c <global_stdio_init.part.0+0x34>)
 800486e:	4a0c      	ldr	r2, [pc, #48]	@ (80048a0 <global_stdio_init.part.0+0x38>)
 8004870:	4620      	mov	r0, r4
 8004872:	601a      	str	r2, [r3, #0]
 8004874:	2104      	movs	r1, #4
 8004876:	2200      	movs	r2, #0
 8004878:	f7ff ff94 	bl	80047a4 <std>
 800487c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004880:	2201      	movs	r2, #1
 8004882:	2109      	movs	r1, #9
 8004884:	f7ff ff8e 	bl	80047a4 <std>
 8004888:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800488c:	2202      	movs	r2, #2
 800488e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004892:	2112      	movs	r1, #18
 8004894:	f7ff bf86 	b.w	80047a4 <std>
 8004898:	200007a0 	.word	0x200007a0
 800489c:	20000668 	.word	0x20000668
 80048a0:	08004811 	.word	0x08004811

080048a4 <__sfp_lock_acquire>:
 80048a4:	4801      	ldr	r0, [pc, #4]	@ (80048ac <__sfp_lock_acquire+0x8>)
 80048a6:	f000 b944 	b.w	8004b32 <__retarget_lock_acquire_recursive>
 80048aa:	bf00      	nop
 80048ac:	200007a9 	.word	0x200007a9

080048b0 <__sfp_lock_release>:
 80048b0:	4801      	ldr	r0, [pc, #4]	@ (80048b8 <__sfp_lock_release+0x8>)
 80048b2:	f000 b93f 	b.w	8004b34 <__retarget_lock_release_recursive>
 80048b6:	bf00      	nop
 80048b8:	200007a9 	.word	0x200007a9

080048bc <__sinit>:
 80048bc:	b510      	push	{r4, lr}
 80048be:	4604      	mov	r4, r0
 80048c0:	f7ff fff0 	bl	80048a4 <__sfp_lock_acquire>
 80048c4:	6a23      	ldr	r3, [r4, #32]
 80048c6:	b11b      	cbz	r3, 80048d0 <__sinit+0x14>
 80048c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80048cc:	f7ff bff0 	b.w	80048b0 <__sfp_lock_release>
 80048d0:	4b04      	ldr	r3, [pc, #16]	@ (80048e4 <__sinit+0x28>)
 80048d2:	6223      	str	r3, [r4, #32]
 80048d4:	4b04      	ldr	r3, [pc, #16]	@ (80048e8 <__sinit+0x2c>)
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d1f5      	bne.n	80048c8 <__sinit+0xc>
 80048dc:	f7ff ffc4 	bl	8004868 <global_stdio_init.part.0>
 80048e0:	e7f2      	b.n	80048c8 <__sinit+0xc>
 80048e2:	bf00      	nop
 80048e4:	08004829 	.word	0x08004829
 80048e8:	200007a0 	.word	0x200007a0

080048ec <_fwalk_sglue>:
 80048ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048f0:	4607      	mov	r7, r0
 80048f2:	4688      	mov	r8, r1
 80048f4:	4614      	mov	r4, r2
 80048f6:	2600      	movs	r6, #0
 80048f8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80048fc:	f1b9 0901 	subs.w	r9, r9, #1
 8004900:	d505      	bpl.n	800490e <_fwalk_sglue+0x22>
 8004902:	6824      	ldr	r4, [r4, #0]
 8004904:	2c00      	cmp	r4, #0
 8004906:	d1f7      	bne.n	80048f8 <_fwalk_sglue+0xc>
 8004908:	4630      	mov	r0, r6
 800490a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800490e:	89ab      	ldrh	r3, [r5, #12]
 8004910:	2b01      	cmp	r3, #1
 8004912:	d907      	bls.n	8004924 <_fwalk_sglue+0x38>
 8004914:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004918:	3301      	adds	r3, #1
 800491a:	d003      	beq.n	8004924 <_fwalk_sglue+0x38>
 800491c:	4629      	mov	r1, r5
 800491e:	4638      	mov	r0, r7
 8004920:	47c0      	blx	r8
 8004922:	4306      	orrs	r6, r0
 8004924:	3568      	adds	r5, #104	@ 0x68
 8004926:	e7e9      	b.n	80048fc <_fwalk_sglue+0x10>

08004928 <iprintf>:
 8004928:	b40f      	push	{r0, r1, r2, r3}
 800492a:	b507      	push	{r0, r1, r2, lr}
 800492c:	4906      	ldr	r1, [pc, #24]	@ (8004948 <iprintf+0x20>)
 800492e:	ab04      	add	r3, sp, #16
 8004930:	6808      	ldr	r0, [r1, #0]
 8004932:	f853 2b04 	ldr.w	r2, [r3], #4
 8004936:	6881      	ldr	r1, [r0, #8]
 8004938:	9301      	str	r3, [sp, #4]
 800493a:	f000 fb73 	bl	8005024 <_vfiprintf_r>
 800493e:	b003      	add	sp, #12
 8004940:	f85d eb04 	ldr.w	lr, [sp], #4
 8004944:	b004      	add	sp, #16
 8004946:	4770      	bx	lr
 8004948:	20000024 	.word	0x20000024

0800494c <sniprintf>:
 800494c:	b40c      	push	{r2, r3}
 800494e:	b530      	push	{r4, r5, lr}
 8004950:	4b18      	ldr	r3, [pc, #96]	@ (80049b4 <sniprintf+0x68>)
 8004952:	1e0c      	subs	r4, r1, #0
 8004954:	681d      	ldr	r5, [r3, #0]
 8004956:	b09d      	sub	sp, #116	@ 0x74
 8004958:	da08      	bge.n	800496c <sniprintf+0x20>
 800495a:	238b      	movs	r3, #139	@ 0x8b
 800495c:	f04f 30ff 	mov.w	r0, #4294967295
 8004960:	602b      	str	r3, [r5, #0]
 8004962:	b01d      	add	sp, #116	@ 0x74
 8004964:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004968:	b002      	add	sp, #8
 800496a:	4770      	bx	lr
 800496c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004970:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004974:	f04f 0300 	mov.w	r3, #0
 8004978:	931b      	str	r3, [sp, #108]	@ 0x6c
 800497a:	bf0c      	ite	eq
 800497c:	4623      	moveq	r3, r4
 800497e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004982:	9304      	str	r3, [sp, #16]
 8004984:	9307      	str	r3, [sp, #28]
 8004986:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800498a:	9002      	str	r0, [sp, #8]
 800498c:	9006      	str	r0, [sp, #24]
 800498e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004992:	4628      	mov	r0, r5
 8004994:	ab21      	add	r3, sp, #132	@ 0x84
 8004996:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004998:	a902      	add	r1, sp, #8
 800499a:	9301      	str	r3, [sp, #4]
 800499c:	f000 fa1e 	bl	8004ddc <_svfiprintf_r>
 80049a0:	1c43      	adds	r3, r0, #1
 80049a2:	bfbc      	itt	lt
 80049a4:	238b      	movlt	r3, #139	@ 0x8b
 80049a6:	602b      	strlt	r3, [r5, #0]
 80049a8:	2c00      	cmp	r4, #0
 80049aa:	d0da      	beq.n	8004962 <sniprintf+0x16>
 80049ac:	2200      	movs	r2, #0
 80049ae:	9b02      	ldr	r3, [sp, #8]
 80049b0:	701a      	strb	r2, [r3, #0]
 80049b2:	e7d6      	b.n	8004962 <sniprintf+0x16>
 80049b4:	20000024 	.word	0x20000024

080049b8 <__sread>:
 80049b8:	b510      	push	{r4, lr}
 80049ba:	460c      	mov	r4, r1
 80049bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049c0:	f000 f868 	bl	8004a94 <_read_r>
 80049c4:	2800      	cmp	r0, #0
 80049c6:	bfab      	itete	ge
 80049c8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80049ca:	89a3      	ldrhlt	r3, [r4, #12]
 80049cc:	181b      	addge	r3, r3, r0
 80049ce:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80049d2:	bfac      	ite	ge
 80049d4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80049d6:	81a3      	strhlt	r3, [r4, #12]
 80049d8:	bd10      	pop	{r4, pc}

080049da <__swrite>:
 80049da:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049de:	461f      	mov	r7, r3
 80049e0:	898b      	ldrh	r3, [r1, #12]
 80049e2:	4605      	mov	r5, r0
 80049e4:	05db      	lsls	r3, r3, #23
 80049e6:	460c      	mov	r4, r1
 80049e8:	4616      	mov	r6, r2
 80049ea:	d505      	bpl.n	80049f8 <__swrite+0x1e>
 80049ec:	2302      	movs	r3, #2
 80049ee:	2200      	movs	r2, #0
 80049f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80049f4:	f000 f83c 	bl	8004a70 <_lseek_r>
 80049f8:	89a3      	ldrh	r3, [r4, #12]
 80049fa:	4632      	mov	r2, r6
 80049fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004a00:	81a3      	strh	r3, [r4, #12]
 8004a02:	4628      	mov	r0, r5
 8004a04:	463b      	mov	r3, r7
 8004a06:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004a0a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004a0e:	f000 b853 	b.w	8004ab8 <_write_r>

08004a12 <__sseek>:
 8004a12:	b510      	push	{r4, lr}
 8004a14:	460c      	mov	r4, r1
 8004a16:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a1a:	f000 f829 	bl	8004a70 <_lseek_r>
 8004a1e:	1c43      	adds	r3, r0, #1
 8004a20:	89a3      	ldrh	r3, [r4, #12]
 8004a22:	bf15      	itete	ne
 8004a24:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004a26:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004a2a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004a2e:	81a3      	strheq	r3, [r4, #12]
 8004a30:	bf18      	it	ne
 8004a32:	81a3      	strhne	r3, [r4, #12]
 8004a34:	bd10      	pop	{r4, pc}

08004a36 <__sclose>:
 8004a36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004a3a:	f000 b809 	b.w	8004a50 <_close_r>

08004a3e <memset>:
 8004a3e:	4603      	mov	r3, r0
 8004a40:	4402      	add	r2, r0
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d100      	bne.n	8004a48 <memset+0xa>
 8004a46:	4770      	bx	lr
 8004a48:	f803 1b01 	strb.w	r1, [r3], #1
 8004a4c:	e7f9      	b.n	8004a42 <memset+0x4>
	...

08004a50 <_close_r>:
 8004a50:	b538      	push	{r3, r4, r5, lr}
 8004a52:	2300      	movs	r3, #0
 8004a54:	4d05      	ldr	r5, [pc, #20]	@ (8004a6c <_close_r+0x1c>)
 8004a56:	4604      	mov	r4, r0
 8004a58:	4608      	mov	r0, r1
 8004a5a:	602b      	str	r3, [r5, #0]
 8004a5c:	f7fc fb03 	bl	8001066 <_close>
 8004a60:	1c43      	adds	r3, r0, #1
 8004a62:	d102      	bne.n	8004a6a <_close_r+0x1a>
 8004a64:	682b      	ldr	r3, [r5, #0]
 8004a66:	b103      	cbz	r3, 8004a6a <_close_r+0x1a>
 8004a68:	6023      	str	r3, [r4, #0]
 8004a6a:	bd38      	pop	{r3, r4, r5, pc}
 8004a6c:	200007a4 	.word	0x200007a4

08004a70 <_lseek_r>:
 8004a70:	b538      	push	{r3, r4, r5, lr}
 8004a72:	4604      	mov	r4, r0
 8004a74:	4608      	mov	r0, r1
 8004a76:	4611      	mov	r1, r2
 8004a78:	2200      	movs	r2, #0
 8004a7a:	4d05      	ldr	r5, [pc, #20]	@ (8004a90 <_lseek_r+0x20>)
 8004a7c:	602a      	str	r2, [r5, #0]
 8004a7e:	461a      	mov	r2, r3
 8004a80:	f7fc fb15 	bl	80010ae <_lseek>
 8004a84:	1c43      	adds	r3, r0, #1
 8004a86:	d102      	bne.n	8004a8e <_lseek_r+0x1e>
 8004a88:	682b      	ldr	r3, [r5, #0]
 8004a8a:	b103      	cbz	r3, 8004a8e <_lseek_r+0x1e>
 8004a8c:	6023      	str	r3, [r4, #0]
 8004a8e:	bd38      	pop	{r3, r4, r5, pc}
 8004a90:	200007a4 	.word	0x200007a4

08004a94 <_read_r>:
 8004a94:	b538      	push	{r3, r4, r5, lr}
 8004a96:	4604      	mov	r4, r0
 8004a98:	4608      	mov	r0, r1
 8004a9a:	4611      	mov	r1, r2
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4d05      	ldr	r5, [pc, #20]	@ (8004ab4 <_read_r+0x20>)
 8004aa0:	602a      	str	r2, [r5, #0]
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	f7fc fac2 	bl	800102c <_read>
 8004aa8:	1c43      	adds	r3, r0, #1
 8004aaa:	d102      	bne.n	8004ab2 <_read_r+0x1e>
 8004aac:	682b      	ldr	r3, [r5, #0]
 8004aae:	b103      	cbz	r3, 8004ab2 <_read_r+0x1e>
 8004ab0:	6023      	str	r3, [r4, #0]
 8004ab2:	bd38      	pop	{r3, r4, r5, pc}
 8004ab4:	200007a4 	.word	0x200007a4

08004ab8 <_write_r>:
 8004ab8:	b538      	push	{r3, r4, r5, lr}
 8004aba:	4604      	mov	r4, r0
 8004abc:	4608      	mov	r0, r1
 8004abe:	4611      	mov	r1, r2
 8004ac0:	2200      	movs	r2, #0
 8004ac2:	4d05      	ldr	r5, [pc, #20]	@ (8004ad8 <_write_r+0x20>)
 8004ac4:	602a      	str	r2, [r5, #0]
 8004ac6:	461a      	mov	r2, r3
 8004ac8:	f7fb fd74 	bl	80005b4 <_write>
 8004acc:	1c43      	adds	r3, r0, #1
 8004ace:	d102      	bne.n	8004ad6 <_write_r+0x1e>
 8004ad0:	682b      	ldr	r3, [r5, #0]
 8004ad2:	b103      	cbz	r3, 8004ad6 <_write_r+0x1e>
 8004ad4:	6023      	str	r3, [r4, #0]
 8004ad6:	bd38      	pop	{r3, r4, r5, pc}
 8004ad8:	200007a4 	.word	0x200007a4

08004adc <__errno>:
 8004adc:	4b01      	ldr	r3, [pc, #4]	@ (8004ae4 <__errno+0x8>)
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	4770      	bx	lr
 8004ae2:	bf00      	nop
 8004ae4:	20000024 	.word	0x20000024

08004ae8 <__libc_init_array>:
 8004ae8:	b570      	push	{r4, r5, r6, lr}
 8004aea:	2600      	movs	r6, #0
 8004aec:	4d0c      	ldr	r5, [pc, #48]	@ (8004b20 <__libc_init_array+0x38>)
 8004aee:	4c0d      	ldr	r4, [pc, #52]	@ (8004b24 <__libc_init_array+0x3c>)
 8004af0:	1b64      	subs	r4, r4, r5
 8004af2:	10a4      	asrs	r4, r4, #2
 8004af4:	42a6      	cmp	r6, r4
 8004af6:	d109      	bne.n	8004b0c <__libc_init_array+0x24>
 8004af8:	f000 ff78 	bl	80059ec <_init>
 8004afc:	2600      	movs	r6, #0
 8004afe:	4d0a      	ldr	r5, [pc, #40]	@ (8004b28 <__libc_init_array+0x40>)
 8004b00:	4c0a      	ldr	r4, [pc, #40]	@ (8004b2c <__libc_init_array+0x44>)
 8004b02:	1b64      	subs	r4, r4, r5
 8004b04:	10a4      	asrs	r4, r4, #2
 8004b06:	42a6      	cmp	r6, r4
 8004b08:	d105      	bne.n	8004b16 <__libc_init_array+0x2e>
 8004b0a:	bd70      	pop	{r4, r5, r6, pc}
 8004b0c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b10:	4798      	blx	r3
 8004b12:	3601      	adds	r6, #1
 8004b14:	e7ee      	b.n	8004af4 <__libc_init_array+0xc>
 8004b16:	f855 3b04 	ldr.w	r3, [r5], #4
 8004b1a:	4798      	blx	r3
 8004b1c:	3601      	adds	r6, #1
 8004b1e:	e7f2      	b.n	8004b06 <__libc_init_array+0x1e>
 8004b20:	08005acc 	.word	0x08005acc
 8004b24:	08005acc 	.word	0x08005acc
 8004b28:	08005acc 	.word	0x08005acc
 8004b2c:	08005ad0 	.word	0x08005ad0

08004b30 <__retarget_lock_init_recursive>:
 8004b30:	4770      	bx	lr

08004b32 <__retarget_lock_acquire_recursive>:
 8004b32:	4770      	bx	lr

08004b34 <__retarget_lock_release_recursive>:
 8004b34:	4770      	bx	lr
	...

08004b38 <_free_r>:
 8004b38:	b538      	push	{r3, r4, r5, lr}
 8004b3a:	4605      	mov	r5, r0
 8004b3c:	2900      	cmp	r1, #0
 8004b3e:	d040      	beq.n	8004bc2 <_free_r+0x8a>
 8004b40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004b44:	1f0c      	subs	r4, r1, #4
 8004b46:	2b00      	cmp	r3, #0
 8004b48:	bfb8      	it	lt
 8004b4a:	18e4      	addlt	r4, r4, r3
 8004b4c:	f000 f8de 	bl	8004d0c <__malloc_lock>
 8004b50:	4a1c      	ldr	r2, [pc, #112]	@ (8004bc4 <_free_r+0x8c>)
 8004b52:	6813      	ldr	r3, [r2, #0]
 8004b54:	b933      	cbnz	r3, 8004b64 <_free_r+0x2c>
 8004b56:	6063      	str	r3, [r4, #4]
 8004b58:	6014      	str	r4, [r2, #0]
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004b60:	f000 b8da 	b.w	8004d18 <__malloc_unlock>
 8004b64:	42a3      	cmp	r3, r4
 8004b66:	d908      	bls.n	8004b7a <_free_r+0x42>
 8004b68:	6820      	ldr	r0, [r4, #0]
 8004b6a:	1821      	adds	r1, r4, r0
 8004b6c:	428b      	cmp	r3, r1
 8004b6e:	bf01      	itttt	eq
 8004b70:	6819      	ldreq	r1, [r3, #0]
 8004b72:	685b      	ldreq	r3, [r3, #4]
 8004b74:	1809      	addeq	r1, r1, r0
 8004b76:	6021      	streq	r1, [r4, #0]
 8004b78:	e7ed      	b.n	8004b56 <_free_r+0x1e>
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	b10b      	cbz	r3, 8004b84 <_free_r+0x4c>
 8004b80:	42a3      	cmp	r3, r4
 8004b82:	d9fa      	bls.n	8004b7a <_free_r+0x42>
 8004b84:	6811      	ldr	r1, [r2, #0]
 8004b86:	1850      	adds	r0, r2, r1
 8004b88:	42a0      	cmp	r0, r4
 8004b8a:	d10b      	bne.n	8004ba4 <_free_r+0x6c>
 8004b8c:	6820      	ldr	r0, [r4, #0]
 8004b8e:	4401      	add	r1, r0
 8004b90:	1850      	adds	r0, r2, r1
 8004b92:	4283      	cmp	r3, r0
 8004b94:	6011      	str	r1, [r2, #0]
 8004b96:	d1e0      	bne.n	8004b5a <_free_r+0x22>
 8004b98:	6818      	ldr	r0, [r3, #0]
 8004b9a:	685b      	ldr	r3, [r3, #4]
 8004b9c:	4408      	add	r0, r1
 8004b9e:	6010      	str	r0, [r2, #0]
 8004ba0:	6053      	str	r3, [r2, #4]
 8004ba2:	e7da      	b.n	8004b5a <_free_r+0x22>
 8004ba4:	d902      	bls.n	8004bac <_free_r+0x74>
 8004ba6:	230c      	movs	r3, #12
 8004ba8:	602b      	str	r3, [r5, #0]
 8004baa:	e7d6      	b.n	8004b5a <_free_r+0x22>
 8004bac:	6820      	ldr	r0, [r4, #0]
 8004bae:	1821      	adds	r1, r4, r0
 8004bb0:	428b      	cmp	r3, r1
 8004bb2:	bf01      	itttt	eq
 8004bb4:	6819      	ldreq	r1, [r3, #0]
 8004bb6:	685b      	ldreq	r3, [r3, #4]
 8004bb8:	1809      	addeq	r1, r1, r0
 8004bba:	6021      	streq	r1, [r4, #0]
 8004bbc:	6063      	str	r3, [r4, #4]
 8004bbe:	6054      	str	r4, [r2, #4]
 8004bc0:	e7cb      	b.n	8004b5a <_free_r+0x22>
 8004bc2:	bd38      	pop	{r3, r4, r5, pc}
 8004bc4:	200007b0 	.word	0x200007b0

08004bc8 <sbrk_aligned>:
 8004bc8:	b570      	push	{r4, r5, r6, lr}
 8004bca:	4e0f      	ldr	r6, [pc, #60]	@ (8004c08 <sbrk_aligned+0x40>)
 8004bcc:	460c      	mov	r4, r1
 8004bce:	6831      	ldr	r1, [r6, #0]
 8004bd0:	4605      	mov	r5, r0
 8004bd2:	b911      	cbnz	r1, 8004bda <sbrk_aligned+0x12>
 8004bd4:	f000 fe24 	bl	8005820 <_sbrk_r>
 8004bd8:	6030      	str	r0, [r6, #0]
 8004bda:	4621      	mov	r1, r4
 8004bdc:	4628      	mov	r0, r5
 8004bde:	f000 fe1f 	bl	8005820 <_sbrk_r>
 8004be2:	1c43      	adds	r3, r0, #1
 8004be4:	d103      	bne.n	8004bee <sbrk_aligned+0x26>
 8004be6:	f04f 34ff 	mov.w	r4, #4294967295
 8004bea:	4620      	mov	r0, r4
 8004bec:	bd70      	pop	{r4, r5, r6, pc}
 8004bee:	1cc4      	adds	r4, r0, #3
 8004bf0:	f024 0403 	bic.w	r4, r4, #3
 8004bf4:	42a0      	cmp	r0, r4
 8004bf6:	d0f8      	beq.n	8004bea <sbrk_aligned+0x22>
 8004bf8:	1a21      	subs	r1, r4, r0
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	f000 fe10 	bl	8005820 <_sbrk_r>
 8004c00:	3001      	adds	r0, #1
 8004c02:	d1f2      	bne.n	8004bea <sbrk_aligned+0x22>
 8004c04:	e7ef      	b.n	8004be6 <sbrk_aligned+0x1e>
 8004c06:	bf00      	nop
 8004c08:	200007ac 	.word	0x200007ac

08004c0c <_malloc_r>:
 8004c0c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004c10:	1ccd      	adds	r5, r1, #3
 8004c12:	f025 0503 	bic.w	r5, r5, #3
 8004c16:	3508      	adds	r5, #8
 8004c18:	2d0c      	cmp	r5, #12
 8004c1a:	bf38      	it	cc
 8004c1c:	250c      	movcc	r5, #12
 8004c1e:	2d00      	cmp	r5, #0
 8004c20:	4606      	mov	r6, r0
 8004c22:	db01      	blt.n	8004c28 <_malloc_r+0x1c>
 8004c24:	42a9      	cmp	r1, r5
 8004c26:	d904      	bls.n	8004c32 <_malloc_r+0x26>
 8004c28:	230c      	movs	r3, #12
 8004c2a:	6033      	str	r3, [r6, #0]
 8004c2c:	2000      	movs	r0, #0
 8004c2e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004c32:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004d08 <_malloc_r+0xfc>
 8004c36:	f000 f869 	bl	8004d0c <__malloc_lock>
 8004c3a:	f8d8 3000 	ldr.w	r3, [r8]
 8004c3e:	461c      	mov	r4, r3
 8004c40:	bb44      	cbnz	r4, 8004c94 <_malloc_r+0x88>
 8004c42:	4629      	mov	r1, r5
 8004c44:	4630      	mov	r0, r6
 8004c46:	f7ff ffbf 	bl	8004bc8 <sbrk_aligned>
 8004c4a:	1c43      	adds	r3, r0, #1
 8004c4c:	4604      	mov	r4, r0
 8004c4e:	d158      	bne.n	8004d02 <_malloc_r+0xf6>
 8004c50:	f8d8 4000 	ldr.w	r4, [r8]
 8004c54:	4627      	mov	r7, r4
 8004c56:	2f00      	cmp	r7, #0
 8004c58:	d143      	bne.n	8004ce2 <_malloc_r+0xd6>
 8004c5a:	2c00      	cmp	r4, #0
 8004c5c:	d04b      	beq.n	8004cf6 <_malloc_r+0xea>
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	4639      	mov	r1, r7
 8004c62:	4630      	mov	r0, r6
 8004c64:	eb04 0903 	add.w	r9, r4, r3
 8004c68:	f000 fdda 	bl	8005820 <_sbrk_r>
 8004c6c:	4581      	cmp	r9, r0
 8004c6e:	d142      	bne.n	8004cf6 <_malloc_r+0xea>
 8004c70:	6821      	ldr	r1, [r4, #0]
 8004c72:	4630      	mov	r0, r6
 8004c74:	1a6d      	subs	r5, r5, r1
 8004c76:	4629      	mov	r1, r5
 8004c78:	f7ff ffa6 	bl	8004bc8 <sbrk_aligned>
 8004c7c:	3001      	adds	r0, #1
 8004c7e:	d03a      	beq.n	8004cf6 <_malloc_r+0xea>
 8004c80:	6823      	ldr	r3, [r4, #0]
 8004c82:	442b      	add	r3, r5
 8004c84:	6023      	str	r3, [r4, #0]
 8004c86:	f8d8 3000 	ldr.w	r3, [r8]
 8004c8a:	685a      	ldr	r2, [r3, #4]
 8004c8c:	bb62      	cbnz	r2, 8004ce8 <_malloc_r+0xdc>
 8004c8e:	f8c8 7000 	str.w	r7, [r8]
 8004c92:	e00f      	b.n	8004cb4 <_malloc_r+0xa8>
 8004c94:	6822      	ldr	r2, [r4, #0]
 8004c96:	1b52      	subs	r2, r2, r5
 8004c98:	d420      	bmi.n	8004cdc <_malloc_r+0xd0>
 8004c9a:	2a0b      	cmp	r2, #11
 8004c9c:	d917      	bls.n	8004cce <_malloc_r+0xc2>
 8004c9e:	1961      	adds	r1, r4, r5
 8004ca0:	42a3      	cmp	r3, r4
 8004ca2:	6025      	str	r5, [r4, #0]
 8004ca4:	bf18      	it	ne
 8004ca6:	6059      	strne	r1, [r3, #4]
 8004ca8:	6863      	ldr	r3, [r4, #4]
 8004caa:	bf08      	it	eq
 8004cac:	f8c8 1000 	streq.w	r1, [r8]
 8004cb0:	5162      	str	r2, [r4, r5]
 8004cb2:	604b      	str	r3, [r1, #4]
 8004cb4:	4630      	mov	r0, r6
 8004cb6:	f000 f82f 	bl	8004d18 <__malloc_unlock>
 8004cba:	f104 000b 	add.w	r0, r4, #11
 8004cbe:	1d23      	adds	r3, r4, #4
 8004cc0:	f020 0007 	bic.w	r0, r0, #7
 8004cc4:	1ac2      	subs	r2, r0, r3
 8004cc6:	bf1c      	itt	ne
 8004cc8:	1a1b      	subne	r3, r3, r0
 8004cca:	50a3      	strne	r3, [r4, r2]
 8004ccc:	e7af      	b.n	8004c2e <_malloc_r+0x22>
 8004cce:	6862      	ldr	r2, [r4, #4]
 8004cd0:	42a3      	cmp	r3, r4
 8004cd2:	bf0c      	ite	eq
 8004cd4:	f8c8 2000 	streq.w	r2, [r8]
 8004cd8:	605a      	strne	r2, [r3, #4]
 8004cda:	e7eb      	b.n	8004cb4 <_malloc_r+0xa8>
 8004cdc:	4623      	mov	r3, r4
 8004cde:	6864      	ldr	r4, [r4, #4]
 8004ce0:	e7ae      	b.n	8004c40 <_malloc_r+0x34>
 8004ce2:	463c      	mov	r4, r7
 8004ce4:	687f      	ldr	r7, [r7, #4]
 8004ce6:	e7b6      	b.n	8004c56 <_malloc_r+0x4a>
 8004ce8:	461a      	mov	r2, r3
 8004cea:	685b      	ldr	r3, [r3, #4]
 8004cec:	42a3      	cmp	r3, r4
 8004cee:	d1fb      	bne.n	8004ce8 <_malloc_r+0xdc>
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6053      	str	r3, [r2, #4]
 8004cf4:	e7de      	b.n	8004cb4 <_malloc_r+0xa8>
 8004cf6:	230c      	movs	r3, #12
 8004cf8:	4630      	mov	r0, r6
 8004cfa:	6033      	str	r3, [r6, #0]
 8004cfc:	f000 f80c 	bl	8004d18 <__malloc_unlock>
 8004d00:	e794      	b.n	8004c2c <_malloc_r+0x20>
 8004d02:	6005      	str	r5, [r0, #0]
 8004d04:	e7d6      	b.n	8004cb4 <_malloc_r+0xa8>
 8004d06:	bf00      	nop
 8004d08:	200007b0 	.word	0x200007b0

08004d0c <__malloc_lock>:
 8004d0c:	4801      	ldr	r0, [pc, #4]	@ (8004d14 <__malloc_lock+0x8>)
 8004d0e:	f7ff bf10 	b.w	8004b32 <__retarget_lock_acquire_recursive>
 8004d12:	bf00      	nop
 8004d14:	200007a8 	.word	0x200007a8

08004d18 <__malloc_unlock>:
 8004d18:	4801      	ldr	r0, [pc, #4]	@ (8004d20 <__malloc_unlock+0x8>)
 8004d1a:	f7ff bf0b 	b.w	8004b34 <__retarget_lock_release_recursive>
 8004d1e:	bf00      	nop
 8004d20:	200007a8 	.word	0x200007a8

08004d24 <__ssputs_r>:
 8004d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d28:	461f      	mov	r7, r3
 8004d2a:	688e      	ldr	r6, [r1, #8]
 8004d2c:	4682      	mov	sl, r0
 8004d2e:	42be      	cmp	r6, r7
 8004d30:	460c      	mov	r4, r1
 8004d32:	4690      	mov	r8, r2
 8004d34:	680b      	ldr	r3, [r1, #0]
 8004d36:	d82d      	bhi.n	8004d94 <__ssputs_r+0x70>
 8004d38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004d3c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004d40:	d026      	beq.n	8004d90 <__ssputs_r+0x6c>
 8004d42:	6965      	ldr	r5, [r4, #20]
 8004d44:	6909      	ldr	r1, [r1, #16]
 8004d46:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d4a:	eba3 0901 	sub.w	r9, r3, r1
 8004d4e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d52:	1c7b      	adds	r3, r7, #1
 8004d54:	444b      	add	r3, r9
 8004d56:	106d      	asrs	r5, r5, #1
 8004d58:	429d      	cmp	r5, r3
 8004d5a:	bf38      	it	cc
 8004d5c:	461d      	movcc	r5, r3
 8004d5e:	0553      	lsls	r3, r2, #21
 8004d60:	d527      	bpl.n	8004db2 <__ssputs_r+0x8e>
 8004d62:	4629      	mov	r1, r5
 8004d64:	f7ff ff52 	bl	8004c0c <_malloc_r>
 8004d68:	4606      	mov	r6, r0
 8004d6a:	b360      	cbz	r0, 8004dc6 <__ssputs_r+0xa2>
 8004d6c:	464a      	mov	r2, r9
 8004d6e:	6921      	ldr	r1, [r4, #16]
 8004d70:	f000 fd74 	bl	800585c <memcpy>
 8004d74:	89a3      	ldrh	r3, [r4, #12]
 8004d76:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8004d7a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004d7e:	81a3      	strh	r3, [r4, #12]
 8004d80:	6126      	str	r6, [r4, #16]
 8004d82:	444e      	add	r6, r9
 8004d84:	6026      	str	r6, [r4, #0]
 8004d86:	463e      	mov	r6, r7
 8004d88:	6165      	str	r5, [r4, #20]
 8004d8a:	eba5 0509 	sub.w	r5, r5, r9
 8004d8e:	60a5      	str	r5, [r4, #8]
 8004d90:	42be      	cmp	r6, r7
 8004d92:	d900      	bls.n	8004d96 <__ssputs_r+0x72>
 8004d94:	463e      	mov	r6, r7
 8004d96:	4632      	mov	r2, r6
 8004d98:	4641      	mov	r1, r8
 8004d9a:	6820      	ldr	r0, [r4, #0]
 8004d9c:	f000 fd26 	bl	80057ec <memmove>
 8004da0:	2000      	movs	r0, #0
 8004da2:	68a3      	ldr	r3, [r4, #8]
 8004da4:	1b9b      	subs	r3, r3, r6
 8004da6:	60a3      	str	r3, [r4, #8]
 8004da8:	6823      	ldr	r3, [r4, #0]
 8004daa:	4433      	add	r3, r6
 8004dac:	6023      	str	r3, [r4, #0]
 8004dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db2:	462a      	mov	r2, r5
 8004db4:	f000 fd60 	bl	8005878 <_realloc_r>
 8004db8:	4606      	mov	r6, r0
 8004dba:	2800      	cmp	r0, #0
 8004dbc:	d1e0      	bne.n	8004d80 <__ssputs_r+0x5c>
 8004dbe:	4650      	mov	r0, sl
 8004dc0:	6921      	ldr	r1, [r4, #16]
 8004dc2:	f7ff feb9 	bl	8004b38 <_free_r>
 8004dc6:	230c      	movs	r3, #12
 8004dc8:	f8ca 3000 	str.w	r3, [sl]
 8004dcc:	89a3      	ldrh	r3, [r4, #12]
 8004dce:	f04f 30ff 	mov.w	r0, #4294967295
 8004dd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004dd6:	81a3      	strh	r3, [r4, #12]
 8004dd8:	e7e9      	b.n	8004dae <__ssputs_r+0x8a>
	...

08004ddc <_svfiprintf_r>:
 8004ddc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004de0:	4698      	mov	r8, r3
 8004de2:	898b      	ldrh	r3, [r1, #12]
 8004de4:	4607      	mov	r7, r0
 8004de6:	061b      	lsls	r3, r3, #24
 8004de8:	460d      	mov	r5, r1
 8004dea:	4614      	mov	r4, r2
 8004dec:	b09d      	sub	sp, #116	@ 0x74
 8004dee:	d510      	bpl.n	8004e12 <_svfiprintf_r+0x36>
 8004df0:	690b      	ldr	r3, [r1, #16]
 8004df2:	b973      	cbnz	r3, 8004e12 <_svfiprintf_r+0x36>
 8004df4:	2140      	movs	r1, #64	@ 0x40
 8004df6:	f7ff ff09 	bl	8004c0c <_malloc_r>
 8004dfa:	6028      	str	r0, [r5, #0]
 8004dfc:	6128      	str	r0, [r5, #16]
 8004dfe:	b930      	cbnz	r0, 8004e0e <_svfiprintf_r+0x32>
 8004e00:	230c      	movs	r3, #12
 8004e02:	603b      	str	r3, [r7, #0]
 8004e04:	f04f 30ff 	mov.w	r0, #4294967295
 8004e08:	b01d      	add	sp, #116	@ 0x74
 8004e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e0e:	2340      	movs	r3, #64	@ 0x40
 8004e10:	616b      	str	r3, [r5, #20]
 8004e12:	2300      	movs	r3, #0
 8004e14:	9309      	str	r3, [sp, #36]	@ 0x24
 8004e16:	2320      	movs	r3, #32
 8004e18:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004e1c:	2330      	movs	r3, #48	@ 0x30
 8004e1e:	f04f 0901 	mov.w	r9, #1
 8004e22:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e26:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8004fc0 <_svfiprintf_r+0x1e4>
 8004e2a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004e2e:	4623      	mov	r3, r4
 8004e30:	469a      	mov	sl, r3
 8004e32:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e36:	b10a      	cbz	r2, 8004e3c <_svfiprintf_r+0x60>
 8004e38:	2a25      	cmp	r2, #37	@ 0x25
 8004e3a:	d1f9      	bne.n	8004e30 <_svfiprintf_r+0x54>
 8004e3c:	ebba 0b04 	subs.w	fp, sl, r4
 8004e40:	d00b      	beq.n	8004e5a <_svfiprintf_r+0x7e>
 8004e42:	465b      	mov	r3, fp
 8004e44:	4622      	mov	r2, r4
 8004e46:	4629      	mov	r1, r5
 8004e48:	4638      	mov	r0, r7
 8004e4a:	f7ff ff6b 	bl	8004d24 <__ssputs_r>
 8004e4e:	3001      	adds	r0, #1
 8004e50:	f000 80a7 	beq.w	8004fa2 <_svfiprintf_r+0x1c6>
 8004e54:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004e56:	445a      	add	r2, fp
 8004e58:	9209      	str	r2, [sp, #36]	@ 0x24
 8004e5a:	f89a 3000 	ldrb.w	r3, [sl]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	f000 809f 	beq.w	8004fa2 <_svfiprintf_r+0x1c6>
 8004e64:	2300      	movs	r3, #0
 8004e66:	f04f 32ff 	mov.w	r2, #4294967295
 8004e6a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e6e:	f10a 0a01 	add.w	sl, sl, #1
 8004e72:	9304      	str	r3, [sp, #16]
 8004e74:	9307      	str	r3, [sp, #28]
 8004e76:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004e7a:	931a      	str	r3, [sp, #104]	@ 0x68
 8004e7c:	4654      	mov	r4, sl
 8004e7e:	2205      	movs	r2, #5
 8004e80:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004e84:	484e      	ldr	r0, [pc, #312]	@ (8004fc0 <_svfiprintf_r+0x1e4>)
 8004e86:	f000 fcdb 	bl	8005840 <memchr>
 8004e8a:	9a04      	ldr	r2, [sp, #16]
 8004e8c:	b9d8      	cbnz	r0, 8004ec6 <_svfiprintf_r+0xea>
 8004e8e:	06d0      	lsls	r0, r2, #27
 8004e90:	bf44      	itt	mi
 8004e92:	2320      	movmi	r3, #32
 8004e94:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004e98:	0711      	lsls	r1, r2, #28
 8004e9a:	bf44      	itt	mi
 8004e9c:	232b      	movmi	r3, #43	@ 0x2b
 8004e9e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004ea2:	f89a 3000 	ldrb.w	r3, [sl]
 8004ea6:	2b2a      	cmp	r3, #42	@ 0x2a
 8004ea8:	d015      	beq.n	8004ed6 <_svfiprintf_r+0xfa>
 8004eaa:	4654      	mov	r4, sl
 8004eac:	2000      	movs	r0, #0
 8004eae:	f04f 0c0a 	mov.w	ip, #10
 8004eb2:	9a07      	ldr	r2, [sp, #28]
 8004eb4:	4621      	mov	r1, r4
 8004eb6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004eba:	3b30      	subs	r3, #48	@ 0x30
 8004ebc:	2b09      	cmp	r3, #9
 8004ebe:	d94b      	bls.n	8004f58 <_svfiprintf_r+0x17c>
 8004ec0:	b1b0      	cbz	r0, 8004ef0 <_svfiprintf_r+0x114>
 8004ec2:	9207      	str	r2, [sp, #28]
 8004ec4:	e014      	b.n	8004ef0 <_svfiprintf_r+0x114>
 8004ec6:	eba0 0308 	sub.w	r3, r0, r8
 8004eca:	fa09 f303 	lsl.w	r3, r9, r3
 8004ece:	4313      	orrs	r3, r2
 8004ed0:	46a2      	mov	sl, r4
 8004ed2:	9304      	str	r3, [sp, #16]
 8004ed4:	e7d2      	b.n	8004e7c <_svfiprintf_r+0xa0>
 8004ed6:	9b03      	ldr	r3, [sp, #12]
 8004ed8:	1d19      	adds	r1, r3, #4
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	9103      	str	r1, [sp, #12]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	bfbb      	ittet	lt
 8004ee2:	425b      	neglt	r3, r3
 8004ee4:	f042 0202 	orrlt.w	r2, r2, #2
 8004ee8:	9307      	strge	r3, [sp, #28]
 8004eea:	9307      	strlt	r3, [sp, #28]
 8004eec:	bfb8      	it	lt
 8004eee:	9204      	strlt	r2, [sp, #16]
 8004ef0:	7823      	ldrb	r3, [r4, #0]
 8004ef2:	2b2e      	cmp	r3, #46	@ 0x2e
 8004ef4:	d10a      	bne.n	8004f0c <_svfiprintf_r+0x130>
 8004ef6:	7863      	ldrb	r3, [r4, #1]
 8004ef8:	2b2a      	cmp	r3, #42	@ 0x2a
 8004efa:	d132      	bne.n	8004f62 <_svfiprintf_r+0x186>
 8004efc:	9b03      	ldr	r3, [sp, #12]
 8004efe:	3402      	adds	r4, #2
 8004f00:	1d1a      	adds	r2, r3, #4
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	9203      	str	r2, [sp, #12]
 8004f06:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004f0a:	9305      	str	r3, [sp, #20]
 8004f0c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8004fc4 <_svfiprintf_r+0x1e8>
 8004f10:	2203      	movs	r2, #3
 8004f12:	4650      	mov	r0, sl
 8004f14:	7821      	ldrb	r1, [r4, #0]
 8004f16:	f000 fc93 	bl	8005840 <memchr>
 8004f1a:	b138      	cbz	r0, 8004f2c <_svfiprintf_r+0x150>
 8004f1c:	2240      	movs	r2, #64	@ 0x40
 8004f1e:	9b04      	ldr	r3, [sp, #16]
 8004f20:	eba0 000a 	sub.w	r0, r0, sl
 8004f24:	4082      	lsls	r2, r0
 8004f26:	4313      	orrs	r3, r2
 8004f28:	3401      	adds	r4, #1
 8004f2a:	9304      	str	r3, [sp, #16]
 8004f2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f30:	2206      	movs	r2, #6
 8004f32:	4825      	ldr	r0, [pc, #148]	@ (8004fc8 <_svfiprintf_r+0x1ec>)
 8004f34:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004f38:	f000 fc82 	bl	8005840 <memchr>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	d036      	beq.n	8004fae <_svfiprintf_r+0x1d2>
 8004f40:	4b22      	ldr	r3, [pc, #136]	@ (8004fcc <_svfiprintf_r+0x1f0>)
 8004f42:	bb1b      	cbnz	r3, 8004f8c <_svfiprintf_r+0x1b0>
 8004f44:	9b03      	ldr	r3, [sp, #12]
 8004f46:	3307      	adds	r3, #7
 8004f48:	f023 0307 	bic.w	r3, r3, #7
 8004f4c:	3308      	adds	r3, #8
 8004f4e:	9303      	str	r3, [sp, #12]
 8004f50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f52:	4433      	add	r3, r6
 8004f54:	9309      	str	r3, [sp, #36]	@ 0x24
 8004f56:	e76a      	b.n	8004e2e <_svfiprintf_r+0x52>
 8004f58:	460c      	mov	r4, r1
 8004f5a:	2001      	movs	r0, #1
 8004f5c:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f60:	e7a8      	b.n	8004eb4 <_svfiprintf_r+0xd8>
 8004f62:	2300      	movs	r3, #0
 8004f64:	f04f 0c0a 	mov.w	ip, #10
 8004f68:	4619      	mov	r1, r3
 8004f6a:	3401      	adds	r4, #1
 8004f6c:	9305      	str	r3, [sp, #20]
 8004f6e:	4620      	mov	r0, r4
 8004f70:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004f74:	3a30      	subs	r2, #48	@ 0x30
 8004f76:	2a09      	cmp	r2, #9
 8004f78:	d903      	bls.n	8004f82 <_svfiprintf_r+0x1a6>
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d0c6      	beq.n	8004f0c <_svfiprintf_r+0x130>
 8004f7e:	9105      	str	r1, [sp, #20]
 8004f80:	e7c4      	b.n	8004f0c <_svfiprintf_r+0x130>
 8004f82:	4604      	mov	r4, r0
 8004f84:	2301      	movs	r3, #1
 8004f86:	fb0c 2101 	mla	r1, ip, r1, r2
 8004f8a:	e7f0      	b.n	8004f6e <_svfiprintf_r+0x192>
 8004f8c:	ab03      	add	r3, sp, #12
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	462a      	mov	r2, r5
 8004f92:	4638      	mov	r0, r7
 8004f94:	4b0e      	ldr	r3, [pc, #56]	@ (8004fd0 <_svfiprintf_r+0x1f4>)
 8004f96:	a904      	add	r1, sp, #16
 8004f98:	f3af 8000 	nop.w
 8004f9c:	1c42      	adds	r2, r0, #1
 8004f9e:	4606      	mov	r6, r0
 8004fa0:	d1d6      	bne.n	8004f50 <_svfiprintf_r+0x174>
 8004fa2:	89ab      	ldrh	r3, [r5, #12]
 8004fa4:	065b      	lsls	r3, r3, #25
 8004fa6:	f53f af2d 	bmi.w	8004e04 <_svfiprintf_r+0x28>
 8004faa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004fac:	e72c      	b.n	8004e08 <_svfiprintf_r+0x2c>
 8004fae:	ab03      	add	r3, sp, #12
 8004fb0:	9300      	str	r3, [sp, #0]
 8004fb2:	462a      	mov	r2, r5
 8004fb4:	4638      	mov	r0, r7
 8004fb6:	4b06      	ldr	r3, [pc, #24]	@ (8004fd0 <_svfiprintf_r+0x1f4>)
 8004fb8:	a904      	add	r1, sp, #16
 8004fba:	f000 f9bd 	bl	8005338 <_printf_i>
 8004fbe:	e7ed      	b.n	8004f9c <_svfiprintf_r+0x1c0>
 8004fc0:	08005a90 	.word	0x08005a90
 8004fc4:	08005a96 	.word	0x08005a96
 8004fc8:	08005a9a 	.word	0x08005a9a
 8004fcc:	00000000 	.word	0x00000000
 8004fd0:	08004d25 	.word	0x08004d25

08004fd4 <__sfputc_r>:
 8004fd4:	6893      	ldr	r3, [r2, #8]
 8004fd6:	b410      	push	{r4}
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	6093      	str	r3, [r2, #8]
 8004fde:	da07      	bge.n	8004ff0 <__sfputc_r+0x1c>
 8004fe0:	6994      	ldr	r4, [r2, #24]
 8004fe2:	42a3      	cmp	r3, r4
 8004fe4:	db01      	blt.n	8004fea <__sfputc_r+0x16>
 8004fe6:	290a      	cmp	r1, #10
 8004fe8:	d102      	bne.n	8004ff0 <__sfputc_r+0x1c>
 8004fea:	bc10      	pop	{r4}
 8004fec:	f000 bb6a 	b.w	80056c4 <__swbuf_r>
 8004ff0:	6813      	ldr	r3, [r2, #0]
 8004ff2:	1c58      	adds	r0, r3, #1
 8004ff4:	6010      	str	r0, [r2, #0]
 8004ff6:	7019      	strb	r1, [r3, #0]
 8004ff8:	4608      	mov	r0, r1
 8004ffa:	bc10      	pop	{r4}
 8004ffc:	4770      	bx	lr

08004ffe <__sfputs_r>:
 8004ffe:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005000:	4606      	mov	r6, r0
 8005002:	460f      	mov	r7, r1
 8005004:	4614      	mov	r4, r2
 8005006:	18d5      	adds	r5, r2, r3
 8005008:	42ac      	cmp	r4, r5
 800500a:	d101      	bne.n	8005010 <__sfputs_r+0x12>
 800500c:	2000      	movs	r0, #0
 800500e:	e007      	b.n	8005020 <__sfputs_r+0x22>
 8005010:	463a      	mov	r2, r7
 8005012:	4630      	mov	r0, r6
 8005014:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005018:	f7ff ffdc 	bl	8004fd4 <__sfputc_r>
 800501c:	1c43      	adds	r3, r0, #1
 800501e:	d1f3      	bne.n	8005008 <__sfputs_r+0xa>
 8005020:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005024 <_vfiprintf_r>:
 8005024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005028:	460d      	mov	r5, r1
 800502a:	4614      	mov	r4, r2
 800502c:	4698      	mov	r8, r3
 800502e:	4606      	mov	r6, r0
 8005030:	b09d      	sub	sp, #116	@ 0x74
 8005032:	b118      	cbz	r0, 800503c <_vfiprintf_r+0x18>
 8005034:	6a03      	ldr	r3, [r0, #32]
 8005036:	b90b      	cbnz	r3, 800503c <_vfiprintf_r+0x18>
 8005038:	f7ff fc40 	bl	80048bc <__sinit>
 800503c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800503e:	07d9      	lsls	r1, r3, #31
 8005040:	d405      	bmi.n	800504e <_vfiprintf_r+0x2a>
 8005042:	89ab      	ldrh	r3, [r5, #12]
 8005044:	059a      	lsls	r2, r3, #22
 8005046:	d402      	bmi.n	800504e <_vfiprintf_r+0x2a>
 8005048:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800504a:	f7ff fd72 	bl	8004b32 <__retarget_lock_acquire_recursive>
 800504e:	89ab      	ldrh	r3, [r5, #12]
 8005050:	071b      	lsls	r3, r3, #28
 8005052:	d501      	bpl.n	8005058 <_vfiprintf_r+0x34>
 8005054:	692b      	ldr	r3, [r5, #16]
 8005056:	b99b      	cbnz	r3, 8005080 <_vfiprintf_r+0x5c>
 8005058:	4629      	mov	r1, r5
 800505a:	4630      	mov	r0, r6
 800505c:	f000 fb70 	bl	8005740 <__swsetup_r>
 8005060:	b170      	cbz	r0, 8005080 <_vfiprintf_r+0x5c>
 8005062:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005064:	07dc      	lsls	r4, r3, #31
 8005066:	d504      	bpl.n	8005072 <_vfiprintf_r+0x4e>
 8005068:	f04f 30ff 	mov.w	r0, #4294967295
 800506c:	b01d      	add	sp, #116	@ 0x74
 800506e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005072:	89ab      	ldrh	r3, [r5, #12]
 8005074:	0598      	lsls	r0, r3, #22
 8005076:	d4f7      	bmi.n	8005068 <_vfiprintf_r+0x44>
 8005078:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800507a:	f7ff fd5b 	bl	8004b34 <__retarget_lock_release_recursive>
 800507e:	e7f3      	b.n	8005068 <_vfiprintf_r+0x44>
 8005080:	2300      	movs	r3, #0
 8005082:	9309      	str	r3, [sp, #36]	@ 0x24
 8005084:	2320      	movs	r3, #32
 8005086:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800508a:	2330      	movs	r3, #48	@ 0x30
 800508c:	f04f 0901 	mov.w	r9, #1
 8005090:	f8cd 800c 	str.w	r8, [sp, #12]
 8005094:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005240 <_vfiprintf_r+0x21c>
 8005098:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800509c:	4623      	mov	r3, r4
 800509e:	469a      	mov	sl, r3
 80050a0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050a4:	b10a      	cbz	r2, 80050aa <_vfiprintf_r+0x86>
 80050a6:	2a25      	cmp	r2, #37	@ 0x25
 80050a8:	d1f9      	bne.n	800509e <_vfiprintf_r+0x7a>
 80050aa:	ebba 0b04 	subs.w	fp, sl, r4
 80050ae:	d00b      	beq.n	80050c8 <_vfiprintf_r+0xa4>
 80050b0:	465b      	mov	r3, fp
 80050b2:	4622      	mov	r2, r4
 80050b4:	4629      	mov	r1, r5
 80050b6:	4630      	mov	r0, r6
 80050b8:	f7ff ffa1 	bl	8004ffe <__sfputs_r>
 80050bc:	3001      	adds	r0, #1
 80050be:	f000 80a7 	beq.w	8005210 <_vfiprintf_r+0x1ec>
 80050c2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050c4:	445a      	add	r2, fp
 80050c6:	9209      	str	r2, [sp, #36]	@ 0x24
 80050c8:	f89a 3000 	ldrb.w	r3, [sl]
 80050cc:	2b00      	cmp	r3, #0
 80050ce:	f000 809f 	beq.w	8005210 <_vfiprintf_r+0x1ec>
 80050d2:	2300      	movs	r3, #0
 80050d4:	f04f 32ff 	mov.w	r2, #4294967295
 80050d8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80050dc:	f10a 0a01 	add.w	sl, sl, #1
 80050e0:	9304      	str	r3, [sp, #16]
 80050e2:	9307      	str	r3, [sp, #28]
 80050e4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80050e8:	931a      	str	r3, [sp, #104]	@ 0x68
 80050ea:	4654      	mov	r4, sl
 80050ec:	2205      	movs	r2, #5
 80050ee:	f814 1b01 	ldrb.w	r1, [r4], #1
 80050f2:	4853      	ldr	r0, [pc, #332]	@ (8005240 <_vfiprintf_r+0x21c>)
 80050f4:	f000 fba4 	bl	8005840 <memchr>
 80050f8:	9a04      	ldr	r2, [sp, #16]
 80050fa:	b9d8      	cbnz	r0, 8005134 <_vfiprintf_r+0x110>
 80050fc:	06d1      	lsls	r1, r2, #27
 80050fe:	bf44      	itt	mi
 8005100:	2320      	movmi	r3, #32
 8005102:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005106:	0713      	lsls	r3, r2, #28
 8005108:	bf44      	itt	mi
 800510a:	232b      	movmi	r3, #43	@ 0x2b
 800510c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005110:	f89a 3000 	ldrb.w	r3, [sl]
 8005114:	2b2a      	cmp	r3, #42	@ 0x2a
 8005116:	d015      	beq.n	8005144 <_vfiprintf_r+0x120>
 8005118:	4654      	mov	r4, sl
 800511a:	2000      	movs	r0, #0
 800511c:	f04f 0c0a 	mov.w	ip, #10
 8005120:	9a07      	ldr	r2, [sp, #28]
 8005122:	4621      	mov	r1, r4
 8005124:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005128:	3b30      	subs	r3, #48	@ 0x30
 800512a:	2b09      	cmp	r3, #9
 800512c:	d94b      	bls.n	80051c6 <_vfiprintf_r+0x1a2>
 800512e:	b1b0      	cbz	r0, 800515e <_vfiprintf_r+0x13a>
 8005130:	9207      	str	r2, [sp, #28]
 8005132:	e014      	b.n	800515e <_vfiprintf_r+0x13a>
 8005134:	eba0 0308 	sub.w	r3, r0, r8
 8005138:	fa09 f303 	lsl.w	r3, r9, r3
 800513c:	4313      	orrs	r3, r2
 800513e:	46a2      	mov	sl, r4
 8005140:	9304      	str	r3, [sp, #16]
 8005142:	e7d2      	b.n	80050ea <_vfiprintf_r+0xc6>
 8005144:	9b03      	ldr	r3, [sp, #12]
 8005146:	1d19      	adds	r1, r3, #4
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	9103      	str	r1, [sp, #12]
 800514c:	2b00      	cmp	r3, #0
 800514e:	bfbb      	ittet	lt
 8005150:	425b      	neglt	r3, r3
 8005152:	f042 0202 	orrlt.w	r2, r2, #2
 8005156:	9307      	strge	r3, [sp, #28]
 8005158:	9307      	strlt	r3, [sp, #28]
 800515a:	bfb8      	it	lt
 800515c:	9204      	strlt	r2, [sp, #16]
 800515e:	7823      	ldrb	r3, [r4, #0]
 8005160:	2b2e      	cmp	r3, #46	@ 0x2e
 8005162:	d10a      	bne.n	800517a <_vfiprintf_r+0x156>
 8005164:	7863      	ldrb	r3, [r4, #1]
 8005166:	2b2a      	cmp	r3, #42	@ 0x2a
 8005168:	d132      	bne.n	80051d0 <_vfiprintf_r+0x1ac>
 800516a:	9b03      	ldr	r3, [sp, #12]
 800516c:	3402      	adds	r4, #2
 800516e:	1d1a      	adds	r2, r3, #4
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	9203      	str	r2, [sp, #12]
 8005174:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005178:	9305      	str	r3, [sp, #20]
 800517a:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005244 <_vfiprintf_r+0x220>
 800517e:	2203      	movs	r2, #3
 8005180:	4650      	mov	r0, sl
 8005182:	7821      	ldrb	r1, [r4, #0]
 8005184:	f000 fb5c 	bl	8005840 <memchr>
 8005188:	b138      	cbz	r0, 800519a <_vfiprintf_r+0x176>
 800518a:	2240      	movs	r2, #64	@ 0x40
 800518c:	9b04      	ldr	r3, [sp, #16]
 800518e:	eba0 000a 	sub.w	r0, r0, sl
 8005192:	4082      	lsls	r2, r0
 8005194:	4313      	orrs	r3, r2
 8005196:	3401      	adds	r4, #1
 8005198:	9304      	str	r3, [sp, #16]
 800519a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800519e:	2206      	movs	r2, #6
 80051a0:	4829      	ldr	r0, [pc, #164]	@ (8005248 <_vfiprintf_r+0x224>)
 80051a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051a6:	f000 fb4b 	bl	8005840 <memchr>
 80051aa:	2800      	cmp	r0, #0
 80051ac:	d03f      	beq.n	800522e <_vfiprintf_r+0x20a>
 80051ae:	4b27      	ldr	r3, [pc, #156]	@ (800524c <_vfiprintf_r+0x228>)
 80051b0:	bb1b      	cbnz	r3, 80051fa <_vfiprintf_r+0x1d6>
 80051b2:	9b03      	ldr	r3, [sp, #12]
 80051b4:	3307      	adds	r3, #7
 80051b6:	f023 0307 	bic.w	r3, r3, #7
 80051ba:	3308      	adds	r3, #8
 80051bc:	9303      	str	r3, [sp, #12]
 80051be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051c0:	443b      	add	r3, r7
 80051c2:	9309      	str	r3, [sp, #36]	@ 0x24
 80051c4:	e76a      	b.n	800509c <_vfiprintf_r+0x78>
 80051c6:	460c      	mov	r4, r1
 80051c8:	2001      	movs	r0, #1
 80051ca:	fb0c 3202 	mla	r2, ip, r2, r3
 80051ce:	e7a8      	b.n	8005122 <_vfiprintf_r+0xfe>
 80051d0:	2300      	movs	r3, #0
 80051d2:	f04f 0c0a 	mov.w	ip, #10
 80051d6:	4619      	mov	r1, r3
 80051d8:	3401      	adds	r4, #1
 80051da:	9305      	str	r3, [sp, #20]
 80051dc:	4620      	mov	r0, r4
 80051de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80051e2:	3a30      	subs	r2, #48	@ 0x30
 80051e4:	2a09      	cmp	r2, #9
 80051e6:	d903      	bls.n	80051f0 <_vfiprintf_r+0x1cc>
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d0c6      	beq.n	800517a <_vfiprintf_r+0x156>
 80051ec:	9105      	str	r1, [sp, #20]
 80051ee:	e7c4      	b.n	800517a <_vfiprintf_r+0x156>
 80051f0:	4604      	mov	r4, r0
 80051f2:	2301      	movs	r3, #1
 80051f4:	fb0c 2101 	mla	r1, ip, r1, r2
 80051f8:	e7f0      	b.n	80051dc <_vfiprintf_r+0x1b8>
 80051fa:	ab03      	add	r3, sp, #12
 80051fc:	9300      	str	r3, [sp, #0]
 80051fe:	462a      	mov	r2, r5
 8005200:	4630      	mov	r0, r6
 8005202:	4b13      	ldr	r3, [pc, #76]	@ (8005250 <_vfiprintf_r+0x22c>)
 8005204:	a904      	add	r1, sp, #16
 8005206:	f3af 8000 	nop.w
 800520a:	4607      	mov	r7, r0
 800520c:	1c78      	adds	r0, r7, #1
 800520e:	d1d6      	bne.n	80051be <_vfiprintf_r+0x19a>
 8005210:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005212:	07d9      	lsls	r1, r3, #31
 8005214:	d405      	bmi.n	8005222 <_vfiprintf_r+0x1fe>
 8005216:	89ab      	ldrh	r3, [r5, #12]
 8005218:	059a      	lsls	r2, r3, #22
 800521a:	d402      	bmi.n	8005222 <_vfiprintf_r+0x1fe>
 800521c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800521e:	f7ff fc89 	bl	8004b34 <__retarget_lock_release_recursive>
 8005222:	89ab      	ldrh	r3, [r5, #12]
 8005224:	065b      	lsls	r3, r3, #25
 8005226:	f53f af1f 	bmi.w	8005068 <_vfiprintf_r+0x44>
 800522a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800522c:	e71e      	b.n	800506c <_vfiprintf_r+0x48>
 800522e:	ab03      	add	r3, sp, #12
 8005230:	9300      	str	r3, [sp, #0]
 8005232:	462a      	mov	r2, r5
 8005234:	4630      	mov	r0, r6
 8005236:	4b06      	ldr	r3, [pc, #24]	@ (8005250 <_vfiprintf_r+0x22c>)
 8005238:	a904      	add	r1, sp, #16
 800523a:	f000 f87d 	bl	8005338 <_printf_i>
 800523e:	e7e4      	b.n	800520a <_vfiprintf_r+0x1e6>
 8005240:	08005a90 	.word	0x08005a90
 8005244:	08005a96 	.word	0x08005a96
 8005248:	08005a9a 	.word	0x08005a9a
 800524c:	00000000 	.word	0x00000000
 8005250:	08004fff 	.word	0x08004fff

08005254 <_printf_common>:
 8005254:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005258:	4616      	mov	r6, r2
 800525a:	4698      	mov	r8, r3
 800525c:	688a      	ldr	r2, [r1, #8]
 800525e:	690b      	ldr	r3, [r1, #16]
 8005260:	4607      	mov	r7, r0
 8005262:	4293      	cmp	r3, r2
 8005264:	bfb8      	it	lt
 8005266:	4613      	movlt	r3, r2
 8005268:	6033      	str	r3, [r6, #0]
 800526a:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800526e:	460c      	mov	r4, r1
 8005270:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005274:	b10a      	cbz	r2, 800527a <_printf_common+0x26>
 8005276:	3301      	adds	r3, #1
 8005278:	6033      	str	r3, [r6, #0]
 800527a:	6823      	ldr	r3, [r4, #0]
 800527c:	0699      	lsls	r1, r3, #26
 800527e:	bf42      	ittt	mi
 8005280:	6833      	ldrmi	r3, [r6, #0]
 8005282:	3302      	addmi	r3, #2
 8005284:	6033      	strmi	r3, [r6, #0]
 8005286:	6825      	ldr	r5, [r4, #0]
 8005288:	f015 0506 	ands.w	r5, r5, #6
 800528c:	d106      	bne.n	800529c <_printf_common+0x48>
 800528e:	f104 0a19 	add.w	sl, r4, #25
 8005292:	68e3      	ldr	r3, [r4, #12]
 8005294:	6832      	ldr	r2, [r6, #0]
 8005296:	1a9b      	subs	r3, r3, r2
 8005298:	42ab      	cmp	r3, r5
 800529a:	dc2b      	bgt.n	80052f4 <_printf_common+0xa0>
 800529c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052a0:	6822      	ldr	r2, [r4, #0]
 80052a2:	3b00      	subs	r3, #0
 80052a4:	bf18      	it	ne
 80052a6:	2301      	movne	r3, #1
 80052a8:	0692      	lsls	r2, r2, #26
 80052aa:	d430      	bmi.n	800530e <_printf_common+0xba>
 80052ac:	4641      	mov	r1, r8
 80052ae:	4638      	mov	r0, r7
 80052b0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052b4:	47c8      	blx	r9
 80052b6:	3001      	adds	r0, #1
 80052b8:	d023      	beq.n	8005302 <_printf_common+0xae>
 80052ba:	6823      	ldr	r3, [r4, #0]
 80052bc:	6922      	ldr	r2, [r4, #16]
 80052be:	f003 0306 	and.w	r3, r3, #6
 80052c2:	2b04      	cmp	r3, #4
 80052c4:	bf14      	ite	ne
 80052c6:	2500      	movne	r5, #0
 80052c8:	6833      	ldreq	r3, [r6, #0]
 80052ca:	f04f 0600 	mov.w	r6, #0
 80052ce:	bf08      	it	eq
 80052d0:	68e5      	ldreq	r5, [r4, #12]
 80052d2:	f104 041a 	add.w	r4, r4, #26
 80052d6:	bf08      	it	eq
 80052d8:	1aed      	subeq	r5, r5, r3
 80052da:	f854 3c12 	ldr.w	r3, [r4, #-18]
 80052de:	bf08      	it	eq
 80052e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052e4:	4293      	cmp	r3, r2
 80052e6:	bfc4      	itt	gt
 80052e8:	1a9b      	subgt	r3, r3, r2
 80052ea:	18ed      	addgt	r5, r5, r3
 80052ec:	42b5      	cmp	r5, r6
 80052ee:	d11a      	bne.n	8005326 <_printf_common+0xd2>
 80052f0:	2000      	movs	r0, #0
 80052f2:	e008      	b.n	8005306 <_printf_common+0xb2>
 80052f4:	2301      	movs	r3, #1
 80052f6:	4652      	mov	r2, sl
 80052f8:	4641      	mov	r1, r8
 80052fa:	4638      	mov	r0, r7
 80052fc:	47c8      	blx	r9
 80052fe:	3001      	adds	r0, #1
 8005300:	d103      	bne.n	800530a <_printf_common+0xb6>
 8005302:	f04f 30ff 	mov.w	r0, #4294967295
 8005306:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800530a:	3501      	adds	r5, #1
 800530c:	e7c1      	b.n	8005292 <_printf_common+0x3e>
 800530e:	2030      	movs	r0, #48	@ 0x30
 8005310:	18e1      	adds	r1, r4, r3
 8005312:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005316:	1c5a      	adds	r2, r3, #1
 8005318:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800531c:	4422      	add	r2, r4
 800531e:	3302      	adds	r3, #2
 8005320:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005324:	e7c2      	b.n	80052ac <_printf_common+0x58>
 8005326:	2301      	movs	r3, #1
 8005328:	4622      	mov	r2, r4
 800532a:	4641      	mov	r1, r8
 800532c:	4638      	mov	r0, r7
 800532e:	47c8      	blx	r9
 8005330:	3001      	adds	r0, #1
 8005332:	d0e6      	beq.n	8005302 <_printf_common+0xae>
 8005334:	3601      	adds	r6, #1
 8005336:	e7d9      	b.n	80052ec <_printf_common+0x98>

08005338 <_printf_i>:
 8005338:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800533c:	7e0f      	ldrb	r7, [r1, #24]
 800533e:	4691      	mov	r9, r2
 8005340:	2f78      	cmp	r7, #120	@ 0x78
 8005342:	4680      	mov	r8, r0
 8005344:	460c      	mov	r4, r1
 8005346:	469a      	mov	sl, r3
 8005348:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800534a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800534e:	d807      	bhi.n	8005360 <_printf_i+0x28>
 8005350:	2f62      	cmp	r7, #98	@ 0x62
 8005352:	d80a      	bhi.n	800536a <_printf_i+0x32>
 8005354:	2f00      	cmp	r7, #0
 8005356:	f000 80d1 	beq.w	80054fc <_printf_i+0x1c4>
 800535a:	2f58      	cmp	r7, #88	@ 0x58
 800535c:	f000 80b8 	beq.w	80054d0 <_printf_i+0x198>
 8005360:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005364:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005368:	e03a      	b.n	80053e0 <_printf_i+0xa8>
 800536a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800536e:	2b15      	cmp	r3, #21
 8005370:	d8f6      	bhi.n	8005360 <_printf_i+0x28>
 8005372:	a101      	add	r1, pc, #4	@ (adr r1, 8005378 <_printf_i+0x40>)
 8005374:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005378:	080053d1 	.word	0x080053d1
 800537c:	080053e5 	.word	0x080053e5
 8005380:	08005361 	.word	0x08005361
 8005384:	08005361 	.word	0x08005361
 8005388:	08005361 	.word	0x08005361
 800538c:	08005361 	.word	0x08005361
 8005390:	080053e5 	.word	0x080053e5
 8005394:	08005361 	.word	0x08005361
 8005398:	08005361 	.word	0x08005361
 800539c:	08005361 	.word	0x08005361
 80053a0:	08005361 	.word	0x08005361
 80053a4:	080054e3 	.word	0x080054e3
 80053a8:	0800540f 	.word	0x0800540f
 80053ac:	0800549d 	.word	0x0800549d
 80053b0:	08005361 	.word	0x08005361
 80053b4:	08005361 	.word	0x08005361
 80053b8:	08005505 	.word	0x08005505
 80053bc:	08005361 	.word	0x08005361
 80053c0:	0800540f 	.word	0x0800540f
 80053c4:	08005361 	.word	0x08005361
 80053c8:	08005361 	.word	0x08005361
 80053cc:	080054a5 	.word	0x080054a5
 80053d0:	6833      	ldr	r3, [r6, #0]
 80053d2:	1d1a      	adds	r2, r3, #4
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	6032      	str	r2, [r6, #0]
 80053d8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053dc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053e0:	2301      	movs	r3, #1
 80053e2:	e09c      	b.n	800551e <_printf_i+0x1e6>
 80053e4:	6833      	ldr	r3, [r6, #0]
 80053e6:	6820      	ldr	r0, [r4, #0]
 80053e8:	1d19      	adds	r1, r3, #4
 80053ea:	6031      	str	r1, [r6, #0]
 80053ec:	0606      	lsls	r6, r0, #24
 80053ee:	d501      	bpl.n	80053f4 <_printf_i+0xbc>
 80053f0:	681d      	ldr	r5, [r3, #0]
 80053f2:	e003      	b.n	80053fc <_printf_i+0xc4>
 80053f4:	0645      	lsls	r5, r0, #25
 80053f6:	d5fb      	bpl.n	80053f0 <_printf_i+0xb8>
 80053f8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80053fc:	2d00      	cmp	r5, #0
 80053fe:	da03      	bge.n	8005408 <_printf_i+0xd0>
 8005400:	232d      	movs	r3, #45	@ 0x2d
 8005402:	426d      	negs	r5, r5
 8005404:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005408:	230a      	movs	r3, #10
 800540a:	4858      	ldr	r0, [pc, #352]	@ (800556c <_printf_i+0x234>)
 800540c:	e011      	b.n	8005432 <_printf_i+0xfa>
 800540e:	6821      	ldr	r1, [r4, #0]
 8005410:	6833      	ldr	r3, [r6, #0]
 8005412:	0608      	lsls	r0, r1, #24
 8005414:	f853 5b04 	ldr.w	r5, [r3], #4
 8005418:	d402      	bmi.n	8005420 <_printf_i+0xe8>
 800541a:	0649      	lsls	r1, r1, #25
 800541c:	bf48      	it	mi
 800541e:	b2ad      	uxthmi	r5, r5
 8005420:	2f6f      	cmp	r7, #111	@ 0x6f
 8005422:	6033      	str	r3, [r6, #0]
 8005424:	bf14      	ite	ne
 8005426:	230a      	movne	r3, #10
 8005428:	2308      	moveq	r3, #8
 800542a:	4850      	ldr	r0, [pc, #320]	@ (800556c <_printf_i+0x234>)
 800542c:	2100      	movs	r1, #0
 800542e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005432:	6866      	ldr	r6, [r4, #4]
 8005434:	2e00      	cmp	r6, #0
 8005436:	60a6      	str	r6, [r4, #8]
 8005438:	db05      	blt.n	8005446 <_printf_i+0x10e>
 800543a:	6821      	ldr	r1, [r4, #0]
 800543c:	432e      	orrs	r6, r5
 800543e:	f021 0104 	bic.w	r1, r1, #4
 8005442:	6021      	str	r1, [r4, #0]
 8005444:	d04b      	beq.n	80054de <_printf_i+0x1a6>
 8005446:	4616      	mov	r6, r2
 8005448:	fbb5 f1f3 	udiv	r1, r5, r3
 800544c:	fb03 5711 	mls	r7, r3, r1, r5
 8005450:	5dc7      	ldrb	r7, [r0, r7]
 8005452:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005456:	462f      	mov	r7, r5
 8005458:	42bb      	cmp	r3, r7
 800545a:	460d      	mov	r5, r1
 800545c:	d9f4      	bls.n	8005448 <_printf_i+0x110>
 800545e:	2b08      	cmp	r3, #8
 8005460:	d10b      	bne.n	800547a <_printf_i+0x142>
 8005462:	6823      	ldr	r3, [r4, #0]
 8005464:	07df      	lsls	r7, r3, #31
 8005466:	d508      	bpl.n	800547a <_printf_i+0x142>
 8005468:	6923      	ldr	r3, [r4, #16]
 800546a:	6861      	ldr	r1, [r4, #4]
 800546c:	4299      	cmp	r1, r3
 800546e:	bfde      	ittt	le
 8005470:	2330      	movle	r3, #48	@ 0x30
 8005472:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005476:	f106 36ff 	addle.w	r6, r6, #4294967295
 800547a:	1b92      	subs	r2, r2, r6
 800547c:	6122      	str	r2, [r4, #16]
 800547e:	464b      	mov	r3, r9
 8005480:	4621      	mov	r1, r4
 8005482:	4640      	mov	r0, r8
 8005484:	f8cd a000 	str.w	sl, [sp]
 8005488:	aa03      	add	r2, sp, #12
 800548a:	f7ff fee3 	bl	8005254 <_printf_common>
 800548e:	3001      	adds	r0, #1
 8005490:	d14a      	bne.n	8005528 <_printf_i+0x1f0>
 8005492:	f04f 30ff 	mov.w	r0, #4294967295
 8005496:	b004      	add	sp, #16
 8005498:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800549c:	6823      	ldr	r3, [r4, #0]
 800549e:	f043 0320 	orr.w	r3, r3, #32
 80054a2:	6023      	str	r3, [r4, #0]
 80054a4:	2778      	movs	r7, #120	@ 0x78
 80054a6:	4832      	ldr	r0, [pc, #200]	@ (8005570 <_printf_i+0x238>)
 80054a8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	6831      	ldr	r1, [r6, #0]
 80054b0:	061f      	lsls	r7, r3, #24
 80054b2:	f851 5b04 	ldr.w	r5, [r1], #4
 80054b6:	d402      	bmi.n	80054be <_printf_i+0x186>
 80054b8:	065f      	lsls	r7, r3, #25
 80054ba:	bf48      	it	mi
 80054bc:	b2ad      	uxthmi	r5, r5
 80054be:	6031      	str	r1, [r6, #0]
 80054c0:	07d9      	lsls	r1, r3, #31
 80054c2:	bf44      	itt	mi
 80054c4:	f043 0320 	orrmi.w	r3, r3, #32
 80054c8:	6023      	strmi	r3, [r4, #0]
 80054ca:	b11d      	cbz	r5, 80054d4 <_printf_i+0x19c>
 80054cc:	2310      	movs	r3, #16
 80054ce:	e7ad      	b.n	800542c <_printf_i+0xf4>
 80054d0:	4826      	ldr	r0, [pc, #152]	@ (800556c <_printf_i+0x234>)
 80054d2:	e7e9      	b.n	80054a8 <_printf_i+0x170>
 80054d4:	6823      	ldr	r3, [r4, #0]
 80054d6:	f023 0320 	bic.w	r3, r3, #32
 80054da:	6023      	str	r3, [r4, #0]
 80054dc:	e7f6      	b.n	80054cc <_printf_i+0x194>
 80054de:	4616      	mov	r6, r2
 80054e0:	e7bd      	b.n	800545e <_printf_i+0x126>
 80054e2:	6833      	ldr	r3, [r6, #0]
 80054e4:	6825      	ldr	r5, [r4, #0]
 80054e6:	1d18      	adds	r0, r3, #4
 80054e8:	6961      	ldr	r1, [r4, #20]
 80054ea:	6030      	str	r0, [r6, #0]
 80054ec:	062e      	lsls	r6, r5, #24
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	d501      	bpl.n	80054f6 <_printf_i+0x1be>
 80054f2:	6019      	str	r1, [r3, #0]
 80054f4:	e002      	b.n	80054fc <_printf_i+0x1c4>
 80054f6:	0668      	lsls	r0, r5, #25
 80054f8:	d5fb      	bpl.n	80054f2 <_printf_i+0x1ba>
 80054fa:	8019      	strh	r1, [r3, #0]
 80054fc:	2300      	movs	r3, #0
 80054fe:	4616      	mov	r6, r2
 8005500:	6123      	str	r3, [r4, #16]
 8005502:	e7bc      	b.n	800547e <_printf_i+0x146>
 8005504:	6833      	ldr	r3, [r6, #0]
 8005506:	2100      	movs	r1, #0
 8005508:	1d1a      	adds	r2, r3, #4
 800550a:	6032      	str	r2, [r6, #0]
 800550c:	681e      	ldr	r6, [r3, #0]
 800550e:	6862      	ldr	r2, [r4, #4]
 8005510:	4630      	mov	r0, r6
 8005512:	f000 f995 	bl	8005840 <memchr>
 8005516:	b108      	cbz	r0, 800551c <_printf_i+0x1e4>
 8005518:	1b80      	subs	r0, r0, r6
 800551a:	6060      	str	r0, [r4, #4]
 800551c:	6863      	ldr	r3, [r4, #4]
 800551e:	6123      	str	r3, [r4, #16]
 8005520:	2300      	movs	r3, #0
 8005522:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005526:	e7aa      	b.n	800547e <_printf_i+0x146>
 8005528:	4632      	mov	r2, r6
 800552a:	4649      	mov	r1, r9
 800552c:	4640      	mov	r0, r8
 800552e:	6923      	ldr	r3, [r4, #16]
 8005530:	47d0      	blx	sl
 8005532:	3001      	adds	r0, #1
 8005534:	d0ad      	beq.n	8005492 <_printf_i+0x15a>
 8005536:	6823      	ldr	r3, [r4, #0]
 8005538:	079b      	lsls	r3, r3, #30
 800553a:	d413      	bmi.n	8005564 <_printf_i+0x22c>
 800553c:	68e0      	ldr	r0, [r4, #12]
 800553e:	9b03      	ldr	r3, [sp, #12]
 8005540:	4298      	cmp	r0, r3
 8005542:	bfb8      	it	lt
 8005544:	4618      	movlt	r0, r3
 8005546:	e7a6      	b.n	8005496 <_printf_i+0x15e>
 8005548:	2301      	movs	r3, #1
 800554a:	4632      	mov	r2, r6
 800554c:	4649      	mov	r1, r9
 800554e:	4640      	mov	r0, r8
 8005550:	47d0      	blx	sl
 8005552:	3001      	adds	r0, #1
 8005554:	d09d      	beq.n	8005492 <_printf_i+0x15a>
 8005556:	3501      	adds	r5, #1
 8005558:	68e3      	ldr	r3, [r4, #12]
 800555a:	9903      	ldr	r1, [sp, #12]
 800555c:	1a5b      	subs	r3, r3, r1
 800555e:	42ab      	cmp	r3, r5
 8005560:	dcf2      	bgt.n	8005548 <_printf_i+0x210>
 8005562:	e7eb      	b.n	800553c <_printf_i+0x204>
 8005564:	2500      	movs	r5, #0
 8005566:	f104 0619 	add.w	r6, r4, #25
 800556a:	e7f5      	b.n	8005558 <_printf_i+0x220>
 800556c:	08005aa1 	.word	0x08005aa1
 8005570:	08005ab2 	.word	0x08005ab2

08005574 <__sflush_r>:
 8005574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005578:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800557a:	0716      	lsls	r6, r2, #28
 800557c:	4605      	mov	r5, r0
 800557e:	460c      	mov	r4, r1
 8005580:	d454      	bmi.n	800562c <__sflush_r+0xb8>
 8005582:	684b      	ldr	r3, [r1, #4]
 8005584:	2b00      	cmp	r3, #0
 8005586:	dc02      	bgt.n	800558e <__sflush_r+0x1a>
 8005588:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800558a:	2b00      	cmp	r3, #0
 800558c:	dd48      	ble.n	8005620 <__sflush_r+0xac>
 800558e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005590:	2e00      	cmp	r6, #0
 8005592:	d045      	beq.n	8005620 <__sflush_r+0xac>
 8005594:	2300      	movs	r3, #0
 8005596:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800559a:	682f      	ldr	r7, [r5, #0]
 800559c:	6a21      	ldr	r1, [r4, #32]
 800559e:	602b      	str	r3, [r5, #0]
 80055a0:	d030      	beq.n	8005604 <__sflush_r+0x90>
 80055a2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055a4:	89a3      	ldrh	r3, [r4, #12]
 80055a6:	0759      	lsls	r1, r3, #29
 80055a8:	d505      	bpl.n	80055b6 <__sflush_r+0x42>
 80055aa:	6863      	ldr	r3, [r4, #4]
 80055ac:	1ad2      	subs	r2, r2, r3
 80055ae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055b0:	b10b      	cbz	r3, 80055b6 <__sflush_r+0x42>
 80055b2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055b4:	1ad2      	subs	r2, r2, r3
 80055b6:	2300      	movs	r3, #0
 80055b8:	4628      	mov	r0, r5
 80055ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055bc:	6a21      	ldr	r1, [r4, #32]
 80055be:	47b0      	blx	r6
 80055c0:	1c43      	adds	r3, r0, #1
 80055c2:	89a3      	ldrh	r3, [r4, #12]
 80055c4:	d106      	bne.n	80055d4 <__sflush_r+0x60>
 80055c6:	6829      	ldr	r1, [r5, #0]
 80055c8:	291d      	cmp	r1, #29
 80055ca:	d82b      	bhi.n	8005624 <__sflush_r+0xb0>
 80055cc:	4a28      	ldr	r2, [pc, #160]	@ (8005670 <__sflush_r+0xfc>)
 80055ce:	40ca      	lsrs	r2, r1
 80055d0:	07d6      	lsls	r6, r2, #31
 80055d2:	d527      	bpl.n	8005624 <__sflush_r+0xb0>
 80055d4:	2200      	movs	r2, #0
 80055d6:	6062      	str	r2, [r4, #4]
 80055d8:	6922      	ldr	r2, [r4, #16]
 80055da:	04d9      	lsls	r1, r3, #19
 80055dc:	6022      	str	r2, [r4, #0]
 80055de:	d504      	bpl.n	80055ea <__sflush_r+0x76>
 80055e0:	1c42      	adds	r2, r0, #1
 80055e2:	d101      	bne.n	80055e8 <__sflush_r+0x74>
 80055e4:	682b      	ldr	r3, [r5, #0]
 80055e6:	b903      	cbnz	r3, 80055ea <__sflush_r+0x76>
 80055e8:	6560      	str	r0, [r4, #84]	@ 0x54
 80055ea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055ec:	602f      	str	r7, [r5, #0]
 80055ee:	b1b9      	cbz	r1, 8005620 <__sflush_r+0xac>
 80055f0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80055f4:	4299      	cmp	r1, r3
 80055f6:	d002      	beq.n	80055fe <__sflush_r+0x8a>
 80055f8:	4628      	mov	r0, r5
 80055fa:	f7ff fa9d 	bl	8004b38 <_free_r>
 80055fe:	2300      	movs	r3, #0
 8005600:	6363      	str	r3, [r4, #52]	@ 0x34
 8005602:	e00d      	b.n	8005620 <__sflush_r+0xac>
 8005604:	2301      	movs	r3, #1
 8005606:	4628      	mov	r0, r5
 8005608:	47b0      	blx	r6
 800560a:	4602      	mov	r2, r0
 800560c:	1c50      	adds	r0, r2, #1
 800560e:	d1c9      	bne.n	80055a4 <__sflush_r+0x30>
 8005610:	682b      	ldr	r3, [r5, #0]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d0c6      	beq.n	80055a4 <__sflush_r+0x30>
 8005616:	2b1d      	cmp	r3, #29
 8005618:	d001      	beq.n	800561e <__sflush_r+0xaa>
 800561a:	2b16      	cmp	r3, #22
 800561c:	d11d      	bne.n	800565a <__sflush_r+0xe6>
 800561e:	602f      	str	r7, [r5, #0]
 8005620:	2000      	movs	r0, #0
 8005622:	e021      	b.n	8005668 <__sflush_r+0xf4>
 8005624:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005628:	b21b      	sxth	r3, r3
 800562a:	e01a      	b.n	8005662 <__sflush_r+0xee>
 800562c:	690f      	ldr	r7, [r1, #16]
 800562e:	2f00      	cmp	r7, #0
 8005630:	d0f6      	beq.n	8005620 <__sflush_r+0xac>
 8005632:	0793      	lsls	r3, r2, #30
 8005634:	bf18      	it	ne
 8005636:	2300      	movne	r3, #0
 8005638:	680e      	ldr	r6, [r1, #0]
 800563a:	bf08      	it	eq
 800563c:	694b      	ldreq	r3, [r1, #20]
 800563e:	1bf6      	subs	r6, r6, r7
 8005640:	600f      	str	r7, [r1, #0]
 8005642:	608b      	str	r3, [r1, #8]
 8005644:	2e00      	cmp	r6, #0
 8005646:	ddeb      	ble.n	8005620 <__sflush_r+0xac>
 8005648:	4633      	mov	r3, r6
 800564a:	463a      	mov	r2, r7
 800564c:	4628      	mov	r0, r5
 800564e:	6a21      	ldr	r1, [r4, #32]
 8005650:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8005654:	47e0      	blx	ip
 8005656:	2800      	cmp	r0, #0
 8005658:	dc07      	bgt.n	800566a <__sflush_r+0xf6>
 800565a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800565e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005662:	f04f 30ff 	mov.w	r0, #4294967295
 8005666:	81a3      	strh	r3, [r4, #12]
 8005668:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800566a:	4407      	add	r7, r0
 800566c:	1a36      	subs	r6, r6, r0
 800566e:	e7e9      	b.n	8005644 <__sflush_r+0xd0>
 8005670:	20400001 	.word	0x20400001

08005674 <_fflush_r>:
 8005674:	b538      	push	{r3, r4, r5, lr}
 8005676:	690b      	ldr	r3, [r1, #16]
 8005678:	4605      	mov	r5, r0
 800567a:	460c      	mov	r4, r1
 800567c:	b913      	cbnz	r3, 8005684 <_fflush_r+0x10>
 800567e:	2500      	movs	r5, #0
 8005680:	4628      	mov	r0, r5
 8005682:	bd38      	pop	{r3, r4, r5, pc}
 8005684:	b118      	cbz	r0, 800568e <_fflush_r+0x1a>
 8005686:	6a03      	ldr	r3, [r0, #32]
 8005688:	b90b      	cbnz	r3, 800568e <_fflush_r+0x1a>
 800568a:	f7ff f917 	bl	80048bc <__sinit>
 800568e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005692:	2b00      	cmp	r3, #0
 8005694:	d0f3      	beq.n	800567e <_fflush_r+0xa>
 8005696:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005698:	07d0      	lsls	r0, r2, #31
 800569a:	d404      	bmi.n	80056a6 <_fflush_r+0x32>
 800569c:	0599      	lsls	r1, r3, #22
 800569e:	d402      	bmi.n	80056a6 <_fflush_r+0x32>
 80056a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056a2:	f7ff fa46 	bl	8004b32 <__retarget_lock_acquire_recursive>
 80056a6:	4628      	mov	r0, r5
 80056a8:	4621      	mov	r1, r4
 80056aa:	f7ff ff63 	bl	8005574 <__sflush_r>
 80056ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056b0:	4605      	mov	r5, r0
 80056b2:	07da      	lsls	r2, r3, #31
 80056b4:	d4e4      	bmi.n	8005680 <_fflush_r+0xc>
 80056b6:	89a3      	ldrh	r3, [r4, #12]
 80056b8:	059b      	lsls	r3, r3, #22
 80056ba:	d4e1      	bmi.n	8005680 <_fflush_r+0xc>
 80056bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056be:	f7ff fa39 	bl	8004b34 <__retarget_lock_release_recursive>
 80056c2:	e7dd      	b.n	8005680 <_fflush_r+0xc>

080056c4 <__swbuf_r>:
 80056c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056c6:	460e      	mov	r6, r1
 80056c8:	4614      	mov	r4, r2
 80056ca:	4605      	mov	r5, r0
 80056cc:	b118      	cbz	r0, 80056d6 <__swbuf_r+0x12>
 80056ce:	6a03      	ldr	r3, [r0, #32]
 80056d0:	b90b      	cbnz	r3, 80056d6 <__swbuf_r+0x12>
 80056d2:	f7ff f8f3 	bl	80048bc <__sinit>
 80056d6:	69a3      	ldr	r3, [r4, #24]
 80056d8:	60a3      	str	r3, [r4, #8]
 80056da:	89a3      	ldrh	r3, [r4, #12]
 80056dc:	071a      	lsls	r2, r3, #28
 80056de:	d501      	bpl.n	80056e4 <__swbuf_r+0x20>
 80056e0:	6923      	ldr	r3, [r4, #16]
 80056e2:	b943      	cbnz	r3, 80056f6 <__swbuf_r+0x32>
 80056e4:	4621      	mov	r1, r4
 80056e6:	4628      	mov	r0, r5
 80056e8:	f000 f82a 	bl	8005740 <__swsetup_r>
 80056ec:	b118      	cbz	r0, 80056f6 <__swbuf_r+0x32>
 80056ee:	f04f 37ff 	mov.w	r7, #4294967295
 80056f2:	4638      	mov	r0, r7
 80056f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80056f6:	6823      	ldr	r3, [r4, #0]
 80056f8:	6922      	ldr	r2, [r4, #16]
 80056fa:	b2f6      	uxtb	r6, r6
 80056fc:	1a98      	subs	r0, r3, r2
 80056fe:	6963      	ldr	r3, [r4, #20]
 8005700:	4637      	mov	r7, r6
 8005702:	4283      	cmp	r3, r0
 8005704:	dc05      	bgt.n	8005712 <__swbuf_r+0x4e>
 8005706:	4621      	mov	r1, r4
 8005708:	4628      	mov	r0, r5
 800570a:	f7ff ffb3 	bl	8005674 <_fflush_r>
 800570e:	2800      	cmp	r0, #0
 8005710:	d1ed      	bne.n	80056ee <__swbuf_r+0x2a>
 8005712:	68a3      	ldr	r3, [r4, #8]
 8005714:	3b01      	subs	r3, #1
 8005716:	60a3      	str	r3, [r4, #8]
 8005718:	6823      	ldr	r3, [r4, #0]
 800571a:	1c5a      	adds	r2, r3, #1
 800571c:	6022      	str	r2, [r4, #0]
 800571e:	701e      	strb	r6, [r3, #0]
 8005720:	6962      	ldr	r2, [r4, #20]
 8005722:	1c43      	adds	r3, r0, #1
 8005724:	429a      	cmp	r2, r3
 8005726:	d004      	beq.n	8005732 <__swbuf_r+0x6e>
 8005728:	89a3      	ldrh	r3, [r4, #12]
 800572a:	07db      	lsls	r3, r3, #31
 800572c:	d5e1      	bpl.n	80056f2 <__swbuf_r+0x2e>
 800572e:	2e0a      	cmp	r6, #10
 8005730:	d1df      	bne.n	80056f2 <__swbuf_r+0x2e>
 8005732:	4621      	mov	r1, r4
 8005734:	4628      	mov	r0, r5
 8005736:	f7ff ff9d 	bl	8005674 <_fflush_r>
 800573a:	2800      	cmp	r0, #0
 800573c:	d0d9      	beq.n	80056f2 <__swbuf_r+0x2e>
 800573e:	e7d6      	b.n	80056ee <__swbuf_r+0x2a>

08005740 <__swsetup_r>:
 8005740:	b538      	push	{r3, r4, r5, lr}
 8005742:	4b29      	ldr	r3, [pc, #164]	@ (80057e8 <__swsetup_r+0xa8>)
 8005744:	4605      	mov	r5, r0
 8005746:	6818      	ldr	r0, [r3, #0]
 8005748:	460c      	mov	r4, r1
 800574a:	b118      	cbz	r0, 8005754 <__swsetup_r+0x14>
 800574c:	6a03      	ldr	r3, [r0, #32]
 800574e:	b90b      	cbnz	r3, 8005754 <__swsetup_r+0x14>
 8005750:	f7ff f8b4 	bl	80048bc <__sinit>
 8005754:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005758:	0719      	lsls	r1, r3, #28
 800575a:	d422      	bmi.n	80057a2 <__swsetup_r+0x62>
 800575c:	06da      	lsls	r2, r3, #27
 800575e:	d407      	bmi.n	8005770 <__swsetup_r+0x30>
 8005760:	2209      	movs	r2, #9
 8005762:	602a      	str	r2, [r5, #0]
 8005764:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005768:	f04f 30ff 	mov.w	r0, #4294967295
 800576c:	81a3      	strh	r3, [r4, #12]
 800576e:	e033      	b.n	80057d8 <__swsetup_r+0x98>
 8005770:	0758      	lsls	r0, r3, #29
 8005772:	d512      	bpl.n	800579a <__swsetup_r+0x5a>
 8005774:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005776:	b141      	cbz	r1, 800578a <__swsetup_r+0x4a>
 8005778:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800577c:	4299      	cmp	r1, r3
 800577e:	d002      	beq.n	8005786 <__swsetup_r+0x46>
 8005780:	4628      	mov	r0, r5
 8005782:	f7ff f9d9 	bl	8004b38 <_free_r>
 8005786:	2300      	movs	r3, #0
 8005788:	6363      	str	r3, [r4, #52]	@ 0x34
 800578a:	89a3      	ldrh	r3, [r4, #12]
 800578c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005790:	81a3      	strh	r3, [r4, #12]
 8005792:	2300      	movs	r3, #0
 8005794:	6063      	str	r3, [r4, #4]
 8005796:	6923      	ldr	r3, [r4, #16]
 8005798:	6023      	str	r3, [r4, #0]
 800579a:	89a3      	ldrh	r3, [r4, #12]
 800579c:	f043 0308 	orr.w	r3, r3, #8
 80057a0:	81a3      	strh	r3, [r4, #12]
 80057a2:	6923      	ldr	r3, [r4, #16]
 80057a4:	b94b      	cbnz	r3, 80057ba <__swsetup_r+0x7a>
 80057a6:	89a3      	ldrh	r3, [r4, #12]
 80057a8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80057ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057b0:	d003      	beq.n	80057ba <__swsetup_r+0x7a>
 80057b2:	4621      	mov	r1, r4
 80057b4:	4628      	mov	r0, r5
 80057b6:	f000 f8b2 	bl	800591e <__smakebuf_r>
 80057ba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80057be:	f013 0201 	ands.w	r2, r3, #1
 80057c2:	d00a      	beq.n	80057da <__swsetup_r+0x9a>
 80057c4:	2200      	movs	r2, #0
 80057c6:	60a2      	str	r2, [r4, #8]
 80057c8:	6962      	ldr	r2, [r4, #20]
 80057ca:	4252      	negs	r2, r2
 80057cc:	61a2      	str	r2, [r4, #24]
 80057ce:	6922      	ldr	r2, [r4, #16]
 80057d0:	b942      	cbnz	r2, 80057e4 <__swsetup_r+0xa4>
 80057d2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80057d6:	d1c5      	bne.n	8005764 <__swsetup_r+0x24>
 80057d8:	bd38      	pop	{r3, r4, r5, pc}
 80057da:	0799      	lsls	r1, r3, #30
 80057dc:	bf58      	it	pl
 80057de:	6962      	ldrpl	r2, [r4, #20]
 80057e0:	60a2      	str	r2, [r4, #8]
 80057e2:	e7f4      	b.n	80057ce <__swsetup_r+0x8e>
 80057e4:	2000      	movs	r0, #0
 80057e6:	e7f7      	b.n	80057d8 <__swsetup_r+0x98>
 80057e8:	20000024 	.word	0x20000024

080057ec <memmove>:
 80057ec:	4288      	cmp	r0, r1
 80057ee:	b510      	push	{r4, lr}
 80057f0:	eb01 0402 	add.w	r4, r1, r2
 80057f4:	d902      	bls.n	80057fc <memmove+0x10>
 80057f6:	4284      	cmp	r4, r0
 80057f8:	4623      	mov	r3, r4
 80057fa:	d807      	bhi.n	800580c <memmove+0x20>
 80057fc:	1e43      	subs	r3, r0, #1
 80057fe:	42a1      	cmp	r1, r4
 8005800:	d008      	beq.n	8005814 <memmove+0x28>
 8005802:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005806:	f803 2f01 	strb.w	r2, [r3, #1]!
 800580a:	e7f8      	b.n	80057fe <memmove+0x12>
 800580c:	4601      	mov	r1, r0
 800580e:	4402      	add	r2, r0
 8005810:	428a      	cmp	r2, r1
 8005812:	d100      	bne.n	8005816 <memmove+0x2a>
 8005814:	bd10      	pop	{r4, pc}
 8005816:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800581a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800581e:	e7f7      	b.n	8005810 <memmove+0x24>

08005820 <_sbrk_r>:
 8005820:	b538      	push	{r3, r4, r5, lr}
 8005822:	2300      	movs	r3, #0
 8005824:	4d05      	ldr	r5, [pc, #20]	@ (800583c <_sbrk_r+0x1c>)
 8005826:	4604      	mov	r4, r0
 8005828:	4608      	mov	r0, r1
 800582a:	602b      	str	r3, [r5, #0]
 800582c:	f7fb fc4c 	bl	80010c8 <_sbrk>
 8005830:	1c43      	adds	r3, r0, #1
 8005832:	d102      	bne.n	800583a <_sbrk_r+0x1a>
 8005834:	682b      	ldr	r3, [r5, #0]
 8005836:	b103      	cbz	r3, 800583a <_sbrk_r+0x1a>
 8005838:	6023      	str	r3, [r4, #0]
 800583a:	bd38      	pop	{r3, r4, r5, pc}
 800583c:	200007a4 	.word	0x200007a4

08005840 <memchr>:
 8005840:	4603      	mov	r3, r0
 8005842:	b510      	push	{r4, lr}
 8005844:	b2c9      	uxtb	r1, r1
 8005846:	4402      	add	r2, r0
 8005848:	4293      	cmp	r3, r2
 800584a:	4618      	mov	r0, r3
 800584c:	d101      	bne.n	8005852 <memchr+0x12>
 800584e:	2000      	movs	r0, #0
 8005850:	e003      	b.n	800585a <memchr+0x1a>
 8005852:	7804      	ldrb	r4, [r0, #0]
 8005854:	3301      	adds	r3, #1
 8005856:	428c      	cmp	r4, r1
 8005858:	d1f6      	bne.n	8005848 <memchr+0x8>
 800585a:	bd10      	pop	{r4, pc}

0800585c <memcpy>:
 800585c:	440a      	add	r2, r1
 800585e:	4291      	cmp	r1, r2
 8005860:	f100 33ff 	add.w	r3, r0, #4294967295
 8005864:	d100      	bne.n	8005868 <memcpy+0xc>
 8005866:	4770      	bx	lr
 8005868:	b510      	push	{r4, lr}
 800586a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800586e:	4291      	cmp	r1, r2
 8005870:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005874:	d1f9      	bne.n	800586a <memcpy+0xe>
 8005876:	bd10      	pop	{r4, pc}

08005878 <_realloc_r>:
 8005878:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800587c:	4607      	mov	r7, r0
 800587e:	4614      	mov	r4, r2
 8005880:	460d      	mov	r5, r1
 8005882:	b921      	cbnz	r1, 800588e <_realloc_r+0x16>
 8005884:	4611      	mov	r1, r2
 8005886:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800588a:	f7ff b9bf 	b.w	8004c0c <_malloc_r>
 800588e:	b92a      	cbnz	r2, 800589c <_realloc_r+0x24>
 8005890:	f7ff f952 	bl	8004b38 <_free_r>
 8005894:	4625      	mov	r5, r4
 8005896:	4628      	mov	r0, r5
 8005898:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800589c:	f000 f89e 	bl	80059dc <_malloc_usable_size_r>
 80058a0:	4284      	cmp	r4, r0
 80058a2:	4606      	mov	r6, r0
 80058a4:	d802      	bhi.n	80058ac <_realloc_r+0x34>
 80058a6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80058aa:	d8f4      	bhi.n	8005896 <_realloc_r+0x1e>
 80058ac:	4621      	mov	r1, r4
 80058ae:	4638      	mov	r0, r7
 80058b0:	f7ff f9ac 	bl	8004c0c <_malloc_r>
 80058b4:	4680      	mov	r8, r0
 80058b6:	b908      	cbnz	r0, 80058bc <_realloc_r+0x44>
 80058b8:	4645      	mov	r5, r8
 80058ba:	e7ec      	b.n	8005896 <_realloc_r+0x1e>
 80058bc:	42b4      	cmp	r4, r6
 80058be:	4622      	mov	r2, r4
 80058c0:	4629      	mov	r1, r5
 80058c2:	bf28      	it	cs
 80058c4:	4632      	movcs	r2, r6
 80058c6:	f7ff ffc9 	bl	800585c <memcpy>
 80058ca:	4629      	mov	r1, r5
 80058cc:	4638      	mov	r0, r7
 80058ce:	f7ff f933 	bl	8004b38 <_free_r>
 80058d2:	e7f1      	b.n	80058b8 <_realloc_r+0x40>

080058d4 <__swhatbuf_r>:
 80058d4:	b570      	push	{r4, r5, r6, lr}
 80058d6:	460c      	mov	r4, r1
 80058d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058dc:	4615      	mov	r5, r2
 80058de:	2900      	cmp	r1, #0
 80058e0:	461e      	mov	r6, r3
 80058e2:	b096      	sub	sp, #88	@ 0x58
 80058e4:	da0c      	bge.n	8005900 <__swhatbuf_r+0x2c>
 80058e6:	89a3      	ldrh	r3, [r4, #12]
 80058e8:	2100      	movs	r1, #0
 80058ea:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80058ee:	bf14      	ite	ne
 80058f0:	2340      	movne	r3, #64	@ 0x40
 80058f2:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80058f6:	2000      	movs	r0, #0
 80058f8:	6031      	str	r1, [r6, #0]
 80058fa:	602b      	str	r3, [r5, #0]
 80058fc:	b016      	add	sp, #88	@ 0x58
 80058fe:	bd70      	pop	{r4, r5, r6, pc}
 8005900:	466a      	mov	r2, sp
 8005902:	f000 f849 	bl	8005998 <_fstat_r>
 8005906:	2800      	cmp	r0, #0
 8005908:	dbed      	blt.n	80058e6 <__swhatbuf_r+0x12>
 800590a:	9901      	ldr	r1, [sp, #4]
 800590c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005910:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005914:	4259      	negs	r1, r3
 8005916:	4159      	adcs	r1, r3
 8005918:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800591c:	e7eb      	b.n	80058f6 <__swhatbuf_r+0x22>

0800591e <__smakebuf_r>:
 800591e:	898b      	ldrh	r3, [r1, #12]
 8005920:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005922:	079d      	lsls	r5, r3, #30
 8005924:	4606      	mov	r6, r0
 8005926:	460c      	mov	r4, r1
 8005928:	d507      	bpl.n	800593a <__smakebuf_r+0x1c>
 800592a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800592e:	6023      	str	r3, [r4, #0]
 8005930:	6123      	str	r3, [r4, #16]
 8005932:	2301      	movs	r3, #1
 8005934:	6163      	str	r3, [r4, #20]
 8005936:	b003      	add	sp, #12
 8005938:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800593a:	466a      	mov	r2, sp
 800593c:	ab01      	add	r3, sp, #4
 800593e:	f7ff ffc9 	bl	80058d4 <__swhatbuf_r>
 8005942:	9f00      	ldr	r7, [sp, #0]
 8005944:	4605      	mov	r5, r0
 8005946:	4639      	mov	r1, r7
 8005948:	4630      	mov	r0, r6
 800594a:	f7ff f95f 	bl	8004c0c <_malloc_r>
 800594e:	b948      	cbnz	r0, 8005964 <__smakebuf_r+0x46>
 8005950:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005954:	059a      	lsls	r2, r3, #22
 8005956:	d4ee      	bmi.n	8005936 <__smakebuf_r+0x18>
 8005958:	f023 0303 	bic.w	r3, r3, #3
 800595c:	f043 0302 	orr.w	r3, r3, #2
 8005960:	81a3      	strh	r3, [r4, #12]
 8005962:	e7e2      	b.n	800592a <__smakebuf_r+0xc>
 8005964:	89a3      	ldrh	r3, [r4, #12]
 8005966:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800596a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800596e:	81a3      	strh	r3, [r4, #12]
 8005970:	9b01      	ldr	r3, [sp, #4]
 8005972:	6020      	str	r0, [r4, #0]
 8005974:	b15b      	cbz	r3, 800598e <__smakebuf_r+0x70>
 8005976:	4630      	mov	r0, r6
 8005978:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800597c:	f000 f81e 	bl	80059bc <_isatty_r>
 8005980:	b128      	cbz	r0, 800598e <__smakebuf_r+0x70>
 8005982:	89a3      	ldrh	r3, [r4, #12]
 8005984:	f023 0303 	bic.w	r3, r3, #3
 8005988:	f043 0301 	orr.w	r3, r3, #1
 800598c:	81a3      	strh	r3, [r4, #12]
 800598e:	89a3      	ldrh	r3, [r4, #12]
 8005990:	431d      	orrs	r5, r3
 8005992:	81a5      	strh	r5, [r4, #12]
 8005994:	e7cf      	b.n	8005936 <__smakebuf_r+0x18>
	...

08005998 <_fstat_r>:
 8005998:	b538      	push	{r3, r4, r5, lr}
 800599a:	2300      	movs	r3, #0
 800599c:	4d06      	ldr	r5, [pc, #24]	@ (80059b8 <_fstat_r+0x20>)
 800599e:	4604      	mov	r4, r0
 80059a0:	4608      	mov	r0, r1
 80059a2:	4611      	mov	r1, r2
 80059a4:	602b      	str	r3, [r5, #0]
 80059a6:	f7fb fb69 	bl	800107c <_fstat>
 80059aa:	1c43      	adds	r3, r0, #1
 80059ac:	d102      	bne.n	80059b4 <_fstat_r+0x1c>
 80059ae:	682b      	ldr	r3, [r5, #0]
 80059b0:	b103      	cbz	r3, 80059b4 <_fstat_r+0x1c>
 80059b2:	6023      	str	r3, [r4, #0]
 80059b4:	bd38      	pop	{r3, r4, r5, pc}
 80059b6:	bf00      	nop
 80059b8:	200007a4 	.word	0x200007a4

080059bc <_isatty_r>:
 80059bc:	b538      	push	{r3, r4, r5, lr}
 80059be:	2300      	movs	r3, #0
 80059c0:	4d05      	ldr	r5, [pc, #20]	@ (80059d8 <_isatty_r+0x1c>)
 80059c2:	4604      	mov	r4, r0
 80059c4:	4608      	mov	r0, r1
 80059c6:	602b      	str	r3, [r5, #0]
 80059c8:	f7fb fb67 	bl	800109a <_isatty>
 80059cc:	1c43      	adds	r3, r0, #1
 80059ce:	d102      	bne.n	80059d6 <_isatty_r+0x1a>
 80059d0:	682b      	ldr	r3, [r5, #0]
 80059d2:	b103      	cbz	r3, 80059d6 <_isatty_r+0x1a>
 80059d4:	6023      	str	r3, [r4, #0]
 80059d6:	bd38      	pop	{r3, r4, r5, pc}
 80059d8:	200007a4 	.word	0x200007a4

080059dc <_malloc_usable_size_r>:
 80059dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059e0:	1f18      	subs	r0, r3, #4
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	bfbc      	itt	lt
 80059e6:	580b      	ldrlt	r3, [r1, r0]
 80059e8:	18c0      	addlt	r0, r0, r3
 80059ea:	4770      	bx	lr

080059ec <_init>:
 80059ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ee:	bf00      	nop
 80059f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059f2:	bc08      	pop	{r3}
 80059f4:	469e      	mov	lr, r3
 80059f6:	4770      	bx	lr

080059f8 <_fini>:
 80059f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059fa:	bf00      	nop
 80059fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059fe:	bc08      	pop	{r3}
 8005a00:	469e      	mov	lr, r3
 8005a02:	4770      	bx	lr
