I 000049 55 329 1728822034720 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822034723 2024.10.13 14:20:34)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 1c1e1d1a4c4a4b0a141e0b46181a481a191a491b18)
	(_ent
		(_time 1728822034720)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822034728 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822034729 2024.10.13 14:20:34)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2c2e7a297f7b7c3b2e7d3f76292b292b242a7a2b2c)
	(_ent
		(_time 1728822034726)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822059507 2024.10.13 14:20:59)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e9bee8bbe3bfbeffe1ebfeb3edefbdefecefbceeed)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822059512 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822059513 2024.10.13 14:20:59)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f9aeafa8f0aea9eefba8eaa3fcfefcfef1ffaffef9)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000050 55 1737          1728822059533 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822059534 2024.10.13 14:20:59)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 095f0c0f055f5e1e0c0e1b535d0f5c0f0a0f010e0d)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 6)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822087814 2024.10.13 14:21:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8284d58d83d4d5948a8095d88684d6848784d78586)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822087819 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822087820 2024.10.13 14:21:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8284828d80d5d29580d391d8878587858a84d48582)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822087825 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822087826 2024.10.13 14:21:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9197919f90c6c186929482cbc697c2979896919797)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1737          1728822087862 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822087863 2024.10.13 14:21:27)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code b1b6e3e5b5e7e6a6b4b6a3ebe5b7e4b7b2b7b9b6b5)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 6)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822174401 2024.10.13 14:22:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c4c4c490c39293d2ccc6d39ec0c290c2c1c291c3c0)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822174406 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822174407 2024.10.13 14:22:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c4c49390c09394d3c695d79ec1c3c1c3ccc292c3c4)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822174412 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822174413 2024.10.13 14:22:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c4c49390c09394d3c7c1d79e93c297c2cdc3c4c2c2)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1737          1728822174427 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822174428 2024.10.13 14:22:54)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d3d2d681d58584c4d6d4c18987d586d5d0d5dbd4d7)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 6)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822195845 2024.10.13 14:23:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 81d5858e83d7d697898396db8587d5878487d48685)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822195850 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822195851 2024.10.13 14:23:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 81d5d28e80d6d19683d092db848684868987d78681)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822195856 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822195857 2024.10.13 14:23:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 81d5d28e80d6d196828492dbd687d2878886818787)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2686          1728822195862 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1728822195863 2024.10.13 14:23:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 91c5979e99c7c787919082cbc89798979796959792)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~0~to~NumberOfElements~131 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1737          1728822195906 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822195907 2024.10.13 14:23:15)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code c095c195c59697d7c5c7d29a94c695c6c3c6c8c7c4)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 6)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822203158 2024.10.13 14:23:23)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 12401114134445041a100548161446141714471516)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822203163 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822203164 2024.10.13 14:23:23)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 124046141045420510430148171517151a14441512)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822203169 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822203170 2024.10.13 14:23:23)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 124046141045420511170148451441141b15121414)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2686          1728822203175 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1728822203176 2024.10.13 14:23:23)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 21732025297777372120327b782728272726252722)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~0~to~NumberOfElements~131 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1737          1728822203188 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822203189 2024.10.13 14:23:23)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 31623734356766263436236b653764373237393635)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 6)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822246852 2024.10.13 14:24:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b9b8ebecb3efeeafb1bbaee3bdbfedbfbcbfecbebd)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822246857 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822246858 2024.10.13 14:24:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c8cc9dc09e99decb98da93cccecccec1cf9fcec9)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822246863 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822246864 2024.10.13 14:24:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c8cc9dc09e99decaccda939ecf9acfc0cec9cfcf)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2686          1728822246869 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1728822246870 2024.10.13 14:24:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c8999cc99f9fdfc9c8da9390cfc0cfcfcecdcfca)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~0~to~NumberOfElements~131 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1737          1728822246883 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822246884 2024.10.13 14:24:06)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d8d88f8ad58e8fcfdddfca828cde8ddedbded0dfdc)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1728822308316 2024.10.13 14:25:08)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d6d68485d38081c0ded4c18cd2d082d0d3d083d1d2)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1728822308321 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1728822308322 2024.10.13 14:25:08)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d6d6d385d08186c1d487c58cd3d1d3d1ded080d1d6)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1728822308327 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1728822308328 2024.10.13 14:25:08)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e5e5e0b7e0b2b5f2e6e0f6bfb2e3b6e3ece2e5e3e3)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1728822308333 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1728822308334 2024.10.13 14:25:08)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e5e5b5b6e9b3b3f3e5e4f6bfbce3ece3e3e2e1e3e6)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1737          1728822557422 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1728822557423 2024.10.13 14:29:17)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code ebefe6b8bcbdbcfceeecf9b1bfedbeede8ede3ecef)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729679985895 2024.10.23 12:39:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 77712577732120617f75602d737123717271227073)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729679985900 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729679985901 2024.10.23 12:39:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 77717277702027607526642d727072707f71217077)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729679985911 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729679985912 2024.10.23 12:39:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8781828880d0d790848294ddd081d4818e80878181)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729679985927 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729679985928 2024.10.23 12:39:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9690c69999c0c080969785cccf909f909091929095)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1737          1729679985992 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729679985993 2024.10.23 12:39:45)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d5d28287d58382c2d0d2c78f81d380d3d6d3ddd2d1)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni))))
		(_sig(_int load -1 0 35(_arch(_uni))))
		(_sig(_int rst -1 0 35(_arch(_uni))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680057421 2024.10.23 12:40:57)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d3d7d180d38584c5dbd1c489d7d587d5d6d586d4d7)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680057426 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680057427 2024.10.23 12:40:57)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d3d78680d08483c4d182c089d6d4d6d4dbd585d4d3)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680057432 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680057433 2024.10.23 12:40:57)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e2e6b7b0e0b5b2f5e1e7f1b8b5e4b1e4ebe5e2e4e4)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680057438 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680057439 2024.10.23 12:40:57)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e2e6e2b1e9b4b4f4e2e3f1b8bbe4ebe4e4e5e6e4e1)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680107099 2024.10.23 12:41:47)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code eab9eeb8b8bcbdfce2e8fdb0eeecbeecefecbfedee)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680107104 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680107105 2024.10.23 12:41:47)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code eab9b9b8bbbdbafde8bbf9b0efedefede2ecbcedea)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680107110 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680107111 2024.10.23 12:41:47)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code eab9b9b8bbbdbafde9eff9b0bdecb9ece3edeaecec)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680107116 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680107117 2024.10.23 12:41:47)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code eab9ecb9b2bcbcfceaebf9b0b3ece3ececedeeece9)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680118178 2024.10.23 12:41:58)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 30373034336667263832276a343664363536653734)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680118183 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680118184 2024.10.23 12:41:58)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 30376734306760273261236a353735373836663730)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680118189 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680118190 2024.10.23 12:41:58)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 30376734306760273335236a673663363937303636)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680118195 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680118196 2024.10.23 12:41:58)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 30373235396666263031236a693639363637343633)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1758          1729680118211 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729680118212 2024.10.23 12:41:58)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 50565553550607475557420a045605565356585754)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680303775 2024.10.23 12:45:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2a792d2f787c7d3c22283d702e2c7e2c2f2c7f2d2e)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680303780 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680303781 2024.10.23 12:45:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2a797a2f7b7d7a3d287b39702f2d2f2d222c7c2d2a)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680303786 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680303787 2024.10.23 12:45:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2a797a2f7b7d7a3d292f39707d2c792c232d2a2c2c)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680303792 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680303793 2024.10.23 12:45:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 3a693f3f626c6c2c3a3b2960633c333c3c3d3e3c39)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680322656 2024.10.23 12:45:22)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e5e1b2b7e3b3b2f3ede7f2bfe1e3b1e3e0e3b0e2e1)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680322661 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680322662 2024.10.23 12:45:22)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f5f1f5a4f0a2a5e2f7a4e6aff0f2f0f2fdf3a3f2f5)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680322667 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680322668 2024.10.23 12:45:22)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f5f1f5a4f0a2a5e2f6f0e6afa2f3a6f3fcf2f5f3f3)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680322673 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680322674 2024.10.23 12:45:22)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f5f1a0a5f9a3a3e3f5f4e6afacf3fcf3f3f2f1f3f6)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1798          1729680322684 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729680322685 2024.10.23 12:45:22)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 04000002055253130103165e5002510207020c0300)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680326469 2024.10.23 12:45:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d9dc8d8ad38f8ecfd1dbce83dddf8ddfdcdf8cdedd)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680326474 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680326475 2024.10.23 12:45:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d9dcda8ad08e89cedb88ca83dcdedcded1df8fded9)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680326480 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680326481 2024.10.23 12:45:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d9dcda8ad08e89cedadcca838edf8adfd0ded9dfdf)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680326486 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680326487 2024.10.23 12:45:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d9dc8f8bd98f8fcfd9d8ca8380dfd0dfdfdedddfda)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1798          1729680326500 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729680326501 2024.10.23 12:45:26)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code e9edb8bae5bfbefeeceefbb3bdefbcefeaefe1eeed)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"000000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680377520 2024.10.23 12:46:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 40464743431617564842571a444614464546154744)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680377525 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680377526 2024.10.23 12:46:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 40461043401710574211531a454745474846164740)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680377531 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680377532 2024.10.23 12:46:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 40461043401710574345531a174613464947404646)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2687          1729680377537 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680377538 2024.10.23 12:46:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 50565553590606465051430a095659565657545653)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(load))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1798          1729680377552 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729680377553 2024.10.23 12:46:17)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 5f585d5c0c0908485a584d050b590a595c5957585b)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729680413367 2024.10.23 12:46:53)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444b4747431213524c46531e404210424142114340)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729680413372 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729680413373 2024.10.23 12:46:53)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444b1047401314534615571e414341434c42124344)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729680413378 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729680413379 2024.10.23 12:46:53)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444b1047401314534741571e134217424d43444242)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2686          1729680413384 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729680413385 2024.10.23 12:46:53)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444b4546491212524445571e1d424d424243404247)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_generate maakflipflops 0 130(_for 5 )
		(_inst flipflopjes 0 131(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(clk))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 130(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 6)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 7))))
		(_type(_int ~INTEGER~range~0~to~NumberOfElements-1~13 0 130(_scalar (_to i 0 c 8))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1798          1729680413395 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729680413396 2024.10.23 12:46:53)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 636d656365353474666471393765366560656b6467)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 2)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 3)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 4 -1)
)
I 000050 55 1850          1729682851848 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729682851849 2024.10.23 13:27:31)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 98cc9b9795cecf8f9d9c8ac2cc9ecd9e9b9e909f9c)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729683183699 2024.10.23 13:33:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code dc8eda8f8c8a8bcad4decb86d8da88dad9da89dbd8)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729683183704 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729683183705 2024.10.23 13:33:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code dc8e8d8f8f8b8ccbde8dcf86d9dbd9dbd4da8adbdc)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729683183710 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729683183711 2024.10.23 13:33:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code ecbebdbebfbbbcfbefe9ffb6bbeabfeae5ebeceaea)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729683183745 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729683183746 2024.10.23 13:33:03)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 0b58070d5c5d5c1c0e0f19515f0d5e0d080d030c0f)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1728822034719 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729683337883 2024.10.23 13:35:37)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 282d2b2d237e7f3e202a3f722c2e7c2e2d2e7d2f2c)
	(_ent
		(_time 1728822034719)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729683337888 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729683337889 2024.10.23 13:35:37)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 282d7c2d207f783f2a793b722d2f2d2f202e7e2f28)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729683337894 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729683337895 2024.10.23 13:35:37)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 282d7c2d207f783f2b2d3b727f2e7b2e212f282e2e)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729683337905 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729683337906 2024.10.23 13:35:37)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 37333132356160203233256d6331623134313f3033)
	(_ent
		(_time 1728822034775)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729684116506 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729684116509 2024.10.23 13:48:36)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a9aeabffa3fffebfa1abbef3adaffdafacaffcaead)
	(_ent
		(_time 1729684116506)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729684116514 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729684116515 2024.10.23 13:48:36)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a9aefcffa0fef9beabf8baf3acaeacaea1afffaea9)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729684116520 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729684116521 2024.10.23 13:48:36)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a9aefcffa0fef9beaaacbaf3feaffaafa0aea9afaf)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1849          1729684116531 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729684116532 2024.10.23 13:48:36)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code b8bebfecb5eeefafbdbcaae2ecbeedbebbbeb0bfbc)
	(_ent
		(_time 1729684116529)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_inout))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401480 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688401483 2024.10.23 15:00:01)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d1d0d582d38786c7d9d3c68bd5d785d7d4d784d6d5)
	(_ent
		(_time 1729688401480)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688401488 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688401489 2024.10.23 15:00:01)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e1e0b2b3e0b6b1f6e3b0f2bbe4e6e4e6e9e7b7e6e1)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688401494 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688401495 2024.10.23 15:00:01)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e1e0b2b3e0b6b1f6e2e4f2bbb6e7b2e7e8e6e1e7e7)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688401527 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688401528 2024.10.23 15:00:01)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 00000206055657170504125a540655060306080704)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688415280 2024.10.23 15:00:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b6e1e5e3b3e0e1a0beb4a1ecb2b0e2b0b3b0e3b1b2)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688415285 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688415286 2024.10.23 15:00:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b6e1b2e3b0e1e6a1b4e7a5ecb3b1b3b1beb0e0b1b6)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688415291 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688415292 2024.10.23 15:00:15)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c691c292c09196d1c5c3d59c91c095c0cfc1c6c0c0)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688415301 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688415302 2024.10.23 15:00:15)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d5838387d58382c2d0d1c78f81d380d3d6d3ddd2d1)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688439491 2024.10.23 15:00:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 51570153530706475953460b555705575457045655)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688439496 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688439497 2024.10.23 15:00:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 51575653500601465300420b545654565957075651)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688439502 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688439503 2024.10.23 15:00:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 51575653500601465254420b065702575856515757)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688439512 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688439513 2024.10.23 15:00:39)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 61663461653736766465733b356734676267696665)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688448451 2024.10.23 15:00:48)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 4a4e1f49181c1d5c42485d104e4c1e4c4f4c1f4d4e)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688448456 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688448457 2024.10.23 15:00:48)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 4a4e48491b1d1a5d481b59104f4d4f4d424c1c4d4a)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688448462 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688448463 2024.10.23 15:00:48)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 5a5e58580b0d0a4d595f49000d5c095c535d5a5c5c)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688448472 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688448473 2024.10.23 15:00:48)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 696c3969653f3e7e6c6d7b333d6f3c6f6a6f616e6d)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688487753 2024.10.23 15:01:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code db8edc888a8d8ccdd3d9cc81dfdd8fdddedd8edcdf)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688487758 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688487759 2024.10.23 15:01:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code db8e8b88898c8bccd98ac881dedcdedcd3dd8ddcdb)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688487764 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688487765 2024.10.23 15:01:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code db8e8b88898c8bccd8dec8818cdd88ddd2dcdbdddd)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688487777 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688487778 2024.10.23 15:01:27)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code eabee8b9bebcbdfdefeef8b0beecbfece9ece2edee)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688504130 2024.10.23 15:01:44)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d2d4d581d38485c4dad0c588d6d486d4d7d487d5d6)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688504135 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688504136 2024.10.23 15:01:44)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d2d48281d08582c5d083c188d7d5d7d5dad484d5d2)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688504141 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688504142 2024.10.23 15:01:44)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d2d48281d08582c5d1d7c18885d481d4dbd5d2d4d4)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688504152 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688504153 2024.10.23 15:01:44)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code e1e6e3b2e5b7b6f6e4e5f3bbb5e7b4e7e2e7e9e6e5)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688506721 2024.10.23 15:01:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f3f4f2a2f3a5a4e5fbf1e4a9f7f5a7f5f6f5a6f4f7)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688506726 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688506727 2024.10.23 15:01:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f3f4a5a2f0a4a3e4f1a2e0a9f6f4f6f4fbf5a5f4f3)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688506732 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688506733 2024.10.23 15:01:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f3f4a5a2f0a4a3e4f0f6e0a9a4f5a0f5faf4f3f5f5)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688506748 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688506749 2024.10.23 15:01:46)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 0305060505555414060711595705560500050b0407)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688618014 2024.10.23 15:03:38)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a5f0a7f3a3f3f2b3ada7b2ffa1a3f1a3a0a3f0a2a1)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688618019 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688618020 2024.10.23 15:03:38)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a5f0f0f3a0f2f5b2a7f4b6ffa0a2a0a2ada3f3a2a5)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688618025 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688618026 2024.10.23 15:03:38)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b4e1e1e1b0e3e4a3b7b1a7eee3b2e7b2bdb3b4b2b2)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688618043 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688618044 2024.10.23 15:03:38)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code c490c391c59293d3c1c0d69e90c291c2c7c2ccc3c0)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688666389 2024.10.23 15:04:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c929d92cccacb8a949e8bc6989ac89a999ac99b98)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688666394 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688666395 2024.10.23 15:04:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c92ca92cfcbcc8b9ecd8fc6999b999b949aca9b9c)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688666400 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688666401 2024.10.23 15:04:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code aba5fdfdf9fcfbbca8aeb8f1fcadf8ada2acabadad)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2898          1729688666406 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729688666407 2024.10.23 15:04:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code bbb5b8efe0ededadbbbba8e1e2bdb2bdbdbcbfbdb8)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729688666450 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688666451 2024.10.23 15:04:26)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code dad5de888e8c8dcddfdec8808edc8fdcd9dcd2ddde)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688816871 2024.10.23 15:06:56)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 70252270732627667872672a747624767576257774)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688816876 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688816877 2024.10.23 15:06:56)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 70257570702720677221632a757775777876267770)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688816882 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688816883 2024.10.23 15:06:56)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 80d5858f80d7d097838593dad786d3868987808686)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688816892 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688816893 2024.10.23 15:06:56)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 8fdbd881dcd9d8988a8b9dd5db89da898c8987888b)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688826362 2024.10.23 15:07:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8cdc8c83dcdadb9a848e9bd6888ad88a898ad98b88)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688826367 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688826368 2024.10.23 15:07:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8cdcdb83dfdbdc9b8edd9fd6898b898b848ada8b8c)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688826373 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688826374 2024.10.23 15:07:06)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8cdcdb83dfdbdc9b8f899fd6db8adf8a858b8c8a8a)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729688826383 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688826384 2024.10.23 15:07:06)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 9ccd9993cacacb8b99988ec6c89ac99a9f9a949b98)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729688839419 2024.10.23 15:07:19)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8387868c83d5d4958b8194d98785d7858685d68487)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729688839424 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729688839425 2024.10.23 15:07:19)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8387d18c80d4d39481d290d9868486848b85d58483)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729688839430 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729688839431 2024.10.23 15:07:19)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9296c09c90c5c285919781c8c594c1949b95929494)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2922          1729688839436 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729688839437 2024.10.23 15:07:19)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9296959d99c4c484929281c8cb949b949495969491)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(rotatieout(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 3)))
				((clk)(clk))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(1)(4)(5)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729688839460 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729688839461 2024.10.23 15:07:19)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code b2b7b2e6b5e4e5a5b7b6a0e8e6b4e7b4b1b4bab5b6)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689225106 2024.10.23 15:13:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 1a1c1c1c484c4d0c12180d401e1c4e1c1f1c4f1d1e)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689225111 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689225112 2024.10.23 15:13:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 1a1c4b1c4b4d4a0d184b09401f1d1f1d121c4c1d1a)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689225117 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689225118 2024.10.23 15:13:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2a2c7b2f7b7d7a3d292f39707d2c792c232d2a2c2c)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2833          1729689225123 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689225124 2024.10.23 15:13:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 2a2c2e2e727c7c3c2a2a3970732c232c2c2d2e2c29)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 7)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729689225149 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689225150 2024.10.23 15:13:45)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 494e4a4b451f1e5e4c4d5b131d4f1c4f4a4f414e4d)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689270092 2024.10.23 15:14:30)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d387d480d38584c5dbd1c489d7d587d5d6d586d4d7)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689270097 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689270098 2024.10.23 15:14:30)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d3878380d08483c4d182c089d6d4d6d4dbd585d4d3)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689270103 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689270104 2024.10.23 15:14:30)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e2b6b2b0e0b5b2f5e1e7f1b8b5e4b1e4ebe5e2e4e4)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2904          1729689270109 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689270110 2024.10.23 15:14:30)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e2b6e7b1e9b4b4f4e2e2f1b8bbe4ebe4e4e5e6e4e1)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(1)(3)(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729689270137 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689270138 2024.10.23 15:14:30)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 0257010405545515070610585604570401040a0506)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689387031 2024.10.23 15:16:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code acadfbfafcfafbbaa4aebbf6a8aaf8aaa9aaf9aba8)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689387036 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689387037 2024.10.23 15:16:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code acadacfafffbfcbbaefdbff6a9aba9aba4aafaabac)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689387042 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689387043 2024.10.23 15:16:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code acadacfafffbfcbbafa9bff6fbaaffaaa5abacaaaa)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2904          1729689387048 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689387049 2024.10.23 15:16:27)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code acadf9fbf6fafabaacacbff6f5aaa5aaaaaba8aaaf)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(1)(3)(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729689387058 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689387059 2024.10.23 15:16:27)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code bbbbe9efecedecacbebfa9e1efbdeebdb8bdb3bcbf)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000050 55 1850          1729689429433 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689429434 2024.10.23 15:17:09)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 4247434045141555474650181644174441444a4546)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689505033 2024.10.23 15:18:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c9ece92cccacb8a949e8bc6989ac89a999ac99b98)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689505038 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689505039 2024.10.23 15:18:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c9e9992cfcbcc8b9ecd8fc6999b999b949aca9b9c)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689505044 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689505045 2024.10.23 15:18:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c9e9992cfcbcc8b9f998fc6cb9acf9a959b9c9a9a)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2908          1729689505050 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689505051 2024.10.23 15:18:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9c9ecc93c6caca8a9c9c8fc6c59a959a9a9b989a9f)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(1)(3)(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729689505060 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689505061 2024.10.23 15:18:25)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code aba8fcfcfcfdfcbcaeafb9f1ffadfeada8ada3acaf)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689512665 2024.10.23 15:18:32)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 65653564633332736d67723f616331636063306261)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689512670 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689512671 2024.10.23 15:18:32)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 65656264603235726734763f606260626d63336265)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689512676 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689512677 2024.10.23 15:18:32)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 65656264603235726660763f326336636c62656363)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2837          1729689512682 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689512683 2024.10.23 15:18:32)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 65653765693333736565763f3c636c636362616366)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 7)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729689512695 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689512696 2024.10.23 15:18:32)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 8485d18a85d2d393818096ded082d18287828c8380)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689519159 2024.10.23 15:18:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c7cb9dc39f9edfc1cbde93cdcf9dcfcccf9ccecd)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689519164 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689519165 2024.10.23 15:18:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c79c9dc09e99decb98da93cccecccec1cf9fcec9)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689519170 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689519171 2024.10.23 15:18:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c79c9dc09e99decaccda939ecf9acfc0cec9cfcf)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2837          1729689519176 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689519177 2024.10.23 15:18:39)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c9c7c99cc99f9fdfc9c9da9390cfc0cfcfcecdcfca)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 7)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729689519186 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689519187 2024.10.23 15:18:39)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d8d7df8ad58e8fcfdddcca828cde8ddedbded0dfdc)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729689525163 2024.10.23 15:18:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 39366a3d336f6e2f313b2e633d3f6d3f3c3f6c3e3d)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729689525168 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729689525169 2024.10.23 15:18:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 39363d3d306e692e3b682a633c3e3c3e313f6f3e39)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729689525174 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729689525175 2024.10.23 15:18:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 39363d3d306e692e3a3c2a636e3f6a3f303e393f3f)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2837          1729689525180 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729689525181 2024.10.23 15:18:45)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 3936683c396f6f2f39392a63603f303f3f3e3d3f3a)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 7)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729689525190 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729689525191 2024.10.23 15:18:45)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 58560e5b550e0f4f5d5c4a020c5e0d5e5b5e505f5c)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947286573 2024.10.26 14:54:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b7e3e4e2b3e1e0a1bfb5a0edb3b1e3b1b2b1e2b0b3)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947286578 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947286579 2024.10.26 14:54:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b7e3b3e2b0e0e7a0b5e6a4edb2b0b2b0bfb1e1b0b7)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947286592 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947286593 2024.10.26 14:54:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c793c393c09097d0c4c2d49d90c194c1cec0c7c1c1)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2833          1729947286602 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947286603 2024.10.26 14:54:46)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code d6828784d98080c0d6d6c58c8fd0dfd0d0d1d2d0d5)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 7)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729947286668 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729947286669 2024.10.26 14:54:46)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 15404212154342021011074f4113401316131d1211)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947326330 2024.10.26 14:55:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0d0e0b0a5a5b5a1b050f1a57090b590b080b580a09)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947326335 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947326336 2024.10.26 14:55:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0d0e5c0a595a5d1a0f5c1e57080a080a050b5b0a0d)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947326341 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947326342 2024.10.26 14:55:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0d0e5c0a595a5d1a0e081e575a0b5e0b040a0d0b0b)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2904          1729947326347 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947326348 2024.10.26 14:55:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 1c1f181b464a4a0a1c1c0f46451a151a1a1b181a1f)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(q(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(q(_index 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 10))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(3))(_sens(1)(3)(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 11 -1)
)
I 000050 55 1850          1729947326410 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729947326411 2024.10.26 14:55:26)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 5b5958580c0d0c4c5e5f49010f5d0e5d585d535c5f)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947497955 2024.10.26 14:58:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 76267276732021607e74612c727022707370237172)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947497960 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947497961 2024.10.26 14:58:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 76262576702126617427652c737173717e70207176)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947497966 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947497967 2024.10.26 14:58:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 76262576702126617573652c217025707f71767070)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 3005          1729947497972 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947497973 2024.10.26 14:58:17)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 76267077792020607679652c2f707f707071727075)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 3)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 130(_comp opdr3flipflop)
		(_port
			((d)(rotatieout(_object 1)))
			((clk)(clk))
			((q)(rotatieout(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 131(_for 5 )
		(_inst flipflopjes 0 132(_comp opdr3flipflop)
			(_port
				((d)(rotatieout(_index 4)))
				((clk)(clk))
				((q)(rotatieout(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 5 0 131(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 5)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 6)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 7))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 8)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 9)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 10))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~132 0 131(_scalar (_to i 1 c 11))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(5))(_sens(1)(4)(5)))))
			(line__136(_arch 2 0 136(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 12 -1)
)
I 000050 55 1850          1729947498020 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729947498021 2024.10.26 14:58:18)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code b4e5b5e0b5e2e3a3b1b0a6eee0b2e1b2b7b2bcb3b0)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947558384 2024.10.26 14:59:18)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 7c2f7c7c2c2a2b6a747e6b26787a287a797a297b78)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947558389 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947558390 2024.10.26 14:59:18)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 7c2f2b7c2f2b2c6b7e2d6f26797b797b747a2a7b7c)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947558395 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947558396 2024.10.26 14:59:18)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 7c2f2b7c2f2b2c6b7f796f262b7a2f7a757b7c7a7a)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2276          1729947558401 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947558402 2024.10.26 14:59:18)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 8bd88985d0dddd9d8b8498d1d28d828d8d8c8f8d88)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 122(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 125(_for 4 )
		(_inst opdr3Muxen 0 126(_comp opdr3Mux)
			(_port
				((a)(q(_index 3)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 4 0 125(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int rotatiedataout 0 112(_array -2((_to i 0 c 8)))))
		(_sig(_int rotatieout 3 0 113(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 125(_scalar (_to i 1 c 9))))
		(_prcs
			(line__117(_arch 0 0 117(_assertion(_mon))))
			(line__135(_arch 1 0 135(_assignment(_trgt(5))(_sens(1)(4)(5)))))
			(line__136(_arch 2 0 136(_assignment(_trgt(3))(_sens(5)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729947558441 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729947558442 2024.10.26 14:59:18)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code bae8bfeeeeecedadbfbea8e0eebcefbcb9bcb2bdbe)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947913503 2024.10.26 15:05:13)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b1b3e3e4b3e7e6a7b9b3a6ebb5b7e5b7b4b7e4b6b5)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947913508 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947913509 2024.10.26 15:05:13)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b1b3b4e4b0e6e1a6b3e0a2ebb4b6b4b6b9b7e7b6b1)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947913514 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947913515 2024.10.26 15:05:13)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b1b3b4e4b0e6e1a6b2b4a2ebe6b7e2b7b8b6b1b7b7)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2793          1729947913520 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947913521 2024.10.26 15:05:13)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code c0c29095c99696d6c0c4d39a99c6c9c6c6c7c4c6c3)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 9))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
			(line__131(_arch 1 0 131(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947924651 2024.10.26 15:05:24)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 35343c31336362233d37226f313361333033603231)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947924656 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947924657 2024.10.26 15:05:24)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 35346b31306265223764266f303230323d33633235)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947924662 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947924663 2024.10.26 15:05:24)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 35346b31306265223630266f623366333c32353333)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2793          1729947924668 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947924669 2024.10.26 15:05:24)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 45444e47491313534541561f1c434c434342414346)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 9))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
			(line__131(_arch 1 0 131(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729947924688 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729947924689 2024.10.26 15:05:24)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 64646864653233736160763e3062316267626c6360)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"100000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729947989041 2024.10.26 15:06:29)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code bcbdbee9eceaebaab4beabe6b8bae8bab9bae9bbb8)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729947989046 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729947989047 2024.10.26 15:06:29)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code bcbde9e9efebecabbeedafe6b9bbb9bbb4baeabbbc)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729947989052 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729947989053 2024.10.26 15:06:29)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code bcbde9e9efebecabbfb9afe6ebbaefbab5bbbcbaba)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2793          1729947989058 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729947989059 2024.10.26 15:06:29)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code cbcacb9e909d9dddcbcfd89192cdc2cdcdcccfcdc8)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 9))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
			(line__131(_arch 1 0 131(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729948000197 2024.10.26 15:06:40)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 505f0752530607465852470a545604565556055754)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729948000202 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729948000203 2024.10.26 15:06:40)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 505f5052500700475201430a555755575856065750)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729948000208 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729948000209 2024.10.26 15:06:40)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 505f5052500700475355430a075603565957505656)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2793          1729948000214 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729948000215 2024.10.26 15:06:40)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 606f3560693636766064733a396669666667646663)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 9))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
			(line__131(_arch 1 0 131(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729948000236 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729948000237 2024.10.26 15:06:40)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 7f712d7e2c2928687a7b6d252b792a797c7977787b)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729948526167 2024.10.26 15:15:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e1b6e5b3e3b7b6f7e9e3f6bbe5e7b5e7e4e7b4e6e5)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729948526172 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729948526173 2024.10.26 15:15:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code e1b6b2b3e0b6b1f6e3b0f2bbe4e6e4e6e9e7b7e6e1)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 751           1729948526182 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729948526183 2024.10.26 15:15:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code f0a7a3a1f0a7a0e7f3f5e3aaa7f6a3f6f9f7f0f6f6)
	(_ent
		(_time 1728822034736)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in))))
		(_port(_int clk -1 0 58(_ent(_in)(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0)))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2793          1729948526204 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729948526205 2024.10.26 15:15:26)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 10471517194646061014034a491619161617141613)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 2)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 3)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 4)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 5)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 6))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 7)))))
		(_sig(_int rot 2 0 99(_arch(_uni))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 8))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 9))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
			(line__131(_arch 1 0 131(_assignment(_trgt(3))(_sens(4)))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 10 -1)
)
I 000050 55 1850          1729948526286 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729948526287 2024.10.26 15:15:26)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 5e085c5d0e0809495b5a4c040a580b585d5856595a)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729948945787 2024.10.26 15:22:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0a0c5f0d585c5d1c02081d500e0c5e0c0f0c5f0d0e)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729948945792 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729948945793 2024.10.26 15:22:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0a0c080d5b5d5a1d085b19500f0d0f0d020c5c0d0a)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729948945798 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729948945799 2024.10.26 15:22:25)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 0a0c080d5b5d5a1d090f19505d0c590c030d0a0c0c)
	(_ent
		(_time 1729948945796)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000050 55 1850          1729948945822 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729948945823 2024.10.26 15:22:25)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 292e792d257f7e3e2c2d3b737d2f7c2f2a2f212e2d)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729949043386 2024.10.26 15:24:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444a1447431213524c46531e404210424142114340)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729949043391 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729949043392 2024.10.26 15:24:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 444a4347401314534615571e414341434c42124344)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729949043397 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729949043398 2024.10.26 15:24:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 535d54515004034450564009045500555a54535555)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2744          1729949043403 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729949043404 2024.10.26 15:24:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 535d015059050545535740090a555a555554575550)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(rot(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(rot(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 8))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1850          1729949043437 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729949043438 2024.10.26 15:24:03)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 828dd78c85d4d595878690d8d684d78481848a8586)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729949703438 2024.10.26 15:35:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a2adf0f4a3f4f5b4aaa0b5f8a6a4f6a4a7a4f7a5a6)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729949703443 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729949703444 2024.10.26 15:35:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a2ada7f4a0f5f2b5a0f3b1f8a7a5a7a5aaa4f4a5a2)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729949703449 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729949703450 2024.10.26 15:35:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a2ada7f4a0f5f2b5a1a7b1f8f5a4f1a4aba5a2a4a4)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2740          1729949703455 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729949703456 2024.10.26 15:35:03)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a2adf2f5a9f4f4b4a2a6b1f8fba4aba4a4a5a6a4a1)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 8))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1850          1729949703472 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729949703473 2024.10.26 15:35:03)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code c1cf9694c59796d6c4c5d39b95c794c7c2c7c9c6c5)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729949704813 2024.10.26 15:35:04)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 01560206035756170903165b050755070407540605)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729949704818 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729949704819 2024.10.26 15:35:04)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 01565506005651160350125b040604060907570601)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729949704824 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729949704825 2024.10.26 15:35:04)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 01565506005651160204125b560752070806010707)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2740          1729949704830 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729949704831 2024.10.26 15:35:04)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 01560007095757170105125b580708070706050702)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 8))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1850          1729949704863 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729949704864 2024.10.26 15:35:04)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 30663635356667273534226a643665363336383734)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729949922064 2024.10.26 15:38:42)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a3f3a0f5a3f5f4b5aba1b4f9a7a5f7a5a6a5f6a4a7)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729949922069 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729949922070 2024.10.26 15:38:42)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a3f3f7f5a0f4f3b4a1f2b0f9a6a4a6a4aba5f5a4a3)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729949922076 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729949922077 2024.10.26 15:38:42)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a3f3f7f5a0f4f3b4a0a6b0f9f4a5f0a5aaa4a3a5a5)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2740          1729949922082 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729949922083 2024.10.26 15:38:42)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code b3e3b2e7b9e5e5a5b3b7a0e9eab5bab5b5b4b7b5b0)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_inst startopdr3Flipflops 0 127(_comp opdr3flipflop)
		(_port
			((d)(rot(_object 1)))
			((clk)(clk))
			((q)(q(0)))
		)
		(_use(_ent . opdr3flipflop)
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_index 2)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 3)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 4)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 5))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 6)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 7))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~131 0 128(_scalar (_to i 1 c 8))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 9 -1)
)
I 000050 55 1850          1729949922116 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729949922117 2024.10.26 15:38:42)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code d283d480d58485c5d7d6c08886d487d4d1d4dad5d6)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
I 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1729950009224 2024.10.26 15:40:09)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 17151111134140011f15004d131143111211421013)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
I 000053 55 657           1729950009229 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1729950009230 2024.10.26 15:40:09)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 17154611104047001546044d121012101f11411017)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
I 000058 55 772           1729950009235 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1729950009236 2024.10.26 15:40:09)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 17154611104047001412044d401144111e10171111)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
I 000054 55 2571          1729950009241 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1729950009242 2024.10.26 15:40:09)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 17151310194141011713044d4e111e111110131114)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 6))))
		(_type(_int ~NATURAL~range~0~to~AEgrens~131 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 8 -1)
)
I 000050 55 1850          1729950009315 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1729950009316 2024.10.26 15:40:09)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code 75767674752322627071672f2173207376737d7271)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"100000"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
V 000049 55 329 1729688401479 assignment3package
(_unit VHDL(assignment3package 0 11(assignment3package 0 26))
	(_version vf5)
	(_time 1730037174027 2024.10.27 14:52:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9496c09a93c2c3829c9683ce9092c0929192c19390)
	(_ent
		(_time 1729688401479)
	)
	(_use(std(standard))(ieee(std_logic_1164)))
)
V 000053 55 657           1730037174032 opdr3MuxArch
(_unit VHDL(opdr3mux 0 41(opdr3muxarch 0 46))
	(_version vf5)
	(_time 1730037174033 2024.10.27 14:52:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code 9496979a90c3c48396c587ce919391939c92c29394)
	(_ent
		(_time 1728822034725)
	)
	(_object
		(_port(_int a -1 0 42(_ent(_in))))
		(_port(_int b -1 0 42(_ent(_in))))
		(_port(_int sel -1 0 42(_ent(_in))))
		(_port(_int x -1 0 43(_ent(_out))))
		(_prcs
			(line__48(_arch 0 0 48(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3MuxArch 1 -1)
)
V 000058 55 772           1730037174038 opdr3flipfloparch
(_unit VHDL(opdr3flipflop 0 57(opdr3flipfloparch 0 62))
	(_version vf5)
	(_time 1730037174039 2024.10.27 14:52:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a4a6a7f2a0f3f4b3a7a1b7fef3a2f7a2ada3a4a2a2)
	(_ent
		(_time 1729948945795)
	)
	(_object
		(_port(_int d -1 0 58(_ent(_in((i 2))))))
		(_port(_int clk -1 0 58(_ent(_in((i 2)))(_event))))
		(_port(_int q -1 0 59(_ent(_out))))
		(_var(_int sSaved -1 0 67(_prcs 0((i 2)))))
		(_prcs
			(line__66(_arch 0 0 66(_prcs(_simple)(_trgt(2))(_sens(1))(_read(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . opdr3flipfloparch 1 -1)
)
V 000054 55 2571          1730037174044 circshiftarch
(_unit VHDL(circshift 0 83(circshiftarch 0 93))
	(_version vf5)
	(_time 1730037174045 2024.10.27 14:52:54)
	(_source(\../src/Assignment3Package.vhdl\))
	(_parameters tan)
	(_code a4a6f2f3a9f2f2b2a4a0b7fefda2ada2a2a3a0a2a7)
	(_ent
		(_time 1728822034738)
	)
	(_comp
		(opdr3Mux
			(_object
				(_port(_int a -2 0 103(_ent (_in))))
				(_port(_int b -2 0 103(_ent (_in))))
				(_port(_int sel -2 0 103(_ent (_in))))
				(_port(_int x -2 0 104(_ent (_out))))
			)
		)
		(opdr3flipflop
			(_object
				(_port(_int d -2 0 108(_ent (_in))))
				(_port(_int clk -2 0 108(_ent (_in))))
				(_port(_int q -2 0 109(_ent (_out))))
			)
		)
	)
	(_inst startopdr3Mux 0 119(_comp opdr3Mux)
		(_port
			((a)(q(_object 1)))
			((b)(d(0)))
			((sel)(load))
			((x)(rot(0)))
		)
		(_use(_ent . opdr3Mux)
		)
	)
	(_generate maakopdr3Muxen 0 122(_for 3 )
		(_inst opdr3Muxen 0 123(_comp opdr3Mux)
			(_port
				((a)(q(_index 1)))
				((b)(d(_object 2)))
				((sel)(load))
				((x)(rot(_object 2)))
			)
			(_use(_ent . opdr3Mux)
			)
		)
		(_object
			(_cnst(_int i 3 0 122(_arch)))
		)
	)
	(_generate maakflipflops 0 128(_for 4 )
		(_inst flipflopjes 0 129(_comp opdr3flipflop)
			(_port
				((d)(rot(_object 3)))
				((clk)(clk))
				((q)(q(_object 3)))
			)
			(_use(_ent . opdr3flipflop)
			)
		)
		(_object
			(_cnst(_int i 4 0 128(_arch)))
		)
	)
	(_object
		(_gen(_int NumberOfElements -1 0 85 \6\ (_ent gms((i 6)))))
		(_port(_int clk -2 0 87(_ent(_in))))
		(_port(_int load -2 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~12 0 88(_array -2((_to i 0 c 2)))))
		(_port(_int d 0 0 88(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~122 0 89(_array -2((_to i 0 c 3)))))
		(_port(_int q 1 0 89(_ent(_buffer))))
		(_cnst(_int AEgrens -1 0 95(_arch gms(_code 4))))
		(_type(_int roteerder 0 97(_array -2((_to i 0 c 5)))))
		(_sig(_int rot 2 0 99(_arch(_uni((_others(i 2)))))))
		(_type(_int ~NATURAL~range~1~to~AEgrens~13 0 122(_scalar (_to i 1 c 6))))
		(_type(_int ~NATURAL~range~0~to~AEgrens~131 0 128(_scalar (_to i 0 c 7))))
		(_prcs
			(line__114(_arch 0 0 114(_assertion(_mon))))
		)
		(_type(_ext std.standard.NATURAL(0 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(0 INTEGER)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1651340622 1716482661 1835363397 1937010277 1701801248 1768759412 1634560366 840985697 1785297440 110)
	)
	(_model . circshiftarch 8 -1)
)
V 000050 55 1850          1730037174093 testbench
(_unit VHDL(testbench 0 29(testbench 0 34))
	(_version vf5)
	(_time 1730037174094 2024.10.27 14:52:54)
	(_source(\../src/testbench.vhd\(\../src/Assignment3Package.vhdl\ VHDL i)))
	(_parameters tan)
	(_code e2e1b3b1e5b4b5f5e7e6f0b8b6e4b7e4e1e4eae5e6)
	(_ent
		(_time 1729688401525)
	)
	(_comp
		(.Assignment3Package.circshift
			(_object
				(_gen(_int NumberOfElements -2 1 15(_ent((i 6)))))
				(_port(_int clk -1 1 17(_ent (_in))))
				(_port(_int load -1 1 17(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~15 1 18(_array -1((_to i 0 c 3)))))
				(_port(_int d 1 1 18(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{0~to~NumberOfElements-1}~152 1 19(_array -1((_to i 0 c 4)))))
				(_port(_int q 2 1 19(_ent (_buffer))))
			)
		)
	)
	(_inst tb 0 41(_comp .Assignment3Package.circshift)
		(_port
			((clk)(clk))
			((load)(load))
			((d)(ssdSegments))
			((q)(ssdBuffer))
		)
		(_use(_ent . circshift)
			(_port
				((clk)(clk))
				((load)(load))
				((d)(d))
				((q)(q))
			)
		)
	)
	(_object
		(_sig(_int clk -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int load -1 0 35(_arch(_uni((i 2))))))
		(_sig(_int rst -1 0 35(_arch(_uni((i 2))))))
		(_type(_int RotationSegments 0 36(_array -1((_to i 0 i 5)))))
		(_sig(_int ssdSegments 0 0 38(_arch(_uni(_string \"011111"\)))))
		(_sig(_int ssdBuffer 0 0 39(_arch(_uni(_string \"000000"\)))))
		(_prcs
			(line__42(_arch 0 0 42(_assignment(_trgt(0))(_sens(0)))))
			(line__43(_arch 1 0 43(_assignment(_trgt(2)))))
			(line__44(_arch 2 0 44(_assignment(_trgt(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.NATURAL(1 NATURAL)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(.(Assignment3Package)))
	(_model . testbench 5 -1)
)
