<stg><name>read_edge_list_ptr</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="2" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="53" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="56" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="11" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %lenEdgeListPtr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lenEdgeListPtr

]]></Node>
<StgValue><ssdm name="lenEdgeListPtr_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %lenEdgeListPtr_c27, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6 %icmp_ln12 = icmp_sgt  i32 %lenEdgeListPtr_read, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln12"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %lenEdgeListPtr_c27, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %HLSPtr_i_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %HLSPtr_i

]]></Node>
<StgValue><ssdm name="HLSPtr_i_read"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifoEdgeListPtr11, void @empty_2, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_20, void @empty_20, void @empty_20, i32 0, i32 0, i32 0, i32 0, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_19, i32 0, i32 0, void @empty_20, i32 0, i32 0, void @empty_21, void @empty_22, void @empty_20, i32 16, i32 16, i32 16, i32 16, void @empty_20, void @empty_20

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln12 = br i1 %icmp_ln12, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="31" op_0_bw="32">
<![CDATA[
.lr.ph:1 %trunc_ln12 = trunc i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="trunc_ln12"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:2 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %HLSPtr_i_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="62">
<![CDATA[
.lr.ph:3 %sext_ln12 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln12"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.lr.ph:4 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln12

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
.lr.ph:6 %store_ln12 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="27" st_id="3" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="28" st_id="4" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="29" st_id="5" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="30" st_id="6" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="31" st_id="7" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="32" st_id="8" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.lr.ph:5 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i64 %gmem0_addr, i32 %lenEdgeListPtr_read

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="33" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:7 %br_ln12 = br void

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="34" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
:0 %i_10 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_10"/></StgValue>
</operation>

<operation id="35" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
:1 %icmp_ln12_1 = icmp_eq  i31 %i_10, i31 %trunc_ln12

]]></Node>
<StgValue><ssdm name="icmp_ln12_1"/></StgValue>
</operation>

<operation id="36" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_63 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="37" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
:3 %add_ln12 = add i31 %i_10, i31 1

]]></Node>
<StgValue><ssdm name="add_ln12"/></StgValue>
</operation>

<operation id="38" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln12 = br i1 %icmp_ln12_1, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln12"/></StgValue>
</operation>

<operation id="39" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split:3 %store_ln12 = store i31 %add_ln12, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln12"/></StgValue>
</operation>

<operation id="40" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12" val="1"/>
<literal name="icmp_ln12_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %br_ln0 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="41" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln12_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln15 = ret

]]></Node>
<StgValue><ssdm name="ret_ln15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="42" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
.split:1 %gmem0_addr_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr

]]></Node>
<StgValue><ssdm name="gmem0_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="43" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="44" st_id="11" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:2 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifoEdgeListPtr11, i32 %gmem0_addr_read

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="45" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split:4 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="60" name="lenEdgeListPtr" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="lenEdgeListPtr"/></StgValue>
</port>
<port id="61" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="62" name="HLSPtr_i" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="HLSPtr_i"/></StgValue>
</port>
<port id="63" name="fifoEdgeListPtr11" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="fifoEdgeListPtr11"/></StgValue>
</port>
<port id="64" name="lenEdgeListPtr_c27" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="lenEdgeListPtr_c27"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i32" to="lenEdgeListPtr_read" fromId="65" toId="12">
</dataflow>
<dataflow id="67" from="lenEdgeListPtr" to="lenEdgeListPtr_read" fromId="60" toId="12">
</dataflow>
<dataflow id="69" from="_ssdm_op_Write.ap_fifo.i32P0A" to="write_ln0" fromId="68" toId="13">
</dataflow>
<dataflow id="70" from="lenEdgeListPtr_c27" to="write_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="71" from="lenEdgeListPtr_read" to="write_ln0" fromId="12" toId="13">
</dataflow>
<dataflow id="72" from="lenEdgeListPtr_read" to="icmp_ln12" fromId="12" toId="14">
</dataflow>
<dataflow id="74" from="StgValue_73" to="icmp_ln12" fromId="73" toId="14">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="15">
</dataflow>
<dataflow id="77" from="lenEdgeListPtr_c27" to="specinterface_ln0" fromId="64" toId="15">
</dataflow>
<dataflow id="79" from="ap_fifo_str" to="specinterface_ln0" fromId="78" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="81" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="83" from="p_str" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="85" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="15">
</dataflow>
<dataflow id="86" from="p_str" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="87" from="p_str" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="88" from="p_str" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="90" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_89" to="specinterface_ln0" fromId="89" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="95" from="p_str" to="specinterface_ln0" fromId="82" toId="15">
</dataflow>
<dataflow id="97" from="ScalarProp_str" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="99" from="_ssdm_op_Read.ap_auto.i64" to="HLSPtr_i_read" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="HLSPtr_i" to="HLSPtr_i_read" fromId="62" toId="16">
</dataflow>
<dataflow id="101" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="17">
</dataflow>
<dataflow id="102" from="fifoEdgeListPtr11" to="specinterface_ln0" fromId="63" toId="17">
</dataflow>
<dataflow id="104" from="empty_2" to="specinterface_ln0" fromId="103" toId="17">
</dataflow>
<dataflow id="105" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="106" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="108" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="109" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="110" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="111" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="112" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="113" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="114" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="115" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="116" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="117" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="17">
</dataflow>
<dataflow id="118" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="119" from="empty_20" to="specinterface_ln0" fromId="107" toId="17">
</dataflow>
<dataflow id="120" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="121" from="gmem0" to="specinterface_ln0" fromId="61" toId="18">
</dataflow>
<dataflow id="123" from="empty_19" to="specinterface_ln0" fromId="122" toId="18">
</dataflow>
<dataflow id="124" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="125" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="126" from="empty_20" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="127" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="128" from="StgValue_73" to="specinterface_ln0" fromId="73" toId="18">
</dataflow>
<dataflow id="130" from="empty_21" to="specinterface_ln0" fromId="129" toId="18">
</dataflow>
<dataflow id="132" from="empty_22" to="specinterface_ln0" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="empty_20" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="134" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="135" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="136" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="137" from="StgValue_92" to="specinterface_ln0" fromId="92" toId="18">
</dataflow>
<dataflow id="138" from="empty_20" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="139" from="empty_20" to="specinterface_ln0" fromId="107" toId="18">
</dataflow>
<dataflow id="140" from="icmp_ln12" to="br_ln12" fromId="14" toId="19">
</dataflow>
<dataflow id="142" from="StgValue_141" to="i" fromId="141" toId="20">
</dataflow>
<dataflow id="143" from="lenEdgeListPtr_read" to="trunc_ln12" fromId="12" toId="21">
</dataflow>
<dataflow id="145" from="_ssdm_op_PartSelect.i62.i64.i32.i32" to="trunc_ln" fromId="144" toId="22">
</dataflow>
<dataflow id="146" from="HLSPtr_i_read" to="trunc_ln" fromId="16" toId="22">
</dataflow>
<dataflow id="147" from="StgValue_89" to="trunc_ln" fromId="89" toId="22">
</dataflow>
<dataflow id="149" from="StgValue_148" to="trunc_ln" fromId="148" toId="22">
</dataflow>
<dataflow id="150" from="trunc_ln" to="sext_ln12" fromId="22" toId="23">
</dataflow>
<dataflow id="151" from="gmem0" to="gmem0_addr" fromId="61" toId="24">
</dataflow>
<dataflow id="152" from="sext_ln12" to="gmem0_addr" fromId="23" toId="24">
</dataflow>
<dataflow id="154" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="25">
</dataflow>
<dataflow id="155" from="gmem0_addr" to="empty" fromId="24" toId="25">
</dataflow>
<dataflow id="156" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="25">
</dataflow>
<dataflow id="158" from="StgValue_157" to="store_ln12" fromId="157" toId="26">
</dataflow>
<dataflow id="159" from="i" to="store_ln12" fromId="20" toId="26">
</dataflow>
<dataflow id="160" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="27">
</dataflow>
<dataflow id="161" from="gmem0_addr" to="empty" fromId="24" toId="27">
</dataflow>
<dataflow id="162" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="27">
</dataflow>
<dataflow id="163" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="28">
</dataflow>
<dataflow id="164" from="gmem0_addr" to="empty" fromId="24" toId="28">
</dataflow>
<dataflow id="165" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="28">
</dataflow>
<dataflow id="166" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="29">
</dataflow>
<dataflow id="167" from="gmem0_addr" to="empty" fromId="24" toId="29">
</dataflow>
<dataflow id="168" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="29">
</dataflow>
<dataflow id="169" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="30">
</dataflow>
<dataflow id="170" from="gmem0_addr" to="empty" fromId="24" toId="30">
</dataflow>
<dataflow id="171" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="30">
</dataflow>
<dataflow id="172" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="31">
</dataflow>
<dataflow id="173" from="gmem0_addr" to="empty" fromId="24" toId="31">
</dataflow>
<dataflow id="174" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="31">
</dataflow>
<dataflow id="175" from="_ssdm_op_ReadReq.m_axi.p1i32" to="empty" fromId="153" toId="32">
</dataflow>
<dataflow id="176" from="gmem0_addr" to="empty" fromId="24" toId="32">
</dataflow>
<dataflow id="177" from="lenEdgeListPtr_read" to="empty" fromId="12" toId="32">
</dataflow>
<dataflow id="178" from="i" to="i_10" fromId="20" toId="34">
</dataflow>
<dataflow id="179" from="i_10" to="icmp_ln12_1" fromId="34" toId="35">
</dataflow>
<dataflow id="180" from="trunc_ln12" to="icmp_ln12_1" fromId="21" toId="35">
</dataflow>
<dataflow id="182" from="_ssdm_op_SpecLoopTripCount" to="empty_63" fromId="181" toId="36">
</dataflow>
<dataflow id="184" from="StgValue_183" to="empty_63" fromId="183" toId="36">
</dataflow>
<dataflow id="186" from="StgValue_185" to="empty_63" fromId="185" toId="36">
</dataflow>
<dataflow id="188" from="StgValue_187" to="empty_63" fromId="187" toId="36">
</dataflow>
<dataflow id="189" from="i_10" to="add_ln12" fromId="34" toId="37">
</dataflow>
<dataflow id="191" from="StgValue_190" to="add_ln12" fromId="190" toId="37">
</dataflow>
<dataflow id="192" from="icmp_ln12_1" to="br_ln12" fromId="35" toId="38">
</dataflow>
<dataflow id="193" from="add_ln12" to="store_ln12" fromId="37" toId="39">
</dataflow>
<dataflow id="194" from="i" to="store_ln12" fromId="20" toId="39">
</dataflow>
<dataflow id="196" from="_ssdm_op_Read.m_axi.p1i32" to="gmem0_addr_read" fromId="195" toId="42">
</dataflow>
<dataflow id="197" from="gmem0_addr" to="gmem0_addr_read" fromId="24" toId="42">
</dataflow>
<dataflow id="199" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="198" toId="43">
</dataflow>
<dataflow id="201" from="empty_4" to="specloopname_ln12" fromId="200" toId="43">
</dataflow>
<dataflow id="203" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln174" fromId="202" toId="44">
</dataflow>
<dataflow id="204" from="fifoEdgeListPtr11" to="write_ln174" fromId="63" toId="44">
</dataflow>
<dataflow id="205" from="gmem0_addr_read" to="write_ln174" fromId="42" toId="44">
</dataflow>
<dataflow id="206" from="icmp_ln12" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="207" from="icmp_ln12" to="StgValue_9" fromId="14" toId="9">
</dataflow>
<dataflow id="208" from="icmp_ln12_1" to="StgValue_9" fromId="35" toId="9">
</dataflow>
</dataflows>


</stg>
