abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c1908.blif
Line 7: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 8: Skipping line ".default_output_required 0.00 0.00 ".
Line 9: Skipping line ".default_input_drive 0.10 0.10 ".
Line 10: Skipping line ".default_output_load 2.00 ".
Line 11: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc1908                         :[0m i/o =   33/   25  lat =    0  nd =   288  edge =    689  area =758.00  delay =37.30  lev = 25
--------------- round 1 ---------------
seed = 1123847342
maxLevel = 4
n248 is replaced by n253 with estimated error 0
error = 0
area = 756
delay = 37.3
#gates = 289
output circuit appNtk/c1908_1_0_756_37.3.blif
time = 6860534 us
--------------- round 2 ---------------
seed = 262411469
maxLevel = 4
n129 is replaced by n213 with estimated error 0
error = 0
area = 754
delay = 37.3
#gates = 288
output circuit appNtk/c1908_2_0_754_37.3.blif
time = 12647110 us
--------------- round 3 ---------------
seed = 1427690138
maxLevel = 4
n226 is replaced by n230 with estimated error 0
error = 0
area = 752
delay = 37.3
#gates = 287
output circuit appNtk/c1908_3_0_752_37.3.blif
time = 18250844 us
--------------- round 4 ---------------
seed = 3087373261
maxLevel = 4
n194 is replaced by n187 with estimated error 0
error = 0
area = 750
delay = 37.3
#gates = 286
output circuit appNtk/c1908_4_0_750_37.3.blif
time = 23924491 us
--------------- round 5 ---------------
seed = 3053833700
maxLevel = 4
n220 is replaced by n206 with estimated error 0
error = 0
area = 748
delay = 37.3
#gates = 285
output circuit appNtk/c1908_5_0_748_37.3.blif
time = 29384344 us
--------------- round 6 ---------------
seed = 3667102857
maxLevel = 4
n269 is replaced by n265 with estimated error 0
error = 0
area = 746
delay = 37.3
#gates = 284
output circuit appNtk/c1908_6_0_746_37.3.blif
time = 34735925 us
--------------- round 7 ---------------
seed = 3235503181
maxLevel = 4
n271 is replaced by n265 with estimated error 0
error = 0
area = 744
delay = 37.3
#gates = 283
output circuit appNtk/c1908_7_0_744_37.3.blif
time = 40490423 us
--------------- round 8 ---------------
seed = 208755329
maxLevel = 4
n281 is replaced by n283 with estimated error 0
error = 0
area = 742
delay = 37.3
#gates = 282
output circuit appNtk/c1908_8_0_742_37.3.blif
time = 45785083 us
--------------- round 9 ---------------
seed = 2637449451
maxLevel = 4
n273 is replaced by n127 with estimated error 0
error = 0
area = 741
delay = 37.3
#gates = 281
output circuit appNtk/c1908_9_0_741_37.3.blif
time = 51138333 us
--------------- round 10 ---------------
seed = 1266481583
maxLevel = 4
n286 is replaced by n224 with estimated error 0.00012
error = 0.00012
area = 738
delay = 37.3
#gates = 280
output circuit appNtk/c1908_10_0.00012_738_37.3.blif
time = 56438453 us
--------------- round 11 ---------------
seed = 1602368756
maxLevel = 4
n289 is replaced by one with estimated error 0.00124
error = 0.00124
area = 725
delay = 37.3
#gates = 276
output circuit appNtk/c1908_11_0.00124_725_37.3.blif
time = 61805377 us
--------------- round 12 ---------------
seed = 669338039
maxLevel = 4
n180 is replaced by n265 with estimated error 0.00128
error = 0.00128
area = 722
delay = 37.3
#gates = 275
output circuit appNtk/c1908_12_0.00128_722_37.3.blif
time = 67141598 us
--------------- round 13 ---------------
seed = 1655402813
maxLevel = 4
n290 is replaced by n272 with estimated error 0.00735
error = 0.00735
area = 686
delay = 37.3
#gates = 263
output circuit appNtk/c1908_13_0.00735_686_37.3.blif
time = 72306716 us
--------------- round 14 ---------------
seed = 3480822027
maxLevel = 4
n258 is replaced by one with estimated error 0.00903
error = 0.00903
area = 680
delay = 37.3
#gates = 261
output circuit appNtk/c1908_14_0.00903_680_37.3.blif
time = 77492990 us
--------------- round 15 ---------------
seed = 1862939011
maxLevel = 4
n260 is replaced by n69 with inverter with estimated error 0.00888
error = 0.00888
area = 676
delay = 37.3
#gates = 260
output circuit appNtk/c1908_15_0.00888_676_37.3.blif
time = 82261062 us
--------------- round 16 ---------------
seed = 2141163167
maxLevel = 4
n239 is replaced by one with estimated error 0.01063
error = 0.01063
area = 670
delay = 37.3
#gates = 258
output circuit appNtk/c1908_16_0.01063_670_37.3.blif
time = 87083747 us
--------------- round 17 ---------------
seed = 3732456267
maxLevel = 4
n241 is replaced by n137 with inverter with estimated error 0.01036
error = 0.01036
area = 666
delay = 37.3
#gates = 257
output circuit appNtk/c1908_17_0.01036_666_37.3.blif
time = 91837425 us
--------------- round 18 ---------------
seed = 448252892
maxLevel = 4
n217 is replaced by one with estimated error 0.01207
error = 0.01207
area = 658
delay = 37.3
#gates = 254
output circuit appNtk/c1908_18_0.01207_658_37.3.blif
time = 96386828 us
--------------- round 19 ---------------
seed = 2039320549
maxLevel = 4
n219 is replaced by n74 with inverter with estimated error 0.01203
error = 0.01203
area = 654
delay = 37.3
#gates = 253
output circuit appNtk/c1908_19_0.01203_654_37.3.blif
time = 101010183 us
--------------- round 20 ---------------
seed = 2727732720
maxLevel = 4
n202 is replaced by one with estimated error 0.01275
error = 0.01275
area = 648
delay = 37.3
#gates = 251
output circuit appNtk/c1908_20_0.01275_648_37.3.blif
time = 105441347 us
--------------- round 21 ---------------
seed = 586694830
maxLevel = 4
n204 is replaced by n65 with inverter with estimated error 0.0132
error = 0.0132
area = 644
delay = 37.3
#gates = 250
output circuit appNtk/c1908_21_0.0132_644_37.3.blif
time = 109667645 us
--------------- round 22 ---------------
seed = 1034680401
maxLevel = 4
n262 is replaced by one with estimated error 0.01462
error = 0.01462
area = 638
delay = 37.3
#gates = 248
output circuit appNtk/c1908_22_0.01462_638_37.3.blif
time = 113979822 us
--------------- round 23 ---------------
seed = 798903264
maxLevel = 4
n264 is replaced by n64 with inverter with estimated error 0.01541
error = 0.01541
area = 634
delay = 37.3
#gates = 247
output circuit appNtk/c1908_23_0.01541_634_37.3.blif
time = 118397374 us
--------------- round 24 ---------------
seed = 64927923
maxLevel = 4
n243 is replaced by one with estimated error 0.01724
error = 0.01724
area = 625
delay = 37.3
#gates = 244
output circuit appNtk/c1908_24_0.01724_625_37.3.blif
time = 122279043 us
--------------- round 25 ---------------
seed = 1427223601
maxLevel = 4
n245 is replaced by n114 with inverter with estimated error 0.01692
error = 0.01692
area = 621
delay = 37.3
#gates = 243
output circuit appNtk/c1908_25_0.01692_621_37.3.blif
time = 126237126 us
--------------- round 26 ---------------
seed = 4093905242
maxLevel = 4
n209 is replaced by n155 with estimated error 0.01797
error = 0.01797
area = 614
delay = 37.3
#gates = 240
output circuit appNtk/c1908_26_0.01797_614_37.3.blif
time = 129977863 us
--------------- round 27 ---------------
seed = 3410662586
maxLevel = 4
n250 is replaced by one with estimated error 0.01898
error = 0.01898
area = 610
delay = 37.3
#gates = 239
output circuit appNtk/c1908_27_0.01898_610_37.3.blif
time = 133748168 us
--------------- round 28 ---------------
seed = 3574006945
maxLevel = 4
n252 is replaced by G131 with estimated error 0.01886
error = 0.01886
area = 605
delay = 37.3
#gates = 237
output circuit appNtk/c1908_28_0.01886_605_37.3.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 137474939 us
--------------- round 29 ---------------
seed = 3127248904
maxLevel = 4
n254 is replaced by one with estimated error 0.02141
error = 0.02141
area = 598
delay = 37
#gates = 234
output circuit appNtk/c1908_29_0.02141_598_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 141075639 us
--------------- round 30 ---------------
seed = 3132487995
maxLevel = 4
n247 is replaced by n145 with estimated error 0.02098
error = 0.02098
area = 596
delay = 37
#gates = 233
output circuit appNtk/c1908_30_0.02098_596_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 144399433 us
--------------- round 31 ---------------
seed = 319592160
maxLevel = 4
n256 is replaced by n70 with inverter with estimated error 0.02029
error = 0.02029
area = 592
delay = 37
#gates = 232
output circuit appNtk/c1908_31_0.02029_592_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 147896685 us
--------------- round 32 ---------------
seed = 3156185392
maxLevel = 4
n295 is replaced by zero with estimated error 0.01982
error = 0.01982
area = 588
delay = 37
#gates = 231
output circuit appNtk/c1908_32_0.01982_588_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 151382340 us
--------------- round 33 ---------------
seed = 2076320665
maxLevel = 4
n296 is replaced by n221 with inverter with estimated error 0.0222
error = 0.0222
area = 582
delay = 37
#gates = 230
output circuit appNtk/c1908_33_0.0222_582_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 154912530 us
--------------- round 34 ---------------
seed = 644887895
maxLevel = 4
n212 is replaced by n111 with inverter with estimated error 0.02147
error = 0.02147
area = 574
delay = 37
#gates = 228
output circuit appNtk/c1908_34_0.02147_574_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 158392118 us
--------------- round 35 ---------------
seed = 635938079
maxLevel = 4
n336 is replaced by n221 with estimated error 0.02164
error = 0.02164
area = 572
delay = 37
#gates = 227
output circuit appNtk/c1908_35_0.02164_572_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 161638731 us
--------------- round 36 ---------------
seed = 385348331
maxLevel = 4
n337 is replaced by n356 with estimated error 0.02205
error = 0.02205
area = 571
delay = 37
#gates = 226
output circuit appNtk/c1908_36_0.02205_571_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 164952554 us
--------------- round 37 ---------------
seed = 217539973
maxLevel = 4
n221 is replaced by one with estimated error 0.02388
error = 0.02388
area = 565
delay = 37
#gates = 224
output circuit appNtk/c1908_37_0.02388_565_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 167910763 us
--------------- round 38 ---------------
seed = 3385728305
maxLevel = 4
n223 is replaced by n73 with inverter with estimated error 0.023
error = 0.023
area = 561
delay = 37
#gates = 223
output circuit appNtk/c1908_38_0.023_561_37.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 170665842 us
--------------- round 39 ---------------
seed = 3731599221
maxLevel = 4
n301 is replaced by n328 with inverter with estimated error 0.02311
error = 0.02311
area = 559
delay = 36.4
#gates = 223
output circuit appNtk/c1908_39_0.02311_559_36.4.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 173584250 us
--------------- round 40 ---------------
seed = 3860069476
maxLevel = 4
n359 is replaced by n293 with estimated error 0.02269
error = 0.02269
area = 558
delay = 34.6
#gates = 222
output circuit appNtk/c1908_40_0.02269_558_34.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 176552268 us
--------------- round 41 ---------------
seed = 2019725652
maxLevel = 4
n356 is replaced by zero with estimated error 0.0227
error = 0.0227
area = 557
delay = 34.6
#gates = 221
output circuit appNtk/c1908_41_0.0227_557_34.6.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 179291069 us
--------------- round 42 ---------------
seed = 2050614176
maxLevel = 4
n235 is replaced by one with estimated error 0.02433
error = 0.02433
area = 548
delay = 33.5
#gates = 218
output circuit appNtk/c1908_42_0.02433_548_33.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 182075416 us
--------------- round 43 ---------------
seed = 3664476852
maxLevel = 4
n237 is replaced by n90 with inverter with estimated error 0.02495
error = 0.02495
area = 544
delay = 33.5
#gates = 217
output circuit appNtk/c1908_43_0.02495_544_33.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 184619303 us
--------------- round 44 ---------------
seed = 1027173478
maxLevel = 4
n322 is replaced by one with estimated error 0.02441
error = 0.02441
area = 541
delay = 33.5
#gates = 216
output circuit appNtk/c1908_44_0.02441_541_33.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 187432526 us
--------------- round 45 ---------------
seed = 1362433056
maxLevel = 4
n345 is replaced by n105 with inverter with estimated error 0.02709
error = 0.02709
area = 529
delay = 31.5
#gates = 212
output circuit appNtk/c1908_45_0.02709_529_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 190063771 us
--------------- round 46 ---------------
seed = 3197465301
maxLevel = 4
n310 is replaced by n302 with estimated error 0.02679
error = 0.02679
area = 526
delay = 31.5
#gates = 211
output circuit appNtk/c1908_46_0.02679_526_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 192620527 us
--------------- round 47 ---------------
seed = 1524222781
maxLevel = 4
n182 is replaced by one with estimated error 0.02724
error = 0.02724
area = 519
delay = 31.5
#gates = 208
output circuit appNtk/c1908_47_0.02724_519_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 195047617 us
--------------- round 48 ---------------
seed = 3322674705
maxLevel = 4
n184 is replaced by n101 with inverter with estimated error 0.02733
error = 0.02733
area = 515
delay = 31.5
#gates = 207
output circuit appNtk/c1908_48_0.02733_515_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 197227608 us
--------------- round 49 ---------------
seed = 1321487770
maxLevel = 4
n304 is replaced by n291 with estimated error 0.02747
error = 0.02747
area = 514
delay = 31.5
#gates = 206
output circuit appNtk/c1908_49_0.02747_514_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 199327321 us
--------------- round 50 ---------------
seed = 3602315092
maxLevel = 4
n297 is replaced by n328 with estimated error 0.02865
error = 0.02865
area = 507
delay = 31.5
#gates = 204
output circuit appNtk/c1908_50_0.02865_507_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 201490874 us
--------------- round 51 ---------------
seed = 629415336
maxLevel = 4
n314 is replaced by one with estimated error 0.02932
error = 0.02932
area = 504
delay = 31.5
#gates = 203
output circuit appNtk/c1908_51_0.02932_504_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 203622705 us
--------------- round 52 ---------------
seed = 1249573663
maxLevel = 4
n302 is replaced by n318 with estimated error 0.02971
error = 0.02971
area = 501
delay = 31.5
#gates = 202
output circuit appNtk/c1908_52_0.02971_501_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 205673414 us
--------------- round 53 ---------------
seed = 1091139621
maxLevel = 4
n318 is replaced by one with estimated error 0.02903
error = 0.02903
area = 498
delay = 31.5
#gates = 201
output circuit appNtk/c1908_53_0.02903_498_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 207745861 us
--------------- round 54 ---------------
seed = 3371553364
maxLevel = 4
n153 is replaced by one with estimated error 0.02979
error = 0.02979
area = 494
delay = 31.5
#gates = 200
output circuit appNtk/c1908_54_0.02979_494_31.5.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 209783431 us
--------------- round 55 ---------------
seed = 2442627801
maxLevel = 4
exceed error bound
