<!DOCTYPE HTML>
<html style="background-color:#FFFFFF;">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=US-ASCII">
<title>The Temple Operating System</title>
<meta name="keywords" content="Operating System,64-Bit,64 Bit,Temple,OS,TempleOS,Free,Open Source,Public Domain,x86_64">
<meta name="generator" content="TinkerOS V5.12">
<style type="text/css">
.cB0{color:#000000;background-color:#55ffff;}
.cB1{color:#0000aa;background-color:#55ffff;}
.cB2{color:#00aa00;background-color:#55ffff;}
.cB3{color:#00aaaa;background-color:#55ffff;}
.cB5{color:#aa00aa;background-color:#55ffff;}
.cB6{color:#aa5500;background-color:#55ffff;}
.cB7{color:#aaaaaa;background-color:#55ffff;}
.cB9{color:#5555ff;background-color:#55ffff;}
.cF0{color:#000000;background-color:#ffffff;}
.cF1{color:#0000aa;background-color:#ffffff;}
.cF2{color:#00aa00;background-color:#ffffff;}
.cF3{color:#00aaaa;background-color:#ffffff;}
.cF4{color:#aa0000;background-color:#ffffff;}
.cF5{color:#aa00aa;background-color:#ffffff;}
.cF6{color:#aa5500;background-color:#ffffff;}
.cF7{color:#aaaaaa;background-color:#ffffff;}
.cF8{color:#555555;background-color:#ffffff;}
.cF9{color:#5555ff;background-color:#ffffff;}
.cFA{color:#55ff55;background-color:#ffffff;}
.cFB{color:#55ffff;background-color:#ffffff;}
.cFC{color:#ff5555;background-color:#ffffff;}
.cFD{color:#ff55ff;background-color:#ffffff;}
.cFE{color:#ffff55;background-color:#ffffff;}
.cFF{color:#ffffff;background-color:#ffffff;}
</style>
</head>
<body style="background-color:#55FFFF; border-style:solid;
	  border-width:8px; border-color:#0000AA;
	  margin-left:auto; margin-right:auto; width:800px; ">
<pre style="font-family:courier;font-size:10pt;font-variant-ligatures: none;">
<div style="margin-left:auto; margin-right:auto; width: 640px;">
<a name="l1"></a><span class=cB2>/*  AMD PCNetII Driver</span><span class=cB0>
<a name="l2"></a></span><span class=cB2>    Author: TomAwezome</span><span class=cB0>
<a name="l3"></a>
<a name="l4"></a></span><span class=cB2>    Driver is based on:</span><span class=cB0>
<a name="l5"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>minexew's ShrineOS PCNet implementation</span><span class=cB0>
<a name="l6"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>OSDev AMD_PCNET documentation</span><span class=cB0>
<a name="l7"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>AMD PCnet(TM)-PCI datasheet</span><span class=cB0>
<a name="l8"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>any other useful sources.</span><span class=cB0>
<a name="l9"></a>
<a name="l10"></a></span><span class=cB2>    Guidelines:</span><span class=cB0>
<a name="l11"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>Magic numbers are bad. #defines are good.</span><span class=cB0>
<a name="l12"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>Understandability over LOC.</span><span class=cB0>
<a name="l13"></a></span><span class=cB2>    -</span><span class=cB0>   </span><span class=cB2>Clear documentation.</span><span class=cB0>
<a name="l14"></a></span><span class=cB2>*/</span><span class=cB0>
<a name="l15"></a>
<a name="l16"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DEBUG_OUTPUT 0
<a name="l17"></a>
<a name="l18"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CMDf_IOEN 0
<a name="l19"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CMDf_BMEN 2
<a name="l20"></a>
<a name="l21"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CMDF_IOEN (1 &lt;&lt; PCNET_CMDf_IOEN)
<a name="l22"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CMDF_BMEN (1 &lt;&lt; PCNET_CMDf_BMEN)
<a name="l23"></a>
<a name="l24"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_WD_RESET  0x14 </span><span class=cB2>// reset reg location when card is in 16-bit mode</span><span class=cB0>
<a name="l25"></a>
<a name="l26"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DW_RDP    0x10
<a name="l27"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DW_RAP    0x14
<a name="l28"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DW_BDP    0x1c
<a name="l29"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DW_RESET  0x18 </span><span class=cB2>// reset reg location when card is in 32-bit mode</span><span class=cB0>
<a name="l30"></a>
<a name="l31"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_CTRLSTATUS    0
<a name="l32"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_INTERRUPTS    3
<a name="l33"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_FEATURECTRL   4
<a name="l34"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_LADRF0        8
<a name="l35"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_LADRF1        9
<a name="l36"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_LADRF2        10
<a name="l37"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_LADRF3        11
<a name="l38"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_PADR0         12
<a name="l39"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_PADR1         13
<a name="l40"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_PADR2         14
<a name="l41"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_MODE          15
<a name="l42"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_BADRL         24
<a name="l43"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_BADRU         25
<a name="l44"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_BADTL         30
<a name="l45"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_BADTU         31
<a name="l46"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_POLLINT       47
<a name="l47"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_SOFTWARESTYLE 58
<a name="l48"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_RXRINGLEN     76
<a name="l49"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CSR_TXRINGLEN     78
<a name="l50"></a>
<a name="l51"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_SWSTYLE_SELECTION 2 </span><span class=cB2>// (value, not bit) AMD PCNet datasheet p. 1-968</span><span class=cB0>
<a name="l52"></a>
<a name="l53"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_SWSTYLE_SSIZE32   8 </span><span class=cB2>// Bit 8 of SWSTYLE</span><span class=cB0>
<a name="l54"></a>
<a name="l55"></a></span><span class=cB2>// Refer to AMD PCNet datasheet p. 1-954, 1-956, 1-957 for Interrupt Mask details.</span><span class=cB0>
<a name="l56"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_INT_BSWP      2   </span><span class=cB2>// Byte Swap (Big-Endian / Little-Endian)</span><span class=cB0>
<a name="l57"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_INT_IDONM     8   </span><span class=cB2>// Initialization Done Mask</span><span class=cB0>
<a name="l58"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_INT_TINTM     9   </span><span class=cB2>// Transmit Interrupt Mask</span><span class=cB0>
<a name="l59"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_INT_RINTM     10  </span><span class=cB2>// Receive Interrupt Mask</span><span class=cB0>
<a name="l60"></a>
<a name="l61"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_FEATURE_APADXMT   11
<a name="l62"></a>
<a name="l63"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_INIT 0
<a name="l64"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_STRT 1
<a name="l65"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_STOP 2
<a name="l66"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_IENA 6
<a name="l67"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_IDON 8
<a name="l68"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_CTRL_RINT 10
<a name="l69"></a>
<a name="l70"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_RX_BUFF_COUNT 64
<a name="l71"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_TX_BUFF_COUNT 64
<a name="l72"></a>
<a name="l73"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DESCRIPTORf_ENP   24
<a name="l74"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DESCRIPTORf_STP   25
<a name="l75"></a>#</span><span class=cB1>define</span><span class=cB0> PCNET_DESCRIPTORf_OWN   31 </span><span class=cB2>// AMD PCNet datasheet p.1-992, 1-994</span><span class=cB0>
<a name="l76"></a>
<a name="l77"></a></span><span class=cB1>class</span><span class=cB0> CPCNet
<a name="l78"></a>{
<a name="l79"></a>  CPciDevInfo *pci;
<a name="l80"></a>
<a name="l81"></a>  </span><span class=cB1>U8</span><span class=cB0>    mac_address[6];         </span><span class=cB2>// MAC address is first 6 bytes of PCNet EEPROM (page # ? )</span><span class=cB0>
<a name="l82"></a>
<a name="l83"></a>  </span><span class=cB9>I64</span><span class=cB0> current_rx_de_index;  </span><span class=cB2>// Current Receive DE being processed.  Gets incremented, wrapped to 0 at max of PCNET_RX_BUFF_COUNT.</span><span class=cB0>
<a name="l84"></a>  </span><span class=cB9>I64</span><span class=cB0> current_tx_de_index;  </span><span class=cB2>// Current Transmit DE being processed. Gets incremented, wrapped to 0 at max of PCNET_TX_BUFF_COUNT.</span><span class=cB0>
<a name="l85"></a>
<a name="l86"></a>  </span><span class=cB1>U8</span><span class=cB0> *rx_de_buffer;         </span><span class=cB2>// Uncached-alias of pointer to the buffer of RX Descriptor Entries.</span><span class=cB0>
<a name="l87"></a>  </span><span class=cB1>U8</span><span class=cB0> *tx_de_buffer;         </span><span class=cB2>// Uncached-alias of pointer to the buffer of TX Descriptor Entries.</span><span class=cB0>
<a name="l88"></a>  </span><span class=cB1>U8</span><span class=cB0> *rx_de_buffer_phys;        </span><span class=cB2>// Pointer to the buffer of RX Descriptor Entries. (Code Heap, lower 2Gb)</span><span class=cB0>
<a name="l89"></a>  </span><span class=cB1>U8</span><span class=cB0> *tx_de_buffer_phys;        </span><span class=cB2>// Pointer to the buffer of TX Descriptor Entries. (Code Heap, lower 2Gb)</span><span class=cB0>
<a name="l90"></a>
<a name="l91"></a>  </span><span class=cB9>U32</span><span class=cB0> rx_buffer_addr_phys;  </span><span class=cB2>// Physical address of actual receive buffers  (&lt; 4 Gb)</span><span class=cB0>
<a name="l92"></a>  </span><span class=cB9>U32</span><span class=cB0> tx_buffer_addr_phys;  </span><span class=cB2>// Physical address of actual transmit buffers (&lt; 4 Gb)</span><span class=cB0>
<a name="l93"></a>
<a name="l94"></a>} pcnet; </span><span class=cB2>// pcnet is the global variable we store all of this into.</span><span class=cB0>
<a name="l95"></a>
<a name="l96"></a></span><span class=cB1>class</span><span class=cB0> CPCNetDescriptorEntry
<a name="l97"></a>{
<a name="l98"></a>  </span><span class=cB2>/* AMD PCNet datasheet p.1-991 &amp; p.1-994 NOTE: chart typo  on 1-994, see ONES and BCNT on 1-995.</span><span class=cB0>
<a name="l99"></a></span><span class=cB2>  TX and RX DE's are the same size (16-Bytes) and structure,</span><span class=cB0>
<a name="l100"></a></span><span class=cB2>  but have different registers and functions.</span><span class=cB0>
<a name="l101"></a></span><span class=cB2>  The RX and TX DE buffers of the CPCNet class</span><span class=cB0>
<a name="l102"></a></span><span class=cB2>  are allocated to a certain amount of these DEs. */</span><span class=cB0>
<a name="l103"></a>
<a name="l104"></a>  </span><span class=cB9>U32</span><span class=cB0>   buffer_addr;
<a name="l105"></a>  </span><span class=cB9>U32</span><span class=cB0> status1;
<a name="l106"></a>  </span><span class=cB9>U32</span><span class=cB0> status2;
<a name="l107"></a>  </span><span class=cB9>U32</span><span class=cB0> reserved;
<a name="l108"></a>};
<a name="l109"></a>
<a name="l110"></a></span><span class=cB1>class</span><span class=cB0> CPCNetBufferSetup
<a name="l111"></a>{
<a name="l112"></a>  </span><span class=cB9>U16</span><span class=cB0> mode;
<a name="l113"></a>  </span><span class=cB1>U8</span><span class=cB0>    rlen;
<a name="l114"></a>  </span><span class=cB1>U8</span><span class=cB0>    tlen;
<a name="l115"></a>  </span><span class=cB1>U8</span><span class=cB0>    mac[6];
<a name="l116"></a>  </span><span class=cB9>U16</span><span class=cB0> reserved;
<a name="l117"></a>  </span><span class=cB1>U8</span><span class=cB0>    ladr[8];
<a name="l118"></a>  </span><span class=cB9>U32</span><span class=cB0> rxbuf;
<a name="l119"></a>  </span><span class=cB9>U32</span><span class=cB0> txbuf;
<a name="l120"></a>};
<a name="l121"></a>
<a name="l122"></a><a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l2604"></span><span class=cB9>CPCIDev</a></span><span class=cB0> *PCNetPCIDevFind()
<a name="l123"></a>{</span><span class=cB2>// Find and return PCNetII card as a CPCIDev pointer.</span><span class=cB0>
<a name="l124"></a>  </span><span class=cB1>return</span><span class=cB0> <a href="http://tinkeros.github.io/WbGit/Adam/Device/DevInfo.html#l292"></span><span class=cB5>PCIDevFind</a></span><span class=cB0>(,, PCIV_PCNET, PCID_PCNET);
<a name="l125"></a>}
<a name="l126"></a>
<a name="l127"></a></span><span class=cB9>U32</span><span class=cB0> PCNetIOBaseGet()
<a name="l128"></a>{
<a name="l129"></a>  </span><span class=cB2>/* Return memory IO base address</span><span class=cB0>
<a name="l130"></a></span><span class=cB2>  of PCNet card. Bits 0-4 are not</span><span class=cB0>
<a name="l131"></a></span><span class=cB2>  for the IO base, so an AND with</span><span class=cB0>
<a name="l132"></a></span><span class=cB2>  ~0x1F ignores those bits. */</span><span class=cB0>
<a name="l133"></a>  </span><span class=cB9>U32</span><span class=cB0> io_base = pcnet.pci-&gt;bar[0] &amp; ~0x1F;
<a name="l134"></a>  </span><span class=cB1>return</span><span class=cB0> io_base;
<a name="l135"></a>}
<a name="l136"></a>
<a name="l137"></a></span><span class=cB1>U0</span><span class=cB0> PCNetRst()
<a name="l138"></a>{
<a name="l139"></a>  </span><span class=cB2>/* Reads the 32- and 16-bit RESET registers,</span><span class=cB0>
<a name="l140"></a></span><span class=cB2>  which, regardless of which mode the card is in,</span><span class=cB0>
<a name="l141"></a></span><span class=cB2>  will reset it back to 16-bit mode. */</span><span class=cB0>
<a name="l142"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l76"></span><span class=cB5>InU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_RESET);
<a name="l143"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l75"></span><span class=cB5>InU16</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_WD_RESET);
<a name="l144"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KMisc.html#l122"></span><span class=cB5>Busy</a></span><span class=cB0>(5); </span><span class=cB2>// OSDev says minimum 1 uS</span><span class=cB0>
<a name="l145"></a>}
<a name="l146"></a>
<a name="l147"></a></span><span class=cB1>U0</span><span class=cB0> PCNet32BitModeEnable()
<a name="l148"></a>{
<a name="l149"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-930</span><span class=cB0>
<a name="l150"></a></span><span class=cB2>  Summary: A 32-bit write (while in 16-bit mode)</span><span class=cB0>
<a name="l151"></a></span><span class=cB2>  to RDP  will cause 16-bit mode exit</span><span class=cB0>
<a name="l152"></a></span><span class=cB2>  and immediate enter into 32-bit mode. */</span><span class=cB0>
<a name="l153"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l79"></span><span class=cB5>OutU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_RDP, 0);
<a name="l154"></a>}
<a name="l155"></a>
<a name="l156"></a></span><span class=cB1>U0</span><span class=cB0> PCNetRAPWrite(</span><span class=cB9>U32</span><span class=cB0> value)
<a name="l157"></a>{
<a name="l158"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-952</span><span class=cB0>
<a name="l159"></a></span><span class=cB2>  Summary: Register Address Pointer register</span><span class=cB0>
<a name="l160"></a></span><span class=cB2>  value will indicate which CSR / BCR register</span><span class=cB0>
<a name="l161"></a></span><span class=cB2>  we want to access in RDP / BDP. */</span><span class=cB0>
<a name="l162"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l79"></span><span class=cB5>OutU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_RAP, value);
<a name="l163"></a>}
<a name="l164"></a>
<a name="l165"></a></span><span class=cB1>U0</span><span class=cB0> PCNetBCRWrite(</span><span class=cB9>U32</span><span class=cB0> bcr, </span><span class=cB9>U32</span><span class=cB0> value)
<a name="l166"></a>{
<a name="l167"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-952</span><span class=cB0>
<a name="l168"></a></span><span class=cB2>  Summary: Bus Control Registers are</span><span class=cB0>
<a name="l169"></a></span><span class=cB2>  accessed via the BDP (Bus Data Port).</span><span class=cB0>
<a name="l170"></a></span><span class=cB2>  Which BCR is selected is based on the value</span><span class=cB0>
<a name="l171"></a></span><span class=cB2>  in the RAP. */</span><span class=cB0>
<a name="l172"></a>  PCNetRAPWrite(bcr);
<a name="l173"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l79"></span><span class=cB5>OutU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_BDP, value);
<a name="l174"></a>}
<a name="l175"></a>
<a name="l176"></a></span><span class=cB9>U32</span><span class=cB0> PCNetBCRRead(</span><span class=cB9>U32</span><span class=cB0> bcr)
<a name="l177"></a>{
<a name="l178"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-952</span><span class=cB0>
<a name="l179"></a></span><span class=cB2>  Summary: Bus Control Registers are</span><span class=cB0>
<a name="l180"></a></span><span class=cB2>  accessed via the BDP (Bus Data Port).</span><span class=cB0>
<a name="l181"></a></span><span class=cB2>  Which BCR is selected is based on the value</span><span class=cB0>
<a name="l182"></a></span><span class=cB2>  in the RAP. */</span><span class=cB0>
<a name="l183"></a>  PCNetRAPWrite(bcr);
<a name="l184"></a>  </span><span class=cB1>return</span><span class=cB0> <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l76"></span><span class=cB5>InU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_BDP);
<a name="l185"></a>}
<a name="l186"></a>
<a name="l187"></a></span><span class=cB1>U0</span><span class=cB0> PCNetCSRWrite(</span><span class=cB9>U32</span><span class=cB0> csr, </span><span class=cB9>U32</span><span class=cB0> value)
<a name="l188"></a>{
<a name="l189"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-952</span><span class=cB0>
<a name="l190"></a></span><span class=cB2>  Summary: Control and Status Registers are</span><span class=cB0>
<a name="l191"></a></span><span class=cB2>  accessed via the RDP (Register Data Port).</span><span class=cB0>
<a name="l192"></a></span><span class=cB2>  Which CSR is selected is based on the value</span><span class=cB0>
<a name="l193"></a></span><span class=cB2>  in the RAP. */</span><span class=cB0>
<a name="l194"></a>  PCNetRAPWrite(csr);
<a name="l195"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l79"></span><span class=cB5>OutU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_RDP, value);
<a name="l196"></a>}
<a name="l197"></a>
<a name="l198"></a></span><span class=cB9>U32</span><span class=cB0> PCNetCSRRead(</span><span class=cB9>U32</span><span class=cB0> csr)
<a name="l199"></a>{
<a name="l200"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-952</span><span class=cB0>
<a name="l201"></a></span><span class=cB2>  Summary: Control and Status Registers are</span><span class=cB0>
<a name="l202"></a></span><span class=cB2>  accessed via the RDP (Register Data Port).</span><span class=cB0>
<a name="l203"></a></span><span class=cB2>  Which CSR is selected is based on the value</span><span class=cB0>
<a name="l204"></a></span><span class=cB2>  in the RAP. */</span><span class=cB0>
<a name="l205"></a>  PCNetRAPWrite(csr);
<a name="l206"></a>  </span><span class=cB1>return</span><span class=cB0> <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l76"></span><span class=cB5>InU32</a></span><span class=cB0>(PCNetIOBaseGet + PCNET_DW_RDP);
<a name="l207"></a>}
<a name="l208"></a>
<a name="l209"></a></span><span class=cB1>U0</span><span class=cB0> PCNetSWStyleSet()
<a name="l210"></a>{
<a name="l211"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-968</span><span class=cB0>
<a name="l212"></a></span><span class=cB2>  In CSR58 (Software Style), the 8-bit</span><span class=cB0>
<a name="l213"></a></span><span class=cB2>  SWSTYLE register dictates interpretation of certain</span><span class=cB0>
<a name="l214"></a></span><span class=cB2>  bits in the CSR space, and widths of descriptors and</span><span class=cB0>
<a name="l215"></a></span><span class=cB2>  initialization block. In PCINet-PCI mode, CSR4 bits</span><span class=cB0>
<a name="l216"></a></span><span class=cB2>  function as defined in the datasheet , and TMD1[29]</span><span class=cB0>
<a name="l217"></a></span><span class=cB2>  functions as ADD_FCS. */</span><span class=cB0>
<a name="l218"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_SOFTWARESTYLE);
<a name="l219"></a>  csr &amp;= ~0xFF; </span><span class=cB2>// clears first 8 bits: SWSTYLE 8-bit register.</span><span class=cB0>
<a name="l220"></a>  csr |= PCNET_SWSTYLE_SELECTION; </span><span class=cB2>// set SWSTYLE to PCNet-PCI mode.</span><span class=cB0>
<a name="l221"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_SWSTYLE_SSIZE32); </span><span class=cB2>// set SSIZE32 bit 1</span><span class=cB0>
<a name="l222"></a>  PCNetCSRWrite(PCNET_CSR_SOFTWARESTYLE, csr);
<a name="l223"></a>}
<a name="l224"></a>
<a name="l225"></a></span><span class=cB1>U0</span><span class=cB0> PCNetMACGet()
<a name="l226"></a>{
<a name="l227"></a>  </span><span class=cB2>/* AMD PCNet datasheet p. 1-887, 1-931, 1-937</span><span class=cB0>
<a name="l228"></a></span><span class=cB2>  MAC address stored at first 6 bytes of PCNet EEPROM.</span><span class=cB0>
<a name="l229"></a></span><span class=cB2>  EEPROM addresses shadow-copied to APROM at hardware init.</span><span class=cB0>
<a name="l230"></a></span><span class=cB2>  APROM accessible at first 16 bytes of PCI IO space. */</span><span class=cB0>
<a name="l231"></a>  </span><span class=cB9>I64</span><span class=cB0> i;
<a name="l232"></a>  </span><span class=cB9>U64</span><span class=cB0> eeprom_bytes = <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l76"></span><span class=cB5>InU32</a></span><span class=cB0>(PCNetIOBaseGet) | <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l76"></span><span class=cB5>InU32</a></span><span class=cB0>(PCNetIOBaseGet + 4) &lt;&lt; 32;
<a name="l233"></a>  NetLog(</span><span class=cB6>&quot;PCNET GET MAC: Getting VM MAC.&quot;</span><span class=cB0>);
<a name="l234"></a>  </span><span class=cB1>for</span><span class=cB0> (i = 0; i &lt; 6; i++)
<a name="l235"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l236"></a>    pcnet.mac_address[i] = eeprom_bytes.u8[i];
<a name="l237"></a>    NetLog(</span><span class=cB6>&quot; %02X&quot;</span><span class=cB0>, pcnet.mac_address[i]);
<a name="l238"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l239"></a>}
<a name="l240"></a>
<a name="l241"></a></span><span class=cB1>U0</span><span class=cB0> PCNetDescriptorEntryInit(CPCNetDescriptorEntry *entry, </span><span class=cB9>U32</span><span class=cB0> buffer_address, </span><span class=cB9>I64</span><span class=cB0> is_rx)
<a name="l242"></a>{
<a name="l243"></a>  </span><span class=cB9>U16</span><span class=cB0> buffer_byte_cnt;
<a name="l244"></a>  entry-&gt;buffer_addr = buffer_address;
<a name="l245"></a>  </span><span class=cB2>/*</span><span class=cB0>    </span><span class=cB2>AMD PCNet datasheet p.1-991.</span><span class=cB0>
<a name="l246"></a></span><span class=cB2>    BCNT is the usable buffer length, expressed as first</span><span class=cB0>
<a name="l247"></a></span><span class=cB2>    12 bits of 2s-complement of desired length.</span><span class=cB0>
<a name="l248"></a></span><span class=cB2>    Bits 0-11 of a DE are for the buffer byte cnt (BCNT),</span><span class=cB0>
<a name="l249"></a></span><span class=cB2>    and bits 12-15 of a DE must be written all ones (ONES) */</span><span class=cB0>
<a name="l250"></a>  buffer_byte_cnt = -ETHERNET_FRAME_SIZE;       </span><span class=cB2>// Sets up as 2s complement of the desired length.</span><span class=cB0>
<a name="l251"></a>  buffer_byte_cnt &amp;= 0x0FFF;                    </span><span class=cB2>// Masks 0 over everything except bits 0-11.</span><span class=cB0>
<a name="l252"></a>  entry-&gt;status1 |= buffer_byte_cnt;            </span><span class=cB2>// Sets BCNT reg (first 12 bits) in DE TMD1/RMD1.</span><span class=cB0>
<a name="l253"></a>  entry-&gt;status1 |= 0xF000;                     </span><span class=cB2>// Sets bits 12-15 (ONES) in DE TMD1/RMD1  as all ones.</span><span class=cB0>
<a name="l254"></a>  </span><span class=cB2>//if this is a Receive DE, give ownership to the card so the PCNet can fill them.</span><span class=cB0>
<a name="l255"></a>  </span><span class=cB1>if</span><span class=cB0> (is_rx)
<a name="l256"></a>    <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l136"></span><span class=cB5>PCIBts</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_OWN);
<a name="l257"></a>}
<a name="l258"></a>
<a name="l259"></a></span><span class=cB1>U0</span><span class=cB0> PCNetBuffersAllocate()
<a name="l260"></a>{
<a name="l261"></a>  </span><span class=cB9>I64</span><span class=cB0> de_index; </span><span class=cB2>// used in for loops for TX and RX DE access.</span><span class=cB0>
<a name="l262"></a>  </span><span class=cB2>/*</span><span class=cB0>    </span><span class=cB2>AMD PCNet datasheet p.1-913, p.1-990</span><span class=cB0>
<a name="l263"></a></span><span class=cB2>    When SSIZE32=1, Descriptor Ring Entry Base Address</span><span class=cB0>
<a name="l264"></a></span><span class=cB2>    must be on 16-byte boundary. (TDRA[3:0]=0, RDRA[3:0]=0) */</span><span class=cB0>
<a name="l265"></a>  pcnet.rx_de_buffer_phys = <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l466"></span><span class=cB5>CAllocAligned</a></span><span class=cB0>(</span><span class=cB1>sizeof</span><span class=cB7>(</span><span class=cB0>CPCNetDescriptorEntry</span><span class=cB7>)</span><span class=cB0> * PCNET_RX_BUFF_COUNT,
<a name="l266"></a>                                          16,
<a name="l267"></a>                                          <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l293"></span><span class=cB5>Fs</a></span><span class=cB0>-&gt;code_heap);
<a name="l268"></a>  pcnet.tx_de_buffer_phys = <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l466"></span><span class=cB5>CAllocAligned</a></span><span class=cB0>(</span><span class=cB1>sizeof</span><span class=cB7>(</span><span class=cB0>CPCNetDescriptorEntry</span><span class=cB7>)</span><span class=cB0> * PCNET_TX_BUFF_COUNT,
<a name="l269"></a>                                          16,
<a name="l270"></a>                                          <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l293"></span><span class=cB5>Fs</a></span><span class=cB0>-&gt;code_heap);
<a name="l271"></a>  </span><span class=cB2>//Shrine does a check and returns -1 here, if the end of either buffer exceeds 0x100000000</span><span class=cB0>
<a name="l272"></a>  pcnet.rx_de_buffer = <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias + pcnet.rx_de_buffer_phys; </span><span class=cB2>// we want uncached</span><span class=cB0>
<a name="l273"></a>  pcnet.tx_de_buffer = <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias + pcnet.tx_de_buffer_phys; </span><span class=cB2>// access to these.</span><span class=cB0>
<a name="l274"></a>  pcnet.rx_buffer_addr_phys = <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l466"></span><span class=cB5>CAllocAligned</a></span><span class=cB0>(ETHERNET_FRAME_SIZE * PCNET_RX_BUFF_COUNT, 16, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l293"></span><span class=cB5>Fs</a></span><span class=cB0>-&gt;code_heap);
<a name="l275"></a>  pcnet.tx_buffer_addr_phys = <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l466"></span><span class=cB5>CAllocAligned</a></span><span class=cB0>(ETHERNET_FRAME_SIZE * PCNET_TX_BUFF_COUNT, 16, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l293"></span><span class=cB5>Fs</a></span><span class=cB0>-&gt;code_heap);
<a name="l276"></a>  </span><span class=cB2>//Shrine does a check and returns -1 here, if the end of either buffer exceeds 0x100000000</span><span class=cB0>
<a name="l277"></a>  CPCNetDescriptorEntry *entry = pcnet.rx_de_buffer;
<a name="l278"></a>  </span><span class=cB1>for</span><span class=cB0> (de_index = 0; de_index &lt; PCNET_RX_BUFF_COUNT; de_index++)
<a name="l279"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l280"></a>    PCNetDescriptorEntryInit(&amp;entry[de_index],
<a name="l281"></a>                             pcnet.rx_buffer_addr_phys + de_index * ETHERNET_FRAME_SIZE,
<a name="l282"></a>                             <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l22"></span><span class=cB3>TRUE</a></span><span class=cB0>); </span><span class=cB2>// TRUE for is_rx.</span><span class=cB0>
<a name="l283"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l284"></a>  entry = pcnet.tx_de_buffer;
<a name="l285"></a>  </span><span class=cB1>for</span><span class=cB0> (de_index = 0; de_index &lt; PCNET_TX_BUFF_COUNT; de_index++)
<a name="l286"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l287"></a>    PCNetDescriptorEntryInit(&amp;entry[de_index],
<a name="l288"></a>                             pcnet.tx_buffer_addr_phys + de_index * ETHERNET_FRAME_SIZE,
<a name="l289"></a>                             <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l23"></span><span class=cB3>FALSE</a></span><span class=cB0>); </span><span class=cB2>// FALSE for is_rx.</span><span class=cB0>
<a name="l290"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l291"></a>}
<a name="l292"></a>
<a name="l293"></a></span><span class=cB2>/*</span><span class=cB0>
<a name="l294"></a></span><span class=cB2>U0 PCNetDirectInit()</span><span class=cB0>
<a name="l295"></a></span><span class=cB2>{/* AMD PCNet datasheet p. 1-1021</span><span class=cB0>
<a name="l296"></a></span><span class=cB2>    Instead of setting up initialization block,</span><span class=cB0>
<a name="l297"></a></span><span class=cB2>    direct writes to the necessary CSRs can be</span><span class=cB0>
<a name="l298"></a></span><span class=cB2>    used to manually initialize the PCNet card. */</span><span class=cB0>
<a name="l299"></a>
<a name="l300"></a></span><span class=cB2>/*  AMD PCNet datasheet p.1-991</span><span class=cB0>
<a name="l301"></a></span><span class=cB2>    If Logical Address Filter is set as</span><span class=cB0>
<a name="l302"></a></span><span class=cB2>    all 0, all incoming logical addresses</span><span class=cB0>
<a name="l303"></a></span><span class=cB2>    are rejected. Disables multicast. */</span><span class=cB0>
<a name="l304"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_LADRF0, 0);</span><span class=cB0>
<a name="l305"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_LADRF1, 0);</span><span class=cB0>
<a name="l306"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_LADRF2, 0);</span><span class=cB0>
<a name="l307"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_LADRF3, 0);</span><span class=cB0>
<a name="l308"></a>
<a name="l309"></a></span><span class=cB2>/*  The Physical Address is the MAC.</span><span class=cB0>
<a name="l310"></a></span><span class=cB2>    AMD PCNet datasheet p.1-960, 1-961</span><span class=cB0>
<a name="l311"></a></span><span class=cB2>    The first 16 bits of CSRs 12-14 are</span><span class=cB0>
<a name="l312"></a></span><span class=cB2>    for the Physical Address, the upper bits</span><span class=cB0>
<a name="l313"></a></span><span class=cB2>    are reserved, written 0 read undefined.</span><span class=cB0>
<a name="l314"></a>
<a name="l315"></a></span><span class=cB2>    The OR and bit-shift of 8 allows writing</span><span class=cB0>
<a name="l316"></a></span><span class=cB2>    separate U8 values in the correct locations</span><span class=cB0>
<a name="l317"></a></span><span class=cB2>    of the CSR. */</span><span class=cB0>
<a name="l318"></a></span><span class=cB2>NetLog(&quot;PCNetDirectInit: Write MAC to CSR: 0x%X &quot;, pcnet.mac_address[0] | (pcnet.mac_address[1] &lt;&lt; 8));</span><span class=cB0>
<a name="l319"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_PADR0, pcnet.mac_address[0] | (pcnet.mac_address[1] &lt;&lt; 8));</span><span class=cB0>
<a name="l320"></a></span><span class=cB2>NetLog(&quot;PCNetDirectInit: Write MAC to CSR: 0x%X &quot;, pcnet.mac_address[2] | (pcnet.mac_address[3] &lt;&lt; 8));</span><span class=cB0>
<a name="l321"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_PADR1, pcnet.mac_address[2] | (pcnet.mac_address[3] &lt;&lt; 8));</span><span class=cB0>
<a name="l322"></a></span><span class=cB2>NetLog(&quot;PCNetDirectInit: Write MAC to CSR: 0x%X &quot;, pcnet.mac_address[4] | (pcnet.mac_address[5] &lt;&lt; 8));</span><span class=cB0>
<a name="l323"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_PADR2, pcnet.mac_address[4] | (pcnet.mac_address[5] &lt;&lt; 8));</span><span class=cB0>
<a name="l324"></a>
<a name="l325"></a></span><span class=cB2>/*  AMD PCNet datasheet p.1-961, 1-962, 1-963</span><span class=cB0>
<a name="l326"></a></span><span class=cB2>    Refer to datasheet for specifics.</span><span class=cB0>
<a name="l327"></a></span><span class=cB2>    Most relevant, when setting Mode to 0,</span><span class=cB0>
<a name="l328"></a></span><span class=cB2>    promiscuous mode is is disabled, TX and</span><span class=cB0>
<a name="l329"></a></span><span class=cB2>    RX enabled, enable RX broadcast and unicast. */</span><span class=cB0>
<a name="l330"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_MODE, 0);</span><span class=cB0>
<a name="l331"></a>
<a name="l332"></a></span><span class=cB2>/*  AMD PCNet datasheet p.1-964</span><span class=cB0>
<a name="l333"></a></span><span class=cB2>    CSR 24 and 25 need to be filled</span><span class=cB0>
<a name="l334"></a></span><span class=cB2>    with the lower and upper 16 bits,</span><span class=cB0>
<a name="l335"></a></span><span class=cB2>    respectively, of the address of</span><span class=cB0>
<a name="l336"></a></span><span class=cB2>    the RX packet ring. Likewise for</span><span class=cB0>
<a name="l337"></a></span><span class=cB2>    CSR 30 and 31 for the TX packet ring.</span><span class=cB0>
<a name="l338"></a>
<a name="l339"></a></span><span class=cB2>    0xFFFF AND on address will leave</span><span class=cB0>
<a name="l340"></a></span><span class=cB2>    only lower 16 bits remaining.</span><span class=cB0>
<a name="l341"></a>
<a name="l342"></a></span><span class=cB2>    Bitshift right of 16 will replace</span><span class=cB0>
<a name="l343"></a></span><span class=cB2>    first 16 bits  with upper 16 bits,</span><span class=cB0>
<a name="l344"></a></span><span class=cB2>    remaining bits cleared.*/</span><span class=cB0>
<a name="l345"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_BADRL, pcnet.rx_buffer_addr_phys &amp; 0xFFFF);</span><span class=cB0>
<a name="l346"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_BADRU, pcnet.rx_buffer_addr_phys &gt;&gt; 16);</span><span class=cB0>
<a name="l347"></a>
<a name="l348"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_BADTL, pcnet.tx_buffer_addr_phys &amp; 0xFFFF);</span><span class=cB0>
<a name="l349"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_BADTU, pcnet.tx_buffer_addr_phys &gt;&gt; 16);</span><span class=cB0>
<a name="l350"></a>
<a name="l351"></a></span><span class=cB2>/*  AMD PCNet datasheet p. 1-967</span><span class=cB0>
<a name="l352"></a></span><span class=cB2>    Dft value at hardware init is</span><span class=cB0>
<a name="l353"></a></span><span class=cB2>    all 0. Standard init block process</span><span class=cB0>
<a name="l354"></a></span><span class=cB2>    sets this, but if doing directly</span><span class=cB0>
<a name="l355"></a></span><span class=cB2>    it is imperative to manually set it 0. */</span><span class=cB0>
<a name="l356"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_POLLINT, 0);</span><span class=cB0>
<a name="l357"></a>
<a name="l358"></a></span><span class=cB2>/*  AMD PCNet datasheet p. 1-970</span><span class=cB0>
<a name="l359"></a></span><span class=cB2>    Receive and Transmit Ring Length CSRs</span><span class=cB0>
<a name="l360"></a></span><span class=cB2>    bits 0-15 need to be set as the 2s complement</span><span class=cB0>
<a name="l361"></a></span><span class=cB2>    of the ring length. The AND with 0xFFFF clears</span><span class=cB0>
<a name="l362"></a></span><span class=cB2>    the upper Reserved bits, which are to be written</span><span class=cB0>
<a name="l363"></a></span><span class=cB2>    as zeroes read undefined. */</span><span class=cB0>
<a name="l364"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_RXRINGLEN, -PCNET_RX_BUFF_COUNT &amp; 0xFFFF);</span><span class=cB0>
<a name="l365"></a></span><span class=cB2>PCNetCSRWrite(PCNET_CSR_TXRINGLEN, -PCNET_TX_BUFF_COUNT &amp; 0xFFFF);</span><span class=cB0>
<a name="l366"></a></span><span class=cB2>}</span><span class=cB0>
<a name="l367"></a></span><span class=cB2>*/</span><span class=cB0>
<a name="l368"></a>
<a name="l369"></a></span><span class=cB1>U8</span><span class=cB0> *PCNetInitBlockSetup()
<a name="l370"></a>{
<a name="l371"></a>  </span><span class=cB1>U8</span><span class=cB0>                    *setup   = <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l466"></span><span class=cB5>CAllocAligned</a></span><span class=cB0>(</span><span class=cB1>sizeof</span><span class=cB7>(</span><span class=cB0>CPCNetBufferSetup</span><span class=cB7>)</span><span class=cB0>, 16, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l293"></span><span class=cB5>Fs</a></span><span class=cB0>-&gt;code_heap);
<a name="l372"></a>  CPCNetBufferSetup *u_setup = setup + <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias;
<a name="l373"></a>  </span><span class=cB9>U32</span><span class=cB0>                    p_setup;
<a name="l374"></a>  u_setup-&gt;mode     = 0;
<a name="l375"></a>  u_setup-&gt;rlen     = 6 &lt;&lt; 4;
<a name="l376"></a>  u_setup-&gt;tlen     = 6 &lt;&lt; 4;
<a name="l377"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l172"></span><span class=cB5>MemCpy</a></span><span class=cB0>(u_setup-&gt;mac, pcnet.mac_address, 6);
<a name="l378"></a>  u_setup-&gt;reserved = 0;
<a name="l379"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l176"></span><span class=cB5>MemSet</a></span><span class=cB0>(u_setup-&gt;ladr, 0, 8);
<a name="l380"></a>  u_setup-&gt;rxbuf        = pcnet.rx_de_buffer_phys;
<a name="l381"></a>  u_setup-&gt;txbuf        = pcnet.tx_de_buffer_phys;
<a name="l382"></a>  p_setup = setup;
<a name="l383"></a>  PCNetCSRWrite(1, p_setup &amp; 0xFFFF);
<a name="l384"></a>  PCNetCSRWrite(2, p_setup &gt;&gt; 16);
<a name="l385"></a>  </span><span class=cB1>return</span><span class=cB0> setup;
<a name="l386"></a>}
<a name="l387"></a>
<a name="l388"></a></span><span class=cB1>U0</span><span class=cB0> PCNetInterruptCSRSet()
<a name="l389"></a>{
<a name="l390"></a>  </span><span class=cB2>/* AMD PCNet datasheet p.1-952, 1-953, 1-954, 1-955, 1-956, 1-957</span><span class=cB0>
<a name="l391"></a></span><span class=cB2>  Refer to datasheet for specifics on the Interrupt Masks.</span><span class=cB0>
<a name="l392"></a></span><span class=cB2>  Most of these, when set 0, allow interrupts to be set in CSR0.</span><span class=cB0>
<a name="l393"></a></span><span class=cB2>  We set Big-Endian disabled, RX interrupts</span><span class=cB0>
<a name="l394"></a></span><span class=cB2>  enabled, Init Done interrupt disabled, and TX interrupt</span><span class=cB0>
<a name="l395"></a></span><span class=cB2>  disabled. */</span><span class=cB0>
<a name="l396"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_INTERRUPTS);
<a name="l397"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l18"></span><span class=cB5>Btr</a></span><span class=cB0>(&amp;csr, PCNET_INT_BSWP);
<a name="l398"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l18"></span><span class=cB5>Btr</a></span><span class=cB0>(&amp;csr, PCNET_INT_RINTM);
<a name="l399"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_INT_IDONM);
<a name="l400"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_INT_TINTM);
<a name="l401"></a>  PCNetCSRWrite(PCNET_CSR_INTERRUPTS, csr);
<a name="l402"></a>}
<a name="l403"></a>
<a name="l404"></a></span><span class=cB1>U0</span><span class=cB0> PCNetTXAutoPadEnable()
<a name="l405"></a>{
<a name="l406"></a>  </span><span class=cB2>/* AMD PCNet datasheet p.1-958</span><span class=cB0>
<a name="l407"></a></span><span class=cB2>  Setting bit 11 (Auto Pad Transmit) allows</span><span class=cB0>
<a name="l408"></a></span><span class=cB2>  shoft transmit frames to be automatically</span><span class=cB0>
<a name="l409"></a></span><span class=cB2>  extended to 64 bytes. */</span><span class=cB0>
<a name="l410"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_FEATURECTRL);
<a name="l411"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_FEATURE_APADXMT);
<a name="l412"></a>  PCNetCSRWrite(PCNET_CSR_FEATURECTRL, csr);
<a name="l413"></a>}
<a name="l414"></a>
<a name="l415"></a></span><span class=cB1>U0</span><span class=cB0> PCNetCfgModeExit()
<a name="l416"></a>{
<a name="l417"></a>  </span><span class=cB2>/* AMD PCNet datasheet p.1-954</span><span class=cB0>
<a name="l418"></a></span><span class=cB2>  PCNet controller can be started</span><span class=cB0>
<a name="l419"></a></span><span class=cB2>  after configuring by ensuring INIT</span><span class=cB0>
<a name="l420"></a></span><span class=cB2>  and STOP are cleared and START bit</span><span class=cB0>
<a name="l421"></a></span><span class=cB2>  is set, in Status and Control Register</span><span class=cB0>
<a name="l422"></a></span><span class=cB2>  (CSR0). */</span><span class=cB0>
<a name="l423"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l424"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l18"></span><span class=cB5>Btr</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_INIT);
<a name="l425"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l18"></span><span class=cB5>Btr</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_STOP);
<a name="l426"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_IENA);
<a name="l427"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_STRT);
<a name="l428"></a>  PCNetCSRWrite(PCNET_CSR_CTRLSTATUS, csr);
<a name="l429"></a>}
<a name="l430"></a>
<a name="l431"></a></span><span class=cB1>U0</span><span class=cB0> PCNetUploadCfg()
<a name="l432"></a>{
<a name="l433"></a>  </span><span class=cB2>/* Upload new config and wait for card to acknowlege */</span><span class=cB0>
<a name="l434"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = 0;
<a name="l435"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_INIT);
<a name="l436"></a>  PCNetCSRWrite(PCNET_CSR_CTRLSTATUS, csr);
<a name="l437"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l18"></span><span class=cB5>Btr</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_IDON);
<a name="l438"></a>  </span><span class=cB1>while</span><span class=cB0> (!<a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_IDON</span><span class=cB7>)</span><span class=cB0>)
<a name="l439"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l440"></a>    <a href="http://tinkeros.github.io/WbGit/Kernel/Sched.html#l288"></span><span class=cB5>Yield</a></span><span class=cB0>;
<a name="l441"></a>    csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l442"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l443"></a>}
<a name="l444"></a>
<a name="l445"></a>
<a name="l446"></a></span><span class=cB9>I64</span><span class=cB0> PCNetDriverOwns(CPCNetDescriptorEntry* entry)
<a name="l447"></a>{
<a name="l448"></a>  </span><span class=cB2>/* Returns whether the value of the OWN bit of the</span><span class=cB0>
<a name="l449"></a></span><span class=cB2>  Descriptor Entry is zero. If 0, driver owns,</span><span class=cB0>
<a name="l450"></a></span><span class=cB2>  if 1, PCNet card owns it. */</span><span class=cB0>
<a name="l451"></a>  </span><span class=cB1>return</span><span class=cB0> !<a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l118"></span><span class=cB5>PCIBt</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_OWN);
<a name="l452"></a>}
<a name="l453"></a>
<a name="l454"></a></span><span class=cB9>I64</span><span class=cB0> PCNetTransmitPacketAllocate(</span><span class=cB1>U8</span><span class=cB0> **packet_buffer_out, </span><span class=cB9>I64</span><span class=cB0> length)
<a name="l455"></a>{
<a name="l456"></a>  </span><span class=cB2>/* Transmits the packet at the current TX DE index. The packet_buffer_out</span><span class=cB0>
<a name="l457"></a></span><span class=cB2>  is a pointer, since we modify its value, ending with returning the</span><span class=cB0>
<a name="l458"></a></span><span class=cB2>  index of the DE we just processed. Length is validated to fit in BCNT.</span><span class=cB0>
<a name="l459"></a></span><span class=cB2>  The increment of the current TX DE index is done by assigning it the</span><span class=cB0>
<a name="l460"></a></span><span class=cB2>  value of incrementing it AND the max DE index-1. This will increment it</span><span class=cB0>
<a name="l461"></a></span><span class=cB2>  as well as wrap back to 0 if we hit the max DE index. */</span><span class=cB0>
<a name="l462"></a>  </span><span class=cB9>U16</span><span class=cB0> buffer_byte_cnt;
<a name="l463"></a>  </span><span class=cB9>I64</span><span class=cB0> de_index = pcnet.current_tx_de_index;
<a name="l464"></a>  </span><span class=cB1>if</span><span class=cB0> (length &gt; 0xFFF)
<a name="l465"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l466"></a>    </span><span class=cB2>// Max packet length must fit into BCNT 12-bit register.</span><span class=cB0>
<a name="l467"></a>    NetErr(</span><span class=cB6>&quot;PCNET ALLOCATE TX PACKET: Invalid TX Packet Length&quot;</span><span class=cB0>);
<a name="l468"></a>    <a href="http://tinkeros.github.io/WbGit/Kernel/KExcept.html#l85"></span><span class=cB5>throw</a></span><span class=cB0>(</span><span class=cB6>'PCNet'</span><span class=cB0>);
<a name="l469"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l470"></a>  CPCNetDescriptorEntry *entry = &amp;pcnet.tx_de_buffer[de_index * </span><span class=cB1>sizeof</span><span class=cB0>(CPCNetDescriptorEntry)];
<a name="l471"></a>  </span><span class=cB1>if</span><span class=cB0> (!PCNetDriverOwns</span><span class=cB7>(</span><span class=cB0>entry</span><span class=cB7>)</span><span class=cB0>)
<a name="l472"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l473"></a>    NetErr(</span><span class=cB6>&quot;PCNET ALLOCATE TX PACKET: TX FIFO Full&quot;</span><span class=cB0>);
<a name="l474"></a>    </span><span class=cB1>return</span><span class=cB0> -1; </span><span class=cB2>// Positive value expected. Functions calling this must factor this in.</span><span class=cB0>
<a name="l475"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l476"></a>  </span><span class=cB1>else</span><span class=cB0>
<a name="l477"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l478"></a>    NetLog(</span><span class=cB6>&quot;PCNET ALLOCATE TX PACKET: Driver owns TX DE at index %d.&quot;</span><span class=cB0>, de_index);
<a name="l479"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l480"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l136"></span><span class=cB5>PCIBts</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_STP);
<a name="l481"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l136"></span><span class=cB5>PCIBts</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_ENP);
<a name="l482"></a>  </span><span class=cB2>/*</span><span class=cB0>    </span><span class=cB2>AMD PCNet datasheet p.1-991.</span><span class=cB0>
<a name="l483"></a></span><span class=cB2>    BCNT is the usable buffer length, expressed as first</span><span class=cB0>
<a name="l484"></a></span><span class=cB2>    12 bits of 2s-complement of desired length.</span><span class=cB0>
<a name="l485"></a></span><span class=cB2>    Bits 0-11 of a DE are for the buffer byte cnt (BCNT),</span><span class=cB0>
<a name="l486"></a></span><span class=cB2>    and bits 12-15 of a DE must be written all ones (ONES) */</span><span class=cB0>
<a name="l487"></a>  buffer_byte_cnt = -length;            </span><span class=cB2>// Sets up as 2s complement of the desired length.</span><span class=cB0>
<a name="l488"></a>  buffer_byte_cnt &amp;= 0x0FFF;            </span><span class=cB2>// Masks 0 over everything except bits 0-11.</span><span class=cB0>
<a name="l489"></a>  entry-&gt;status1 &amp;= 0xFFFFF000;         </span><span class=cB2>// Clear first 12 bits and retain other bits in DE TMD1.</span><span class=cB0>
<a name="l490"></a>  entry-&gt;status1 |= buffer_byte_cnt;    </span><span class=cB2>// Sets BCNT reg (first 12 bits) in DE TMD1.</span><span class=cB0>
<a name="l491"></a>  entry-&gt;status1 |= 0xF000;             </span><span class=cB2>// Sets bits 12-15 (ONES) in DE TMD1 as all ones.</span><span class=cB0>
<a name="l492"></a>  pcnet.current_tx_de_index = (pcnet.current_tx_de_index + 1) &amp; (PCNET_TX_BUFF_COUNT - 1);
<a name="l493"></a>  *packet_buffer_out = pcnet.tx_buffer_addr_phys + de_index * ETHERNET_FRAME_SIZE;
<a name="l494"></a>  NetLog(</span><span class=cB6>&quot;PCNET ALLOCATE TX PACKET: de_index: %X.&quot;</span><span class=cB0>, de_index);
<a name="l495"></a>  </span><span class=cB1>return</span><span class=cB0> de_index;
<a name="l496"></a>}
<a name="l497"></a>
<a name="l498"></a></span><span class=cB1>U0</span><span class=cB0> PCNetTransmitPacketFinish(</span><span class=cB9>I64</span><span class=cB0> de_index)
<a name="l499"></a>{
<a name="l500"></a>  </span><span class=cB2>/* Release ownership of the packet to the PCNet card</span><span class=cB0>
<a name="l501"></a></span><span class=cB2>  by setting the OWN bit to 1. */</span><span class=cB0>
<a name="l502"></a>  CPCNetDescriptorEntry *entry = &amp;pcnet.tx_de_buffer[de_index * </span><span class=cB1>sizeof</span><span class=cB0>(CPCNetDescriptorEntry)];
<a name="l503"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l136"></span><span class=cB5>PCIBts</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_OWN);
<a name="l504"></a>  NetLog(</span><span class=cB6>&quot;PCNET FINISH TX PACKET: TX DE index: %X, OWN bit of entry at entry: %b.&quot;</span><span class=cB0>,
<a name="l505"></a>         de_index, <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l118"></span><span class=cB5>PCIBt</a></span><span class=cB7>(</span><span class=cB0>&amp;entry-&gt;status1, PCNET_DESCRIPTORf_OWN</span><span class=cB7>)</span><span class=cB0>);
<a name="l506"></a>}
<a name="l507"></a>
<a name="l508"></a></span><span class=cB1>U0</span><span class=cB0> EthernetFrameFinish(</span><span class=cB9>I64</span><span class=cB0> de_index)
<a name="l509"></a>{</span><span class=cB2>//Alias for driver Finish TX function.</span><span class=cB0>
<a name="l510"></a>  PCNetTransmitPacketFinish(de_index);
<a name="l511"></a>}
<a name="l512"></a>
<a name="l513"></a></span><span class=cB9>I64</span><span class=cB0> PCNetPacketReceive(</span><span class=cB1>U8</span><span class=cB0> **packet_buffer_out, </span><span class=cB9>U16</span><span class=cB0> *packet_length_out)
<a name="l514"></a>{
<a name="l515"></a>  </span><span class=cB2>/* Receives the packet at the current RX DE index. Parameters</span><span class=cB0>
<a name="l516"></a></span><span class=cB2>  are both pointers, since we modify the value at the packet_buffer_out,</span><span class=cB0>
<a name="l517"></a></span><span class=cB2>  and at the packet_length, ending with returning the index of the DE</span><span class=cB0>
<a name="l518"></a></span><span class=cB2>  we just processed.</span><span class=cB0>
<a name="l519"></a></span><span class=cB2>  The MCNT is stored at the first two bytes of the RMD2. We AND with</span><span class=cB0>
<a name="l520"></a></span><span class=cB2>  0xFFFF to only take in those first two bytes: that is the packet_length.</span><span class=cB0>
<a name="l521"></a></span><span class=cB2>  The increment of the current RX DE index is done by assigning it the</span><span class=cB0>
<a name="l522"></a></span><span class=cB2>  value of incrementing it AND the max DE index-1. This will increment it</span><span class=cB0>
<a name="l523"></a></span><span class=cB2>  as well as wrap back to 0 if we hit the max DE index. */</span><span class=cB0>
<a name="l524"></a>  </span><span class=cB9>I64</span><span class=cB0> de_index = pcnet.current_rx_de_index;
<a name="l525"></a>  </span><span class=cB9>U16</span><span class=cB0> packet_length;
<a name="l526"></a>  NetLog(</span><span class=cB6>&quot;PCNET RECEIVE PACKET: Output buffer ptr, output length ptr: %X, %X &quot;</span><span class=cB0>, packet_buffer_out, packet_length_out);
<a name="l527"></a>  CPCNetDescriptorEntry *entry = &amp;pcnet.rx_de_buffer[de_index * </span><span class=cB1>sizeof</span><span class=cB0>(CPCNetDescriptorEntry)];
<a name="l528"></a>  packet_length = entry-&gt;status2 &amp; 0xFFFF;
<a name="l529"></a>  NetDbg(</span><span class=cB6>&quot;PCNET RECEIVE PACKET: de_index = 0x%0X&quot;</span><span class=cB0>, de_index);
<a name="l530"></a>  pcnet.current_rx_de_index = (pcnet.current_rx_de_index + 1) &amp; (PCNET_RX_BUFF_COUNT - 1);
<a name="l531"></a>  NetDbg(</span><span class=cB6>&quot;PCNET RECEIVE PACKET: de_index incremented = 0x%0X&quot;</span><span class=cB0>, pcnet.current_rx_de_index);
<a name="l532"></a>  *packet_buffer_out = pcnet.rx_buffer_addr_phys + de_index * ETHERNET_FRAME_SIZE;
<a name="l533"></a>  *packet_length_out = packet_length;
<a name="l534"></a>  </span><span class=cB1>return</span><span class=cB0> de_index;
<a name="l535"></a>}
<a name="l536"></a>
<a name="l537"></a></span><span class=cB1>U0</span><span class=cB0> PCNetReceivePacketRelease(</span><span class=cB9>I64</span><span class=cB0> de_index)
<a name="l538"></a>{
<a name="l539"></a>  </span><span class=cB2>/* Release ownership of the packet to the PCNet card</span><span class=cB0>
<a name="l540"></a></span><span class=cB2>  by setting the OWN bit to 1. */</span><span class=cB0>
<a name="l541"></a>  CPCNetDescriptorEntry *entry = &amp;pcnet.rx_de_buffer[de_index * </span><span class=cB1>sizeof</span><span class=cB0>(CPCNetDescriptorEntry)];
<a name="l542"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l136"></span><span class=cB5>PCIBts</a></span><span class=cB0>(&amp;entry-&gt;status1, PCNET_DESCRIPTORf_OWN);
<a name="l543"></a>}
<a name="l544"></a>
<a name="l545"></a></span><span class=cB1>interrupt</span><span class=cB0> </span><span class=cB1>U0</span><span class=cB0> PCNetIRQ()
<a name="l546"></a>{</span><span class=cB2>// todo: comments explaining process...maybe reimplement interrupt handling altogether.</span><span class=cB0>
<a name="l547"></a>  </span><span class=cB1>U8</span><span class=cB0> *packet_buffer;
<a name="l548"></a>  </span><span class=cB9>U16</span><span class=cB0> packet_length;
<a name="l549"></a>  </span><span class=cB9>I64</span><span class=cB0> de_index;
<a name="l550"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l551"></a></span><span class=cB2>//  &quot;Interrupt Reason: %X , %b\n&quot;,csr,csr;Dbg;</span><span class=cB0>
<a name="l552"></a>  CPCNetDescriptorEntry *entry = pcnet.rx_de_buffer;
<a name="l553"></a>  </span><span class=cB1>while</span><span class=cB0> (PCNetDriverOwns</span><span class=cB7>(</span><span class=cB0>&amp;entry[pcnet.current_rx_de_index]</span><span class=cB7>)</span><span class=cB0>)
<a name="l554"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l555"></a>    </span><span class=cB1>if</span><span class=cB0> (PCNET_DEBUG_OUTPUT)
<a name="l556"></a>    {
<a name="l557"></a>      NetLog(</span><span class=cB6>&quot;$BG,LTCYAN$$FG,WHITE$&quot;</span><span class=cB0>
<a name="l558"></a>             </span><span class=cB6>&quot;==== PCNET IRQ ====&quot;</span><span class=cB0>
<a name="l559"></a>             </span><span class=cB6>&quot;$BG$$FG$&quot;</span><span class=cB0>);
<a name="l560"></a>      NetLog(</span><span class=cB6>&quot;$BD,CYAN$$FD,WHITE$&quot;</span><span class=cB0>
<a name="l561"></a>             </span><span class=cB6>&quot;PCNET IRQ: Saw owned RX DE index %d.&quot;</span><span class=cB0>, pcnet.current_rx_de_index);
<a name="l562"></a>    }
<a name="l563"></a>    de_index = PCNetPacketReceive(&amp;packet_buffer, &amp;packet_length);
<a name="l564"></a>    </span><span class=cB1>if</span><span class=cB0> (de_index &gt;= 0) </span><span class=cB2>// todo: necessary? check increment logic in PCNetPacketReceive.</span><span class=cB0>
<a name="l565"></a>    {
<a name="l566"></a>      </span><span class=cB1>if</span><span class=cB0> (PCNET_DEBUG_OUTPUT)
<a name="l567"></a>      </span><span class=cB7>{</span><span class=cB0>
<a name="l568"></a>        NetLog(</span><span class=cB6>&quot;PCNET IRQ: Pushing copy into Net Que, releasing receive packet.&quot;</span><span class=cB0>);
<a name="l569"></a>      </span><span class=cB7>}</span><span class=cB0>
<a name="l570"></a>      </span><span class=cB2>// uncached read</span><span class=cB0>
<a name="l571"></a>      NetQuePush(packet_buffer + <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias, packet_length);
<a name="l572"></a>      PCNetReceivePacketRelease(de_index);
<a name="l573"></a>    }
<a name="l574"></a>    <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_RINT);
<a name="l575"></a>    PCNetCSRWrite(PCNET_CSR_CTRLSTATUS, csr);
<a name="l576"></a>    </span><span class=cB1>if</span><span class=cB0> (PCNET_DEBUG_OUTPUT)
<a name="l577"></a>    {
<a name="l578"></a>      NetLog(</span><span class=cB6>&quot;PCNET IRQ: Exiting.\n&quot;</span><span class=cB0>
<a name="l579"></a>             </span><span class=cB6>&quot;$BD,WHITE$$FD,LTGRAY$&quot;</span><span class=cB0>
<a name="l580"></a>             </span><span class=cB6>&quot;$BG,LTCYAN$$FG,WHITE$&quot;</span><span class=cB0>
<a name="l581"></a>             </span><span class=cB6>&quot;===================&quot;</span><span class=cB0>
<a name="l582"></a>             </span><span class=cB6>&quot;$BG$$FG$&quot;</span><span class=cB0>);
<a name="l583"></a>    }
<a name="l584"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l585"></a>  *(<a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias + <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l613"></span><span class=cB3>LAPIC_EOI</a></span><span class=cB0>)(</span><span class=cB9>U32</span><span class=cB0>*) = 0;
<a name="l586"></a>}
<a name="l587"></a>
<a name="l588"></a></span><span class=cB1>U0</span><span class=cB0> PCIInterruptsReroute(</span><span class=cB9>I64</span><span class=cB0> base)
<a name="l589"></a>{</span><span class=cB2>// todo: comments explaining process, maybe better var names</span><span class=cB0>
<a name="l590"></a>  </span><span class=cB9>I64</span><span class=cB0>    i;
<a name="l591"></a>  </span><span class=cB1>U8</span><span class=cB0>    *da = <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias + <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l638"></span><span class=cB3>IOAPIC_REG</a></span><span class=cB0>;
<a name="l592"></a>  </span><span class=cB9>U32</span><span class=cB0> *_d = <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias + <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l639"></span><span class=cB3>IOAPIC_DATA</a></span><span class=cB0>;
<a name="l593"></a>  </span><span class=cB1>for</span><span class=cB0> (i = 0; i &lt; 4; i++)
<a name="l594"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l595"></a>    *da = <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l644"></span><span class=cB3>IOREDTAB</a></span><span class=cB0> + i * 2 + 1;
<a name="l596"></a>    *_d = <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.mp_apic_ids[INT_DEST_CPU] &lt;&lt; 24;
<a name="l597"></a>    *da = <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l644"></span><span class=cB3>IOREDTAB</a></span><span class=cB0> + i * 2;
<a name="l598"></a>    *_d = 0x4000 + base + i;
<a name="l599"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l600"></a>}
<a name="l601"></a>
<a name="l602"></a></span><span class=cB1>U0</span><span class=cB0> PCNetInterruptsSetup()
<a name="l603"></a>{</span><span class=cB2>// todo: comments explaining process</span><span class=cB0>
<a name="l604"></a>  </span><span class=cB9>I64</span><span class=cB0> i;
<a name="l605"></a>  </span><span class=cB1>for</span><span class=cB0> (i = 0; i &lt; 4; i++)
<a name="l606"></a>    <a href="http://tinkeros.github.io/WbGit/Kernel/KInts.html#l109"></span><span class=cB5>IntEntrySet</a></span><span class=cB0>(0x40+i, &amp;PCNetIRQ);
<a name="l607"></a>  <a href="http://tinkeros.github.io/WbGit/Adam/Device/Comm.html#l238"></span><span class=cB5>PciRerouteInterrupts</a></span><span class=cB0>(0x40);
<a name="l608"></a>}
<a name="l609"></a>
<a name="l610"></a></span><span class=cB1>U0</span><span class=cB0> PCNetInit()
<a name="l611"></a>{
<a name="l612"></a>  </span><span class=cB1>U8</span><span class=cB0> *setup; </span><span class=cB2>// PCNetInitBlockSetup</span><span class=cB0>
<a name="l613"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l176"></span><span class=cB5>MemSet</a></span><span class=cB0>(&amp;pcnet, 0, </span><span class=cB1>sizeof</span><span class=cB7>(</span><span class=cB0>CPCNet</span><span class=cB7>)</span><span class=cB0>); </span><span class=cB2>// pcnet global var will hold member data the driver uses often.</span><span class=cB0>
<a name="l614"></a>  pcnet.pci = &amp;net_driver_pci;
<a name="l615"></a>  </span><span class=cB1>if</span><span class=cB0> (!pcnet.pci)
<a name="l616"></a>    </span><span class=cB1>return</span><span class=cB0>; </span><span class=cB2>// if we don't find the card, quit.</span><span class=cB0>
<a name="l617"></a>  </span><span class=cB2>/*</span><span class=cB0>    </span><span class=cB2>Clear command register of PCNet</span><span class=cB0>
<a name="l618"></a></span><span class=cB2>    PCI device, set IO Enable and Bus</span><span class=cB0>
<a name="l619"></a></span><span class=cB2>    Master Enable bits of the register. */</span><span class=cB0>
<a name="l620"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/PCI.html#l74"></span><span class=cB5>PCIWriteU16</a></span><span class=cB0>(pcnet.pci-&gt;bus,
<a name="l621"></a>              pcnet.pci-&gt;<a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>,
<a name="l622"></a>              pcnet.pci-&gt;fun,
<a name="l623"></a>              <a href="http://tinkeros.github.io/WbGit/Kernel/KernelA.html#l296"></span><span class=cB3>PCIR_COMMAND</a></span><span class=cB0>,
<a name="l624"></a>              PCNET_CMDF_IOEN | PCNET_CMDF_BMEN);
<a name="l625"></a>  PCNetRst;
<a name="l626"></a>  PCNet32BitModeEnable;
<a name="l627"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l628"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT START: what is INIT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_INIT</span><span class=cB7>)</span><span class=cB0>);
<a name="l629"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT START: what is STRT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STRT</span><span class=cB7>)</span><span class=cB0>);
<a name="l630"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT START: what is STOP ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STOP</span><span class=cB7>)</span><span class=cB0>);
<a name="l631"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT START: what is RINT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_RINT</span><span class=cB7>)</span><span class=cB0>);
<a name="l632"></a>  PCNetSWStyleSet;
<a name="l633"></a>  PCNetMACGet;
<a name="l634"></a></span><span class=cB2>//  OSDev has code ensuring auto selected connection...</span><span class=cB0>
<a name="l635"></a>  PCNetBuffersAllocate;
<a name="l636"></a></span><span class=cB2>//  PCNetDirectInit;</span><span class=cB0>
<a name="l637"></a>  setup = PCNetInitBlockSetup();
<a name="l638"></a>  PCNetInterruptCSRSet;
<a name="l639"></a>  PCNetTXAutoPadEnable;
<a name="l640"></a></span><span class=cB2>// Reg 2 Miscellaneous Configuration bits ASEL (this register should default to 2)</span><span class=cB0>
<a name="l641"></a>  </span><span class=cB9>U32</span><span class=cB0> bcr2=PCNetBCRRead(2);
<a name="l642"></a>  bcr2 |= 2;
<a name="l643"></a>  PCNetBCRWrite(2,bcr2);
<a name="l644"></a></span><span class=cB2>// Reg 9 ull-Duplex Control. (DEFAULT= 0000) Set full duplex</span><span class=cB0>
<a name="l645"></a>  bcr2 = PCNetBCRRead(9) &amp; ~3;
<a name="l646"></a>  bcr2 |= 3; </span><span class=cB2>// full duplex enable, aui full duplex</span><span class=cB0>
<a name="l647"></a>  PCNetBCRWrite(9,bcr2);
<a name="l648"></a>  </span><span class=cB2>/*</span><span class=cB0>
<a name="l649"></a></span><span class=cB2>  // Reg 32 - MII Status and Control (DEFAULT = 0400) - Enable auto negotiate</span><span class=cB0>
<a name="l650"></a></span><span class=cB2>    PCNetCSRWrite(32,PCNetCSRRead(32)|0x0080);</span><span class=cB0>
<a name="l651"></a></span><span class=cB2>    bcr2=PCNetCSRRead(32) &amp; ~0x98;</span><span class=cB0>
<a name="l652"></a></span><span class=cB2>    bcr2 |= 0x20;  // XPHYANE</span><span class=cB0>
<a name="l653"></a></span><span class=cB2>    PCNetCSRWrite(32,bcr2);</span><span class=cB0>
<a name="l654"></a></span><span class=cB2>  */</span><span class=cB0>
<a name="l655"></a>  PCNetUploadCfg;
<a name="l656"></a>  csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l657"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT UPLOAD: what is INIT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_INIT</span><span class=cB7>)</span><span class=cB0>);
<a name="l658"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT UPLOAD: what is STRT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STRT</span><span class=cB7>)</span><span class=cB0>);
<a name="l659"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT UPLOAD: what is STOP ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STOP</span><span class=cB7>)</span><span class=cB0>);
<a name="l660"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT UPLOAD: what is RINT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_RINT</span><span class=cB7>)</span><span class=cB0>);
<a name="l661"></a>  PCNetCfgModeExit;
<a name="l662"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KMisc.html#l137"></span><span class=cB5>Sleep</a></span><span class=cB0>(100); </span><span class=cB2>//? necessary?</span><span class=cB0>
<a name="l663"></a>  csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l664"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is INIT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_INIT</span><span class=cB7>)</span><span class=cB0>);
<a name="l665"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is STRT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STRT</span><span class=cB7>)</span><span class=cB0>);
<a name="l666"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is STOP ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_STOP</span><span class=cB7>)</span><span class=cB0>);
<a name="l667"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is RINT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_RINT</span><span class=cB7>)</span><span class=cB0>);
<a name="l668"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is TXON ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, 4</span><span class=cB7>)</span><span class=cB0>);
<a name="l669"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is RXON ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, 5</span><span class=cB7>)</span><span class=cB0>);
<a name="l670"></a>  csr =  PCNetCSRRead(PCNET_CSR_POLLINT);
<a name="l671"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: what is POLLINT ?: %d&quot;</span><span class=cB0>, <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l14"></span><span class=cB5>Bt</a></span><span class=cB7>(</span><span class=cB0>&amp;csr, PCNET_CTRL_RINT</span><span class=cB7>)</span><span class=cB0>);
<a name="l672"></a>  NetLog(</span><span class=cB6>&quot;PCNET INIT END: Redirecting interrupts.&quot;</span><span class=cB0>);
<a name="l673"></a>  PCNetInterruptsSetup;
<a name="l674"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/Mem/MAllocFree.html#l415"></span><span class=cB5>Free</a></span><span class=cB0>(setup);
<a name="l675"></a>}
<a name="l676"></a>
<a name="l677"></a></span><span class=cB9>I64</span><span class=cB0> EthernetFrameAllocate(</span><span class=cB1>U8</span><span class=cB0> **packet_buffer_out,
<a name="l678"></a>                          </span><span class=cB1>U8</span><span class=cB0> *source_address,
<a name="l679"></a>                          </span><span class=cB1>U8</span><span class=cB0> *destination_address,
<a name="l680"></a>                          </span><span class=cB9>U16</span><span class=cB0> ethertype,
<a name="l681"></a>                          </span><span class=cB9>I64</span><span class=cB0> packet_length)
<a name="l682"></a>{
<a name="l683"></a>  </span><span class=cB2>/* Allocate an Ethernet Frame for transmit. The source</span><span class=cB0>
<a name="l684"></a></span><span class=cB2>  and destination addresses are copied to the Frame,</span><span class=cB0>
<a name="l685"></a></span><span class=cB2>  as well as the ethertype. The packet_buffer_out</span><span class=cB0>
<a name="l686"></a></span><span class=cB2>  parameter has the value at its pointer set to the</span><span class=cB0>
<a name="l687"></a></span><span class=cB2>  payload of the Ethernet Frame. */</span><span class=cB0>
<a name="l688"></a>  </span><span class=cB1>U8</span><span class=cB0> *ethernet_frame;
<a name="l689"></a>  </span><span class=cB9>I64</span><span class=cB0> de_index;
<a name="l690"></a>  </span><span class=cB2>//need to see if 3 years later VirtualBox supports APAD_XMT!</span><span class=cB0>
<a name="l691"></a>  </span><span class=cB1>if</span><span class=cB0> (packet_length &lt; ETHERNET_MIN_FRAME_SIZE)
<a name="l692"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l693"></a>    NetWarn(</span><span class=cB6>&quot;ETHERNET FRAME ALLOCATE: PCNET APAD XMT TRUNCATE ? ...&quot;</span><span class=cB0>);
<a name="l694"></a>    packet_length = ETHERNET_MIN_FRAME_SIZE;
<a name="l695"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l696"></a>  de_index = PCNetTransmitPacketAllocate(&amp;ethernet_frame, ETHERNET_MAC_HEADER_LENGTH + packet_length);
<a name="l697"></a>  ethernet_frame += <a href="http://tinkeros.github.io/WbGit/Kernel/KGlbls.html#l32"></span><span class=cB6>dev</a></span><span class=cB0>.uncached_alias; </span><span class=cB2>// Mk write uncached</span><span class=cB0>
<a name="l698"></a>  </span><span class=cB1>if</span><span class=cB0> (de_index &lt; 0)
<a name="l699"></a>  </span><span class=cB7>{</span><span class=cB0>
<a name="l700"></a>    NetErr(</span><span class=cB6>&quot;ETHERNET FRAME ALLOCATE: Failure&quot;</span><span class=cB0>);
<a name="l701"></a>    </span><span class=cB1>return</span><span class=cB0> -1; </span><span class=cB2>// Positive value expected. Functions calling this must factor this in.</span><span class=cB0>
<a name="l702"></a>  </span><span class=cB7>}</span><span class=cB0>
<a name="l703"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l176"></span><span class=cB5>MemSet</a></span><span class=cB0>(ethernet_frame, 0, ETHERNET_FRAME_SIZE); </span><span class=cB2>// Clear buffer contents in advance.</span><span class=cB0>
<a name="l704"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l172"></span><span class=cB5>MemCpy</a></span><span class=cB0>(ethernet_frame,                         destination_address, MAC_ADDRESS_LENGTH);
<a name="l705"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l172"></span><span class=cB5>MemCpy</a></span><span class=cB0>(ethernet_frame + MAC_ADDRESS_LENGTH, source_address,     MAC_ADDRESS_LENGTH);
<a name="l706"></a>  ethernet_frame[ETHERNET_ETHERTYPE_OFFSET]     = ethertype &gt;&gt; 8;
<a name="l707"></a>  ethernet_frame[ETHERNET_ETHERTYPE_OFFSET + 1] = ethertype &amp; 0xFF;
<a name="l708"></a>  *packet_buffer_out = ethernet_frame + ETHERNET_MAC_HEADER_LENGTH;
<a name="l709"></a>  </span><span class=cB1>return</span><span class=cB0> de_index;
<a name="l710"></a>}
<a name="l711"></a>
<a name="l712"></a></span><span class=cB1>U8</span><span class=cB0> *EthernetMACGet()
<a name="l713"></a>{
<a name="l714"></a>  </span><span class=cB1>return</span><span class=cB0> pcnet.mac_address;
<a name="l715"></a>}
<a name="l716"></a>
<a name="l717"></a></span><span class=cB1>U0</span><span class=cB0> NetStop()
<a name="l718"></a>{</span><span class=cB2>// Halt network activity by setting STOP bit on Status CSR.</span><span class=cB0>
<a name="l719"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l720"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_STOP);
<a name="l721"></a>  PCNetCSRWrite(PCNET_CSR_CTRLSTATUS, csr);
<a name="l722"></a>}
<a name="l723"></a>
<a name="l724"></a></span><span class=cB1>U0</span><span class=cB0> NetStart()
<a name="l725"></a>{</span><span class=cB2>// Continue network activity. Setting START bit clears STOP/INIT.</span><span class=cB0>
<a name="l726"></a>  </span><span class=cB9>U32</span><span class=cB0> csr = PCNetCSRRead(PCNET_CSR_CTRLSTATUS);
<a name="l727"></a>  <a href="http://tinkeros.github.io/WbGit/Kernel/KernelB.html#l20"></span><span class=cB5>Bts</a></span><span class=cB0>(&amp;csr, PCNET_CTRL_STRT);
<a name="l728"></a>  PCNetCSRWrite(PCNET_CSR_CTRLSTATUS, csr);
<a name="l729"></a>}
<a name="l730"></a>
<a name="l731"></a>PCNetInit;
</span></div></pre></body>
</html>
