
---------- Begin Simulation Statistics ----------
final_tick                                68620490000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 922804                       # Number of bytes of host memory used
host_seconds                                  1640.83                       # Real time elapsed on the host
host_tick_rate                               41820506                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.068620                       # Number of seconds simulated
sim_ticks                                 68620490000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 161516395                       # number of cc regfile reads
system.cpu.cc_regfile_writes                152920280                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 81629764                       # Number of Instructions Simulated
system.cpu.committedInsts::total            181629764                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  170127073                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              333217889                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.372410                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.681262                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.755608                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1239949                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1004621                       # number of floating regfile writes
system.cpu.idleCycles                           41665                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               569650                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10129554                       # Number of branches executed
system.cpu.iew.exec_branches::1              23186555                       # Number of branches executed
system.cpu.iew.exec_branches::total          33316109                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.466448                       # Inst execution rate
system.cpu.iew.exec_refs::0                  26076777                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  40371101                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              66447878                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                 9996887                       # Number of stores executed
system.cpu.iew.exec_stores::1                18416263                       # Number of stores executed
system.cpu.iew.exec_stores::total            28413150                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                52173691                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              39520124                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                527                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             29816540                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           356671301                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           16079890                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           21954838                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       38034728                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            436027                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             338497780                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1682                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4414                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 594027                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  7770                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          11464                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       242006                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         327644                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              246902884                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              211372016                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          458274900                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165543855                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  172579763                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              338123618                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.557113                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.587766                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.571251                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              137552747                       # num instructions producing a value
system.cpu.iew.wb_producers::1              124237191                       # num instructions producing a value
system.cpu.iew.wb_producers::total          261789938                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.206228                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.257494                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                2.463722                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165575191                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   172850745                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               338425936                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                544619718                       # number of integer regfile reads
system.cpu.int_regfile_writes               281155564                       # number of integer regfile writes
system.cpu.ipc::0                            0.728645                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.594791                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.323437                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3675253      2.22%      2.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             129880604     78.30%     80.52% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5569391      3.36%     83.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184156      0.11%     83.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               97679      0.06%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   93      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  865      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  497      0.00%     84.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178123      0.11%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                120      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               8      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16219717      9.78%     93.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9719477      5.86%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           29512      0.02%     99.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         312765      0.19%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              165868283                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           4033439      2.33%      2.33% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             127595936     73.69%     76.02% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               849832      0.49%     76.51% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  6701      0.00%     76.52% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd               16559      0.01%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  728      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu                 7396      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  248      0.00%     76.53% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc               31344      0.02%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  7      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd              11      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     76.55% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt           20473      0.01%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv               1      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult              1      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.56% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             21301189     12.30%     88.86% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            17807743     10.28%     99.15% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead          801235      0.46%     99.61% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite         673344      0.39%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              173146187                       # Type of FU issued
system.cpu.iq.FU_type::total                339014470      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                15208499                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            17621433                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      2053350                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            3758586                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                 85786918                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                107113320                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total            192900238                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.253048                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.315955                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.569003                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu               128830785     66.79%     66.79% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult               13491224      6.99%     73.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                   27173      0.01%     73.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               3148023      1.63%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                   1477      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     75.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  76951      0.04%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    875      0.00%     75.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                151346      0.08%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  101      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     75.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt             63549      0.03%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                1      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     75.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead               11231384      5.82%     81.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite              32802267     17.00%     98.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            861660      0.45%     98.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite          2213418      1.15%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              701895640                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         1188284672                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    336070268                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         376377461                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  356669420                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 339014470                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1881                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        23453300                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           4879491                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1175                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     47646322                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     137199316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.470963                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.749372                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2365160      1.72%      1.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2326869      1.70%      3.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            72130111     52.57%     55.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            49765553     36.27%     92.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9948721      7.25%     99.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              646377      0.47%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               13789      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 671      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                2065      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       137199316                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.470213                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            362985                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1056812                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             17099679                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10671441                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads           6062377                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores          2251646                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             22420445                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            19145099                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               118627657                       # number of misc regfile reads
system.cpu.numCycles                        137240981                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2267                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   92                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        109933                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          834                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       345441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          342                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       692488                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            342                       # Total number of snoops made to the snoop filter.
sim_insts                                   181629764                       # Number of instructions simulated
sim_ops                                     333217889                       # Number of ops (including micro ops) simulated
host_inst_rate                                 110693                       # Simulator instruction rate (inst/s)
host_op_rate                                   203078                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                36359342                       # Number of BP lookups
system.cpu.branchPred.condPredicted          27648352                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            642953                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26517243                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                26290004                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.143052                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2255994                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect               1509                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          259092                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             152779                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           106313                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         4781                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        21828689                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             706                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            554705                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    137191087                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.428860                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.196794                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        27767733     20.24%     20.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        28152268     20.52%     40.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        28639645     20.88%     61.64% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        16875897     12.30%     73.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        14352521     10.46%     84.40% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         6803404      4.96%     89.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4348428      3.17%     92.53% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2368560      1.73%     94.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         7882631      5.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    137191087                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          81629764                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     181629764                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           170127073                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       333217889                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 39192043                       # Number of memory references committed
system.cpu.commit.memRefs::total             64703222                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   21234843                       # Number of loads committed
system.cpu.commit.loads::total               36803153                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      424                       # Number of memory barriers committed
system.cpu.commit.membars::total                  442                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                23053462                       # Number of branches committed
system.cpu.commit.branches::total            33099114                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                  861279                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             1440186                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                166338382                       # Number of committed integer instructions.
system.cpu.commit.integer::total            325772828                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2002313                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2109980                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      3743835      2.20%      2.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    126265258     74.22%     76.42% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       847298      0.50%     76.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         6031      0.00%     76.92% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd        14261      0.01%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          720      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu         7104      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          226      0.00%     76.93% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc        31074      0.02%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            7      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd           11      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     76.95% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt        19203      0.01%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv            1      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult            1      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.96% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     20839354     12.25%     89.21% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     17565584     10.32%     99.54% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead       395489      0.23%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite       391616      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    170127073                       # Class of committed instruction
system.cpu.commit.committedInstType::total    333217889      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples       7882631                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     62003327                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         62003327                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     62118604                       # number of overall hits
system.cpu.dcache.overall_hits::total        62118604                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       204830                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         204830                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       210361                       # number of overall misses
system.cpu.dcache.overall_misses::total        210361                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3800593993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3800593993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3800593993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3800593993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     62208157                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     62208157                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     62328965                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     62328965                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003293                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003293                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003375                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003375                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 18554.869858                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18554.869858                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18067.008585                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18067.008585                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          142                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         4609                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             668                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     6.899701                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       176260                       # number of writebacks
system.cpu.dcache.writebacks::total            176260                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        32023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        32023                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        32023                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        32023                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       172807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       172807                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       177334                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       177334                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3388005994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3388005994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3457050494                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3457050494                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002778                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002778                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002845                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002845                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19605.721956                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19605.721956                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19494.572355                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19494.572355                       # average overall mshr miss latency
system.cpu.dcache.replacements                 176260                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34210807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34210807                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        95314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         95314                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    917442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    917442000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34306121                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34306121                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002778                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9625.469501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9625.469501                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        31966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        31966                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        63348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        63348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    615239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    615239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001847                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9712.050893                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9712.050893                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     27792520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       27792520                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       109516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       109516                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2883151993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2883151993                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     27902036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27902036                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003925                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 26326.308421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 26326.308421                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       109459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       109459                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2772766994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2772766994                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003923                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 25331.557880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 25331.557880                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data       115277                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        115277                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         5531                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         5531                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data       120808                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       120808                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.045783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.045783                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         4527                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         4527                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     69044500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     69044500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037473                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037473                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 15251.711951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 15251.711951                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.940239                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            62295942                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            177284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            351.390661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.940239                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998965                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          527                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          420                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         124835214                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        124835214                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 44825739                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles             140860756                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  49702864                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              38415246                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 594027                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             25502871                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 89029                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              360485549                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2751664                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38046251                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    28424507                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         42737                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         37953                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             522038                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      206132686                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    36359342                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           28698777                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     136343270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  682334                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                      12899                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                19269                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  64225398                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 28116                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                    16552                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          137199316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.738892                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.039144                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 31726475     23.12%     23.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 17320160     12.62%     35.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 15870910     11.57%     47.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 12058267      8.79%     56.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10580155      7.71%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 49643349     36.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            137199316                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.264931                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.501976                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     64051464                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         64051464                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     64051464                       # number of overall hits
system.cpu.icache.overall_hits::total        64051464                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       173562                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         173562                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       173562                       # number of overall misses
system.cpu.icache.overall_misses::total        173562                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1660571734                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1660571734                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1660571734                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1660571734                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     64225026                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     64225026                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     64225026                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     64225026                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002702                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002702                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002702                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002702                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  9567.599670                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  9567.599670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  9567.599670                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  9567.599670                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       176890                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              9270                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.081985                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       169168                       # number of writebacks
system.cpu.icache.writebacks::total            169168                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         3836                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         3836                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         3836                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         3836                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       169726                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       169726                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       169726                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       169726                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1520825282                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1520825282                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1520825282                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1520825282                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002643                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002643                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002643                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002643                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8960.473245                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8960.473245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8960.473245                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8960.473245                       # average overall mshr miss latency
system.cpu.icache.replacements                 169168                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     64051464                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        64051464                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       173562                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        173562                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1660571734                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1660571734                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     64225026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     64225026                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002702                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  9567.599670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  9567.599670                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         3836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         3836                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       169726                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       169726                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1520825282                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1520825282                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002643                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8960.473245                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8960.473245                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.698534                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            64221190                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            169726                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            378.381568                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.698534                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999411                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          260                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         128619778                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        128619778                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    64242075                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         84806                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       52066                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1531363                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                2672                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 728572                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 1838                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    436                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     3549656                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1185595                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                  355                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                8792                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                1187886                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                 3710                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    171                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  68620490000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 594027                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 69586169                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                73721475                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            131                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  65816322                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              64680508                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              357721682                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1082461                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                350806                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               49646409                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                6753955                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents         2094083                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           462380232                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   875742571                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                576825729                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1617825                       # Number of floating rename lookups
system.cpu.rename.committedMaps             429245938                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 33134121                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 105277538                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1238385547                       # The number of ROB reads
system.cpu.rob.writes                       713093650                       # The number of ROB writes
system.cpu.thread0.numInsts                  81629764                       # Number of Instructions committed
system.cpu.thread0.numOps                   170127073                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               166090                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               149036                       # number of demand (read+write) hits
system.l2.demand_hits::total                   315126                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              166090                       # number of overall hits
system.l2.overall_hits::.cpu.data              149036                       # number of overall hits
system.l2.overall_hits::total                  315126                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3582                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              28248                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31830                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3582                       # number of overall misses
system.l2.overall_misses::.cpu.data             28248                       # number of overall misses
system.l2.overall_misses::total                 31830                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    259687000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2218332500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2478019500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    259687000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2218332500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2478019500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           169672                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           177284                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               346956                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          169672                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          177284                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              346956                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021111                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.159338                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.091741                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021111                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.159338                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.091741                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72497.766611                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78530.603937                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77851.696513                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72497.766611                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78530.603937                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77851.696513                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                        58                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               19689                       # number of writebacks
system.l2.writebacks::total                     19689                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data             102                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 102                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data            102                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                102                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         28146                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31728                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        28146                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        56029                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            87757                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    238195000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2033365000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2271560000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    238195000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2033365000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   3453340166                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   5724900166                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021111                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.158762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.091447                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021111                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.158762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252934                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66497.766611                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72243.480424                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71594.805850                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66497.766611                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72243.480424                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 61634.870621                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65235.823535                       # average overall mshr miss latency
system.l2.replacements                          22515                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       164351                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           164351                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       164351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       164351                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       180659                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           180659                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       180659                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       180659                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        56029                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          56029                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   3453340166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   3453340166                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 61634.870621                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 61634.870621                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data               50                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   50                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               50                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             83018                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83018                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           26399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26399                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2067102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2067102500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        109417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109417                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.241270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.241270                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78302.303118                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78302.303118                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           97                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               97                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        26302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1893380500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1893380500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.240383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.240383                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71986.179758                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71986.179758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         166090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             166090                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3582                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    259687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    259687000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       169672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         169672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021111                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72497.766611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72497.766611                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3582                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    238195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    238195000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021111                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66497.766611                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66497.766611                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         66018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             66018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1849                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    151230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    151230000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        67867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67867                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.027244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.027244                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81790.156842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81790.156842                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1844                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    139984500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    139984500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.027171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027171                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75913.503254                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75913.503254                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  673817                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              673833                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                   14                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 58063                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 58339.034468                       # Cycle average of tags in use
system.l2.tags.total_refs                      747934                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     88051                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.494327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      97.120240                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2834.944964                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12352.714568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 43054.254696                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.043258                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.188487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.656956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.890183                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         39885                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25651                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        39874                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25651                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.608597                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.391403                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  11160307                       # Number of tag accesses
system.l2.tags.data_accesses                 11160307                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     19689.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3582.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     28140.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     56017.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.020896876500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1218                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1218                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              207047                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              18550                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       87748                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      19689                       # Number of write requests accepted
system.mem_ctrls.readBursts                     87748                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    19689                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      9                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      16.21                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 87748                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                19689                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   28030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1077                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    1035                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    1002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1218                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      72.025452                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     20.408745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1630.705354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         1217     99.92%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::55296-57343            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1218                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1218                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.144499                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.135521                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.563596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1135     93.19%     93.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.66%     93.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               62      5.09%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      0.82%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.08%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1218                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     576                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5615872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1260096                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     81.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     18.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   68292793000                       # Total gap between requests
system.mem_ctrls.avgGap                     635654.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       229248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1800960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      3585088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1258496                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3340809.720245366450                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 26245222.090369798243                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 52245153.014791935682                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18339944.818231403828                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3582                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        28146                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        56020                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        19689                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    105220350                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    984217270                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1711223668                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 752299414250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29374.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34968.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     30546.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  38209122.57                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       229248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1801344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      3585280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5615872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       229248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       229248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1260096                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1260096                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3582                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        28146                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        56020                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          87748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        19689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         19689                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3340810                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     26250818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     52247951                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         81839579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3340810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3340810                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     18363261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        18363261                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     18363261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3340810                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     26250818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     52247951                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       100202840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                87739                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               19664                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5485                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         5370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         5410                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         5421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         5320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         5406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5288                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         5588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         5746                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5794                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5623                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         5590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         5605                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         5591                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1198                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1146                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          961                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1114                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1174                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1306                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1440                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1257                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1155555038                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             438695000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         2800661288                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                13170.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31920.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               77779                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              10408                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            88.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           52.93                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        19216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   357.711907                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   206.784435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   372.046745                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5873     30.56%     30.56% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5891     30.66%     61.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1790      9.32%     70.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          590      3.07%     73.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          349      1.82%     75.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          320      1.67%     77.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          272      1.42%     78.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          303      1.58%     80.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3828     19.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        19216                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               5615296                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1258496                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               81.831185                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               18.339945                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.78                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               82.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        63717360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        33866580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      306405960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      47726460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5416822320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   5228616840                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  21947222400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33044377920                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   481.552637                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  56976312028                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2291380000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9352797972                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        73484880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39058140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      320050500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      54919620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5416822320.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5729720940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  21525240000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   33159296400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   483.227333                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  55874517775                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2291380000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  10454592225                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              61446                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19689                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2496                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26302                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26302                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         61446                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       197681                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       197681                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 197681                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6875968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      6875968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6875968                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             87748                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   87748    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               87748                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy           237273154                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          460367865                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            237593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       184040                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       181077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2826                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            63181                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq              50                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp             50                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109417                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109417                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        169726                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        67867                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       508566                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       530928                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1039494                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     21685760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     22626816                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               44312576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           85750                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1263552                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           432756                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002736                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.052235                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 431572     99.73%     99.73% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1184      0.27%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             432756                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  68620490000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          691672499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         254597982                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         265958984                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
