{"status": "active", "external_homepage": "http://www.qinqing.name", "developers": [{"url": "http://sourceforge.net/u/qinqingname/", "username": "qinqingname", "name": "QinQing.Name"}], "screenshots": [], "name": "QinQing.Name OS", "preferred_support_tool": "", "preferred_support_url": "", "icon_url": null, "labels": [], "video_url": "", "private": false, "creation_date": "2011-09-28", "url": "http://sourceforge.net/p/qinqing-os/", "socialnetworks": [], "short_description": "QinQing.Name\r\nQinQing.Name\u662f\u57fa\u4e8eAltera\u516c\u53f8FPGA\u7684\u5fae\u5904\u7406\u5668IP\u8f6f\u6838\u5f00\u53d1\u9879\u76ee\u3002\u5176\u7531\u4e00\u4e2a\u589e\u5f3a\u7248\u5904\u7406\u5668IP\u6838\u548cUSB-OTG\u53caVGA\u7b49\u5916\u8bbeIP\u6838\u7ec4\u6210\u3002\u901a\u8fc7\u5176\u53ef\u4ee5\u5b8c\u6210\u5a92\u4f53\u7f51\u5173\u53ef\u7f16\u7a0b\u7cfb\u7edf\u82af\u7247\uff08SOPC\uff09\u7684\u8bbe\u8ba1\u3002\r\nQinQing.Name\u7684\u5904\u7406\u5668IP\u6838\uff0c\u91c7\u7528RISC\u67b6\u6784\u548c\u54c8\u4f5b\u7ed3\u6784\u768432\u4f4d\u6307\u4ee4\u548c\u6570\u636e\u603b\u7ebf\uff0c\u53ef\u4ee5\u5168\u901f\u6267\u884c\u5b58\u50a8\u5728\u7247\u4e0a\u5b58\u50a8\u5668\u548c\u5916\u90e8\u5b58\u50a8\u5668\u4e2d\u7684\u7a0b\u5e8f\uff0c\u5e76\u8bbf\u95ee\u5176\u7684\u6570\u636e\u3002\r\n\r\nQinQing.Name  Altera's FPGA-based soft-core microprocessor IP development projects. By an enhanced version of its IP core processor and VGA and USB-OTG IP core components and other peripherals. Media gateways can be done through its programmable system chip (SOPC) designs.\r\nQinQing.Name  processor IP core, RISC architecture and Harvard architecture uses 32-bit instruction and data buses that can run at full speed on-chip memory and stored in external memory in the program, and access their data.", "moved_to_url": "", "shortname": "qinqing-os", "_id": "4e82da7d1be1ce788e000659", "tools": [{"mount_point": "home", "name": "wiki", "label": "Home"}, {"mount_point": "code", "name": "git", "label": "Code"}, {"mount_point": "downloads", "name": "files", "label": "Files"}, {"mount_point": "code-0", "name": "svn", "label": "Code"}, {"mount_point": "wiki", "name": "wiki", "label": "Wiki"}, {"mount_point": "code-1", "name": "hg", "label": "Code"}, {"mount_point": "blog", "name": "blog", "label": "Blog"}, {"mount_point": "discussion", "name": "discussion", "label": "Discussion"}, {"mount_point": "tickets", "name": "tickets", "label": "Tickets"}, {"sourceforge_group_id": 600753, "mount_point": "summary", "name": "summary", "label": "Summary"}, {"mount_point": "reviews", "name": "reviews", "label": "Reviews"}, {"mount_point": "support", "name": "support", "label": "Support"}, {"mount_point": "activity", "name": "activity", "label": "Activity"}], "summary": "QinQing.Name  Altera's FPGA-based soft-core microprocessor IP developm", "categories": {"developmentstatus": [], "topic": [], "language": [], "license": [], "database": [], "environment": [], "audience": [], "translation": [], "os": []}}
