/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Tue Aug 26 11:03:16 2014
 *                 Full Compile MD5 Checksum  fe5bf937ded6451208bcd12a03dadcff
 *                     (minus title and desc)
 *                 MD5 Checksum               e67548d0bfc4c43233ca60dd5a6dc076
 *
 * Compiled with:  RDB Utility                unknown
 *                 RDB.pm                     14541
 *                 generate_int_id.pl         1.0
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#include "bchp.h"
#include "bchp_hdcp2_tx_hae_intr2_0.h"

#ifndef BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_H__
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_H__

#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_AES_FRAME_NUMBER_ROLLOVER BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_AES_FRAME_NUMBER_ROLLOVER_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_0 BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_0_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_1 BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MBOX_UPDATE_1_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_PENDING_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_MSG_RDY_PENDING_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_OK_TO_ENC_EN BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_OK_TO_ENC_EN_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_RD_MSG_START BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_RD_MSG_START_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READY_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READY_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_OVERFLOW_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_OVERFLOW_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_UNDERFLOW_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_FIFO_UNDERFLOW_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_RDY_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_RDY_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_READY BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_READ_MESSAGE_READY_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_REAUTH_REQ_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_REAUTH_REQ_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_SPARE_0 BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_SPARE_0_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_SPARE_1 BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_SPARE_1_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_TIMEOUT_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_TIMEOUT_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_OVERFLOW_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_OVERFLOW_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_UNDERFLOW_INTR BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_FIFO_UNDERFLOW_INTR_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_MESSAGE_COMPLETE BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WRITE_MESSAGE_COMPLETE_SHIFT)
#define BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WR_MSG_START BCHP_INT_ID_CREATE(BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS, BCHP_HDCP2_TX_HAE_INTR2_0_CPU_STATUS_WR_MSG_START_SHIFT)

#endif /* #ifndef BCHP_INT_ID_HDCP2_TX_HAE_INTR2_0_H__ */

/* End of File */
