
MainEngine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .shared       00000040  20000000  20000000  00050000  2**2
                  ALLOC
  1 .isr_vector   000001fc  08008000  08008000  00008000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00016d8c  08008200  08008200  00008200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00013a98  0801ef8c  0801ef8c  0001ef8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM          00000008  08032a24  08032a24  00032a24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .init_array   00000004  08032a2c  08032a2c  00032a2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .fini_array   00000004  08032a30  08032a30  00032a30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .data         00000080  20000040  08032a34  00040040  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          0000b474  200000c0  08032ab4  000400c0  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  2000b534  08032ab4  0004b534  2**0
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  000400c0  2**0
                  CONTENTS, READONLY
 11 .debug_info   00046c9e  00000000  00000000  000400ee  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000886d  00000000  00000000  00086d8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00002678  00000000  00000000  0008f600  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00002440  00000000  00000000  00091c78  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  00039e78  00000000  00000000  000940b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000305ab  00000000  00000000  000cdf30  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    0012367c  00000000  00000000  000fe4db  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  00221b57  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a398  00000000  00000000  00221bd4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08008200 <__do_global_dtors_aux>:
 8008200:	b510      	push	{r4, lr}
 8008202:	4c05      	ldr	r4, [pc, #20]	; (8008218 <__do_global_dtors_aux+0x18>)
 8008204:	7823      	ldrb	r3, [r4, #0]
 8008206:	b933      	cbnz	r3, 8008216 <__do_global_dtors_aux+0x16>
 8008208:	4b04      	ldr	r3, [pc, #16]	; (800821c <__do_global_dtors_aux+0x1c>)
 800820a:	b113      	cbz	r3, 8008212 <__do_global_dtors_aux+0x12>
 800820c:	4804      	ldr	r0, [pc, #16]	; (8008220 <__do_global_dtors_aux+0x20>)
 800820e:	f3af 8000 	nop.w
 8008212:	2301      	movs	r3, #1
 8008214:	7023      	strb	r3, [r4, #0]
 8008216:	bd10      	pop	{r4, pc}
 8008218:	200000c0 	.word	0x200000c0
 800821c:	00000000 	.word	0x00000000
 8008220:	0801ef74 	.word	0x0801ef74

08008224 <frame_dummy>:
 8008224:	b508      	push	{r3, lr}
 8008226:	4b03      	ldr	r3, [pc, #12]	; (8008234 <frame_dummy+0x10>)
 8008228:	b11b      	cbz	r3, 8008232 <frame_dummy+0xe>
 800822a:	4903      	ldr	r1, [pc, #12]	; (8008238 <frame_dummy+0x14>)
 800822c:	4803      	ldr	r0, [pc, #12]	; (800823c <frame_dummy+0x18>)
 800822e:	f3af 8000 	nop.w
 8008232:	bd08      	pop	{r3, pc}
 8008234:	00000000 	.word	0x00000000
 8008238:	200000c4 	.word	0x200000c4
 800823c:	0801ef74 	.word	0x0801ef74

08008240 <strcmp>:
 8008240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008248:	2a01      	cmp	r2, #1
 800824a:	bf28      	it	cs
 800824c:	429a      	cmpcs	r2, r3
 800824e:	d0f7      	beq.n	8008240 <strcmp>
 8008250:	1ad0      	subs	r0, r2, r3
 8008252:	4770      	bx	lr

08008254 <strlen>:
 8008254:	4603      	mov	r3, r0
 8008256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800825a:	2a00      	cmp	r2, #0
 800825c:	d1fb      	bne.n	8008256 <strlen+0x2>
 800825e:	1a18      	subs	r0, r3, r0
 8008260:	3801      	subs	r0, #1
 8008262:	4770      	bx	lr
	...

08008270 <memchr>:
 8008270:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8008274:	2a10      	cmp	r2, #16
 8008276:	db2b      	blt.n	80082d0 <memchr+0x60>
 8008278:	f010 0f07 	tst.w	r0, #7
 800827c:	d008      	beq.n	8008290 <memchr+0x20>
 800827e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8008282:	3a01      	subs	r2, #1
 8008284:	428b      	cmp	r3, r1
 8008286:	d02d      	beq.n	80082e4 <memchr+0x74>
 8008288:	f010 0f07 	tst.w	r0, #7
 800828c:	b342      	cbz	r2, 80082e0 <memchr+0x70>
 800828e:	d1f6      	bne.n	800827e <memchr+0xe>
 8008290:	b4f0      	push	{r4, r5, r6, r7}
 8008292:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8008296:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800829a:	f022 0407 	bic.w	r4, r2, #7
 800829e:	f07f 0700 	mvns.w	r7, #0
 80082a2:	2300      	movs	r3, #0
 80082a4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80082a8:	3c08      	subs	r4, #8
 80082aa:	ea85 0501 	eor.w	r5, r5, r1
 80082ae:	ea86 0601 	eor.w	r6, r6, r1
 80082b2:	fa85 f547 	uadd8	r5, r5, r7
 80082b6:	faa3 f587 	sel	r5, r3, r7
 80082ba:	fa86 f647 	uadd8	r6, r6, r7
 80082be:	faa5 f687 	sel	r6, r5, r7
 80082c2:	b98e      	cbnz	r6, 80082e8 <memchr+0x78>
 80082c4:	d1ee      	bne.n	80082a4 <memchr+0x34>
 80082c6:	bcf0      	pop	{r4, r5, r6, r7}
 80082c8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80082cc:	f002 0207 	and.w	r2, r2, #7
 80082d0:	b132      	cbz	r2, 80082e0 <memchr+0x70>
 80082d2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80082d6:	3a01      	subs	r2, #1
 80082d8:	ea83 0301 	eor.w	r3, r3, r1
 80082dc:	b113      	cbz	r3, 80082e4 <memchr+0x74>
 80082de:	d1f8      	bne.n	80082d2 <memchr+0x62>
 80082e0:	2000      	movs	r0, #0
 80082e2:	4770      	bx	lr
 80082e4:	3801      	subs	r0, #1
 80082e6:	4770      	bx	lr
 80082e8:	2d00      	cmp	r5, #0
 80082ea:	bf06      	itte	eq
 80082ec:	4635      	moveq	r5, r6
 80082ee:	3803      	subeq	r0, #3
 80082f0:	3807      	subne	r0, #7
 80082f2:	f015 0f01 	tst.w	r5, #1
 80082f6:	d107      	bne.n	8008308 <memchr+0x98>
 80082f8:	3001      	adds	r0, #1
 80082fa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80082fe:	bf02      	ittt	eq
 8008300:	3001      	addeq	r0, #1
 8008302:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8008306:	3001      	addeq	r0, #1
 8008308:	bcf0      	pop	{r4, r5, r6, r7}
 800830a:	3801      	subs	r0, #1
 800830c:	4770      	bx	lr
 800830e:	bf00      	nop

08008310 <__aeabi_uldivmod>:
 8008310:	b953      	cbnz	r3, 8008328 <__aeabi_uldivmod+0x18>
 8008312:	b94a      	cbnz	r2, 8008328 <__aeabi_uldivmod+0x18>
 8008314:	2900      	cmp	r1, #0
 8008316:	bf08      	it	eq
 8008318:	2800      	cmpeq	r0, #0
 800831a:	bf1c      	itt	ne
 800831c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8008320:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8008324:	f000 b972 	b.w	800860c <__aeabi_idiv0>
 8008328:	f1ad 0c08 	sub.w	ip, sp, #8
 800832c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8008330:	f000 f806 	bl	8008340 <__udivmoddi4>
 8008334:	f8dd e004 	ldr.w	lr, [sp, #4]
 8008338:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800833c:	b004      	add	sp, #16
 800833e:	4770      	bx	lr

08008340 <__udivmoddi4>:
 8008340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008344:	9e08      	ldr	r6, [sp, #32]
 8008346:	4604      	mov	r4, r0
 8008348:	4688      	mov	r8, r1
 800834a:	2b00      	cmp	r3, #0
 800834c:	d14b      	bne.n	80083e6 <__udivmoddi4+0xa6>
 800834e:	428a      	cmp	r2, r1
 8008350:	4615      	mov	r5, r2
 8008352:	d967      	bls.n	8008424 <__udivmoddi4+0xe4>
 8008354:	fab2 f282 	clz	r2, r2
 8008358:	b14a      	cbz	r2, 800836e <__udivmoddi4+0x2e>
 800835a:	f1c2 0720 	rsb	r7, r2, #32
 800835e:	fa01 f302 	lsl.w	r3, r1, r2
 8008362:	fa20 f707 	lsr.w	r7, r0, r7
 8008366:	4095      	lsls	r5, r2
 8008368:	ea47 0803 	orr.w	r8, r7, r3
 800836c:	4094      	lsls	r4, r2
 800836e:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008372:	0c23      	lsrs	r3, r4, #16
 8008374:	fbb8 f7fe 	udiv	r7, r8, lr
 8008378:	fa1f fc85 	uxth.w	ip, r5
 800837c:	fb0e 8817 	mls	r8, lr, r7, r8
 8008380:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8008384:	fb07 f10c 	mul.w	r1, r7, ip
 8008388:	4299      	cmp	r1, r3
 800838a:	d909      	bls.n	80083a0 <__udivmoddi4+0x60>
 800838c:	18eb      	adds	r3, r5, r3
 800838e:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8008392:	f080 811b 	bcs.w	80085cc <__udivmoddi4+0x28c>
 8008396:	4299      	cmp	r1, r3
 8008398:	f240 8118 	bls.w	80085cc <__udivmoddi4+0x28c>
 800839c:	3f02      	subs	r7, #2
 800839e:	442b      	add	r3, r5
 80083a0:	1a5b      	subs	r3, r3, r1
 80083a2:	b2a4      	uxth	r4, r4
 80083a4:	fbb3 f0fe 	udiv	r0, r3, lr
 80083a8:	fb0e 3310 	mls	r3, lr, r0, r3
 80083ac:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80083b0:	fb00 fc0c 	mul.w	ip, r0, ip
 80083b4:	45a4      	cmp	ip, r4
 80083b6:	d909      	bls.n	80083cc <__udivmoddi4+0x8c>
 80083b8:	192c      	adds	r4, r5, r4
 80083ba:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80083be:	f080 8107 	bcs.w	80085d0 <__udivmoddi4+0x290>
 80083c2:	45a4      	cmp	ip, r4
 80083c4:	f240 8104 	bls.w	80085d0 <__udivmoddi4+0x290>
 80083c8:	3802      	subs	r0, #2
 80083ca:	442c      	add	r4, r5
 80083cc:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80083d0:	eba4 040c 	sub.w	r4, r4, ip
 80083d4:	2700      	movs	r7, #0
 80083d6:	b11e      	cbz	r6, 80083e0 <__udivmoddi4+0xa0>
 80083d8:	40d4      	lsrs	r4, r2
 80083da:	2300      	movs	r3, #0
 80083dc:	e9c6 4300 	strd	r4, r3, [r6]
 80083e0:	4639      	mov	r1, r7
 80083e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083e6:	428b      	cmp	r3, r1
 80083e8:	d909      	bls.n	80083fe <__udivmoddi4+0xbe>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	f000 80eb 	beq.w	80085c6 <__udivmoddi4+0x286>
 80083f0:	2700      	movs	r7, #0
 80083f2:	e9c6 0100 	strd	r0, r1, [r6]
 80083f6:	4638      	mov	r0, r7
 80083f8:	4639      	mov	r1, r7
 80083fa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80083fe:	fab3 f783 	clz	r7, r3
 8008402:	2f00      	cmp	r7, #0
 8008404:	d147      	bne.n	8008496 <__udivmoddi4+0x156>
 8008406:	428b      	cmp	r3, r1
 8008408:	d302      	bcc.n	8008410 <__udivmoddi4+0xd0>
 800840a:	4282      	cmp	r2, r0
 800840c:	f200 80fa 	bhi.w	8008604 <__udivmoddi4+0x2c4>
 8008410:	1a84      	subs	r4, r0, r2
 8008412:	eb61 0303 	sbc.w	r3, r1, r3
 8008416:	2001      	movs	r0, #1
 8008418:	4698      	mov	r8, r3
 800841a:	2e00      	cmp	r6, #0
 800841c:	d0e0      	beq.n	80083e0 <__udivmoddi4+0xa0>
 800841e:	e9c6 4800 	strd	r4, r8, [r6]
 8008422:	e7dd      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008424:	b902      	cbnz	r2, 8008428 <__udivmoddi4+0xe8>
 8008426:	deff      	udf	#255	; 0xff
 8008428:	fab2 f282 	clz	r2, r2
 800842c:	2a00      	cmp	r2, #0
 800842e:	f040 808f 	bne.w	8008550 <__udivmoddi4+0x210>
 8008432:	1b49      	subs	r1, r1, r5
 8008434:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008438:	fa1f f885 	uxth.w	r8, r5
 800843c:	2701      	movs	r7, #1
 800843e:	fbb1 fcfe 	udiv	ip, r1, lr
 8008442:	0c23      	lsrs	r3, r4, #16
 8008444:	fb0e 111c 	mls	r1, lr, ip, r1
 8008448:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800844c:	fb08 f10c 	mul.w	r1, r8, ip
 8008450:	4299      	cmp	r1, r3
 8008452:	d907      	bls.n	8008464 <__udivmoddi4+0x124>
 8008454:	18eb      	adds	r3, r5, r3
 8008456:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 800845a:	d202      	bcs.n	8008462 <__udivmoddi4+0x122>
 800845c:	4299      	cmp	r1, r3
 800845e:	f200 80cd 	bhi.w	80085fc <__udivmoddi4+0x2bc>
 8008462:	4684      	mov	ip, r0
 8008464:	1a59      	subs	r1, r3, r1
 8008466:	b2a3      	uxth	r3, r4
 8008468:	fbb1 f0fe 	udiv	r0, r1, lr
 800846c:	fb0e 1410 	mls	r4, lr, r0, r1
 8008470:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8008474:	fb08 f800 	mul.w	r8, r8, r0
 8008478:	45a0      	cmp	r8, r4
 800847a:	d907      	bls.n	800848c <__udivmoddi4+0x14c>
 800847c:	192c      	adds	r4, r5, r4
 800847e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008482:	d202      	bcs.n	800848a <__udivmoddi4+0x14a>
 8008484:	45a0      	cmp	r8, r4
 8008486:	f200 80b6 	bhi.w	80085f6 <__udivmoddi4+0x2b6>
 800848a:	4618      	mov	r0, r3
 800848c:	eba4 0408 	sub.w	r4, r4, r8
 8008490:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8008494:	e79f      	b.n	80083d6 <__udivmoddi4+0x96>
 8008496:	f1c7 0c20 	rsb	ip, r7, #32
 800849a:	40bb      	lsls	r3, r7
 800849c:	fa22 fe0c 	lsr.w	lr, r2, ip
 80084a0:	ea4e 0e03 	orr.w	lr, lr, r3
 80084a4:	fa01 f407 	lsl.w	r4, r1, r7
 80084a8:	fa20 f50c 	lsr.w	r5, r0, ip
 80084ac:	fa21 f30c 	lsr.w	r3, r1, ip
 80084b0:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80084b4:	4325      	orrs	r5, r4
 80084b6:	fbb3 f9f8 	udiv	r9, r3, r8
 80084ba:	0c2c      	lsrs	r4, r5, #16
 80084bc:	fb08 3319 	mls	r3, r8, r9, r3
 80084c0:	fa1f fa8e 	uxth.w	sl, lr
 80084c4:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80084c8:	fb09 f40a 	mul.w	r4, r9, sl
 80084cc:	429c      	cmp	r4, r3
 80084ce:	fa02 f207 	lsl.w	r2, r2, r7
 80084d2:	fa00 f107 	lsl.w	r1, r0, r7
 80084d6:	d90b      	bls.n	80084f0 <__udivmoddi4+0x1b0>
 80084d8:	eb1e 0303 	adds.w	r3, lr, r3
 80084dc:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 80084e0:	f080 8087 	bcs.w	80085f2 <__udivmoddi4+0x2b2>
 80084e4:	429c      	cmp	r4, r3
 80084e6:	f240 8084 	bls.w	80085f2 <__udivmoddi4+0x2b2>
 80084ea:	f1a9 0902 	sub.w	r9, r9, #2
 80084ee:	4473      	add	r3, lr
 80084f0:	1b1b      	subs	r3, r3, r4
 80084f2:	b2ad      	uxth	r5, r5
 80084f4:	fbb3 f0f8 	udiv	r0, r3, r8
 80084f8:	fb08 3310 	mls	r3, r8, r0, r3
 80084fc:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8008500:	fb00 fa0a 	mul.w	sl, r0, sl
 8008504:	45a2      	cmp	sl, r4
 8008506:	d908      	bls.n	800851a <__udivmoddi4+0x1da>
 8008508:	eb1e 0404 	adds.w	r4, lr, r4
 800850c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8008510:	d26b      	bcs.n	80085ea <__udivmoddi4+0x2aa>
 8008512:	45a2      	cmp	sl, r4
 8008514:	d969      	bls.n	80085ea <__udivmoddi4+0x2aa>
 8008516:	3802      	subs	r0, #2
 8008518:	4474      	add	r4, lr
 800851a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800851e:	fba0 8902 	umull	r8, r9, r0, r2
 8008522:	eba4 040a 	sub.w	r4, r4, sl
 8008526:	454c      	cmp	r4, r9
 8008528:	46c2      	mov	sl, r8
 800852a:	464b      	mov	r3, r9
 800852c:	d354      	bcc.n	80085d8 <__udivmoddi4+0x298>
 800852e:	d051      	beq.n	80085d4 <__udivmoddi4+0x294>
 8008530:	2e00      	cmp	r6, #0
 8008532:	d069      	beq.n	8008608 <__udivmoddi4+0x2c8>
 8008534:	ebb1 050a 	subs.w	r5, r1, sl
 8008538:	eb64 0403 	sbc.w	r4, r4, r3
 800853c:	fa04 fc0c 	lsl.w	ip, r4, ip
 8008540:	40fd      	lsrs	r5, r7
 8008542:	40fc      	lsrs	r4, r7
 8008544:	ea4c 0505 	orr.w	r5, ip, r5
 8008548:	e9c6 5400 	strd	r5, r4, [r6]
 800854c:	2700      	movs	r7, #0
 800854e:	e747      	b.n	80083e0 <__udivmoddi4+0xa0>
 8008550:	f1c2 0320 	rsb	r3, r2, #32
 8008554:	fa20 f703 	lsr.w	r7, r0, r3
 8008558:	4095      	lsls	r5, r2
 800855a:	fa01 f002 	lsl.w	r0, r1, r2
 800855e:	fa21 f303 	lsr.w	r3, r1, r3
 8008562:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8008566:	4338      	orrs	r0, r7
 8008568:	0c01      	lsrs	r1, r0, #16
 800856a:	fbb3 f7fe 	udiv	r7, r3, lr
 800856e:	fa1f f885 	uxth.w	r8, r5
 8008572:	fb0e 3317 	mls	r3, lr, r7, r3
 8008576:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800857a:	fb07 f308 	mul.w	r3, r7, r8
 800857e:	428b      	cmp	r3, r1
 8008580:	fa04 f402 	lsl.w	r4, r4, r2
 8008584:	d907      	bls.n	8008596 <__udivmoddi4+0x256>
 8008586:	1869      	adds	r1, r5, r1
 8008588:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 800858c:	d22f      	bcs.n	80085ee <__udivmoddi4+0x2ae>
 800858e:	428b      	cmp	r3, r1
 8008590:	d92d      	bls.n	80085ee <__udivmoddi4+0x2ae>
 8008592:	3f02      	subs	r7, #2
 8008594:	4429      	add	r1, r5
 8008596:	1acb      	subs	r3, r1, r3
 8008598:	b281      	uxth	r1, r0
 800859a:	fbb3 f0fe 	udiv	r0, r3, lr
 800859e:	fb0e 3310 	mls	r3, lr, r0, r3
 80085a2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80085a6:	fb00 f308 	mul.w	r3, r0, r8
 80085aa:	428b      	cmp	r3, r1
 80085ac:	d907      	bls.n	80085be <__udivmoddi4+0x27e>
 80085ae:	1869      	adds	r1, r5, r1
 80085b0:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 80085b4:	d217      	bcs.n	80085e6 <__udivmoddi4+0x2a6>
 80085b6:	428b      	cmp	r3, r1
 80085b8:	d915      	bls.n	80085e6 <__udivmoddi4+0x2a6>
 80085ba:	3802      	subs	r0, #2
 80085bc:	4429      	add	r1, r5
 80085be:	1ac9      	subs	r1, r1, r3
 80085c0:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80085c4:	e73b      	b.n	800843e <__udivmoddi4+0xfe>
 80085c6:	4637      	mov	r7, r6
 80085c8:	4630      	mov	r0, r6
 80085ca:	e709      	b.n	80083e0 <__udivmoddi4+0xa0>
 80085cc:	4607      	mov	r7, r0
 80085ce:	e6e7      	b.n	80083a0 <__udivmoddi4+0x60>
 80085d0:	4618      	mov	r0, r3
 80085d2:	e6fb      	b.n	80083cc <__udivmoddi4+0x8c>
 80085d4:	4541      	cmp	r1, r8
 80085d6:	d2ab      	bcs.n	8008530 <__udivmoddi4+0x1f0>
 80085d8:	ebb8 0a02 	subs.w	sl, r8, r2
 80085dc:	eb69 020e 	sbc.w	r2, r9, lr
 80085e0:	3801      	subs	r0, #1
 80085e2:	4613      	mov	r3, r2
 80085e4:	e7a4      	b.n	8008530 <__udivmoddi4+0x1f0>
 80085e6:	4660      	mov	r0, ip
 80085e8:	e7e9      	b.n	80085be <__udivmoddi4+0x27e>
 80085ea:	4618      	mov	r0, r3
 80085ec:	e795      	b.n	800851a <__udivmoddi4+0x1da>
 80085ee:	4667      	mov	r7, ip
 80085f0:	e7d1      	b.n	8008596 <__udivmoddi4+0x256>
 80085f2:	4681      	mov	r9, r0
 80085f4:	e77c      	b.n	80084f0 <__udivmoddi4+0x1b0>
 80085f6:	3802      	subs	r0, #2
 80085f8:	442c      	add	r4, r5
 80085fa:	e747      	b.n	800848c <__udivmoddi4+0x14c>
 80085fc:	f1ac 0c02 	sub.w	ip, ip, #2
 8008600:	442b      	add	r3, r5
 8008602:	e72f      	b.n	8008464 <__udivmoddi4+0x124>
 8008604:	4638      	mov	r0, r7
 8008606:	e708      	b.n	800841a <__udivmoddi4+0xda>
 8008608:	4637      	mov	r7, r6
 800860a:	e6e9      	b.n	80083e0 <__udivmoddi4+0xa0>

0800860c <__aeabi_idiv0>:
 800860c:	4770      	bx	lr
 800860e:	bf00      	nop

08008610 <MY_FLASH_SetSectorAddrs>:
	HAL_FLASH_Lock();
}

//2. Set Sector Adress
void MY_FLASH_SetSectorAddrs(uint8_t sector, uint32_t addrs)
{
 8008610:	b480      	push	{r7}
 8008612:	b083      	sub	sp, #12
 8008614:	af00      	add	r7, sp, #0
 8008616:	4603      	mov	r3, r0
 8008618:	6039      	str	r1, [r7, #0]
 800861a:	71fb      	strb	r3, [r7, #7]
	MY_SectorNum = sector;
 800861c:	4a05      	ldr	r2, [pc, #20]	; (8008634 <MY_FLASH_SetSectorAddrs+0x24>)
 800861e:	79fb      	ldrb	r3, [r7, #7]
 8008620:	7013      	strb	r3, [r2, #0]
	MY_SectorAddrs = addrs;
 8008622:	4a05      	ldr	r2, [pc, #20]	; (8008638 <MY_FLASH_SetSectorAddrs+0x28>)
 8008624:	683b      	ldr	r3, [r7, #0]
 8008626:	6013      	str	r3, [r2, #0]
}
 8008628:	bf00      	nop
 800862a:	370c      	adds	r7, #12
 800862c:	46bd      	mov	sp, r7
 800862e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008632:	4770      	bx	lr
 8008634:	200000e0 	.word	0x200000e0
 8008638:	200000dc 	.word	0x200000dc

0800863c <echo_init>:



void
echo_init(void)
{
 800863c:	b580      	push	{r7, lr}
 800863e:	b082      	sub	sp, #8
 8008640:	af00      	add	r7, sp, #0




  echo_pcb = tcp_new();
 8008642:	f00e f949 	bl	80168d8 <tcp_new>
 8008646:	4602      	mov	r2, r0
 8008648:	4b12      	ldr	r3, [pc, #72]	; (8008694 <echo_init+0x58>)
 800864a:	601a      	str	r2, [r3, #0]
  if (echo_pcb != NULL)
 800864c:	4b11      	ldr	r3, [pc, #68]	; (8008694 <echo_init+0x58>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b00      	cmp	r3, #0
 8008652:	d01b      	beq.n	800868c <echo_init+0x50>
  {
    err_t err;

    err = tcp_bind(echo_pcb, IP_ADDR_ANY, 7);
 8008654:	4b0f      	ldr	r3, [pc, #60]	; (8008694 <echo_init+0x58>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	2207      	movs	r2, #7
 800865a:	490f      	ldr	r1, [pc, #60]	; (8008698 <echo_init+0x5c>)
 800865c:	4618      	mov	r0, r3
 800865e:	f00d f89b 	bl	8015798 <tcp_bind>
 8008662:	4603      	mov	r3, r0
 8008664:	71fb      	strb	r3, [r7, #7]
    if (err == ERR_OK)
 8008666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800866a:	2b00      	cmp	r3, #0
 800866c:	d10e      	bne.n	800868c <echo_init+0x50>
    {
      echo_pcb = tcp_listen(echo_pcb);
 800866e:	4b09      	ldr	r3, [pc, #36]	; (8008694 <echo_init+0x58>)
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	21ff      	movs	r1, #255	; 0xff
 8008674:	4618      	mov	r0, r3
 8008676:	f00d f947 	bl	8015908 <tcp_listen_with_backlog>
 800867a:	4602      	mov	r2, r0
 800867c:	4b05      	ldr	r3, [pc, #20]	; (8008694 <echo_init+0x58>)
 800867e:	601a      	str	r2, [r3, #0]
      tcp_accept(echo_pcb, echo_accept);
 8008680:	4b04      	ldr	r3, [pc, #16]	; (8008694 <echo_init+0x58>)
 8008682:	681b      	ldr	r3, [r3, #0]
 8008684:	4905      	ldr	r1, [pc, #20]	; (800869c <echo_init+0x60>)
 8008686:	4618      	mov	r0, r3
 8008688:	f00e f9b4 	bl	80169f4 <tcp_accept>
  }
  else
  {
    /* abort? output diagnostic? */
  }
}
 800868c:	bf00      	nop
 800868e:	3708      	adds	r7, #8
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}
 8008694:	200000e4 	.word	0x200000e4
 8008698:	08032970 	.word	0x08032970
 800869c:	080086a1 	.word	0x080086a1

080086a0 <echo_accept>:
uint32_t count = 0;

err_t
echo_accept(void *arg, struct tcp_pcb *newpcb, err_t err)
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b086      	sub	sp, #24
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	60f8      	str	r0, [r7, #12]
 80086a8:	60b9      	str	r1, [r7, #8]
 80086aa:	4613      	mov	r3, r2
 80086ac:	71fb      	strb	r3, [r7, #7]

  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  /* commonly observed practive to call tcp_setprio(), why? */
  tcp_setprio(newpcb, TCP_PRIO_MIN);
 80086ae:	2101      	movs	r1, #1
 80086b0:	68b8      	ldr	r0, [r7, #8]
 80086b2:	f00d ff1f 	bl	80164f4 <tcp_setprio>

  es = (struct echo_state *)mem_malloc(sizeof(struct echo_state));
 80086b6:	200c      	movs	r0, #12
 80086b8:	f00b fa62 	bl	8013b80 <mem_malloc>
 80086bc:	6138      	str	r0, [r7, #16]
  if (es != NULL)
 80086be:	693b      	ldr	r3, [r7, #16]
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d019      	beq.n	80086f8 <echo_accept+0x58>
  {
    es->state = ES_ACCEPTED;
 80086c4:	693b      	ldr	r3, [r7, #16]
 80086c6:	2201      	movs	r2, #1
 80086c8:	701a      	strb	r2, [r3, #0]
    es->pcb = newpcb;
 80086ca:	693b      	ldr	r3, [r7, #16]
 80086cc:	68ba      	ldr	r2, [r7, #8]
 80086ce:	605a      	str	r2, [r3, #4]
    es->retries = 0;
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	2200      	movs	r2, #0
 80086d4:	705a      	strb	r2, [r3, #1]
    es->p = NULL;
 80086d6:	693b      	ldr	r3, [r7, #16]
 80086d8:	2200      	movs	r2, #0
 80086da:	609a      	str	r2, [r3, #8]
    /* pass newly allocated es to our callbacks */
    tcp_arg(newpcb, es);
 80086dc:	6939      	ldr	r1, [r7, #16]
 80086de:	68b8      	ldr	r0, [r7, #8]
 80086e0:	f00e f910 	bl	8016904 <tcp_arg>
    tcp_recv(newpcb, echo_recv);
 80086e4:	4908      	ldr	r1, [pc, #32]	; (8008708 <echo_accept+0x68>)
 80086e6:	68b8      	ldr	r0, [r7, #8]
 80086e8:	f00e f91e 	bl	8016928 <tcp_recv>
    count = 0;
 80086ec:	4b07      	ldr	r3, [pc, #28]	; (800870c <echo_accept+0x6c>)
 80086ee:	2200      	movs	r2, #0
 80086f0:	601a      	str	r2, [r3, #0]
    ret_err = ERR_OK;
 80086f2:	2300      	movs	r3, #0
 80086f4:	75fb      	strb	r3, [r7, #23]
 80086f6:	e001      	b.n	80086fc <echo_accept+0x5c>

  }
  else
  {
    ret_err = ERR_MEM;
 80086f8:	23ff      	movs	r3, #255	; 0xff
 80086fa:	75fb      	strb	r3, [r7, #23]
  }
  //MY_FLASH_SetSectorAddrs(5, 0x08040000);
  return ret_err;
 80086fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008700:	4618      	mov	r0, r3
 8008702:	3718      	adds	r7, #24
 8008704:	46bd      	mov	sp, r7
 8008706:	bd80      	pop	{r7, pc}
 8008708:	08008711 	.word	0x08008711
 800870c:	200000e8 	.word	0x200000e8

08008710 <echo_recv>:

err_t
echo_recv(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err)
{
 8008710:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008712:	b08d      	sub	sp, #52	; 0x34
 8008714:	af00      	add	r7, sp, #0
 8008716:	60f8      	str	r0, [r7, #12]
 8008718:	60b9      	str	r1, [r7, #8]
 800871a:	607a      	str	r2, [r7, #4]
 800871c:	70fb      	strb	r3, [r7, #3]
 800871e:	466b      	mov	r3, sp
 8008720:	461d      	mov	r5, r3


	if (!p) {
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	2b00      	cmp	r3, #0
 8008726:	d10a      	bne.n	800873e <echo_recv+0x2e>
        tcp_close(tpcb);
 8008728:	68b8      	ldr	r0, [r7, #8]
 800872a:	f00c ff3f 	bl	80155ac <tcp_close>
        tcp_recv(tpcb, NULL);
 800872e:	2100      	movs	r1, #0
 8008730:	68b8      	ldr	r0, [r7, #8]
 8008732:	f00e f8f9 	bl	8016928 <tcp_recv>
        HAL_FLASH_Lock();
 8008736:	f002 fed5 	bl	800b4e4 <HAL_FLASH_Lock>
        return ERR_OK;
 800873a:	2300      	movs	r3, #0
 800873c:	e0ce      	b.n	80088dc <echo_recv+0x1cc>
    }


	char buffer[p->len];
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	8958      	ldrh	r0, [r3, #10]
 8008742:	4603      	mov	r3, r0
 8008744:	3b01      	subs	r3, #1
 8008746:	62fb      	str	r3, [r7, #44]	; 0x2c
 8008748:	b281      	uxth	r1, r0
 800874a:	f04f 0200 	mov.w	r2, #0
 800874e:	f04f 0300 	mov.w	r3, #0
 8008752:	f04f 0400 	mov.w	r4, #0
 8008756:	00d4      	lsls	r4, r2, #3
 8008758:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800875c:	00cb      	lsls	r3, r1, #3
 800875e:	b281      	uxth	r1, r0
 8008760:	f04f 0200 	mov.w	r2, #0
 8008764:	f04f 0300 	mov.w	r3, #0
 8008768:	f04f 0400 	mov.w	r4, #0
 800876c:	00d4      	lsls	r4, r2, #3
 800876e:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8008772:	00cb      	lsls	r3, r1, #3
 8008774:	4603      	mov	r3, r0
 8008776:	3307      	adds	r3, #7
 8008778:	08db      	lsrs	r3, r3, #3
 800877a:	00db      	lsls	r3, r3, #3
 800877c:	ebad 0d03 	sub.w	sp, sp, r3
 8008780:	466b      	mov	r3, sp
 8008782:	3300      	adds	r3, #0
 8008784:	627b      	str	r3, [r7, #36]	; 0x24
	char buffer2[p->len];
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	8958      	ldrh	r0, [r3, #10]
 800878a:	4603      	mov	r3, r0
 800878c:	3b01      	subs	r3, #1
 800878e:	623b      	str	r3, [r7, #32]
 8008790:	b281      	uxth	r1, r0
 8008792:	f04f 0200 	mov.w	r2, #0
 8008796:	f04f 0300 	mov.w	r3, #0
 800879a:	f04f 0400 	mov.w	r4, #0
 800879e:	00d4      	lsls	r4, r2, #3
 80087a0:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80087a4:	00cb      	lsls	r3, r1, #3
 80087a6:	b281      	uxth	r1, r0
 80087a8:	f04f 0200 	mov.w	r2, #0
 80087ac:	f04f 0300 	mov.w	r3, #0
 80087b0:	f04f 0400 	mov.w	r4, #0
 80087b4:	00d4      	lsls	r4, r2, #3
 80087b6:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 80087ba:	00cb      	lsls	r3, r1, #3
 80087bc:	4603      	mov	r3, r0
 80087be:	3307      	adds	r3, #7
 80087c0:	08db      	lsrs	r3, r3, #3
 80087c2:	00db      	lsls	r3, r3, #3
 80087c4:	ebad 0d03 	sub.w	sp, sp, r3
 80087c8:	466b      	mov	r3, sp
 80087ca:	3300      	adds	r3, #0
 80087cc:	61fb      	str	r3, [r7, #28]
    /* indicate that the packet has been received */
    tcp_recved(tpcb, p->len);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	895b      	ldrh	r3, [r3, #10]
 80087d2:	4619      	mov	r1, r3
 80087d4:	68b8      	ldr	r0, [r7, #8]
 80087d6:	f00d f9ad 	bl	8015b34 <tcp_recved>
    /* in this case, we assume that the payload is < TCP_SND_BUF */

    //err = tcp_write(tpcb, p->payload, p->len, 1);
    /* free the received pbuf */

    pbuf_free(p);
 80087da:	6878      	ldr	r0, [r7, #4]
 80087dc:	f00c fa44 	bl	8014c68 <pbuf_free>
    //MY_FLASH_WriteN(count, p->payload, p->len, DATA_TYPE_8);
    count = count + p->len;
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	895b      	ldrh	r3, [r3, #10]
 80087e4:	461a      	mov	r2, r3
 80087e6:	4b40      	ldr	r3, [pc, #256]	; (80088e8 <echo_recv+0x1d8>)
 80087e8:	681b      	ldr	r3, [r3, #0]
 80087ea:	4413      	add	r3, r2
 80087ec:	4a3e      	ldr	r2, [pc, #248]	; (80088e8 <echo_recv+0x1d8>)
 80087ee:	6013      	str	r3, [r2, #0]

    for(int i=0;i<100;i++){
 80087f0:	2300      	movs	r3, #0
 80087f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80087f4:	e007      	b.n	8008806 <echo_recv+0xf6>
    	pData[i]=0x00;
 80087f6:	4a3d      	ldr	r2, [pc, #244]	; (80088ec <echo_recv+0x1dc>)
 80087f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087fa:	4413      	add	r3, r2
 80087fc:	2200      	movs	r2, #0
 80087fe:	701a      	strb	r2, [r3, #0]
    for(int i=0;i<100;i++){
 8008800:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008802:	3301      	adds	r3, #1
 8008804:	62bb      	str	r3, [r7, #40]	; 0x28
 8008806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008808:	2b63      	cmp	r3, #99	; 0x63
 800880a:	ddf4      	ble.n	80087f6 <echo_recv+0xe6>
    }
    HAL_UART_DMAStop(&huart1);
 800880c:	4838      	ldr	r0, [pc, #224]	; (80088f0 <echo_recv+0x1e0>)
 800880e:	f005 f877 	bl	800d900 <HAL_UART_DMAStop>
    huart1.hdmarx->Instance->NDTR = 100;
 8008812:	4b37      	ldr	r3, [pc, #220]	; (80088f0 <echo_recv+0x1e0>)
 8008814:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	2264      	movs	r2, #100	; 0x64
 800881a:	605a      	str	r2, [r3, #4]
    HAL_UART_Receive_DMA(&huart1, pData, 100);
 800881c:	2264      	movs	r2, #100	; 0x64
 800881e:	4933      	ldr	r1, [pc, #204]	; (80088ec <echo_recv+0x1dc>)
 8008820:	4833      	ldr	r0, [pc, #204]	; (80088f0 <echo_recv+0x1e0>)
 8008822:	f004 ffe9 	bl	800d7f8 <HAL_UART_Receive_DMA>


    HAL_UART_Transmit(&huart1, p->payload, p->len, 10);
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	6859      	ldr	r1, [r3, #4]
 800882a:	687b      	ldr	r3, [r7, #4]
 800882c:	895a      	ldrh	r2, [r3, #10]
 800882e:	230a      	movs	r3, #10
 8008830:	482f      	ldr	r0, [pc, #188]	; (80088f0 <echo_recv+0x1e0>)
 8008832:	f004 ff4f 	bl	800d6d4 <HAL_UART_Transmit>
    char cmd[p->len];
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	8958      	ldrh	r0, [r3, #10]
 800883a:	466b      	mov	r3, sp
 800883c:	461e      	mov	r6, r3
 800883e:	4603      	mov	r3, r0
 8008840:	3b01      	subs	r3, #1
 8008842:	61bb      	str	r3, [r7, #24]
 8008844:	b281      	uxth	r1, r0
 8008846:	f04f 0200 	mov.w	r2, #0
 800884a:	f04f 0300 	mov.w	r3, #0
 800884e:	f04f 0400 	mov.w	r4, #0
 8008852:	00d4      	lsls	r4, r2, #3
 8008854:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 8008858:	00cb      	lsls	r3, r1, #3
 800885a:	b281      	uxth	r1, r0
 800885c:	f04f 0200 	mov.w	r2, #0
 8008860:	f04f 0300 	mov.w	r3, #0
 8008864:	f04f 0400 	mov.w	r4, #0
 8008868:	00d4      	lsls	r4, r2, #3
 800886a:	ea44 7451 	orr.w	r4, r4, r1, lsr #29
 800886e:	00cb      	lsls	r3, r1, #3
 8008870:	4603      	mov	r3, r0
 8008872:	3307      	adds	r3, #7
 8008874:	08db      	lsrs	r3, r3, #3
 8008876:	00db      	lsls	r3, r3, #3
 8008878:	ebad 0d03 	sub.w	sp, sp, r3
 800887c:	466b      	mov	r3, sp
 800887e:	3300      	adds	r3, #0
 8008880:	617b      	str	r3, [r7, #20]
    memcpy(cmd, p->payload,p->len);
 8008882:	6978      	ldr	r0, [r7, #20]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	6859      	ldr	r1, [r3, #4]
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	895b      	ldrh	r3, [r3, #10]
 800888c:	461a      	mov	r2, r3
 800888e:	f015 fc1e 	bl	801e0ce <memcpy>

    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)||(cmd[1] == 0x0F)){
 8008892:	697b      	ldr	r3, [r7, #20]
 8008894:	785b      	ldrb	r3, [r3, #1]
 8008896:	2bd1      	cmp	r3, #209	; 0xd1
 8008898:	d00b      	beq.n	80088b2 <echo_recv+0x1a2>
 800889a:	697b      	ldr	r3, [r7, #20]
 800889c:	785b      	ldrb	r3, [r3, #1]
 800889e:	2bd0      	cmp	r3, #208	; 0xd0
 80088a0:	d007      	beq.n	80088b2 <echo_recv+0x1a2>
 80088a2:	697b      	ldr	r3, [r7, #20]
 80088a4:	785b      	ldrb	r3, [r3, #1]
 80088a6:	2bf6      	cmp	r3, #246	; 0xf6
 80088a8:	d003      	beq.n	80088b2 <echo_recv+0x1a2>
 80088aa:	697b      	ldr	r3, [r7, #20]
 80088ac:	785b      	ldrb	r3, [r3, #1]
 80088ae:	2b0f      	cmp	r3, #15
 80088b0:	d105      	bne.n	80088be <echo_recv+0x1ae>
        while(pData[1] == 0x00){
 80088b2:	bf00      	nop
 80088b4:	4b0d      	ldr	r3, [pc, #52]	; (80088ec <echo_recv+0x1dc>)
 80088b6:	785b      	ldrb	r3, [r3, #1]
 80088b8:	2b00      	cmp	r3, #0
 80088ba:	d0fb      	beq.n	80088b4 <echo_recv+0x1a4>
    if((cmd[1] == 0xD1)||(cmd[1] == 0xD0)||(cmd[1] == 0xF6)||(cmd[1] == 0x0F)){
 80088bc:	e002      	b.n	80088c4 <echo_recv+0x1b4>
        }
    }
    else
    {

        	HAL_Delay(10);
 80088be:	200a      	movs	r0, #10
 80088c0:	f000 ff42 	bl	8009748 <HAL_Delay>



    }

   tcp_write(tpcb, pData, pData[0]+1, 1);
 80088c4:	4b09      	ldr	r3, [pc, #36]	; (80088ec <echo_recv+0x1dc>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	b29b      	uxth	r3, r3
 80088ca:	3301      	adds	r3, #1
 80088cc:	b29a      	uxth	r2, r3
 80088ce:	2301      	movs	r3, #1
 80088d0:	4906      	ldr	r1, [pc, #24]	; (80088ec <echo_recv+0x1dc>)
 80088d2:	68b8      	ldr	r0, [r7, #8]
 80088d4:	f010 ff52 	bl	801977c <tcp_write>
       		char str[7];
       		sprintf(str, "%d;", count);
       		tcp_write(tpcb, str, 7, 1);
    	}
*/
    return ERR_OK;
 80088d8:	2300      	movs	r3, #0
 80088da:	46b5      	mov	sp, r6
 80088dc:	46ad      	mov	sp, r5
}
 80088de:	4618      	mov	r0, r3
 80088e0:	3734      	adds	r7, #52	; 0x34
 80088e2:	46bd      	mov	sp, r7
 80088e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80088e6:	bf00      	nop
 80088e8:	200000e8 	.word	0x200000e8
 80088ec:	20004674 	.word	0x20004674
 80088f0:	20004c34 	.word	0x20004c34

080088f4 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80088f4:	b480      	push	{r7}
 80088f6:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80088f8:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80088fc:	4b05      	ldr	r3, [pc, #20]	; (8008914 <__NVIC_SystemReset+0x20>)
 80088fe:	68db      	ldr	r3, [r3, #12]
 8008900:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8008904:	4903      	ldr	r1, [pc, #12]	; (8008914 <__NVIC_SystemReset+0x20>)
 8008906:	4b04      	ldr	r3, [pc, #16]	; (8008918 <__NVIC_SystemReset+0x24>)
 8008908:	4313      	orrs	r3, r2
 800890a:	60cb      	str	r3, [r1, #12]
 800890c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8008910:	bf00      	nop
 8008912:	e7fd      	b.n	8008910 <__NVIC_SystemReset+0x1c>
 8008914:	e000ed00 	.word	0xe000ed00
 8008918:	05fa0004 	.word	0x05fa0004

0800891c <BootActivate>:
** \brief     Bootloader activation function.
** \return    none.
**
****************************************************************************************/
void BootActivate(void)
{
 800891c:	b580      	push	{r7, lr}
 800891e:	af00      	add	r7, sp, #0
  /* perform software reset to activate the bootoader again */
  NVIC_SystemReset();
 8008920:	f7ff ffe8 	bl	80088f4 <__NVIC_SystemReset>

08008924 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];
  
void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8008924:	b480      	push	{r7}
 8008926:	b085      	sub	sp, #20
 8008928:	af00      	add	r7, sp, #0
 800892a:	60f8      	str	r0, [r7, #12]
 800892c:	60b9      	str	r1, [r7, #8]
 800892e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	4a07      	ldr	r2, [pc, #28]	; (8008950 <vApplicationGetIdleTaskMemory+0x2c>)
 8008934:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8008936:	68bb      	ldr	r3, [r7, #8]
 8008938:	4a06      	ldr	r2, [pc, #24]	; (8008954 <vApplicationGetIdleTaskMemory+0x30>)
 800893a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	2280      	movs	r2, #128	; 0x80
 8008940:	601a      	str	r2, [r3, #0]
  /* place for user code */
}                   
 8008942:	bf00      	nop
 8008944:	3714      	adds	r7, #20
 8008946:	46bd      	mov	sp, r7
 8008948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800894c:	4770      	bx	lr
 800894e:	bf00      	nop
 8008950:	200000ec 	.word	0x200000ec
 8008954:	20000140 	.word	0x20000140

08008958 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8008958:	b5b0      	push	{r4, r5, r7, lr}
 800895a:	b08a      	sub	sp, #40	; 0x28
 800895c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	VectorBase_Config();
 800895e:	f000 fa8f 	bl	8008e80 <VectorBase_Config>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8008962:	f000 fe94 	bl	800968e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8008966:	f000 f855 	bl	8008a14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800896a:	f000 f9e7 	bl	8008d3c <MX_GPIO_Init>
  MX_DMA_Init();
 800896e:	f000 f9c7 	bl	8008d00 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8008972:	f000 f967 	bl	8008c44 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8008976:	f000 f995 	bl	8008ca4 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM3_Init();
 800897a:	f000 f8e3 	bl	8008b44 <MX_TIM3_Init>
  MX_USART1_UART_Init();
 800897e:	f000 f931 	bl	8008be4 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  MY_FLASH_SetSectorAddrs(5, 0x08040000);
 8008982:	4920      	ldr	r1, [pc, #128]	; (8008a04 <main+0xac>)
 8008984:	2005      	movs	r0, #5
 8008986:	f7ff fe43 	bl	8008610 <MY_FLASH_SetSectorAddrs>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 2048);
 800898a:	4b1f      	ldr	r3, [pc, #124]	; (8008a08 <main+0xb0>)
 800898c:	1d3c      	adds	r4, r7, #4
 800898e:	461d      	mov	r5, r3
 8008990:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8008992:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8008994:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8008998:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800899c:	1d3b      	adds	r3, r7, #4
 800899e:	2100      	movs	r1, #0
 80089a0:	4618      	mov	r0, r3
 80089a2:	f006 fee6 	bl	800f772 <osThreadCreate>
 80089a6:	4602      	mov	r2, r0
 80089a8:	4b18      	ldr	r3, [pc, #96]	; (8008a0c <main+0xb4>)
 80089aa:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80089ac:	f006 feca 	bl	800f744 <osKernelStart>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  for(int i= 0; i <10 ; i++){
 80089b0:	2300      	movs	r3, #0
 80089b2:	627b      	str	r3, [r7, #36]	; 0x24
 80089b4:	e00b      	b.n	80089ce <main+0x76>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 80089b6:	f244 0181 	movw	r1, #16513	; 0x4081
 80089ba:	4815      	ldr	r0, [pc, #84]	; (8008a10 <main+0xb8>)
 80089bc:	f002 ff65 	bl	800b88a <HAL_GPIO_TogglePin>
		  HAL_Delay(500);
 80089c0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80089c4:	f000 fec0 	bl	8009748 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 80089c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089ca:	3301      	adds	r3, #1
 80089cc:	627b      	str	r3, [r7, #36]	; 0x24
 80089ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80089d0:	2b09      	cmp	r3, #9
 80089d2:	ddf0      	ble.n	80089b6 <main+0x5e>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 80089d4:	2300      	movs	r3, #0
 80089d6:	623b      	str	r3, [r7, #32]
 80089d8:	e00a      	b.n	80089f0 <main+0x98>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin);
 80089da:	f244 0181 	movw	r1, #16513	; 0x4081
 80089de:	480c      	ldr	r0, [pc, #48]	; (8008a10 <main+0xb8>)
 80089e0:	f002 ff53 	bl	800b88a <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 80089e4:	2032      	movs	r0, #50	; 0x32
 80089e6:	f000 feaf 	bl	8009748 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 80089ea:	6a3b      	ldr	r3, [r7, #32]
 80089ec:	3301      	adds	r3, #1
 80089ee:	623b      	str	r3, [r7, #32]
 80089f0:	6a3b      	ldr	r3, [r7, #32]
 80089f2:	2b09      	cmp	r3, #9
 80089f4:	ddf1      	ble.n	80089da <main+0x82>
	  }
      SharedParamsWriteByIndex(0, 1);
 80089f6:	2101      	movs	r1, #1
 80089f8:	2000      	movs	r0, #0
 80089fa:	f000 faf3 	bl	8008fe4 <SharedParamsWriteByIndex>
      /* connection request received so start the bootloader */
      BootActivate();
 80089fe:	f7ff ff8d 	bl	800891c <BootActivate>
	  for(int i= 0; i <10 ; i++){
 8008a02:	e7d5      	b.n	80089b0 <main+0x58>
 8008a04:	08040000 	.word	0x08040000
 8008a08:	0801ef98 	.word	0x0801ef98
 8008a0c:	2000470c 	.word	0x2000470c
 8008a10:	40020400 	.word	0x40020400

08008a14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b0b8      	sub	sp, #224	; 0xe0
 8008a18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8008a1a:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008a1e:	2234      	movs	r2, #52	; 0x34
 8008a20:	2100      	movs	r1, #0
 8008a22:	4618      	mov	r0, r3
 8008a24:	f015 fb5e 	bl	801e0e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8008a28:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	601a      	str	r2, [r3, #0]
 8008a30:	605a      	str	r2, [r3, #4]
 8008a32:	609a      	str	r2, [r3, #8]
 8008a34:	60da      	str	r2, [r3, #12]
 8008a36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008a38:	f107 0308 	add.w	r3, r7, #8
 8008a3c:	2290      	movs	r2, #144	; 0x90
 8008a3e:	2100      	movs	r1, #0
 8008a40:	4618      	mov	r0, r3
 8008a42:	f015 fb4f 	bl	801e0e4 <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8008a46:	f003 f883 	bl	800bb50 <HAL_PWR_EnableBkUpAccess>
  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8008a4a:	4b3b      	ldr	r3, [pc, #236]	; (8008b38 <SystemClock_Config+0x124>)
 8008a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a4e:	4a3a      	ldr	r2, [pc, #232]	; (8008b38 <SystemClock_Config+0x124>)
 8008a50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a54:	6413      	str	r3, [r2, #64]	; 0x40
 8008a56:	4b38      	ldr	r3, [pc, #224]	; (8008b38 <SystemClock_Config+0x124>)
 8008a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008a5e:	607b      	str	r3, [r7, #4]
 8008a60:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8008a62:	4b36      	ldr	r3, [pc, #216]	; (8008b3c <SystemClock_Config+0x128>)
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a35      	ldr	r2, [pc, #212]	; (8008b3c <SystemClock_Config+0x128>)
 8008a68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008a6c:	6013      	str	r3, [r2, #0]
 8008a6e:	4b33      	ldr	r3, [pc, #204]	; (8008b3c <SystemClock_Config+0x128>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8008a76:	603b      	str	r3, [r7, #0]
 8008a78:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8008a80:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 8008a84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8008a88:	2302      	movs	r3, #2
 8008a8a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8008a8e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008a92:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 4;
 8008a96:	2304      	movs	r3, #4
 8008a98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 216;
 8008a9c:	23d8      	movs	r3, #216	; 0xd8
 8008a9e:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8008aa2:	2302      	movs	r3, #2
 8008aa4:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = 9;
 8008aa8:	2309      	movs	r3, #9
 8008aaa:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8008aae:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f003 f8ac 	bl	800bc10 <HAL_RCC_OscConfig>
 8008ab8:	4603      	mov	r3, r0
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	d001      	beq.n	8008ac2 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8008abe:	f000 fa89 	bl	8008fd4 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8008ac2:	f003 f855 	bl	800bb70 <HAL_PWREx_EnableOverDrive>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d001      	beq.n	8008ad0 <SystemClock_Config+0xbc>
  {
    Error_Handler();
 8008acc:	f000 fa82 	bl	8008fd4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8008ad0:	230f      	movs	r3, #15
 8008ad2:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8008ad6:	2302      	movs	r3, #2
 8008ad8:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8008adc:	2300      	movs	r3, #0
 8008ade:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8008ae2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8008ae6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8008aea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008aee:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8008af2:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8008af6:	2107      	movs	r1, #7
 8008af8:	4618      	mov	r0, r3
 8008afa:	f003 fb37 	bl	800c16c <HAL_RCC_ClockConfig>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d001      	beq.n	8008b08 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8008b04:	f000 fa66 	bl	8008fd4 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8008b08:	4b0d      	ldr	r3, [pc, #52]	; (8008b40 <SystemClock_Config+0x12c>)
 8008b0a:	60bb      	str	r3, [r7, #8]
                              |RCC_PERIPHCLK_CLK48;
  PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8008b0c:	2300      	movs	r3, #0
 8008b0e:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8008b10:	2300      	movs	r3, #0
 8008b12:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008b14:	2300      	movs	r3, #0
 8008b16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008b1a:	f107 0308 	add.w	r3, r7, #8
 8008b1e:	4618      	mov	r0, r3
 8008b20:	f003 fd1c 	bl	800c55c <HAL_RCCEx_PeriphCLKConfig>
 8008b24:	4603      	mov	r3, r0
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d001      	beq.n	8008b2e <SystemClock_Config+0x11a>
  {
    Error_Handler();
 8008b2a:	f000 fa53 	bl	8008fd4 <Error_Handler>
  }
}
 8008b2e:	bf00      	nop
 8008b30:	37e0      	adds	r7, #224	; 0xe0
 8008b32:	46bd      	mov	sp, r7
 8008b34:	bd80      	pop	{r7, pc}
 8008b36:	bf00      	nop
 8008b38:	40023800 	.word	0x40023800
 8008b3c:	40007000 	.word	0x40007000
 8008b40:	00200140 	.word	0x00200140

08008b44 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b088      	sub	sp, #32
 8008b48:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8008b4a:	f107 0310 	add.w	r3, r7, #16
 8008b4e:	2200      	movs	r2, #0
 8008b50:	601a      	str	r2, [r3, #0]
 8008b52:	605a      	str	r2, [r3, #4]
 8008b54:	609a      	str	r2, [r3, #8]
 8008b56:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008b58:	1d3b      	adds	r3, r7, #4
 8008b5a:	2200      	movs	r2, #0
 8008b5c:	601a      	str	r2, [r3, #0]
 8008b5e:	605a      	str	r2, [r3, #4]
 8008b60:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8008b62:	4b1d      	ldr	r3, [pc, #116]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b64:	4a1d      	ldr	r2, [pc, #116]	; (8008bdc <MX_TIM3_Init+0x98>)
 8008b66:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 216;
 8008b68:	4b1b      	ldr	r3, [pc, #108]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b6a:	22d8      	movs	r2, #216	; 0xd8
 8008b6c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8008b6e:	4b1a      	ldr	r3, [pc, #104]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b70:	2200      	movs	r2, #0
 8008b72:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 100000;
 8008b74:	4b18      	ldr	r3, [pc, #96]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b76:	4a1a      	ldr	r2, [pc, #104]	; (8008be0 <MX_TIM3_Init+0x9c>)
 8008b78:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008b7a:	4b17      	ldr	r3, [pc, #92]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008b80:	4b15      	ldr	r3, [pc, #84]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b82:	2200      	movs	r2, #0
 8008b84:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8008b86:	4814      	ldr	r0, [pc, #80]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008b88:	f004 f90e 	bl	800cda8 <HAL_TIM_Base_Init>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d001      	beq.n	8008b96 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8008b92:	f000 fa1f 	bl	8008fd4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8008b96:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8008b9a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8008b9c:	f107 0310 	add.w	r3, r7, #16
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	480d      	ldr	r0, [pc, #52]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008ba4:	f004 fa76 	bl	800d094 <HAL_TIM_ConfigClockSource>
 8008ba8:	4603      	mov	r3, r0
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d001      	beq.n	8008bb2 <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8008bae:	f000 fa11 	bl	8008fd4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008bb2:	2300      	movs	r3, #0
 8008bb4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8008bba:	1d3b      	adds	r3, r7, #4
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	4806      	ldr	r0, [pc, #24]	; (8008bd8 <MX_TIM3_Init+0x94>)
 8008bc0:	f004 fc8e 	bl	800d4e0 <HAL_TIMEx_MasterConfigSynchronization>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d001      	beq.n	8008bce <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8008bca:	f000 fa03 	bl	8008fd4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8008bce:	bf00      	nop
 8008bd0:	3720      	adds	r7, #32
 8008bd2:	46bd      	mov	sp, r7
 8008bd4:	bd80      	pop	{r7, pc}
 8008bd6:	bf00      	nop
 8008bd8:	20004b94 	.word	0x20004b94
 8008bdc:	40000400 	.word	0x40000400
 8008be0:	000186a0 	.word	0x000186a0

08008be4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8008be8:	4b14      	ldr	r3, [pc, #80]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008bea:	4a15      	ldr	r2, [pc, #84]	; (8008c40 <MX_USART1_UART_Init+0x5c>)
 8008bec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 57600;
 8008bee:	4b13      	ldr	r3, [pc, #76]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008bf0:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8008bf4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008bf6:	4b11      	ldr	r3, [pc, #68]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008bfc:	4b0f      	ldr	r3, [pc, #60]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008bfe:	2200      	movs	r2, #0
 8008c00:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008c02:	4b0e      	ldr	r3, [pc, #56]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c04:	2200      	movs	r2, #0
 8008c06:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008c08:	4b0c      	ldr	r3, [pc, #48]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c0a:	220c      	movs	r2, #12
 8008c0c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c0e:	4b0b      	ldr	r3, [pc, #44]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c10:	2200      	movs	r2, #0
 8008c12:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c14:	4b09      	ldr	r3, [pc, #36]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c16:	2200      	movs	r2, #0
 8008c18:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008c1a:	4b08      	ldr	r3, [pc, #32]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c1c:	2200      	movs	r2, #0
 8008c1e:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008c20:	4b06      	ldr	r3, [pc, #24]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c22:	2200      	movs	r2, #0
 8008c24:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008c26:	4805      	ldr	r0, [pc, #20]	; (8008c3c <MX_USART1_UART_Init+0x58>)
 8008c28:	f004 fd06 	bl	800d638 <HAL_UART_Init>
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d001      	beq.n	8008c36 <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8008c32:	f000 f9cf 	bl	8008fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8008c36:	bf00      	nop
 8008c38:	bd80      	pop	{r7, pc}
 8008c3a:	bf00      	nop
 8008c3c:	20004c34 	.word	0x20004c34
 8008c40:	40011000 	.word	0x40011000

08008c44 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8008c44:	b580      	push	{r7, lr}
 8008c46:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8008c48:	4b14      	ldr	r3, [pc, #80]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c4a:	4a15      	ldr	r2, [pc, #84]	; (8008ca0 <MX_USART3_UART_Init+0x5c>)
 8008c4c:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8008c4e:	4b13      	ldr	r3, [pc, #76]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c50:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008c54:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8008c56:	4b11      	ldr	r3, [pc, #68]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c58:	2200      	movs	r2, #0
 8008c5a:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8008c5c:	4b0f      	ldr	r3, [pc, #60]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c5e:	2200      	movs	r2, #0
 8008c60:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8008c62:	4b0e      	ldr	r3, [pc, #56]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c64:	2200      	movs	r2, #0
 8008c66:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8008c68:	4b0c      	ldr	r3, [pc, #48]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c6a:	220c      	movs	r2, #12
 8008c6c:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c6e:	4b0b      	ldr	r3, [pc, #44]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c70:	2200      	movs	r2, #0
 8008c72:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c74:	4b09      	ldr	r3, [pc, #36]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c76:	2200      	movs	r2, #0
 8008c78:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8008c7a:	4b08      	ldr	r3, [pc, #32]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8008c80:	4b06      	ldr	r3, [pc, #24]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c82:	2200      	movs	r2, #0
 8008c84:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8008c86:	4805      	ldr	r0, [pc, #20]	; (8008c9c <MX_USART3_UART_Init+0x58>)
 8008c88:	f004 fcd6 	bl	800d638 <HAL_UART_Init>
 8008c8c:	4603      	mov	r3, r0
 8008c8e:	2b00      	cmp	r3, #0
 8008c90:	d001      	beq.n	8008c96 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8008c92:	f000 f99f 	bl	8008fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8008c96:	bf00      	nop
 8008c98:	bd80      	pop	{r7, pc}
 8008c9a:	bf00      	nop
 8008c9c:	20004710 	.word	0x20004710
 8008ca0:	40004800 	.word	0x40004800

08008ca4 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008ca8:	4b14      	ldr	r3, [pc, #80]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008caa:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008cae:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008cb0:	4b12      	ldr	r3, [pc, #72]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cb2:	2206      	movs	r2, #6
 8008cb4:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008cb6:	4b11      	ldr	r3, [pc, #68]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cb8:	2202      	movs	r2, #2
 8008cba:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008cbc:	4b0f      	ldr	r3, [pc, #60]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cc2:	4b0e      	ldr	r3, [pc, #56]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cc4:	2202      	movs	r2, #2
 8008cc6:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8008cc8:	4b0c      	ldr	r3, [pc, #48]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cca:	2201      	movs	r2, #1
 8008ccc:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008cce:	4b0b      	ldr	r3, [pc, #44]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cd0:	2200      	movs	r2, #0
 8008cd2:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008cd4:	4b09      	ldr	r3, [pc, #36]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cd6:	2200      	movs	r2, #0
 8008cd8:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8008cda:	4b08      	ldr	r3, [pc, #32]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008cdc:	2201      	movs	r2, #1
 8008cde:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008ce0:	4b06      	ldr	r3, [pc, #24]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008ce6:	4805      	ldr	r0, [pc, #20]	; (8008cfc <MX_USB_OTG_FS_PCD_Init+0x58>)
 8008ce8:	f002 fde9 	bl	800b8be <HAL_PCD_Init>
 8008cec:	4603      	mov	r3, r0
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d001      	beq.n	8008cf6 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8008cf2:	f000 f96f 	bl	8008fd4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8008cf6:	bf00      	nop
 8008cf8:	bd80      	pop	{r7, pc}
 8008cfa:	bf00      	nop
 8008cfc:	20004790 	.word	0x20004790

08008d00 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b082      	sub	sp, #8
 8008d04:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8008d06:	4b0c      	ldr	r3, [pc, #48]	; (8008d38 <MX_DMA_Init+0x38>)
 8008d08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d0a:	4a0b      	ldr	r2, [pc, #44]	; (8008d38 <MX_DMA_Init+0x38>)
 8008d0c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8008d10:	6313      	str	r3, [r2, #48]	; 0x30
 8008d12:	4b09      	ldr	r3, [pc, #36]	; (8008d38 <MX_DMA_Init+0x38>)
 8008d14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d16:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008d1a:	607b      	str	r3, [r7, #4]
 8008d1c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8008d1e:	2200      	movs	r2, #0
 8008d20:	2100      	movs	r1, #0
 8008d22:	203a      	movs	r0, #58	; 0x3a
 8008d24:	f000 fe0d 	bl	8009942 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8008d28:	203a      	movs	r0, #58	; 0x3a
 8008d2a:	f000 fe26 	bl	800997a <HAL_NVIC_EnableIRQ>

}
 8008d2e:	bf00      	nop
 8008d30:	3708      	adds	r7, #8
 8008d32:	46bd      	mov	sp, r7
 8008d34:	bd80      	pop	{r7, pc}
 8008d36:	bf00      	nop
 8008d38:	40023800 	.word	0x40023800

08008d3c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b08c      	sub	sp, #48	; 0x30
 8008d40:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008d42:	f107 031c 	add.w	r3, r7, #28
 8008d46:	2200      	movs	r2, #0
 8008d48:	601a      	str	r2, [r3, #0]
 8008d4a:	605a      	str	r2, [r3, #4]
 8008d4c:	609a      	str	r2, [r3, #8]
 8008d4e:	60da      	str	r2, [r3, #12]
 8008d50:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8008d52:	4b46      	ldr	r3, [pc, #280]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d56:	4a45      	ldr	r2, [pc, #276]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d58:	f043 0304 	orr.w	r3, r3, #4
 8008d5c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d5e:	4b43      	ldr	r3, [pc, #268]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d62:	f003 0304 	and.w	r3, r3, #4
 8008d66:	61bb      	str	r3, [r7, #24]
 8008d68:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8008d6a:	4b40      	ldr	r3, [pc, #256]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d6e:	4a3f      	ldr	r2, [pc, #252]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d74:	6313      	str	r3, [r2, #48]	; 0x30
 8008d76:	4b3d      	ldr	r3, [pc, #244]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008d7e:	617b      	str	r3, [r7, #20]
 8008d80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8008d82:	4b3a      	ldr	r3, [pc, #232]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d86:	4a39      	ldr	r2, [pc, #228]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d88:	f043 0301 	orr.w	r3, r3, #1
 8008d8c:	6313      	str	r3, [r2, #48]	; 0x30
 8008d8e:	4b37      	ldr	r3, [pc, #220]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d92:	f003 0301 	and.w	r3, r3, #1
 8008d96:	613b      	str	r3, [r7, #16]
 8008d98:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8008d9a:	4b34      	ldr	r3, [pc, #208]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008d9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008d9e:	4a33      	ldr	r2, [pc, #204]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008da0:	f043 0302 	orr.w	r3, r3, #2
 8008da4:	6313      	str	r3, [r2, #48]	; 0x30
 8008da6:	4b31      	ldr	r3, [pc, #196]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008da8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008daa:	f003 0302 	and.w	r3, r3, #2
 8008dae:	60fb      	str	r3, [r7, #12]
 8008db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8008db2:	4b2e      	ldr	r3, [pc, #184]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008db6:	4a2d      	ldr	r2, [pc, #180]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008db8:	f043 0308 	orr.w	r3, r3, #8
 8008dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8008dbe:	4b2b      	ldr	r3, [pc, #172]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dc2:	f003 0308 	and.w	r3, r3, #8
 8008dc6:	60bb      	str	r3, [r7, #8]
 8008dc8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8008dca:	4b28      	ldr	r3, [pc, #160]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dce:	4a27      	ldr	r2, [pc, #156]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008dd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dd4:	6313      	str	r3, [r2, #48]	; 0x30
 8008dd6:	4b25      	ldr	r3, [pc, #148]	; (8008e6c <MX_GPIO_Init+0x130>)
 8008dd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008dda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008dde:	607b      	str	r3, [r7, #4]
 8008de0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8008de2:	2200      	movs	r2, #0
 8008de4:	f244 0181 	movw	r1, #16513	; 0x4081
 8008de8:	4821      	ldr	r0, [pc, #132]	; (8008e70 <MX_GPIO_Init+0x134>)
 8008dea:	f002 fd35 	bl	800b858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8008dee:	2200      	movs	r2, #0
 8008df0:	2140      	movs	r1, #64	; 0x40
 8008df2:	4820      	ldr	r0, [pc, #128]	; (8008e74 <MX_GPIO_Init+0x138>)
 8008df4:	f002 fd30 	bl	800b858 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8008df8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008dfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8008dfe:	4b1e      	ldr	r3, [pc, #120]	; (8008e78 <MX_GPIO_Init+0x13c>)
 8008e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e02:	2300      	movs	r3, #0
 8008e04:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8008e06:	f107 031c 	add.w	r3, r7, #28
 8008e0a:	4619      	mov	r1, r3
 8008e0c:	481b      	ldr	r0, [pc, #108]	; (8008e7c <MX_GPIO_Init+0x140>)
 8008e0e:	f002 fb79 	bl	800b504 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8008e12:	f244 0381 	movw	r3, #16513	; 0x4081
 8008e16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e18:	2301      	movs	r3, #1
 8008e1a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e20:	2300      	movs	r3, #0
 8008e22:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8008e24:	f107 031c 	add.w	r3, r7, #28
 8008e28:	4619      	mov	r1, r3
 8008e2a:	4811      	ldr	r0, [pc, #68]	; (8008e70 <MX_GPIO_Init+0x134>)
 8008e2c:	f002 fb6a 	bl	800b504 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8008e30:	2340      	movs	r3, #64	; 0x40
 8008e32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8008e34:	2301      	movs	r3, #1
 8008e36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e38:	2300      	movs	r3, #0
 8008e3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8008e40:	f107 031c 	add.w	r3, r7, #28
 8008e44:	4619      	mov	r1, r3
 8008e46:	480b      	ldr	r0, [pc, #44]	; (8008e74 <MX_GPIO_Init+0x138>)
 8008e48:	f002 fb5c 	bl	800b504 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8008e4c:	2380      	movs	r3, #128	; 0x80
 8008e4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8008e50:	2300      	movs	r3, #0
 8008e52:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008e54:	2300      	movs	r3, #0
 8008e56:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8008e58:	f107 031c 	add.w	r3, r7, #28
 8008e5c:	4619      	mov	r1, r3
 8008e5e:	4805      	ldr	r0, [pc, #20]	; (8008e74 <MX_GPIO_Init+0x138>)
 8008e60:	f002 fb50 	bl	800b504 <HAL_GPIO_Init>

}
 8008e64:	bf00      	nop
 8008e66:	3730      	adds	r7, #48	; 0x30
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}
 8008e6c:	40023800 	.word	0x40023800
 8008e70:	40020400 	.word	0x40020400
 8008e74:	40021800 	.word	0x40021800
 8008e78:	10110000 	.word	0x10110000
 8008e7c:	40020800 	.word	0x40020800

08008e80 <VectorBase_Config>:

/* USER CODE BEGIN 4 */
static void VectorBase_Config(void)
{
 8008e80:	b480      	push	{r7}
 8008e82:	af00      	add	r7, sp, #0
   * c-startup code.
   */
  extern const unsigned long g_pfnVectors[];

  /* Remap the vector table to where the vector table is located for this program. */
  SCB->VTOR = (unsigned long)&g_pfnVectors[0];
 8008e84:	4b03      	ldr	r3, [pc, #12]	; (8008e94 <VectorBase_Config+0x14>)
 8008e86:	4a04      	ldr	r2, [pc, #16]	; (8008e98 <VectorBase_Config+0x18>)
 8008e88:	609a      	str	r2, [r3, #8]
}
 8008e8a:	bf00      	nop
 8008e8c:	46bd      	mov	sp, r7
 8008e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e92:	4770      	bx	lr
 8008e94:	e000ed00 	.word	0xe000ed00
 8008e98:	08008000 	.word	0x08008000

08008e9c <recv_callback>:
//https://www.xilinx.com/video/soc/networking-with-lwip-focused-free-rtos.html
//When we recive something we come here to accept the connection wish or not
err_t err;

err_t
recv_callback(void *arg, struct tcp_pcb *tpcb, struct pbuf *p, err_t err){
 8008e9c:	b580      	push	{r7, lr}
 8008e9e:	b092      	sub	sp, #72	; 0x48
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	60f8      	str	r0, [r7, #12]
 8008ea4:	60b9      	str	r1, [r7, #8]
 8008ea6:	607a      	str	r2, [r7, #4]
 8008ea8:	70fb      	strb	r3, [r7, #3]

	char recived[50];

	tcp_recved(tpcb, p->len);
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	895b      	ldrh	r3, [r3, #10]
 8008eae:	4619      	mov	r1, r3
 8008eb0:	68b8      	ldr	r0, [r7, #8]
 8008eb2:	f00c fe3f 	bl	8015b34 <tcp_recved>

	memcpy(recived, p -> payload, p -> len); //put the incoming udp data to UDP_RECIVE
 8008eb6:	687b      	ldr	r3, [r7, #4]
 8008eb8:	6859      	ldr	r1, [r3, #4]
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	895b      	ldrh	r3, [r3, #10]
 8008ebe:	461a      	mov	r2, r3
 8008ec0:	f107 0314 	add.w	r3, r7, #20
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f015 f902 	bl	801e0ce <memcpy>

	pbuf_free(p);
 8008eca:	6878      	ldr	r0, [r7, #4]
 8008ecc:	f00b fecc 	bl	8014c68 <pbuf_free>
}
 8008ed0:	bf00      	nop
 8008ed2:	4618      	mov	r0, r3
 8008ed4:	3748      	adds	r7, #72	; 0x48
 8008ed6:	46bd      	mov	sp, r7
 8008ed8:	bd80      	pop	{r7, pc}
	...

08008edc <accept_callback>:




err_t
accept_callback(void *arg, struct tcp_pcb *newpcb, err_t err){
 8008edc:	b580      	push	{r7, lr}
 8008ede:	b084      	sub	sp, #16
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	60f8      	str	r0, [r7, #12]
 8008ee4:	60b9      	str	r1, [r7, #8]
 8008ee6:	4613      	mov	r3, r2
 8008ee8:	71fb      	strb	r3, [r7, #7]


	tcp_arg(newpcb,NULL);
 8008eea:	2100      	movs	r1, #0
 8008eec:	68b8      	ldr	r0, [r7, #8]
 8008eee:	f00d fd09 	bl	8016904 <tcp_arg>
	tcp_recv(newpcb, recv_callback);
 8008ef2:	4907      	ldr	r1, [pc, #28]	; (8008f10 <accept_callback+0x34>)
 8008ef4:	68b8      	ldr	r0, [r7, #8]
 8008ef6:	f00d fd17 	bl	8016928 <tcp_recv>

	//Fire the Bootloader
	SharedParamsWriteByIndex(0, 1);
 8008efa:	2101      	movs	r1, #1
 8008efc:	2000      	movs	r0, #0
 8008efe:	f000 f871 	bl	8008fe4 <SharedParamsWriteByIndex>
	BootActivate();
 8008f02:	f7ff fd0b 	bl	800891c <BootActivate>
}
 8008f06:	bf00      	nop
 8008f08:	4618      	mov	r0, r3
 8008f0a:	3710      	adds	r7, #16
 8008f0c:	46bd      	mov	sp, r7
 8008f0e:	bd80      	pop	{r7, pc}
 8008f10:	08008e9d 	.word	0x08008e9d

08008f14 <StartDefaultTask>:



/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b086      	sub	sp, #24
 8008f18:	af00      	add	r7, sp, #0
 8008f1a:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8008f1c:	f005 fe70 	bl	800ec00 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  httpd_init();
 8008f20:	f00a faa4 	bl	801346c <httpd_init>
  HAL_TIM_Base_Start_IT(&htim3);
 8008f24:	4826      	ldr	r0, [pc, #152]	; (8008fc0 <StartDefaultTask+0xac>)
 8008f26:	f003 ff6b 	bl	800ce00 <HAL_TIM_Base_Start_IT>

  echo_init();
 8008f2a:	f7ff fb87 	bl	800863c <echo_init>
  static struct tcp_pcb *pcb;
  err_t err;
  pcb = tcp_new();
 8008f2e:	f00d fcd3 	bl	80168d8 <tcp_new>
 8008f32:	4602      	mov	r2, r0
 8008f34:	4b23      	ldr	r3, [pc, #140]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f36:	601a      	str	r2, [r3, #0]
  err = tcp_bind(pcb, IP_ADDR_ANY, 1000);
 8008f38:	4b22      	ldr	r3, [pc, #136]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f3a:	681b      	ldr	r3, [r3, #0]
 8008f3c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008f40:	4921      	ldr	r1, [pc, #132]	; (8008fc8 <StartDefaultTask+0xb4>)
 8008f42:	4618      	mov	r0, r3
 8008f44:	f00c fc28 	bl	8015798 <tcp_bind>
 8008f48:	4603      	mov	r3, r0
 8008f4a:	73fb      	strb	r3, [r7, #15]
  tcp_arg(pcb,NULL);
 8008f4c:	4b1d      	ldr	r3, [pc, #116]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	2100      	movs	r1, #0
 8008f52:	4618      	mov	r0, r3
 8008f54:	f00d fcd6 	bl	8016904 <tcp_arg>
  pcb = tcp_listen(pcb);
 8008f58:	4b1a      	ldr	r3, [pc, #104]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f5a:	681b      	ldr	r3, [r3, #0]
 8008f5c:	21ff      	movs	r1, #255	; 0xff
 8008f5e:	4618      	mov	r0, r3
 8008f60:	f00c fcd2 	bl	8015908 <tcp_listen_with_backlog>
 8008f64:	4602      	mov	r2, r0
 8008f66:	4b17      	ldr	r3, [pc, #92]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f68:	601a      	str	r2, [r3, #0]
  tcp_accept(pcb, accept_callback);
 8008f6a:	4b16      	ldr	r3, [pc, #88]	; (8008fc4 <StartDefaultTask+0xb0>)
 8008f6c:	681b      	ldr	r3, [r3, #0]
 8008f6e:	4917      	ldr	r1, [pc, #92]	; (8008fcc <StartDefaultTask+0xb8>)
 8008f70:	4618      	mov	r0, r3
 8008f72:	f00d fd3f 	bl	80169f4 <tcp_accept>


  /* Infinite loop */
  for(;;)
  {
	  for(int i= 0; i <30; i++){
 8008f76:	2300      	movs	r3, #0
 8008f78:	617b      	str	r3, [r7, #20]
 8008f7a:	e009      	b.n	8008f90 <StartDefaultTask+0x7c>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8008f7c:	2101      	movs	r1, #1
 8008f7e:	4814      	ldr	r0, [pc, #80]	; (8008fd0 <StartDefaultTask+0xbc>)
 8008f80:	f002 fc83 	bl	800b88a <HAL_GPIO_TogglePin>
		  HAL_Delay(250);
 8008f84:	20fa      	movs	r0, #250	; 0xfa
 8008f86:	f000 fbdf 	bl	8009748 <HAL_Delay>
	  for(int i= 0; i <30; i++){
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	3301      	adds	r3, #1
 8008f8e:	617b      	str	r3, [r7, #20]
 8008f90:	697b      	ldr	r3, [r7, #20]
 8008f92:	2b1d      	cmp	r3, #29
 8008f94:	ddf2      	ble.n	8008f7c <StartDefaultTask+0x68>
	  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  for(int i= 0; i <10 ; i++){
 8008f96:	2300      	movs	r3, #0
 8008f98:	613b      	str	r3, [r7, #16]
 8008f9a:	e00d      	b.n	8008fb8 <StartDefaultTask+0xa4>
		  HAL_GPIO_TogglePin(GPIOB, LD1_Pin);
 8008f9c:	2101      	movs	r1, #1
 8008f9e:	480c      	ldr	r0, [pc, #48]	; (8008fd0 <StartDefaultTask+0xbc>)
 8008fa0:	f002 fc73 	bl	800b88a <HAL_GPIO_TogglePin>
		  HAL_GPIO_TogglePin(GPIOB, LD2_Pin);
 8008fa4:	2180      	movs	r1, #128	; 0x80
 8008fa6:	480a      	ldr	r0, [pc, #40]	; (8008fd0 <StartDefaultTask+0xbc>)
 8008fa8:	f002 fc6f 	bl	800b88a <HAL_GPIO_TogglePin>
		  HAL_Delay(50);
 8008fac:	2032      	movs	r0, #50	; 0x32
 8008fae:	f000 fbcb 	bl	8009748 <HAL_Delay>
	  for(int i= 0; i <10 ; i++){
 8008fb2:	693b      	ldr	r3, [r7, #16]
 8008fb4:	3301      	adds	r3, #1
 8008fb6:	613b      	str	r3, [r7, #16]
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	2b09      	cmp	r3, #9
 8008fbc:	ddee      	ble.n	8008f9c <StartDefaultTask+0x88>
	  for(int i= 0; i <30; i++){
 8008fbe:	e7da      	b.n	8008f76 <StartDefaultTask+0x62>
 8008fc0:	20004b94 	.word	0x20004b94
 8008fc4:	20000340 	.word	0x20000340
 8008fc8:	08032970 	.word	0x08032970
 8008fcc:	08008edd 	.word	0x08008edd
 8008fd0:	40020400 	.word	0x40020400

08008fd4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8008fd4:	b480      	push	{r7}
 8008fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8008fd8:	bf00      	nop
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe0:	4770      	bx	lr
	...

08008fe4 <SharedParamsWriteByIndex>:
** \param     value Value to write.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
bool SharedParamsWriteByIndex(uint32_t idx, uint8_t value)
{
 8008fe4:	b580      	push	{r7, lr}
 8008fe6:	b084      	sub	sp, #16
 8008fe8:	af00      	add	r7, sp, #0
 8008fea:	6078      	str	r0, [r7, #4]
 8008fec:	460b      	mov	r3, r1
 8008fee:	70fb      	strb	r3, [r7, #3]
  bool result = false;
 8008ff0:	2300      	movs	r3, #0
 8008ff2:	73fb      	strb	r3, [r7, #15]

  /* Only continue if the buffer and the specified parameters are valid. */
  if ( (SharedParamsValidateBuffer()) &&
 8008ff4:	f000 f818 	bl	8009028 <SharedParamsValidateBuffer>
 8008ff8:	4603      	mov	r3, r0
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d00c      	beq.n	8009018 <SharedParamsWriteByIndex+0x34>
 8008ffe:	687b      	ldr	r3, [r7, #4]
 8009000:	2b37      	cmp	r3, #55	; 0x37
 8009002:	d809      	bhi.n	8009018 <SharedParamsWriteByIndex+0x34>
       (idx < SHARED_PARAMS_CFG_BUFFER_DATA_LEN) )
  {
    /* Write the value. */
    sharedParamsBuffer.data[idx] = value;
 8009004:	4a07      	ldr	r2, [pc, #28]	; (8009024 <SharedParamsWriteByIndex+0x40>)
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	4413      	add	r3, r2
 800900a:	3304      	adds	r3, #4
 800900c:	78fa      	ldrb	r2, [r7, #3]
 800900e:	701a      	strb	r2, [r3, #0]
    /* Update the checksum since the contents were just changed. */
    SharedParamsWriteChecksum();
 8009010:	f000 f824 	bl	800905c <SharedParamsWriteChecksum>
    /* Update the result. */
    result = true;
 8009014:	2301      	movs	r3, #1
 8009016:	73fb      	strb	r3, [r7, #15]
  }
  /* Give the result back to the caller. */
  return result;
 8009018:	7bfb      	ldrb	r3, [r7, #15]
} /*** end of SharedParamsWriteByIndex ***/
 800901a:	4618      	mov	r0, r3
 800901c:	3710      	adds	r7, #16
 800901e:	46bd      	mov	sp, r7
 8009020:	bd80      	pop	{r7, pc}
 8009022:	bf00      	nop
 8009024:	20000000 	.word	0x20000000

08009028 <SharedParamsValidateBuffer>:
**            identifier and verifying its checksum.
** \return    True if successful, false otherwise.
**
****************************************************************************************/
static bool SharedParamsValidateBuffer(void)
{
 8009028:	b580      	push	{r7, lr}
 800902a:	b082      	sub	sp, #8
 800902c:	af00      	add	r7, sp, #0
  bool result = false;
 800902e:	2300      	movs	r3, #0
 8009030:	71fb      	strb	r3, [r7, #7]

  /* Perform validation. */
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8009032:	4b08      	ldr	r3, [pc, #32]	; (8009054 <SharedParamsValidateBuffer+0x2c>)
 8009034:	681b      	ldr	r3, [r3, #0]
 8009036:	4a08      	ldr	r2, [pc, #32]	; (8009058 <SharedParamsValidateBuffer+0x30>)
 8009038:	4293      	cmp	r3, r2
 800903a:	d106      	bne.n	800904a <SharedParamsValidateBuffer+0x22>
       (SharedParamsVerifyChecksum()) )
 800903c:	f000 f81a 	bl	8009074 <SharedParamsVerifyChecksum>
 8009040:	4603      	mov	r3, r0
  if ( (sharedParamsBuffer.identifier == SHARED_PARAMS_BUFFER_ID) &&
 8009042:	2b00      	cmp	r3, #0
 8009044:	d001      	beq.n	800904a <SharedParamsValidateBuffer+0x22>
  {
    /* The shared parameter buffer is valid, so update the result value. */
    result = true;
 8009046:	2301      	movs	r3, #1
 8009048:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 800904a:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsValitabeTable ***/
 800904c:	4618      	mov	r0, r3
 800904e:	3708      	adds	r7, #8
 8009050:	46bd      	mov	sp, r7
 8009052:	bd80      	pop	{r7, pc}
 8009054:	20000000 	.word	0x20000000
 8009058:	ce42e7a2 	.word	0xce42e7a2

0800905c <SharedParamsWriteChecksum>:
** \brief     Calculates and writes the checksum into the buffer.
** \return    none.
**
****************************************************************************************/
static void SharedParamsWriteChecksum(void)
{
 800905c:	b580      	push	{r7, lr}
 800905e:	af00      	add	r7, sp, #0
  /* Calculate and write the checksum. */
  sharedParamsBuffer.checksum = SharedParamsCalculateChecksum();
 8009060:	f000 f81e 	bl	80090a0 <SharedParamsCalculateChecksum>
 8009064:	4603      	mov	r3, r0
 8009066:	461a      	mov	r2, r3
 8009068:	4b01      	ldr	r3, [pc, #4]	; (8009070 <SharedParamsWriteChecksum+0x14>)
 800906a:	879a      	strh	r2, [r3, #60]	; 0x3c
} /*** end of SharedParamsWriteChecksum ***/
 800906c:	bf00      	nop
 800906e:	bd80      	pop	{r7, pc}
 8009070:	20000000 	.word	0x20000000

08009074 <SharedParamsVerifyChecksum>:
**            buffer.
** \return    True is the checksum is correct, false otherwise.
**
****************************************************************************************/
static bool SharedParamsVerifyChecksum(void)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b082      	sub	sp, #8
 8009078:	af00      	add	r7, sp, #0
  bool result = false;
 800907a:	2300      	movs	r3, #0
 800907c:	71fb      	strb	r3, [r7, #7]

  /* Calculate and verify the checksum. */
  if (SharedParamsCalculateChecksum() == sharedParamsBuffer.checksum)
 800907e:	f000 f80f 	bl	80090a0 <SharedParamsCalculateChecksum>
 8009082:	4603      	mov	r3, r0
 8009084:	461a      	mov	r2, r3
 8009086:	4b05      	ldr	r3, [pc, #20]	; (800909c <SharedParamsVerifyChecksum+0x28>)
 8009088:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800908a:	429a      	cmp	r2, r3
 800908c:	d101      	bne.n	8009092 <SharedParamsVerifyChecksum+0x1e>
  {
    /* Checksum is correct, so update the result value. */
    result = true;
 800908e:	2301      	movs	r3, #1
 8009090:	71fb      	strb	r3, [r7, #7]
  }
  /* Give the result back to the caller. */
  return result;
 8009092:	79fb      	ldrb	r3, [r7, #7]
} /*** end of SharedParamsVerifyChecksum ***/
 8009094:	4618      	mov	r0, r3
 8009096:	3708      	adds	r7, #8
 8009098:	46bd      	mov	sp, r7
 800909a:	bd80      	pop	{r7, pc}
 800909c:	20000000 	.word	0x20000000

080090a0 <SharedParamsCalculateChecksum>:
**            two's complement value of it.
** \return    The calculated checksum value.
**
****************************************************************************************/
static uint16_t SharedParamsCalculateChecksum(void)
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
  uint16_t result = 0;
 80090a6:	2300      	movs	r3, #0
 80090a8:	80fb      	strh	r3, [r7, #6]
  uint32_t byteIdx;

  /* Add the identifier bytes to the checksum. */
  result += (uint8_t)sharedParamsBuffer.identifier;
 80090aa:	4b1f      	ldr	r3, [pc, #124]	; (8009128 <SharedParamsCalculateChecksum+0x88>)
 80090ac:	681b      	ldr	r3, [r3, #0]
 80090ae:	b2db      	uxtb	r3, r3
 80090b0:	b29a      	uxth	r2, r3
 80090b2:	88fb      	ldrh	r3, [r7, #6]
 80090b4:	4413      	add	r3, r2
 80090b6:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 8u);
 80090b8:	4b1b      	ldr	r3, [pc, #108]	; (8009128 <SharedParamsCalculateChecksum+0x88>)
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	0a1b      	lsrs	r3, r3, #8
 80090be:	b2db      	uxtb	r3, r3
 80090c0:	b29a      	uxth	r2, r3
 80090c2:	88fb      	ldrh	r3, [r7, #6]
 80090c4:	4413      	add	r3, r2
 80090c6:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 16u);
 80090c8:	4b17      	ldr	r3, [pc, #92]	; (8009128 <SharedParamsCalculateChecksum+0x88>)
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	0c1b      	lsrs	r3, r3, #16
 80090ce:	b2db      	uxtb	r3, r3
 80090d0:	b29a      	uxth	r2, r3
 80090d2:	88fb      	ldrh	r3, [r7, #6]
 80090d4:	4413      	add	r3, r2
 80090d6:	80fb      	strh	r3, [r7, #6]
  result += (uint8_t)(sharedParamsBuffer.identifier >> 24u);
 80090d8:	4b13      	ldr	r3, [pc, #76]	; (8009128 <SharedParamsCalculateChecksum+0x88>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	0e1b      	lsrs	r3, r3, #24
 80090de:	b2db      	uxtb	r3, r3
 80090e0:	b29a      	uxth	r2, r3
 80090e2:	88fb      	ldrh	r3, [r7, #6]
 80090e4:	4413      	add	r3, r2
 80090e6:	80fb      	strh	r3, [r7, #6]
  /* Loop through the parameter data array. */
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 80090e8:	2300      	movs	r3, #0
 80090ea:	603b      	str	r3, [r7, #0]
 80090ec:	e00b      	b.n	8009106 <SharedParamsCalculateChecksum+0x66>
  {
    /* Add parameter data byte to the checksum. */
    result += (uint8_t)sharedParamsBuffer.data[byteIdx];
 80090ee:	4a0e      	ldr	r2, [pc, #56]	; (8009128 <SharedParamsCalculateChecksum+0x88>)
 80090f0:	683b      	ldr	r3, [r7, #0]
 80090f2:	4413      	add	r3, r2
 80090f4:	3304      	adds	r3, #4
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	b29a      	uxth	r2, r3
 80090fa:	88fb      	ldrh	r3, [r7, #6]
 80090fc:	4413      	add	r3, r2
 80090fe:	80fb      	strh	r3, [r7, #6]
  for (byteIdx=0; byteIdx<SHARED_PARAMS_CFG_BUFFER_DATA_LEN; byteIdx++)
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	3301      	adds	r3, #1
 8009104:	603b      	str	r3, [r7, #0]
 8009106:	683b      	ldr	r3, [r7, #0]
 8009108:	2b37      	cmp	r3, #55	; 0x37
 800910a:	d9f0      	bls.n	80090ee <SharedParamsCalculateChecksum+0x4e>
  }
  /* Determine one's complement. */
  result = ~result;
 800910c:	88fb      	ldrh	r3, [r7, #6]
 800910e:	43db      	mvns	r3, r3
 8009110:	80fb      	strh	r3, [r7, #6]
  /* Determine two's complement. */
  result += 1;
 8009112:	88fb      	ldrh	r3, [r7, #6]
 8009114:	3301      	adds	r3, #1
 8009116:	80fb      	strh	r3, [r7, #6]
  /* Give the result back to the caller. */
  return result;
 8009118:	88fb      	ldrh	r3, [r7, #6]
} /*** end of SharedParamsCalculateChecksum ***/
 800911a:	4618      	mov	r0, r3
 800911c:	370c      	adds	r7, #12
 800911e:	46bd      	mov	sp, r7
 8009120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009124:	4770      	bx	lr
 8009126:	bf00      	nop
 8009128:	20000000 	.word	0x20000000

0800912c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b082      	sub	sp, #8
 8009130:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8009132:	4b1d      	ldr	r3, [pc, #116]	; (80091a8 <HAL_MspInit+0x7c>)
 8009134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009136:	4a1c      	ldr	r2, [pc, #112]	; (80091a8 <HAL_MspInit+0x7c>)
 8009138:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800913c:	6413      	str	r3, [r2, #64]	; 0x40
 800913e:	4b1a      	ldr	r3, [pc, #104]	; (80091a8 <HAL_MspInit+0x7c>)
 8009140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009142:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009146:	607b      	str	r3, [r7, #4]
 8009148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800914a:	4b17      	ldr	r3, [pc, #92]	; (80091a8 <HAL_MspInit+0x7c>)
 800914c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800914e:	4a16      	ldr	r2, [pc, #88]	; (80091a8 <HAL_MspInit+0x7c>)
 8009150:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009154:	6453      	str	r3, [r2, #68]	; 0x44
 8009156:	4b14      	ldr	r3, [pc, #80]	; (80091a8 <HAL_MspInit+0x7c>)
 8009158:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800915a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800915e:	603b      	str	r3, [r7, #0]
 8009160:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 10, 0);
 8009162:	2200      	movs	r2, #0
 8009164:	210a      	movs	r1, #10
 8009166:	f06f 000b 	mvn.w	r0, #11
 800916a:	f000 fbea 	bl	8009942 <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 10, 0);
 800916e:	2200      	movs	r2, #0
 8009170:	210a      	movs	r1, #10
 8009172:	f06f 000a 	mvn.w	r0, #10
 8009176:	f000 fbe4 	bl	8009942 <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 10, 0);
 800917a:	2200      	movs	r2, #0
 800917c:	210a      	movs	r1, #10
 800917e:	f06f 0009 	mvn.w	r0, #9
 8009182:	f000 fbde 	bl	8009942 <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 10, 0);
 8009186:	2200      	movs	r2, #0
 8009188:	210a      	movs	r1, #10
 800918a:	f06f 0003 	mvn.w	r0, #3
 800918e:	f000 fbd8 	bl	8009942 <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8009192:	2200      	movs	r2, #0
 8009194:	210f      	movs	r1, #15
 8009196:	f06f 0001 	mvn.w	r0, #1
 800919a:	f000 fbd2 	bl	8009942 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800919e:	bf00      	nop
 80091a0:	3708      	adds	r7, #8
 80091a2:	46bd      	mov	sp, r7
 80091a4:	bd80      	pop	{r7, pc}
 80091a6:	bf00      	nop
 80091a8:	40023800 	.word	0x40023800

080091ac <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	4a0d      	ldr	r2, [pc, #52]	; (80091f0 <HAL_TIM_Base_MspInit+0x44>)
 80091ba:	4293      	cmp	r3, r2
 80091bc:	d113      	bne.n	80091e6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80091be:	4b0d      	ldr	r3, [pc, #52]	; (80091f4 <HAL_TIM_Base_MspInit+0x48>)
 80091c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091c2:	4a0c      	ldr	r2, [pc, #48]	; (80091f4 <HAL_TIM_Base_MspInit+0x48>)
 80091c4:	f043 0302 	orr.w	r3, r3, #2
 80091c8:	6413      	str	r3, [r2, #64]	; 0x40
 80091ca:	4b0a      	ldr	r3, [pc, #40]	; (80091f4 <HAL_TIM_Base_MspInit+0x48>)
 80091cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091ce:	f003 0302 	and.w	r3, r3, #2
 80091d2:	60fb      	str	r3, [r7, #12]
 80091d4:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 3, 0);
 80091d6:	2200      	movs	r2, #0
 80091d8:	2103      	movs	r1, #3
 80091da:	201d      	movs	r0, #29
 80091dc:	f000 fbb1 	bl	8009942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80091e0:	201d      	movs	r0, #29
 80091e2:	f000 fbca 	bl	800997a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80091e6:	bf00      	nop
 80091e8:	3710      	adds	r7, #16
 80091ea:	46bd      	mov	sp, r7
 80091ec:	bd80      	pop	{r7, pc}
 80091ee:	bf00      	nop
 80091f0:	40000400 	.word	0x40000400
 80091f4:	40023800 	.word	0x40023800

080091f8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80091f8:	b580      	push	{r7, lr}
 80091fa:	b08c      	sub	sp, #48	; 0x30
 80091fc:	af00      	add	r7, sp, #0
 80091fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009200:	f107 031c 	add.w	r3, r7, #28
 8009204:	2200      	movs	r2, #0
 8009206:	601a      	str	r2, [r3, #0]
 8009208:	605a      	str	r2, [r3, #4]
 800920a:	609a      	str	r2, [r3, #8]
 800920c:	60da      	str	r2, [r3, #12]
 800920e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	681b      	ldr	r3, [r3, #0]
 8009214:	4a52      	ldr	r2, [pc, #328]	; (8009360 <HAL_UART_MspInit+0x168>)
 8009216:	4293      	cmp	r3, r2
 8009218:	d170      	bne.n	80092fc <HAL_UART_MspInit+0x104>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800921a:	4b52      	ldr	r3, [pc, #328]	; (8009364 <HAL_UART_MspInit+0x16c>)
 800921c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800921e:	4a51      	ldr	r2, [pc, #324]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009220:	f043 0310 	orr.w	r3, r3, #16
 8009224:	6453      	str	r3, [r2, #68]	; 0x44
 8009226:	4b4f      	ldr	r3, [pc, #316]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800922a:	f003 0310 	and.w	r3, r3, #16
 800922e:	61bb      	str	r3, [r7, #24]
 8009230:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009232:	4b4c      	ldr	r3, [pc, #304]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009234:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009236:	4a4b      	ldr	r2, [pc, #300]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009238:	f043 0302 	orr.w	r3, r3, #2
 800923c:	6313      	str	r3, [r2, #48]	; 0x30
 800923e:	4b49      	ldr	r3, [pc, #292]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009242:	f003 0302 	and.w	r3, r3, #2
 8009246:	617b      	str	r3, [r7, #20]
 8009248:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800924a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800924e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009250:	2302      	movs	r3, #2
 8009252:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009254:	2300      	movs	r3, #0
 8009256:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009258:	2303      	movs	r3, #3
 800925a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 800925c:	2304      	movs	r3, #4
 800925e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009260:	f107 031c 	add.w	r3, r7, #28
 8009264:	4619      	mov	r1, r3
 8009266:	4840      	ldr	r0, [pc, #256]	; (8009368 <HAL_UART_MspInit+0x170>)
 8009268:	f002 f94c 	bl	800b504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800926c:	2340      	movs	r3, #64	; 0x40
 800926e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009270:	2302      	movs	r3, #2
 8009272:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009274:	2300      	movs	r3, #0
 8009276:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009278:	2303      	movs	r3, #3
 800927a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800927c:	2307      	movs	r3, #7
 800927e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009280:	f107 031c 	add.w	r3, r7, #28
 8009284:	4619      	mov	r1, r3
 8009286:	4838      	ldr	r0, [pc, #224]	; (8009368 <HAL_UART_MspInit+0x170>)
 8009288:	f002 f93c 	bl	800b504 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 800928c:	4b37      	ldr	r3, [pc, #220]	; (800936c <HAL_UART_MspInit+0x174>)
 800928e:	4a38      	ldr	r2, [pc, #224]	; (8009370 <HAL_UART_MspInit+0x178>)
 8009290:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8009292:	4b36      	ldr	r3, [pc, #216]	; (800936c <HAL_UART_MspInit+0x174>)
 8009294:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8009298:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800929a:	4b34      	ldr	r3, [pc, #208]	; (800936c <HAL_UART_MspInit+0x174>)
 800929c:	2200      	movs	r2, #0
 800929e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80092a0:	4b32      	ldr	r3, [pc, #200]	; (800936c <HAL_UART_MspInit+0x174>)
 80092a2:	2200      	movs	r2, #0
 80092a4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80092a6:	4b31      	ldr	r3, [pc, #196]	; (800936c <HAL_UART_MspInit+0x174>)
 80092a8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80092ac:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80092ae:	4b2f      	ldr	r3, [pc, #188]	; (800936c <HAL_UART_MspInit+0x174>)
 80092b0:	2200      	movs	r2, #0
 80092b2:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80092b4:	4b2d      	ldr	r3, [pc, #180]	; (800936c <HAL_UART_MspInit+0x174>)
 80092b6:	2200      	movs	r2, #0
 80092b8:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80092ba:	4b2c      	ldr	r3, [pc, #176]	; (800936c <HAL_UART_MspInit+0x174>)
 80092bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80092c0:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80092c2:	4b2a      	ldr	r3, [pc, #168]	; (800936c <HAL_UART_MspInit+0x174>)
 80092c4:	2200      	movs	r2, #0
 80092c6:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80092c8:	4b28      	ldr	r3, [pc, #160]	; (800936c <HAL_UART_MspInit+0x174>)
 80092ca:	2200      	movs	r2, #0
 80092cc:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80092ce:	4827      	ldr	r0, [pc, #156]	; (800936c <HAL_UART_MspInit+0x174>)
 80092d0:	f000 fb6e 	bl	80099b0 <HAL_DMA_Init>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d001      	beq.n	80092de <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 80092da:	f7ff fe7b 	bl	8008fd4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	4a22      	ldr	r2, [pc, #136]	; (800936c <HAL_UART_MspInit+0x174>)
 80092e2:	66da      	str	r2, [r3, #108]	; 0x6c
 80092e4:	4a21      	ldr	r2, [pc, #132]	; (800936c <HAL_UART_MspInit+0x174>)
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80092ea:	2200      	movs	r2, #0
 80092ec:	2100      	movs	r1, #0
 80092ee:	2025      	movs	r0, #37	; 0x25
 80092f0:	f000 fb27 	bl	8009942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80092f4:	2025      	movs	r0, #37	; 0x25
 80092f6:	f000 fb40 	bl	800997a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80092fa:	e02d      	b.n	8009358 <HAL_UART_MspInit+0x160>
  else if(huart->Instance==USART3)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	4a1c      	ldr	r2, [pc, #112]	; (8009374 <HAL_UART_MspInit+0x17c>)
 8009302:	4293      	cmp	r3, r2
 8009304:	d128      	bne.n	8009358 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART3_CLK_ENABLE();
 8009306:	4b17      	ldr	r3, [pc, #92]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800930a:	4a16      	ldr	r2, [pc, #88]	; (8009364 <HAL_UART_MspInit+0x16c>)
 800930c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8009310:	6413      	str	r3, [r2, #64]	; 0x40
 8009312:	4b14      	ldr	r3, [pc, #80]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009316:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800931a:	613b      	str	r3, [r7, #16]
 800931c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800931e:	4b11      	ldr	r3, [pc, #68]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009320:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009322:	4a10      	ldr	r2, [pc, #64]	; (8009364 <HAL_UART_MspInit+0x16c>)
 8009324:	f043 0308 	orr.w	r3, r3, #8
 8009328:	6313      	str	r3, [r2, #48]	; 0x30
 800932a:	4b0e      	ldr	r3, [pc, #56]	; (8009364 <HAL_UART_MspInit+0x16c>)
 800932c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800932e:	f003 0308 	and.w	r3, r3, #8
 8009332:	60fb      	str	r3, [r7, #12]
 8009334:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8009336:	f44f 7340 	mov.w	r3, #768	; 0x300
 800933a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800933c:	2302      	movs	r3, #2
 800933e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009340:	2300      	movs	r3, #0
 8009342:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8009344:	2303      	movs	r3, #3
 8009346:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8009348:	2307      	movs	r3, #7
 800934a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800934c:	f107 031c 	add.w	r3, r7, #28
 8009350:	4619      	mov	r1, r3
 8009352:	4809      	ldr	r0, [pc, #36]	; (8009378 <HAL_UART_MspInit+0x180>)
 8009354:	f002 f8d6 	bl	800b504 <HAL_GPIO_Init>
}
 8009358:	bf00      	nop
 800935a:	3730      	adds	r7, #48	; 0x30
 800935c:	46bd      	mov	sp, r7
 800935e:	bd80      	pop	{r7, pc}
 8009360:	40011000 	.word	0x40011000
 8009364:	40023800 	.word	0x40023800
 8009368:	40020400 	.word	0x40020400
 800936c:	20004bd4 	.word	0x20004bd4
 8009370:	40026440 	.word	0x40026440
 8009374:	40004800 	.word	0x40004800
 8009378:	40020c00 	.word	0x40020c00

0800937c <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 800937c:	b580      	push	{r7, lr}
 800937e:	b08a      	sub	sp, #40	; 0x28
 8009380:	af00      	add	r7, sp, #0
 8009382:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009384:	f107 0314 	add.w	r3, r7, #20
 8009388:	2200      	movs	r2, #0
 800938a:	601a      	str	r2, [r3, #0]
 800938c:	605a      	str	r2, [r3, #4]
 800938e:	609a      	str	r2, [r3, #8]
 8009390:	60da      	str	r2, [r3, #12]
 8009392:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	681b      	ldr	r3, [r3, #0]
 8009398:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800939c:	d141      	bne.n	8009422 <HAL_PCD_MspInit+0xa6>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800939e:	4b23      	ldr	r3, [pc, #140]	; (800942c <HAL_PCD_MspInit+0xb0>)
 80093a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093a2:	4a22      	ldr	r2, [pc, #136]	; (800942c <HAL_PCD_MspInit+0xb0>)
 80093a4:	f043 0301 	orr.w	r3, r3, #1
 80093a8:	6313      	str	r3, [r2, #48]	; 0x30
 80093aa:	4b20      	ldr	r3, [pc, #128]	; (800942c <HAL_PCD_MspInit+0xb0>)
 80093ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093ae:	f003 0301 	and.w	r3, r3, #1
 80093b2:	613b      	str	r3, [r7, #16]
 80093b4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 80093b6:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 80093ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80093bc:	2302      	movs	r3, #2
 80093be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093c0:	2300      	movs	r3, #0
 80093c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80093c4:	2303      	movs	r3, #3
 80093c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80093c8:	230a      	movs	r3, #10
 80093ca:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80093cc:	f107 0314 	add.w	r3, r7, #20
 80093d0:	4619      	mov	r1, r3
 80093d2:	4817      	ldr	r0, [pc, #92]	; (8009430 <HAL_PCD_MspInit+0xb4>)
 80093d4:	f002 f896 	bl	800b504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80093d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80093dc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80093de:	2300      	movs	r3, #0
 80093e0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80093e2:	2300      	movs	r3, #0
 80093e4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80093e6:	f107 0314 	add.w	r3, r7, #20
 80093ea:	4619      	mov	r1, r3
 80093ec:	4810      	ldr	r0, [pc, #64]	; (8009430 <HAL_PCD_MspInit+0xb4>)
 80093ee:	f002 f889 	bl	800b504 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80093f2:	4b0e      	ldr	r3, [pc, #56]	; (800942c <HAL_PCD_MspInit+0xb0>)
 80093f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80093f6:	4a0d      	ldr	r2, [pc, #52]	; (800942c <HAL_PCD_MspInit+0xb0>)
 80093f8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80093fc:	6353      	str	r3, [r2, #52]	; 0x34
 80093fe:	4b0b      	ldr	r3, [pc, #44]	; (800942c <HAL_PCD_MspInit+0xb0>)
 8009400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009402:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009406:	60fb      	str	r3, [r7, #12]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	4b08      	ldr	r3, [pc, #32]	; (800942c <HAL_PCD_MspInit+0xb0>)
 800940c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800940e:	4a07      	ldr	r2, [pc, #28]	; (800942c <HAL_PCD_MspInit+0xb0>)
 8009410:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009414:	6453      	str	r3, [r2, #68]	; 0x44
 8009416:	4b05      	ldr	r3, [pc, #20]	; (800942c <HAL_PCD_MspInit+0xb0>)
 8009418:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800941a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800941e:	60bb      	str	r3, [r7, #8]
 8009420:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 8009422:	bf00      	nop
 8009424:	3728      	adds	r7, #40	; 0x28
 8009426:	46bd      	mov	sp, r7
 8009428:	bd80      	pop	{r7, pc}
 800942a:	bf00      	nop
 800942c:	40023800 	.word	0x40023800
 8009430:	40020000 	.word	0x40020000

08009434 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8009434:	b480      	push	{r7}
 8009436:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8009438:	bf00      	nop
 800943a:	46bd      	mov	sp, r7
 800943c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009440:	4770      	bx	lr

08009442 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8009442:	b480      	push	{r7}
 8009444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8009446:	e7fe      	b.n	8009446 <HardFault_Handler+0x4>

08009448 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8009448:	b480      	push	{r7}
 800944a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800944c:	e7fe      	b.n	800944c <MemManage_Handler+0x4>

0800944e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800944e:	b480      	push	{r7}
 8009450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8009452:	e7fe      	b.n	8009452 <BusFault_Handler+0x4>

08009454 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8009454:	b480      	push	{r7}
 8009456:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8009458:	e7fe      	b.n	8009458 <UsageFault_Handler+0x4>

0800945a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800945a:	b480      	push	{r7}
 800945c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800945e:	bf00      	nop
 8009460:	46bd      	mov	sp, r7
 8009462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009466:	4770      	bx	lr

08009468 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8009468:	b580      	push	{r7, lr}
 800946a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */
	  HAL_IncTick();
 800946c:	f000 f94c 	bl	8009708 <HAL_IncTick>
	#if (INCLUDE_xTaskGetSchedulerState == 1 )
	  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8009470:	f008 fa1e 	bl	80118b0 <xTaskGetSchedulerState>
 8009474:	4603      	mov	r3, r0
 8009476:	2b01      	cmp	r3, #1
 8009478:	d001      	beq.n	800947e <SysTick_Handler+0x16>
	  {
	#endif /* INCLUDE_xTaskGetSchedulerState */
	  xPortSysTickHandler();
 800947a:	f008 fded 	bl	8012058 <xPortSysTickHandler>

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800947e:	bf00      	nop
 8009480:	bd80      	pop	{r7, pc}
	...

08009484 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8009484:	b580      	push	{r7, lr}
 8009486:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8009488:	4804      	ldr	r0, [pc, #16]	; (800949c <TIM3_IRQHandler+0x18>)
 800948a:	f003 fce3 	bl	800ce54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */
  HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 800948e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8009492:	4803      	ldr	r0, [pc, #12]	; (80094a0 <TIM3_IRQHandler+0x1c>)
 8009494:	f002 f9f9 	bl	800b88a <HAL_GPIO_TogglePin>
  /* USER CODE END TIM3_IRQn 1 */
}
 8009498:	bf00      	nop
 800949a:	bd80      	pop	{r7, pc}
 800949c:	20004b94 	.word	0x20004b94
 80094a0:	40020400 	.word	0x40020400

080094a4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80094a4:	b580      	push	{r7, lr}
 80094a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80094a8:	4802      	ldr	r0, [pc, #8]	; (80094b4 <USART1_IRQHandler+0x10>)
 80094aa:	f004 fa95 	bl	800d9d8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80094ae:	bf00      	nop
 80094b0:	bd80      	pop	{r7, pc}
 80094b2:	bf00      	nop
 80094b4:	20004c34 	.word	0x20004c34

080094b8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80094b8:	b580      	push	{r7, lr}
 80094ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80094bc:	4802      	ldr	r0, [pc, #8]	; (80094c8 <DMA2_Stream2_IRQHandler+0x10>)
 80094be:	f000 fc17 	bl	8009cf0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80094c2:	bf00      	nop
 80094c4:	bd80      	pop	{r7, pc}
 80094c6:	bf00      	nop
 80094c8:	20004bd4 	.word	0x20004bd4

080094cc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 80094cc:	b580      	push	{r7, lr}
 80094ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 80094d0:	4802      	ldr	r0, [pc, #8]	; (80094dc <ETH_IRQHandler+0x10>)
 80094d2:	f001 fa65 	bl	800a9a0 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 80094d6:	bf00      	nop
 80094d8:	bd80      	pop	{r7, pc}
 80094da:	bf00      	nop
 80094dc:	200065e0 	.word	0x200065e0

080094e0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80094e0:	b580      	push	{r7, lr}
 80094e2:	b086      	sub	sp, #24
 80094e4:	af00      	add	r7, sp, #0
 80094e6:	60f8      	str	r0, [r7, #12]
 80094e8:	60b9      	str	r1, [r7, #8]
 80094ea:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80094ec:	2300      	movs	r3, #0
 80094ee:	617b      	str	r3, [r7, #20]
 80094f0:	e00a      	b.n	8009508 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80094f2:	f3af 8000 	nop.w
 80094f6:	4601      	mov	r1, r0
 80094f8:	68bb      	ldr	r3, [r7, #8]
 80094fa:	1c5a      	adds	r2, r3, #1
 80094fc:	60ba      	str	r2, [r7, #8]
 80094fe:	b2ca      	uxtb	r2, r1
 8009500:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	3301      	adds	r3, #1
 8009506:	617b      	str	r3, [r7, #20]
 8009508:	697a      	ldr	r2, [r7, #20]
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	429a      	cmp	r2, r3
 800950e:	dbf0      	blt.n	80094f2 <_read+0x12>
	}

return len;
 8009510:	687b      	ldr	r3, [r7, #4]
}
 8009512:	4618      	mov	r0, r3
 8009514:	3718      	adds	r7, #24
 8009516:	46bd      	mov	sp, r7
 8009518:	bd80      	pop	{r7, pc}

0800951a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800951a:	b580      	push	{r7, lr}
 800951c:	b086      	sub	sp, #24
 800951e:	af00      	add	r7, sp, #0
 8009520:	60f8      	str	r0, [r7, #12]
 8009522:	60b9      	str	r1, [r7, #8]
 8009524:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8009526:	2300      	movs	r3, #0
 8009528:	617b      	str	r3, [r7, #20]
 800952a:	e009      	b.n	8009540 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800952c:	68bb      	ldr	r3, [r7, #8]
 800952e:	1c5a      	adds	r2, r3, #1
 8009530:	60ba      	str	r2, [r7, #8]
 8009532:	781b      	ldrb	r3, [r3, #0]
 8009534:	4618      	mov	r0, r3
 8009536:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800953a:	697b      	ldr	r3, [r7, #20]
 800953c:	3301      	adds	r3, #1
 800953e:	617b      	str	r3, [r7, #20]
 8009540:	697a      	ldr	r2, [r7, #20]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	429a      	cmp	r2, r3
 8009546:	dbf1      	blt.n	800952c <_write+0x12>
	}
	return len;
 8009548:	687b      	ldr	r3, [r7, #4]
}
 800954a:	4618      	mov	r0, r3
 800954c:	3718      	adds	r7, #24
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <_close>:

int _close(int file)
{
 8009552:	b480      	push	{r7}
 8009554:	b083      	sub	sp, #12
 8009556:	af00      	add	r7, sp, #0
 8009558:	6078      	str	r0, [r7, #4]
	return -1;
 800955a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 800955e:	4618      	mov	r0, r3
 8009560:	370c      	adds	r7, #12
 8009562:	46bd      	mov	sp, r7
 8009564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009568:	4770      	bx	lr

0800956a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800956a:	b480      	push	{r7}
 800956c:	b083      	sub	sp, #12
 800956e:	af00      	add	r7, sp, #0
 8009570:	6078      	str	r0, [r7, #4]
 8009572:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8009574:	683b      	ldr	r3, [r7, #0]
 8009576:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800957a:	605a      	str	r2, [r3, #4]
	return 0;
 800957c:	2300      	movs	r3, #0
}
 800957e:	4618      	mov	r0, r3
 8009580:	370c      	adds	r7, #12
 8009582:	46bd      	mov	sp, r7
 8009584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009588:	4770      	bx	lr

0800958a <_isatty>:

int _isatty(int file)
{
 800958a:	b480      	push	{r7}
 800958c:	b083      	sub	sp, #12
 800958e:	af00      	add	r7, sp, #0
 8009590:	6078      	str	r0, [r7, #4]
	return 1;
 8009592:	2301      	movs	r3, #1
}
 8009594:	4618      	mov	r0, r3
 8009596:	370c      	adds	r7, #12
 8009598:	46bd      	mov	sp, r7
 800959a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800959e:	4770      	bx	lr

080095a0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b085      	sub	sp, #20
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	60f8      	str	r0, [r7, #12]
 80095a8:	60b9      	str	r1, [r7, #8]
 80095aa:	607a      	str	r2, [r7, #4]
	return 0;
 80095ac:	2300      	movs	r3, #0
}
 80095ae:	4618      	mov	r0, r3
 80095b0:	3714      	adds	r7, #20
 80095b2:	46bd      	mov	sp, r7
 80095b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095b8:	4770      	bx	lr
	...

080095bc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80095bc:	b480      	push	{r7}
 80095be:	b085      	sub	sp, #20
 80095c0:	af00      	add	r7, sp, #0
 80095c2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80095c4:	4b11      	ldr	r3, [pc, #68]	; (800960c <_sbrk+0x50>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2b00      	cmp	r3, #0
 80095ca:	d102      	bne.n	80095d2 <_sbrk+0x16>
		heap_end = &end;
 80095cc:	4b0f      	ldr	r3, [pc, #60]	; (800960c <_sbrk+0x50>)
 80095ce:	4a10      	ldr	r2, [pc, #64]	; (8009610 <_sbrk+0x54>)
 80095d0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80095d2:	4b0e      	ldr	r3, [pc, #56]	; (800960c <_sbrk+0x50>)
 80095d4:	681b      	ldr	r3, [r3, #0]
 80095d6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80095d8:	4b0c      	ldr	r3, [pc, #48]	; (800960c <_sbrk+0x50>)
 80095da:	681a      	ldr	r2, [r3, #0]
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	4413      	add	r3, r2
 80095e0:	466a      	mov	r2, sp
 80095e2:	4293      	cmp	r3, r2
 80095e4:	d905      	bls.n	80095f2 <_sbrk+0x36>
	{
		errno = ENOMEM;
 80095e6:	4b0b      	ldr	r3, [pc, #44]	; (8009614 <_sbrk+0x58>)
 80095e8:	220c      	movs	r2, #12
 80095ea:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 80095ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80095f0:	e006      	b.n	8009600 <_sbrk+0x44>
	}

	heap_end += incr;
 80095f2:	4b06      	ldr	r3, [pc, #24]	; (800960c <_sbrk+0x50>)
 80095f4:	681a      	ldr	r2, [r3, #0]
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	4413      	add	r3, r2
 80095fa:	4a04      	ldr	r2, [pc, #16]	; (800960c <_sbrk+0x50>)
 80095fc:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80095fe:	68fb      	ldr	r3, [r7, #12]
}
 8009600:	4618      	mov	r0, r3
 8009602:	3714      	adds	r7, #20
 8009604:	46bd      	mov	sp, r7
 8009606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800960a:	4770      	bx	lr
 800960c:	20000344 	.word	0x20000344
 8009610:	2000b534 	.word	0x2000b534
 8009614:	2000b52c 	.word	0x2000b52c

08009618 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8009618:	b480      	push	{r7}
 800961a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800961c:	4b06      	ldr	r3, [pc, #24]	; (8009638 <SystemInit+0x20>)
 800961e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009622:	4a05      	ldr	r2, [pc, #20]	; (8009638 <SystemInit+0x20>)
 8009624:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8009628:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#ifdef VECT_TAB_SRAM
  SCB->VTOR = RAMDTCM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  //SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
#endif
}
 800962c:	bf00      	nop
 800962e:	46bd      	mov	sp, r7
 8009630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009634:	4770      	bx	lr
 8009636:	bf00      	nop
 8009638:	e000ed00 	.word	0xe000ed00

0800963c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800963c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8009674 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8009640:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8009642:	e003      	b.n	800964c <LoopCopyDataInit>

08009644 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8009644:	4b0c      	ldr	r3, [pc, #48]	; (8009678 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8009646:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8009648:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800964a:	3104      	adds	r1, #4

0800964c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800964c:	480b      	ldr	r0, [pc, #44]	; (800967c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800964e:	4b0c      	ldr	r3, [pc, #48]	; (8009680 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8009650:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8009652:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8009654:	d3f6      	bcc.n	8009644 <CopyDataInit>
  ldr  r2, =_sbss
 8009656:	4a0b      	ldr	r2, [pc, #44]	; (8009684 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8009658:	e002      	b.n	8009660 <LoopFillZerobss>

0800965a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800965a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800965c:	f842 3b04 	str.w	r3, [r2], #4

08009660 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8009660:	4b09      	ldr	r3, [pc, #36]	; (8009688 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8009662:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8009664:	d3f9      	bcc.n	800965a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8009666:	f7ff ffd7 	bl	8009618 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800966a:	f014 fcfd 	bl	801e068 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800966e:	f7ff f973 	bl	8008958 <main>
  bx  lr    
 8009672:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8009674:	20080000 	.word	0x20080000
  ldr  r3, =_sidata
 8009678:	08032a34 	.word	0x08032a34
  ldr  r0, =_sdata
 800967c:	20000040 	.word	0x20000040
  ldr  r3, =_edata
 8009680:	200000c0 	.word	0x200000c0
  ldr  r2, =_sbss
 8009684:	200000c0 	.word	0x200000c0
  ldr  r3, = _ebss
 8009688:	2000b534 	.word	0x2000b534

0800968c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800968c:	e7fe      	b.n	800968c <ADC_IRQHandler>

0800968e <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800968e:	b580      	push	{r7, lr}
 8009690:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8009692:	2003      	movs	r0, #3
 8009694:	f000 f94a 	bl	800992c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8009698:	200f      	movs	r0, #15
 800969a:	f000 f805 	bl	80096a8 <HAL_InitTick>
  
  /* Init the low level hardware */
  HAL_MspInit();
 800969e:	f7ff fd45 	bl	800912c <HAL_MspInit>
  
  /* Return function status */
  return HAL_OK;
 80096a2:	2300      	movs	r3, #0
}
 80096a4:	4618      	mov	r0, r3
 80096a6:	bd80      	pop	{r7, pc}

080096a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b082      	sub	sp, #8
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80096b0:	4b12      	ldr	r3, [pc, #72]	; (80096fc <HAL_InitTick+0x54>)
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	4b12      	ldr	r3, [pc, #72]	; (8009700 <HAL_InitTick+0x58>)
 80096b6:	781b      	ldrb	r3, [r3, #0]
 80096b8:	4619      	mov	r1, r3
 80096ba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80096be:	fbb3 f3f1 	udiv	r3, r3, r1
 80096c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80096c6:	4618      	mov	r0, r3
 80096c8:	f000 f965 	bl	8009996 <HAL_SYSTICK_Config>
 80096cc:	4603      	mov	r3, r0
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d001      	beq.n	80096d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80096d2:	2301      	movs	r3, #1
 80096d4:	e00e      	b.n	80096f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	2b0f      	cmp	r3, #15
 80096da:	d80a      	bhi.n	80096f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80096dc:	2200      	movs	r2, #0
 80096de:	6879      	ldr	r1, [r7, #4]
 80096e0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80096e4:	f000 f92d 	bl	8009942 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80096e8:	4a06      	ldr	r2, [pc, #24]	; (8009704 <HAL_InitTick+0x5c>)
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80096ee:	2300      	movs	r3, #0
 80096f0:	e000      	b.n	80096f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80096f2:	2301      	movs	r3, #1
}
 80096f4:	4618      	mov	r0, r3
 80096f6:	3708      	adds	r7, #8
 80096f8:	46bd      	mov	sp, r7
 80096fa:	bd80      	pop	{r7, pc}
 80096fc:	20000040 	.word	0x20000040
 8009700:	20000048 	.word	0x20000048
 8009704:	20000044 	.word	0x20000044

08009708 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8009708:	b480      	push	{r7}
 800970a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800970c:	4b06      	ldr	r3, [pc, #24]	; (8009728 <HAL_IncTick+0x20>)
 800970e:	781b      	ldrb	r3, [r3, #0]
 8009710:	461a      	mov	r2, r3
 8009712:	4b06      	ldr	r3, [pc, #24]	; (800972c <HAL_IncTick+0x24>)
 8009714:	681b      	ldr	r3, [r3, #0]
 8009716:	4413      	add	r3, r2
 8009718:	4a04      	ldr	r2, [pc, #16]	; (800972c <HAL_IncTick+0x24>)
 800971a:	6013      	str	r3, [r2, #0]
}
 800971c:	bf00      	nop
 800971e:	46bd      	mov	sp, r7
 8009720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009724:	4770      	bx	lr
 8009726:	bf00      	nop
 8009728:	20000048 	.word	0x20000048
 800972c:	20004cb8 	.word	0x20004cb8

08009730 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8009730:	b480      	push	{r7}
 8009732:	af00      	add	r7, sp, #0
  return uwTick;
 8009734:	4b03      	ldr	r3, [pc, #12]	; (8009744 <HAL_GetTick+0x14>)
 8009736:	681b      	ldr	r3, [r3, #0]
}
 8009738:	4618      	mov	r0, r3
 800973a:	46bd      	mov	sp, r7
 800973c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009740:	4770      	bx	lr
 8009742:	bf00      	nop
 8009744:	20004cb8 	.word	0x20004cb8

08009748 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8009748:	b580      	push	{r7, lr}
 800974a:	b084      	sub	sp, #16
 800974c:	af00      	add	r7, sp, #0
 800974e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8009750:	f7ff ffee 	bl	8009730 <HAL_GetTick>
 8009754:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800975a:	68fb      	ldr	r3, [r7, #12]
 800975c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009760:	d005      	beq.n	800976e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8009762:	4b09      	ldr	r3, [pc, #36]	; (8009788 <HAL_Delay+0x40>)
 8009764:	781b      	ldrb	r3, [r3, #0]
 8009766:	461a      	mov	r2, r3
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	4413      	add	r3, r2
 800976c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800976e:	bf00      	nop
 8009770:	f7ff ffde 	bl	8009730 <HAL_GetTick>
 8009774:	4602      	mov	r2, r0
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	1ad3      	subs	r3, r2, r3
 800977a:	68fa      	ldr	r2, [r7, #12]
 800977c:	429a      	cmp	r2, r3
 800977e:	d8f7      	bhi.n	8009770 <HAL_Delay+0x28>
  {
  }
}
 8009780:	bf00      	nop
 8009782:	3710      	adds	r7, #16
 8009784:	46bd      	mov	sp, r7
 8009786:	bd80      	pop	{r7, pc}
 8009788:	20000048 	.word	0x20000048

0800978c <__NVIC_SetPriorityGrouping>:
{
 800978c:	b480      	push	{r7}
 800978e:	b085      	sub	sp, #20
 8009790:	af00      	add	r7, sp, #0
 8009792:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f003 0307 	and.w	r3, r3, #7
 800979a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800979c:	4b0b      	ldr	r3, [pc, #44]	; (80097cc <__NVIC_SetPriorityGrouping+0x40>)
 800979e:	68db      	ldr	r3, [r3, #12]
 80097a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80097a2:	68ba      	ldr	r2, [r7, #8]
 80097a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80097a8:	4013      	ands	r3, r2
 80097aa:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80097ac:	68fb      	ldr	r3, [r7, #12]
 80097ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80097b0:	68bb      	ldr	r3, [r7, #8]
 80097b2:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80097b4:	4b06      	ldr	r3, [pc, #24]	; (80097d0 <__NVIC_SetPriorityGrouping+0x44>)
 80097b6:	4313      	orrs	r3, r2
 80097b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80097ba:	4a04      	ldr	r2, [pc, #16]	; (80097cc <__NVIC_SetPriorityGrouping+0x40>)
 80097bc:	68bb      	ldr	r3, [r7, #8]
 80097be:	60d3      	str	r3, [r2, #12]
}
 80097c0:	bf00      	nop
 80097c2:	3714      	adds	r7, #20
 80097c4:	46bd      	mov	sp, r7
 80097c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ca:	4770      	bx	lr
 80097cc:	e000ed00 	.word	0xe000ed00
 80097d0:	05fa0000 	.word	0x05fa0000

080097d4 <__NVIC_GetPriorityGrouping>:
{
 80097d4:	b480      	push	{r7}
 80097d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80097d8:	4b04      	ldr	r3, [pc, #16]	; (80097ec <__NVIC_GetPriorityGrouping+0x18>)
 80097da:	68db      	ldr	r3, [r3, #12]
 80097dc:	0a1b      	lsrs	r3, r3, #8
 80097de:	f003 0307 	and.w	r3, r3, #7
}
 80097e2:	4618      	mov	r0, r3
 80097e4:	46bd      	mov	sp, r7
 80097e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ea:	4770      	bx	lr
 80097ec:	e000ed00 	.word	0xe000ed00

080097f0 <__NVIC_EnableIRQ>:
{
 80097f0:	b480      	push	{r7}
 80097f2:	b083      	sub	sp, #12
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	4603      	mov	r3, r0
 80097f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80097fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	db0b      	blt.n	800981a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009802:	79fb      	ldrb	r3, [r7, #7]
 8009804:	f003 021f 	and.w	r2, r3, #31
 8009808:	4907      	ldr	r1, [pc, #28]	; (8009828 <__NVIC_EnableIRQ+0x38>)
 800980a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800980e:	095b      	lsrs	r3, r3, #5
 8009810:	2001      	movs	r0, #1
 8009812:	fa00 f202 	lsl.w	r2, r0, r2
 8009816:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800981a:	bf00      	nop
 800981c:	370c      	adds	r7, #12
 800981e:	46bd      	mov	sp, r7
 8009820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009824:	4770      	bx	lr
 8009826:	bf00      	nop
 8009828:	e000e100 	.word	0xe000e100

0800982c <__NVIC_SetPriority>:
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	4603      	mov	r3, r0
 8009834:	6039      	str	r1, [r7, #0]
 8009836:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009838:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800983c:	2b00      	cmp	r3, #0
 800983e:	db0a      	blt.n	8009856 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	b2da      	uxtb	r2, r3
 8009844:	490c      	ldr	r1, [pc, #48]	; (8009878 <__NVIC_SetPriority+0x4c>)
 8009846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800984a:	0112      	lsls	r2, r2, #4
 800984c:	b2d2      	uxtb	r2, r2
 800984e:	440b      	add	r3, r1
 8009850:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009854:	e00a      	b.n	800986c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009856:	683b      	ldr	r3, [r7, #0]
 8009858:	b2da      	uxtb	r2, r3
 800985a:	4908      	ldr	r1, [pc, #32]	; (800987c <__NVIC_SetPriority+0x50>)
 800985c:	79fb      	ldrb	r3, [r7, #7]
 800985e:	f003 030f 	and.w	r3, r3, #15
 8009862:	3b04      	subs	r3, #4
 8009864:	0112      	lsls	r2, r2, #4
 8009866:	b2d2      	uxtb	r2, r2
 8009868:	440b      	add	r3, r1
 800986a:	761a      	strb	r2, [r3, #24]
}
 800986c:	bf00      	nop
 800986e:	370c      	adds	r7, #12
 8009870:	46bd      	mov	sp, r7
 8009872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009876:	4770      	bx	lr
 8009878:	e000e100 	.word	0xe000e100
 800987c:	e000ed00 	.word	0xe000ed00

08009880 <NVIC_EncodePriority>:
{
 8009880:	b480      	push	{r7}
 8009882:	b089      	sub	sp, #36	; 0x24
 8009884:	af00      	add	r7, sp, #0
 8009886:	60f8      	str	r0, [r7, #12]
 8009888:	60b9      	str	r1, [r7, #8]
 800988a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800988c:	68fb      	ldr	r3, [r7, #12]
 800988e:	f003 0307 	and.w	r3, r3, #7
 8009892:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009894:	69fb      	ldr	r3, [r7, #28]
 8009896:	f1c3 0307 	rsb	r3, r3, #7
 800989a:	2b04      	cmp	r3, #4
 800989c:	bf28      	it	cs
 800989e:	2304      	movcs	r3, #4
 80098a0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80098a2:	69fb      	ldr	r3, [r7, #28]
 80098a4:	3304      	adds	r3, #4
 80098a6:	2b06      	cmp	r3, #6
 80098a8:	d902      	bls.n	80098b0 <NVIC_EncodePriority+0x30>
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	3b03      	subs	r3, #3
 80098ae:	e000      	b.n	80098b2 <NVIC_EncodePriority+0x32>
 80098b0:	2300      	movs	r3, #0
 80098b2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098b4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80098b8:	69bb      	ldr	r3, [r7, #24]
 80098ba:	fa02 f303 	lsl.w	r3, r2, r3
 80098be:	43da      	mvns	r2, r3
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	401a      	ands	r2, r3
 80098c4:	697b      	ldr	r3, [r7, #20]
 80098c6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80098c8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80098cc:	697b      	ldr	r3, [r7, #20]
 80098ce:	fa01 f303 	lsl.w	r3, r1, r3
 80098d2:	43d9      	mvns	r1, r3
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80098d8:	4313      	orrs	r3, r2
}
 80098da:	4618      	mov	r0, r3
 80098dc:	3724      	adds	r7, #36	; 0x24
 80098de:	46bd      	mov	sp, r7
 80098e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098e4:	4770      	bx	lr
	...

080098e8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80098e8:	b580      	push	{r7, lr}
 80098ea:	b082      	sub	sp, #8
 80098ec:	af00      	add	r7, sp, #0
 80098ee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	3b01      	subs	r3, #1
 80098f4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80098f8:	d301      	bcc.n	80098fe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80098fa:	2301      	movs	r3, #1
 80098fc:	e00f      	b.n	800991e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80098fe:	4a0a      	ldr	r2, [pc, #40]	; (8009928 <SysTick_Config+0x40>)
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	3b01      	subs	r3, #1
 8009904:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8009906:	210f      	movs	r1, #15
 8009908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800990c:	f7ff ff8e 	bl	800982c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8009910:	4b05      	ldr	r3, [pc, #20]	; (8009928 <SysTick_Config+0x40>)
 8009912:	2200      	movs	r2, #0
 8009914:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8009916:	4b04      	ldr	r3, [pc, #16]	; (8009928 <SysTick_Config+0x40>)
 8009918:	2207      	movs	r2, #7
 800991a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800991c:	2300      	movs	r3, #0
}
 800991e:	4618      	mov	r0, r3
 8009920:	3708      	adds	r7, #8
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	e000e010 	.word	0xe000e010

0800992c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b082      	sub	sp, #8
 8009930:	af00      	add	r7, sp, #0
 8009932:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8009934:	6878      	ldr	r0, [r7, #4]
 8009936:	f7ff ff29 	bl	800978c <__NVIC_SetPriorityGrouping>
}
 800993a:	bf00      	nop
 800993c:	3708      	adds	r7, #8
 800993e:	46bd      	mov	sp, r7
 8009940:	bd80      	pop	{r7, pc}

08009942 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8009942:	b580      	push	{r7, lr}
 8009944:	b086      	sub	sp, #24
 8009946:	af00      	add	r7, sp, #0
 8009948:	4603      	mov	r3, r0
 800994a:	60b9      	str	r1, [r7, #8]
 800994c:	607a      	str	r2, [r7, #4]
 800994e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8009950:	2300      	movs	r3, #0
 8009952:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8009954:	f7ff ff3e 	bl	80097d4 <__NVIC_GetPriorityGrouping>
 8009958:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800995a:	687a      	ldr	r2, [r7, #4]
 800995c:	68b9      	ldr	r1, [r7, #8]
 800995e:	6978      	ldr	r0, [r7, #20]
 8009960:	f7ff ff8e 	bl	8009880 <NVIC_EncodePriority>
 8009964:	4602      	mov	r2, r0
 8009966:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800996a:	4611      	mov	r1, r2
 800996c:	4618      	mov	r0, r3
 800996e:	f7ff ff5d 	bl	800982c <__NVIC_SetPriority>
}
 8009972:	bf00      	nop
 8009974:	3718      	adds	r7, #24
 8009976:	46bd      	mov	sp, r7
 8009978:	bd80      	pop	{r7, pc}

0800997a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800997a:	b580      	push	{r7, lr}
 800997c:	b082      	sub	sp, #8
 800997e:	af00      	add	r7, sp, #0
 8009980:	4603      	mov	r3, r0
 8009982:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8009984:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009988:	4618      	mov	r0, r3
 800998a:	f7ff ff31 	bl	80097f0 <__NVIC_EnableIRQ>
}
 800998e:	bf00      	nop
 8009990:	3708      	adds	r7, #8
 8009992:	46bd      	mov	sp, r7
 8009994:	bd80      	pop	{r7, pc}

08009996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8009996:	b580      	push	{r7, lr}
 8009998:	b082      	sub	sp, #8
 800999a:	af00      	add	r7, sp, #0
 800999c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f7ff ffa2 	bl	80098e8 <SysTick_Config>
 80099a4:	4603      	mov	r3, r0
}
 80099a6:	4618      	mov	r0, r3
 80099a8:	3708      	adds	r7, #8
 80099aa:	46bd      	mov	sp, r7
 80099ac:	bd80      	pop	{r7, pc}
	...

080099b0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b086      	sub	sp, #24
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80099b8:	2300      	movs	r3, #0
 80099ba:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80099bc:	f7ff feb8 	bl	8009730 <HAL_GetTick>
 80099c0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80099c2:	687b      	ldr	r3, [r7, #4]
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d101      	bne.n	80099cc <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80099c8:	2301      	movs	r3, #1
 80099ca:	e099      	b.n	8009b00 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2200      	movs	r2, #0
 80099d0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2202      	movs	r2, #2
 80099d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681a      	ldr	r2, [r3, #0]
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	681b      	ldr	r3, [r3, #0]
 80099e6:	f022 0201 	bic.w	r2, r2, #1
 80099ea:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80099ec:	e00f      	b.n	8009a0e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80099ee:	f7ff fe9f 	bl	8009730 <HAL_GetTick>
 80099f2:	4602      	mov	r2, r0
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	1ad3      	subs	r3, r2, r3
 80099f8:	2b05      	cmp	r3, #5
 80099fa:	d908      	bls.n	8009a0e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	2220      	movs	r2, #32
 8009a00:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	2203      	movs	r2, #3
 8009a06:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8009a0a:	2303      	movs	r3, #3
 8009a0c:	e078      	b.n	8009b00 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	f003 0301 	and.w	r3, r3, #1
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d1e8      	bne.n	80099ee <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	681b      	ldr	r3, [r3, #0]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8009a24:	697a      	ldr	r2, [r7, #20]
 8009a26:	4b38      	ldr	r3, [pc, #224]	; (8009b08 <HAL_DMA_Init+0x158>)
 8009a28:	4013      	ands	r3, r2
 8009a2a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	685a      	ldr	r2, [r3, #4]
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009a3a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	691b      	ldr	r3, [r3, #16]
 8009a40:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8009a46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a48:	687b      	ldr	r3, [r7, #4]
 8009a4a:	699b      	ldr	r3, [r3, #24]
 8009a4c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8009a52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	6a1b      	ldr	r3, [r3, #32]
 8009a58:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8009a5a:	697a      	ldr	r2, [r7, #20]
 8009a5c:	4313      	orrs	r3, r2
 8009a5e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a64:	2b04      	cmp	r3, #4
 8009a66:	d107      	bne.n	8009a78 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a70:	4313      	orrs	r3, r2
 8009a72:	697a      	ldr	r2, [r7, #20]
 8009a74:	4313      	orrs	r3, r2
 8009a76:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	681b      	ldr	r3, [r3, #0]
 8009a7c:	697a      	ldr	r2, [r7, #20]
 8009a7e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	695b      	ldr	r3, [r3, #20]
 8009a86:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8009a88:	697b      	ldr	r3, [r7, #20]
 8009a8a:	f023 0307 	bic.w	r3, r3, #7
 8009a8e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8009a90:	687b      	ldr	r3, [r7, #4]
 8009a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a94:	697a      	ldr	r2, [r7, #20]
 8009a96:	4313      	orrs	r3, r2
 8009a98:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8009a9a:	687b      	ldr	r3, [r7, #4]
 8009a9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009a9e:	2b04      	cmp	r3, #4
 8009aa0:	d117      	bne.n	8009ad2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8009aa2:	687b      	ldr	r3, [r7, #4]
 8009aa4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009aa6:	697a      	ldr	r2, [r7, #20]
 8009aa8:	4313      	orrs	r3, r2
 8009aaa:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009ab0:	2b00      	cmp	r3, #0
 8009ab2:	d00e      	beq.n	8009ad2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8009ab4:	6878      	ldr	r0, [r7, #4]
 8009ab6:	f000 fb15 	bl	800a0e4 <DMA_CheckFifoParam>
 8009aba:	4603      	mov	r3, r0
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d008      	beq.n	8009ad2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2240      	movs	r2, #64	; 0x40
 8009ac4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	2201      	movs	r2, #1
 8009aca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8009ace:	2301      	movs	r3, #1
 8009ad0:	e016      	b.n	8009b00 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	697a      	ldr	r2, [r7, #20]
 8009ad8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8009ada:	6878      	ldr	r0, [r7, #4]
 8009adc:	f000 facc 	bl	800a078 <DMA_CalcBaseAndBitshift>
 8009ae0:	4603      	mov	r3, r0
 8009ae2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ae8:	223f      	movs	r2, #63	; 0x3f
 8009aea:	409a      	lsls	r2, r3
 8009aec:	68fb      	ldr	r3, [r7, #12]
 8009aee:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	2200      	movs	r2, #0
 8009af4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	2201      	movs	r2, #1
 8009afa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8009afe:	2300      	movs	r3, #0
}
 8009b00:	4618      	mov	r0, r3
 8009b02:	3718      	adds	r7, #24
 8009b04:	46bd      	mov	sp, r7
 8009b06:	bd80      	pop	{r7, pc}
 8009b08:	e010803f 	.word	0xe010803f

08009b0c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8009b0c:	b580      	push	{r7, lr}
 8009b0e:	b086      	sub	sp, #24
 8009b10:	af00      	add	r7, sp, #0
 8009b12:	60f8      	str	r0, [r7, #12]
 8009b14:	60b9      	str	r1, [r7, #8]
 8009b16:	607a      	str	r2, [r7, #4]
 8009b18:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009b22:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8009b2a:	2b01      	cmp	r3, #1
 8009b2c:	d101      	bne.n	8009b32 <HAL_DMA_Start_IT+0x26>
 8009b2e:	2302      	movs	r3, #2
 8009b30:	e048      	b.n	8009bc4 <HAL_DMA_Start_IT+0xb8>
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	2201      	movs	r2, #1
 8009b36:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009b40:	b2db      	uxtb	r3, r3
 8009b42:	2b01      	cmp	r3, #1
 8009b44:	d137      	bne.n	8009bb6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	2202      	movs	r2, #2
 8009b4a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8009b4e:	68fb      	ldr	r3, [r7, #12]
 8009b50:	2200      	movs	r2, #0
 8009b52:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8009b54:	683b      	ldr	r3, [r7, #0]
 8009b56:	687a      	ldr	r2, [r7, #4]
 8009b58:	68b9      	ldr	r1, [r7, #8]
 8009b5a:	68f8      	ldr	r0, [r7, #12]
 8009b5c:	f000 fa5e 	bl	800a01c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009b60:	68fb      	ldr	r3, [r7, #12]
 8009b62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009b64:	223f      	movs	r2, #63	; 0x3f
 8009b66:	409a      	lsls	r2, r3
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	681b      	ldr	r3, [r3, #0]
 8009b70:	681a      	ldr	r2, [r3, #0]
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	f042 0216 	orr.w	r2, r2, #22
 8009b7a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR |= DMA_IT_FE;
 8009b7c:	68fb      	ldr	r3, [r7, #12]
 8009b7e:	681b      	ldr	r3, [r3, #0]
 8009b80:	695a      	ldr	r2, [r3, #20]
 8009b82:	68fb      	ldr	r3, [r7, #12]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009b8a:	615a      	str	r2, [r3, #20]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d007      	beq.n	8009ba4 <HAL_DMA_Start_IT+0x98>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8009b94:	68fb      	ldr	r3, [r7, #12]
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	681a      	ldr	r2, [r3, #0]
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f042 0208 	orr.w	r2, r2, #8
 8009ba2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	681b      	ldr	r3, [r3, #0]
 8009bae:	f042 0201 	orr.w	r2, r2, #1
 8009bb2:	601a      	str	r2, [r3, #0]
 8009bb4:	e005      	b.n	8009bc2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8009bbe:	2302      	movs	r3, #2
 8009bc0:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8009bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8009bc4:	4618      	mov	r0, r3
 8009bc6:	3718      	adds	r7, #24
 8009bc8:	46bd      	mov	sp, r7
 8009bca:	bd80      	pop	{r7, pc}

08009bcc <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8009bcc:	b580      	push	{r7, lr}
 8009bce:	b084      	sub	sp, #16
 8009bd0:	af00      	add	r7, sp, #0
 8009bd2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009bd4:	687b      	ldr	r3, [r7, #4]
 8009bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009bd8:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8009bda:	f7ff fda9 	bl	8009730 <HAL_GetTick>
 8009bde:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	2b02      	cmp	r3, #2
 8009bea:	d008      	beq.n	8009bfe <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	2280      	movs	r2, #128	; 0x80
 8009bf0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	2200      	movs	r2, #0
 8009bf6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8009bfa:	2301      	movs	r3, #1
 8009bfc:	e052      	b.n	8009ca4 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	681a      	ldr	r2, [r3, #0]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	f022 0216 	bic.w	r2, r2, #22
 8009c0c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	695a      	ldr	r2, [r3, #20]
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009c1c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d103      	bne.n	8009c2e <HAL_DMA_Abort+0x62>
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d007      	beq.n	8009c3e <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	681a      	ldr	r2, [r3, #0]
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	f022 0208 	bic.w	r2, r2, #8
 8009c3c:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	681a      	ldr	r2, [r3, #0]
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f022 0201 	bic.w	r2, r2, #1
 8009c4c:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009c4e:	e013      	b.n	8009c78 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8009c50:	f7ff fd6e 	bl	8009730 <HAL_GetTick>
 8009c54:	4602      	mov	r2, r0
 8009c56:	68bb      	ldr	r3, [r7, #8]
 8009c58:	1ad3      	subs	r3, r2, r3
 8009c5a:	2b05      	cmp	r3, #5
 8009c5c:	d90c      	bls.n	8009c78 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2220      	movs	r2, #32
 8009c62:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	2203      	movs	r2, #3
 8009c70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 8009c74:	2303      	movs	r3, #3
 8009c76:	e015      	b.n	8009ca4 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	f003 0301 	and.w	r3, r3, #1
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d1e4      	bne.n	8009c50 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009c8a:	223f      	movs	r2, #63	; 0x3f
 8009c8c:	409a      	lsls	r2, r3
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	2200      	movs	r2, #0
 8009c96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	2201      	movs	r2, #1
 8009c9e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8009ca2:	2300      	movs	r3, #0
}
 8009ca4:	4618      	mov	r0, r3
 8009ca6:	3710      	adds	r7, #16
 8009ca8:	46bd      	mov	sp, r7
 8009caa:	bd80      	pop	{r7, pc}

08009cac <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8009cac:	b480      	push	{r7}
 8009cae:	b083      	sub	sp, #12
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009cba:	b2db      	uxtb	r3, r3
 8009cbc:	2b02      	cmp	r3, #2
 8009cbe:	d004      	beq.n	8009cca <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2280      	movs	r2, #128	; 0x80
 8009cc4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8009cc6:	2301      	movs	r3, #1
 8009cc8:	e00c      	b.n	8009ce4 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	2205      	movs	r2, #5
 8009cce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	f022 0201 	bic.w	r2, r2, #1
 8009ce0:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8009ce2:	2300      	movs	r3, #0
}
 8009ce4:	4618      	mov	r0, r3
 8009ce6:	370c      	adds	r7, #12
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cee:	4770      	bx	lr

08009cf0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8009cf0:	b580      	push	{r7, lr}
 8009cf2:	b086      	sub	sp, #24
 8009cf4:	af00      	add	r7, sp, #0
 8009cf6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8009cf8:	2300      	movs	r3, #0
 8009cfa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8009cfc:	4b92      	ldr	r3, [pc, #584]	; (8009f48 <HAL_DMA_IRQHandler+0x258>)
 8009cfe:	681b      	ldr	r3, [r3, #0]
 8009d00:	4a92      	ldr	r2, [pc, #584]	; (8009f4c <HAL_DMA_IRQHandler+0x25c>)
 8009d02:	fba2 2303 	umull	r2, r3, r2, r3
 8009d06:	0a9b      	lsrs	r3, r3, #10
 8009d08:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009d0e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8009d10:	693b      	ldr	r3, [r7, #16]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d1a:	2208      	movs	r2, #8
 8009d1c:	409a      	lsls	r2, r3
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	4013      	ands	r3, r2
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d01a      	beq.n	8009d5c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	f003 0304 	and.w	r3, r3, #4
 8009d30:	2b00      	cmp	r3, #0
 8009d32:	d013      	beq.n	8009d5c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	681a      	ldr	r2, [r3, #0]
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	681b      	ldr	r3, [r3, #0]
 8009d3e:	f022 0204 	bic.w	r2, r2, #4
 8009d42:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d48:	2208      	movs	r2, #8
 8009d4a:	409a      	lsls	r2, r3
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d54:	f043 0201 	orr.w	r2, r3, #1
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d60:	2201      	movs	r2, #1
 8009d62:	409a      	lsls	r2, r3
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	4013      	ands	r3, r2
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d012      	beq.n	8009d92 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	681b      	ldr	r3, [r3, #0]
 8009d70:	695b      	ldr	r3, [r3, #20]
 8009d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009d76:	2b00      	cmp	r3, #0
 8009d78:	d00b      	beq.n	8009d92 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d7e:	2201      	movs	r2, #1
 8009d80:	409a      	lsls	r2, r3
 8009d82:	693b      	ldr	r3, [r7, #16]
 8009d84:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009d8a:	f043 0202 	orr.w	r2, r3, #2
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009d96:	2204      	movs	r2, #4
 8009d98:	409a      	lsls	r2, r3
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	4013      	ands	r3, r2
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d012      	beq.n	8009dc8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	f003 0302 	and.w	r3, r3, #2
 8009dac:	2b00      	cmp	r3, #0
 8009dae:	d00b      	beq.n	8009dc8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009db4:	2204      	movs	r2, #4
 8009db6:	409a      	lsls	r2, r3
 8009db8:	693b      	ldr	r3, [r7, #16]
 8009dba:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009dc0:	f043 0204 	orr.w	r2, r3, #4
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dcc:	2210      	movs	r2, #16
 8009dce:	409a      	lsls	r2, r3
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	4013      	ands	r3, r2
 8009dd4:	2b00      	cmp	r3, #0
 8009dd6:	d043      	beq.n	8009e60 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f003 0308 	and.w	r3, r3, #8
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d03c      	beq.n	8009e60 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009dea:	2210      	movs	r2, #16
 8009dec:	409a      	lsls	r2, r3
 8009dee:	693b      	ldr	r3, [r7, #16]
 8009df0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	681b      	ldr	r3, [r3, #0]
 8009df8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009dfc:	2b00      	cmp	r3, #0
 8009dfe:	d018      	beq.n	8009e32 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d108      	bne.n	8009e20 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d024      	beq.n	8009e60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e1a:	6878      	ldr	r0, [r7, #4]
 8009e1c:	4798      	blx	r3
 8009e1e:	e01f      	b.n	8009e60 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e24:	2b00      	cmp	r3, #0
 8009e26:	d01b      	beq.n	8009e60 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009e2c:	6878      	ldr	r0, [r7, #4]
 8009e2e:	4798      	blx	r3
 8009e30:	e016      	b.n	8009e60 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009e3c:	2b00      	cmp	r3, #0
 8009e3e:	d107      	bne.n	8009e50 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	681b      	ldr	r3, [r3, #0]
 8009e44:	681a      	ldr	r2, [r3, #0]
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f022 0208 	bic.w	r2, r2, #8
 8009e4e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e54:	2b00      	cmp	r3, #0
 8009e56:	d003      	beq.n	8009e60 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e64:	2220      	movs	r2, #32
 8009e66:	409a      	lsls	r2, r3
 8009e68:	68fb      	ldr	r3, [r7, #12]
 8009e6a:	4013      	ands	r3, r2
 8009e6c:	2b00      	cmp	r3, #0
 8009e6e:	f000 808e 	beq.w	8009f8e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8009e72:	687b      	ldr	r3, [r7, #4]
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	681b      	ldr	r3, [r3, #0]
 8009e78:	f003 0310 	and.w	r3, r3, #16
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	f000 8086 	beq.w	8009f8e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009e86:	2220      	movs	r2, #32
 8009e88:	409a      	lsls	r2, r3
 8009e8a:	693b      	ldr	r3, [r7, #16]
 8009e8c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	2b05      	cmp	r3, #5
 8009e98:	d136      	bne.n	8009f08 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	681a      	ldr	r2, [r3, #0]
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f022 0216 	bic.w	r2, r2, #22
 8009ea8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	681b      	ldr	r3, [r3, #0]
 8009eae:	695a      	ldr	r2, [r3, #20]
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009eb8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d103      	bne.n	8009eca <HAL_DMA_IRQHandler+0x1da>
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8009ec6:	2b00      	cmp	r3, #0
 8009ec8:	d007      	beq.n	8009eda <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	681a      	ldr	r2, [r3, #0]
 8009ed0:	687b      	ldr	r3, [r7, #4]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	f022 0208 	bic.w	r2, r2, #8
 8009ed8:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8009eda:	687b      	ldr	r3, [r7, #4]
 8009edc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8009ede:	223f      	movs	r2, #63	; 0x3f
 8009ee0:	409a      	lsls	r2, r3
 8009ee2:	693b      	ldr	r3, [r7, #16]
 8009ee4:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2200      	movs	r2, #0
 8009eea:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d07d      	beq.n	8009ffa <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	4798      	blx	r3
        }
        return;
 8009f06:	e078      	b.n	8009ffa <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8009f08:	687b      	ldr	r3, [r7, #4]
 8009f0a:	681b      	ldr	r3, [r3, #0]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d01c      	beq.n	8009f50 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d108      	bne.n	8009f36 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f28:	2b00      	cmp	r3, #0
 8009f2a:	d030      	beq.n	8009f8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009f30:	6878      	ldr	r0, [r7, #4]
 8009f32:	4798      	blx	r3
 8009f34:	e02b      	b.n	8009f8e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8009f36:	687b      	ldr	r3, [r7, #4]
 8009f38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d027      	beq.n	8009f8e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f42:	6878      	ldr	r0, [r7, #4]
 8009f44:	4798      	blx	r3
 8009f46:	e022      	b.n	8009f8e <HAL_DMA_IRQHandler+0x29e>
 8009f48:	20000040 	.word	0x20000040
 8009f4c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8009f50:	687b      	ldr	r3, [r7, #4]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d10f      	bne.n	8009f7e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	681a      	ldr	r2, [r3, #0]
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f022 0210 	bic.w	r2, r2, #16
 8009f6c:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	2200      	movs	r2, #0
 8009f72:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	2201      	movs	r2, #1
 8009f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d003      	beq.n	8009f8e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d032      	beq.n	8009ffc <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009f9a:	f003 0301 	and.w	r3, r3, #1
 8009f9e:	2b00      	cmp	r3, #0
 8009fa0:	d022      	beq.n	8009fe8 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2205      	movs	r2, #5
 8009fa6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	681a      	ldr	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	f022 0201 	bic.w	r2, r2, #1
 8009fb8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	3301      	adds	r3, #1
 8009fbe:	60bb      	str	r3, [r7, #8]
 8009fc0:	697a      	ldr	r2, [r7, #20]
 8009fc2:	429a      	cmp	r2, r3
 8009fc4:	d307      	bcc.n	8009fd6 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f003 0301 	and.w	r3, r3, #1
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d1f2      	bne.n	8009fba <HAL_DMA_IRQHandler+0x2ca>
 8009fd4:	e000      	b.n	8009fd8 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8009fd6:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2200      	movs	r2, #0
 8009fdc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d005      	beq.n	8009ffc <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	4798      	blx	r3
 8009ff8:	e000      	b.n	8009ffc <HAL_DMA_IRQHandler+0x30c>
        return;
 8009ffa:	bf00      	nop
    }
  }
}
 8009ffc:	3718      	adds	r7, #24
 8009ffe:	46bd      	mov	sp, r7
 800a000:	bd80      	pop	{r7, pc}
 800a002:	bf00      	nop

0800a004 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 800a004:	b480      	push	{r7}
 800a006:	b083      	sub	sp, #12
 800a008:	af00      	add	r7, sp, #0
 800a00a:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 800a010:	4618      	mov	r0, r3
 800a012:	370c      	adds	r7, #12
 800a014:	46bd      	mov	sp, r7
 800a016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a01a:	4770      	bx	lr

0800a01c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b085      	sub	sp, #20
 800a020:	af00      	add	r7, sp, #0
 800a022:	60f8      	str	r0, [r7, #12]
 800a024:	60b9      	str	r1, [r7, #8]
 800a026:	607a      	str	r2, [r7, #4]
 800a028:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	681b      	ldr	r3, [r3, #0]
 800a02e:	681a      	ldr	r2, [r3, #0]
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	681b      	ldr	r3, [r3, #0]
 800a034:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a038:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	683a      	ldr	r2, [r7, #0]
 800a040:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	689b      	ldr	r3, [r3, #8]
 800a046:	2b40      	cmp	r3, #64	; 0x40
 800a048:	d108      	bne.n	800a05c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	687a      	ldr	r2, [r7, #4]
 800a050:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	68ba      	ldr	r2, [r7, #8]
 800a058:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800a05a:	e007      	b.n	800a06c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	68ba      	ldr	r2, [r7, #8]
 800a062:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800a064:	68fb      	ldr	r3, [r7, #12]
 800a066:	681b      	ldr	r3, [r3, #0]
 800a068:	687a      	ldr	r2, [r7, #4]
 800a06a:	60da      	str	r2, [r3, #12]
}
 800a06c:	bf00      	nop
 800a06e:	3714      	adds	r7, #20
 800a070:	46bd      	mov	sp, r7
 800a072:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a076:	4770      	bx	lr

0800a078 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	b2db      	uxtb	r3, r3
 800a086:	3b10      	subs	r3, #16
 800a088:	4a13      	ldr	r2, [pc, #76]	; (800a0d8 <DMA_CalcBaseAndBitshift+0x60>)
 800a08a:	fba2 2303 	umull	r2, r3, r2, r3
 800a08e:	091b      	lsrs	r3, r3, #4
 800a090:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800a092:	4a12      	ldr	r2, [pc, #72]	; (800a0dc <DMA_CalcBaseAndBitshift+0x64>)
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	4413      	add	r3, r2
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	461a      	mov	r2, r3
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800a0a0:	68fb      	ldr	r3, [r7, #12]
 800a0a2:	2b03      	cmp	r3, #3
 800a0a4:	d908      	bls.n	800a0b8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	461a      	mov	r2, r3
 800a0ac:	4b0c      	ldr	r3, [pc, #48]	; (800a0e0 <DMA_CalcBaseAndBitshift+0x68>)
 800a0ae:	4013      	ands	r3, r2
 800a0b0:	1d1a      	adds	r2, r3, #4
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	659a      	str	r2, [r3, #88]	; 0x58
 800a0b6:	e006      	b.n	800a0c6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800a0b8:	687b      	ldr	r3, [r7, #4]
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	461a      	mov	r2, r3
 800a0be:	4b08      	ldr	r3, [pc, #32]	; (800a0e0 <DMA_CalcBaseAndBitshift+0x68>)
 800a0c0:	4013      	ands	r3, r2
 800a0c2:	687a      	ldr	r2, [r7, #4]
 800a0c4:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3714      	adds	r7, #20
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0d4:	4770      	bx	lr
 800a0d6:	bf00      	nop
 800a0d8:	aaaaaaab 	.word	0xaaaaaaab
 800a0dc:	08021d18 	.word	0x08021d18
 800a0e0:	fffffc00 	.word	0xfffffc00

0800a0e4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b085      	sub	sp, #20
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a0f4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	699b      	ldr	r3, [r3, #24]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d11f      	bne.n	800a13e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800a0fe:	68bb      	ldr	r3, [r7, #8]
 800a100:	2b03      	cmp	r3, #3
 800a102:	d855      	bhi.n	800a1b0 <DMA_CheckFifoParam+0xcc>
 800a104:	a201      	add	r2, pc, #4	; (adr r2, 800a10c <DMA_CheckFifoParam+0x28>)
 800a106:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a10a:	bf00      	nop
 800a10c:	0800a11d 	.word	0x0800a11d
 800a110:	0800a12f 	.word	0x0800a12f
 800a114:	0800a11d 	.word	0x0800a11d
 800a118:	0800a1b1 	.word	0x0800a1b1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a120:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a124:	2b00      	cmp	r3, #0
 800a126:	d045      	beq.n	800a1b4 <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 800a128:	2301      	movs	r3, #1
 800a12a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a12c:	e042      	b.n	800a1b4 <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a132:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a136:	d13f      	bne.n	800a1b8 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 800a138:	2301      	movs	r3, #1
 800a13a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a13c:	e03c      	b.n	800a1b8 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	699b      	ldr	r3, [r3, #24]
 800a142:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a146:	d121      	bne.n	800a18c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	2b03      	cmp	r3, #3
 800a14c:	d836      	bhi.n	800a1bc <DMA_CheckFifoParam+0xd8>
 800a14e:	a201      	add	r2, pc, #4	; (adr r2, 800a154 <DMA_CheckFifoParam+0x70>)
 800a150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a154:	0800a165 	.word	0x0800a165
 800a158:	0800a16b 	.word	0x0800a16b
 800a15c:	0800a165 	.word	0x0800a165
 800a160:	0800a17d 	.word	0x0800a17d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800a164:	2301      	movs	r3, #1
 800a166:	73fb      	strb	r3, [r7, #15]
      break;
 800a168:	e02f      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a16e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a172:	2b00      	cmp	r3, #0
 800a174:	d024      	beq.n	800a1c0 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 800a176:	2301      	movs	r3, #1
 800a178:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800a17a:	e021      	b.n	800a1c0 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800a17c:	687b      	ldr	r3, [r7, #4]
 800a17e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a180:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800a184:	d11e      	bne.n	800a1c4 <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800a186:	2301      	movs	r3, #1
 800a188:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800a18a:	e01b      	b.n	800a1c4 <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800a18c:	68bb      	ldr	r3, [r7, #8]
 800a18e:	2b02      	cmp	r3, #2
 800a190:	d902      	bls.n	800a198 <DMA_CheckFifoParam+0xb4>
 800a192:	2b03      	cmp	r3, #3
 800a194:	d003      	beq.n	800a19e <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800a196:	e018      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 800a198:	2301      	movs	r3, #1
 800a19a:	73fb      	strb	r3, [r7, #15]
      break;
 800a19c:	e015      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a1a2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d00e      	beq.n	800a1c8 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 800a1aa:	2301      	movs	r3, #1
 800a1ac:	73fb      	strb	r3, [r7, #15]
      break;
 800a1ae:	e00b      	b.n	800a1c8 <DMA_CheckFifoParam+0xe4>
      break;
 800a1b0:	bf00      	nop
 800a1b2:	e00a      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;
 800a1b4:	bf00      	nop
 800a1b6:	e008      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;
 800a1b8:	bf00      	nop
 800a1ba:	e006      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;
 800a1bc:	bf00      	nop
 800a1be:	e004      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;
 800a1c0:	bf00      	nop
 800a1c2:	e002      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;   
 800a1c4:	bf00      	nop
 800a1c6:	e000      	b.n	800a1ca <DMA_CheckFifoParam+0xe6>
      break;
 800a1c8:	bf00      	nop
    }
  } 
  
  return status; 
 800a1ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1cc:	4618      	mov	r0, r3
 800a1ce:	3714      	adds	r7, #20
 800a1d0:	46bd      	mov	sp, r7
 800a1d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1d6:	4770      	bx	lr

0800a1d8 <HAL_ETH_Init>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 800a1d8:	b580      	push	{r7, lr}
 800a1da:	b088      	sub	sp, #32
 800a1dc:	af00      	add	r7, sp, #0
 800a1de:	6078      	str	r0, [r7, #4]
  uint32_t tempreg = 0, phyreg = 0;
 800a1e0:	2300      	movs	r3, #0
 800a1e2:	61fb      	str	r3, [r7, #28]
 800a1e4:	2300      	movs	r3, #0
 800a1e6:	60fb      	str	r3, [r7, #12]
  uint32_t hclk = 60000000;
 800a1e8:	4ba9      	ldr	r3, [pc, #676]	; (800a490 <HAL_ETH_Init+0x2b8>)
 800a1ea:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart = 0;
 800a1ec:	2300      	movs	r3, #0
 800a1ee:	617b      	str	r3, [r7, #20]
  uint32_t err = ETH_SUCCESS;
 800a1f0:	2300      	movs	r3, #0
 800a1f2:	613b      	str	r3, [r7, #16]
  
  /* Check the ETH peripheral state */
  if(heth == NULL)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d101      	bne.n	800a1fe <HAL_ETH_Init+0x26>
  {
    return HAL_ERROR;
 800a1fa:	2301      	movs	r3, #1
 800a1fc:	e183      	b.n	800a506 <HAL_ETH_Init+0x32e>
  assert_param(IS_ETH_AUTONEGOTIATION(heth->Init.AutoNegotiation));
  assert_param(IS_ETH_RX_MODE(heth->Init.RxMode));
  assert_param(IS_ETH_CHECKSUM_MODE(heth->Init.ChecksumMode));
  assert_param(IS_ETH_MEDIA_INTERFACE(heth->Init.MediaInterface));  
  
  if(heth->State == HAL_ETH_STATE_RESET)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800a204:	b2db      	uxtb	r3, r3
 800a206:	2b00      	cmp	r3, #0
 800a208:	d106      	bne.n	800a218 <HAL_ETH_Init+0x40>
  {
    /* Allocate lock resource and initialize it */
    heth->Lock = HAL_UNLOCKED;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2200      	movs	r2, #0
 800a20e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    }
    heth->MspInitCallback(heth);

#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800a212:	6878      	ldr	r0, [r7, #4]
 800a214:	f004 fe52 	bl	800eebc <HAL_ETH_MspInit>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
  
  /* Enable SYSCFG Clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a218:	4b9e      	ldr	r3, [pc, #632]	; (800a494 <HAL_ETH_Init+0x2bc>)
 800a21a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a21c:	4a9d      	ldr	r2, [pc, #628]	; (800a494 <HAL_ETH_Init+0x2bc>)
 800a21e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800a222:	6453      	str	r3, [r2, #68]	; 0x44
 800a224:	4b9b      	ldr	r3, [pc, #620]	; (800a494 <HAL_ETH_Init+0x2bc>)
 800a226:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a228:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a22c:	60bb      	str	r3, [r7, #8]
 800a22e:	68bb      	ldr	r3, [r7, #8]
  
  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800a230:	4b99      	ldr	r3, [pc, #612]	; (800a498 <HAL_ETH_Init+0x2c0>)
 800a232:	685b      	ldr	r3, [r3, #4]
 800a234:	4a98      	ldr	r2, [pc, #608]	; (800a498 <HAL_ETH_Init+0x2c0>)
 800a236:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800a23a:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 800a23c:	4b96      	ldr	r3, [pc, #600]	; (800a498 <HAL_ETH_Init+0x2c0>)
 800a23e:	685a      	ldr	r2, [r3, #4]
 800a240:	687b      	ldr	r3, [r7, #4]
 800a242:	6a1b      	ldr	r3, [r3, #32]
 800a244:	4994      	ldr	r1, [pc, #592]	; (800a498 <HAL_ETH_Init+0x2c0>)
 800a246:	4313      	orrs	r3, r2
 800a248:	604b      	str	r3, [r1, #4]
  
  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  (heth->Instance)->DMABMR |= ETH_DMABMR_SR;
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a252:	681a      	ldr	r2, [r3, #0]
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	681b      	ldr	r3, [r3, #0]
 800a258:	f042 0201 	orr.w	r2, r2, #1
 800a25c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a260:	601a      	str	r2, [r3, #0]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800a262:	f7ff fa65 	bl	8009730 <HAL_GetTick>
 800a266:	6178      	str	r0, [r7, #20]
  
  /* Wait for software reset */
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a268:	e011      	b.n	800a28e <HAL_ETH_Init+0xb6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_SWRESET)
 800a26a:	f7ff fa61 	bl	8009730 <HAL_GetTick>
 800a26e:	4602      	mov	r2, r0
 800a270:	697b      	ldr	r3, [r7, #20]
 800a272:	1ad3      	subs	r3, r2, r3
 800a274:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800a278:	d909      	bls.n	800a28e <HAL_ETH_Init+0xb6>
    {     
      heth->State= HAL_ETH_STATE_TIMEOUT;
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	2203      	movs	r2, #3
 800a27e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	2200      	movs	r2, #0
 800a286:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      /* Note: The SWR is not performed if the ETH_RX_CLK or the ETH_TX_CLK are  
         not available, please check your external PHY or the IO configuration */
               
      return HAL_TIMEOUT;
 800a28a:	2303      	movs	r3, #3
 800a28c:	e13b      	b.n	800a506 <HAL_ETH_Init+0x32e>
  while (((heth->Instance)->DMABMR & ETH_DMABMR_SR) != (uint32_t)RESET)
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f003 0301 	and.w	r3, r3, #1
 800a29c:	2b00      	cmp	r3, #0
 800a29e:	d1e4      	bne.n	800a26a <HAL_ETH_Init+0x92>
    }
  }
  
  /*-------------------------------- MAC Initialization ----------------------*/
  /* Get the ETHERNET MACMIIAR value */
  tempreg = (heth->Instance)->MACMIIAR;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	691b      	ldr	r3, [r3, #16]
 800a2a6:	61fb      	str	r3, [r7, #28]
  /* Clear CSR Clock Range CR[2:0] bits */
  tempreg &= ETH_MACMIIAR_CR_MASK;
 800a2a8:	69fb      	ldr	r3, [r7, #28]
 800a2aa:	f023 031c 	bic.w	r3, r3, #28
 800a2ae:	61fb      	str	r3, [r7, #28]
  
  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 800a2b0:	f002 f920 	bl	800c4f4 <HAL_RCC_GetHCLKFreq>
 800a2b4:	61b8      	str	r0, [r7, #24]
  
  /* Set CR bits depending on hclk value */
  if((hclk >= 20000000)&&(hclk < 35000000))
 800a2b6:	69bb      	ldr	r3, [r7, #24]
 800a2b8:	4a78      	ldr	r2, [pc, #480]	; (800a49c <HAL_ETH_Init+0x2c4>)
 800a2ba:	4293      	cmp	r3, r2
 800a2bc:	d908      	bls.n	800a2d0 <HAL_ETH_Init+0xf8>
 800a2be:	69bb      	ldr	r3, [r7, #24]
 800a2c0:	4a77      	ldr	r2, [pc, #476]	; (800a4a0 <HAL_ETH_Init+0x2c8>)
 800a2c2:	4293      	cmp	r3, r2
 800a2c4:	d804      	bhi.n	800a2d0 <HAL_ETH_Init+0xf8>
  {
    /* CSR Clock Range between 20-35 MHz */
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div16;
 800a2c6:	69fb      	ldr	r3, [r7, #28]
 800a2c8:	f043 0308 	orr.w	r3, r3, #8
 800a2cc:	61fb      	str	r3, [r7, #28]
 800a2ce:	e027      	b.n	800a320 <HAL_ETH_Init+0x148>
  }
  else if((hclk >= 35000000)&&(hclk < 60000000))
 800a2d0:	69bb      	ldr	r3, [r7, #24]
 800a2d2:	4a73      	ldr	r2, [pc, #460]	; (800a4a0 <HAL_ETH_Init+0x2c8>)
 800a2d4:	4293      	cmp	r3, r2
 800a2d6:	d908      	bls.n	800a2ea <HAL_ETH_Init+0x112>
 800a2d8:	69bb      	ldr	r3, [r7, #24]
 800a2da:	4a72      	ldr	r2, [pc, #456]	; (800a4a4 <HAL_ETH_Init+0x2cc>)
 800a2dc:	4293      	cmp	r3, r2
 800a2de:	d804      	bhi.n	800a2ea <HAL_ETH_Init+0x112>
  {
    /* CSR Clock Range between 35-60 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div26;
 800a2e0:	69fb      	ldr	r3, [r7, #28]
 800a2e2:	f043 030c 	orr.w	r3, r3, #12
 800a2e6:	61fb      	str	r3, [r7, #28]
 800a2e8:	e01a      	b.n	800a320 <HAL_ETH_Init+0x148>
  }  
  else if((hclk >= 60000000)&&(hclk < 100000000))
 800a2ea:	69bb      	ldr	r3, [r7, #24]
 800a2ec:	4a6d      	ldr	r2, [pc, #436]	; (800a4a4 <HAL_ETH_Init+0x2cc>)
 800a2ee:	4293      	cmp	r3, r2
 800a2f0:	d903      	bls.n	800a2fa <HAL_ETH_Init+0x122>
 800a2f2:	69bb      	ldr	r3, [r7, #24]
 800a2f4:	4a6c      	ldr	r2, [pc, #432]	; (800a4a8 <HAL_ETH_Init+0x2d0>)
 800a2f6:	4293      	cmp	r3, r2
 800a2f8:	d911      	bls.n	800a31e <HAL_ETH_Init+0x146>
  {
    /* CSR Clock Range between 60-100 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
  }  
  else if((hclk >= 100000000)&&(hclk < 150000000))
 800a2fa:	69bb      	ldr	r3, [r7, #24]
 800a2fc:	4a6a      	ldr	r2, [pc, #424]	; (800a4a8 <HAL_ETH_Init+0x2d0>)
 800a2fe:	4293      	cmp	r3, r2
 800a300:	d908      	bls.n	800a314 <HAL_ETH_Init+0x13c>
 800a302:	69bb      	ldr	r3, [r7, #24]
 800a304:	4a69      	ldr	r2, [pc, #420]	; (800a4ac <HAL_ETH_Init+0x2d4>)
 800a306:	4293      	cmp	r3, r2
 800a308:	d804      	bhi.n	800a314 <HAL_ETH_Init+0x13c>
  {
    /* CSR Clock Range between 100-150 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div62;
 800a30a:	69fb      	ldr	r3, [r7, #28]
 800a30c:	f043 0304 	orr.w	r3, r3, #4
 800a310:	61fb      	str	r3, [r7, #28]
 800a312:	e005      	b.n	800a320 <HAL_ETH_Init+0x148>
  }
  else /* ((hclk >= 150000000)&&(hclk <= 216000000)) */
  {
    /* CSR Clock Range between 150-216 MHz */ 
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div102;    
 800a314:	69fb      	ldr	r3, [r7, #28]
 800a316:	f043 0310 	orr.w	r3, r3, #16
 800a31a:	61fb      	str	r3, [r7, #28]
 800a31c:	e000      	b.n	800a320 <HAL_ETH_Init+0x148>
    tempreg |= (uint32_t)ETH_MACMIIAR_CR_Div42;
 800a31e:	bf00      	nop
  }
  
  /* Write to ETHERNET MAC MIIAR: Configure the ETHERNET CSR Clock Range */
  (heth->Instance)->MACMIIAR = (uint32_t)tempreg;
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	69fa      	ldr	r2, [r7, #28]
 800a326:	611a      	str	r2, [r3, #16]
  
  /*-------------------- PHY initialization and configuration ----------------*/
  /* Put the PHY in reset mode */
  if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_RESET)) != HAL_OK)
 800a328:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800a32c:	2100      	movs	r1, #0
 800a32e:	6878      	ldr	r0, [r7, #4]
 800a330:	f000 fc19 	bl	800ab66 <HAL_ETH_WritePHYRegister>
 800a334:	4603      	mov	r3, r0
 800a336:	2b00      	cmp	r3, #0
 800a338:	d00b      	beq.n	800a352 <HAL_ETH_Init+0x17a>
  {
    /* In case of write timeout */
    err = ETH_ERROR;
 800a33a:	2301      	movs	r3, #1
 800a33c:	613b      	str	r3, [r7, #16]
    
    /* Config MAC and DMA */
    ETH_MACDMAConfig(heth, err);
 800a33e:	6939      	ldr	r1, [r7, #16]
 800a340:	6878      	ldr	r0, [r7, #4]
 800a342:	f000 fdcf 	bl	800aee4 <ETH_MACDMAConfig>
    
    /* Set the ETH peripheral state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	2201      	movs	r2, #1
 800a34a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Return HAL_ERROR */
    return HAL_ERROR;
 800a34e:	2301      	movs	r3, #1
 800a350:	e0d9      	b.n	800a506 <HAL_ETH_Init+0x32e>
  }
  
  /* Delay to assure PHY reset */
  HAL_Delay(PHY_RESET_DELAY);
 800a352:	20ff      	movs	r0, #255	; 0xff
 800a354:	f7ff f9f8 	bl	8009748 <HAL_Delay>
  
  if((heth->Init).AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	685b      	ldr	r3, [r3, #4]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	f000 80a7 	beq.w	800a4b0 <HAL_ETH_Init+0x2d8>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800a362:	f7ff f9e5 	bl	8009730 <HAL_GetTick>
 800a366:	6178      	str	r0, [r7, #20]
    
    /* We wait for linked status */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a368:	f107 030c 	add.w	r3, r7, #12
 800a36c:	461a      	mov	r2, r3
 800a36e:	2101      	movs	r1, #1
 800a370:	6878      	ldr	r0, [r7, #4]
 800a372:	f000 fb90 	bl	800aa96 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_LINKED_STATE)
 800a376:	f7ff f9db 	bl	8009730 <HAL_GetTick>
 800a37a:	4602      	mov	r2, r0
 800a37c:	697b      	ldr	r3, [r7, #20]
 800a37e:	1ad3      	subs	r3, r2, r3
 800a380:	f241 3288 	movw	r2, #5000	; 0x1388
 800a384:	4293      	cmp	r3, r2
 800a386:	d90f      	bls.n	800a3a8 <HAL_ETH_Init+0x1d0>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800a388:	2301      	movs	r3, #1
 800a38a:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800a38c:	6939      	ldr	r1, [r7, #16]
 800a38e:	6878      	ldr	r0, [r7, #4]
 800a390:	f000 fda8 	bl	800aee4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	2201      	movs	r2, #1
 800a398:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	2200      	movs	r2, #0
 800a3a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800a3a4:	2303      	movs	r3, #3
 800a3a6:	e0ae      	b.n	800a506 <HAL_ETH_Init+0x32e>
      }
    } while (((phyreg & PHY_LINKED_STATUS) != PHY_LINKED_STATUS));
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	f003 0304 	and.w	r3, r3, #4
 800a3ae:	2b00      	cmp	r3, #0
 800a3b0:	d0da      	beq.n	800a368 <HAL_ETH_Init+0x190>

    
    /* Enable Auto-Negotiation */
    if((HAL_ETH_WritePHYRegister(heth, PHY_BCR, PHY_AUTONEGOTIATION)) != HAL_OK)
 800a3b2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800a3b6:	2100      	movs	r1, #0
 800a3b8:	6878      	ldr	r0, [r7, #4]
 800a3ba:	f000 fbd4 	bl	800ab66 <HAL_ETH_WritePHYRegister>
 800a3be:	4603      	mov	r3, r0
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d00b      	beq.n	800a3dc <HAL_ETH_Init+0x204>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a3c4:	2301      	movs	r3, #1
 800a3c6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a3c8:	6939      	ldr	r1, [r7, #16]
 800a3ca:	6878      	ldr	r0, [r7, #4]
 800a3cc:	f000 fd8a 	bl	800aee4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	2201      	movs	r2, #1
 800a3d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800a3d8:	2301      	movs	r3, #1
 800a3da:	e094      	b.n	800a506 <HAL_ETH_Init+0x32e>
    }
    
    /* Get tick */
    tickstart = HAL_GetTick();
 800a3dc:	f7ff f9a8 	bl	8009730 <HAL_GetTick>
 800a3e0:	6178      	str	r0, [r7, #20]
    
    /* Wait until the auto-negotiation will be completed */
    do
    {
      HAL_ETH_ReadPHYRegister(heth, PHY_BSR, &phyreg);
 800a3e2:	f107 030c 	add.w	r3, r7, #12
 800a3e6:	461a      	mov	r2, r3
 800a3e8:	2101      	movs	r1, #1
 800a3ea:	6878      	ldr	r0, [r7, #4]
 800a3ec:	f000 fb53 	bl	800aa96 <HAL_ETH_ReadPHYRegister>
      
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > ETH_TIMEOUT_AUTONEGO_COMPLETED)
 800a3f0:	f7ff f99e 	bl	8009730 <HAL_GetTick>
 800a3f4:	4602      	mov	r2, r0
 800a3f6:	697b      	ldr	r3, [r7, #20]
 800a3f8:	1ad3      	subs	r3, r2, r3
 800a3fa:	f241 3288 	movw	r2, #5000	; 0x1388
 800a3fe:	4293      	cmp	r3, r2
 800a400:	d90f      	bls.n	800a422 <HAL_ETH_Init+0x24a>
      {
        /* In case of write timeout */
        err = ETH_ERROR;
 800a402:	2301      	movs	r3, #1
 800a404:	613b      	str	r3, [r7, #16]
      
        /* Config MAC and DMA */
        ETH_MACDMAConfig(heth, err);
 800a406:	6939      	ldr	r1, [r7, #16]
 800a408:	6878      	ldr	r0, [r7, #4]
 800a40a:	f000 fd6b 	bl	800aee4 <ETH_MACDMAConfig>
        
        heth->State= HAL_ETH_STATE_READY;
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	2201      	movs	r2, #1
 800a412:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
        /* Process Unlocked */
        __HAL_UNLOCK(heth);
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	2200      	movs	r2, #0
 800a41a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
        return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e071      	b.n	800a506 <HAL_ETH_Init+0x32e>
      }
      
    } while (((phyreg & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800a422:	68fb      	ldr	r3, [r7, #12]
 800a424:	f003 0320 	and.w	r3, r3, #32
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d0da      	beq.n	800a3e2 <HAL_ETH_Init+0x20a>
    
    /* Read the result of the auto-negotiation */
    if((HAL_ETH_ReadPHYRegister(heth, PHY_SR, &phyreg)) != HAL_OK)
 800a42c:	f107 030c 	add.w	r3, r7, #12
 800a430:	461a      	mov	r2, r3
 800a432:	211f      	movs	r1, #31
 800a434:	6878      	ldr	r0, [r7, #4]
 800a436:	f000 fb2e 	bl	800aa96 <HAL_ETH_ReadPHYRegister>
 800a43a:	4603      	mov	r3, r0
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d00b      	beq.n	800a458 <HAL_ETH_Init+0x280>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a440:	2301      	movs	r3, #1
 800a442:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a444:	6939      	ldr	r1, [r7, #16]
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f000 fd4c 	bl	800aee4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	2201      	movs	r2, #1
 800a450:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;   
 800a454:	2301      	movs	r3, #1
 800a456:	e056      	b.n	800a506 <HAL_ETH_Init+0x32e>
    }
    
    /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
    if((phyreg & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	f003 0310 	and.w	r3, r3, #16
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d004      	beq.n	800a46c <HAL_ETH_Init+0x294>
    {
      /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;  
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800a468:	60da      	str	r2, [r3, #12]
 800a46a:	e002      	b.n	800a472 <HAL_ETH_Init+0x29a>
    }
    else
    {
      /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
      (heth->Init).DuplexMode = ETH_MODE_HALFDUPLEX;           
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	2200      	movs	r2, #0
 800a470:	60da      	str	r2, [r3, #12]
    }
    /* Configure the MAC with the speed fixed by the auto-negotiation process */
    if((phyreg & PHY_SPEED_STATUS) == PHY_SPEED_STATUS)
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	f003 0304 	and.w	r3, r3, #4
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d003      	beq.n	800a484 <HAL_ETH_Init+0x2ac>
    {  
      /* Set Ethernet speed to 10M following the auto-negotiation */
      (heth->Init).Speed = ETH_SPEED_10M; 
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	2200      	movs	r2, #0
 800a480:	609a      	str	r2, [r3, #8]
 800a482:	e037      	b.n	800a4f4 <HAL_ETH_Init+0x31c>
    }
    else
    {   
      /* Set Ethernet speed to 100M following the auto-negotiation */ 
      (heth->Init).Speed = ETH_SPEED_100M;
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800a48a:	609a      	str	r2, [r3, #8]
 800a48c:	e032      	b.n	800a4f4 <HAL_ETH_Init+0x31c>
 800a48e:	bf00      	nop
 800a490:	03938700 	.word	0x03938700
 800a494:	40023800 	.word	0x40023800
 800a498:	40013800 	.word	0x40013800
 800a49c:	01312cff 	.word	0x01312cff
 800a4a0:	02160ebf 	.word	0x02160ebf
 800a4a4:	039386ff 	.word	0x039386ff
 800a4a8:	05f5e0ff 	.word	0x05f5e0ff
 800a4ac:	08f0d17f 	.word	0x08f0d17f
    /* Check parameters */
    assert_param(IS_ETH_SPEED(heth->Init.Speed));
    assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode));
    
    /* Set MAC Speed and Duplex Mode */
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	68db      	ldr	r3, [r3, #12]
 800a4b4:	08db      	lsrs	r3, r3, #3
 800a4b6:	b29a      	uxth	r2, r3
                                                (uint16_t)((heth->Init).Speed >> 1))) != HAL_OK)
 800a4b8:	687b      	ldr	r3, [r7, #4]
 800a4ba:	689b      	ldr	r3, [r3, #8]
 800a4bc:	085b      	lsrs	r3, r3, #1
 800a4be:	b29b      	uxth	r3, r3
    if(HAL_ETH_WritePHYRegister(heth, PHY_BCR, ((uint16_t)((heth->Init).DuplexMode >> 3) |
 800a4c0:	4313      	orrs	r3, r2
 800a4c2:	b29b      	uxth	r3, r3
 800a4c4:	461a      	mov	r2, r3
 800a4c6:	2100      	movs	r1, #0
 800a4c8:	6878      	ldr	r0, [r7, #4]
 800a4ca:	f000 fb4c 	bl	800ab66 <HAL_ETH_WritePHYRegister>
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	2b00      	cmp	r3, #0
 800a4d2:	d00b      	beq.n	800a4ec <HAL_ETH_Init+0x314>
    {
      /* In case of write timeout */
      err = ETH_ERROR;
 800a4d4:	2301      	movs	r3, #1
 800a4d6:	613b      	str	r3, [r7, #16]
      
      /* Config MAC and DMA */
      ETH_MACDMAConfig(heth, err);
 800a4d8:	6939      	ldr	r1, [r7, #16]
 800a4da:	6878      	ldr	r0, [r7, #4]
 800a4dc:	f000 fd02 	bl	800aee4 <ETH_MACDMAConfig>
      
      /* Set the ETH peripheral state to READY */
      heth->State = HAL_ETH_STATE_READY;
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2201      	movs	r2, #1
 800a4e4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Return HAL_ERROR */
      return HAL_ERROR;
 800a4e8:	2301      	movs	r3, #1
 800a4ea:	e00c      	b.n	800a506 <HAL_ETH_Init+0x32e>
    }  
    
    /* Delay to assure PHY configuration */
    HAL_Delay(PHY_CONFIG_DELAY);
 800a4ec:	f640 70ff 	movw	r0, #4095	; 0xfff
 800a4f0:	f7ff f92a 	bl	8009748 <HAL_Delay>
  }
  
  /* Config MAC and DMA */
  ETH_MACDMAConfig(heth, err);
 800a4f4:	6939      	ldr	r1, [r7, #16]
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 fcf4 	bl	800aee4 <ETH_MACDMAConfig>
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800a504:	2300      	movs	r3, #0
}
 800a506:	4618      	mov	r0, r3
 800a508:	3720      	adds	r7, #32
 800a50a:	46bd      	mov	sp, r7
 800a50c:	bd80      	pop	{r7, pc}
 800a50e:	bf00      	nop

0800a510 <HAL_ETH_DMATxDescListInit>:
  * @param  TxBuff Pointer to the first TxBuffer list
  * @param  TxBuffCount Number of the used Tx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMATxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMATxDescTab, uint8_t *TxBuff, uint32_t TxBuffCount)
{
 800a510:	b480      	push	{r7}
 800a512:	b087      	sub	sp, #28
 800a514:	af00      	add	r7, sp, #0
 800a516:	60f8      	str	r0, [r7, #12]
 800a518:	60b9      	str	r1, [r7, #8]
 800a51a:	607a      	str	r2, [r7, #4]
 800a51c:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800a51e:	2300      	movs	r3, #0
 800a520:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *dmatxdesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a522:	68fb      	ldr	r3, [r7, #12]
 800a524:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a528:	2b01      	cmp	r3, #1
 800a52a:	d101      	bne.n	800a530 <HAL_ETH_DMATxDescListInit+0x20>
 800a52c:	2302      	movs	r3, #2
 800a52e:	e052      	b.n	800a5d6 <HAL_ETH_DMATxDescListInit+0xc6>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	2201      	movs	r2, #1
 800a534:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a538:	68fb      	ldr	r3, [r7, #12]
 800a53a:	2202      	movs	r2, #2
 800a53c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the DMATxDescToSet pointer with the first one of the DMATxDescTab list */
  heth->TxDesc = DMATxDescTab;
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	68ba      	ldr	r2, [r7, #8]
 800a544:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Fill each DMATxDesc descriptor with the right values */   
  for(i=0; i < TxBuffCount; i++)
 800a546:	2300      	movs	r3, #0
 800a548:	617b      	str	r3, [r7, #20]
 800a54a:	e030      	b.n	800a5ae <HAL_ETH_DMATxDescListInit+0x9e>
  {
    /* Get the pointer on the ith member of the Tx Desc list */
    dmatxdesc = DMATxDescTab + i;
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	015b      	lsls	r3, r3, #5
 800a550:	68ba      	ldr	r2, [r7, #8]
 800a552:	4413      	add	r3, r2
 800a554:	613b      	str	r3, [r7, #16]
    
    /* Set Second Address Chained bit */
    dmatxdesc->Status = ETH_DMATXDESC_TCH;  
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800a55c:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 address pointer */
    dmatxdesc->Buffer1Addr = (uint32_t)(&TxBuff[i*ETH_TX_BUF_SIZE]);
 800a55e:	697b      	ldr	r3, [r7, #20]
 800a560:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a564:	fb02 f303 	mul.w	r3, r2, r3
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	4413      	add	r3, r2
 800a56c:	461a      	mov	r2, r3
 800a56e:	693b      	ldr	r3, [r7, #16]
 800a570:	609a      	str	r2, [r3, #8]
    
    if ((heth->Init).ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800a572:	68fb      	ldr	r3, [r7, #12]
 800a574:	69db      	ldr	r3, [r3, #28]
 800a576:	2b00      	cmp	r3, #0
 800a578:	d105      	bne.n	800a586 <HAL_ETH_DMATxDescListInit+0x76>
    {
      /* Set the DMA Tx descriptors checksum insertion */
      dmatxdesc->Status |= ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL;
 800a57a:	693b      	ldr	r3, [r7, #16]
 800a57c:	681b      	ldr	r3, [r3, #0]
 800a57e:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	601a      	str	r2, [r3, #0]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (TxBuffCount-1))
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	3b01      	subs	r3, #1
 800a58a:	697a      	ldr	r2, [r7, #20]
 800a58c:	429a      	cmp	r2, r3
 800a58e:	d208      	bcs.n	800a5a2 <HAL_ETH_DMATxDescListInit+0x92>
    {
      /* Set next descriptor address register with next descriptor base address */
      dmatxdesc->Buffer2NextDescAddr = (uint32_t)(DMATxDescTab+i+1);
 800a590:	697b      	ldr	r3, [r7, #20]
 800a592:	3301      	adds	r3, #1
 800a594:	015b      	lsls	r3, r3, #5
 800a596:	68ba      	ldr	r2, [r7, #8]
 800a598:	4413      	add	r3, r2
 800a59a:	461a      	mov	r2, r3
 800a59c:	693b      	ldr	r3, [r7, #16]
 800a59e:	60da      	str	r2, [r3, #12]
 800a5a0:	e002      	b.n	800a5a8 <HAL_ETH_DMATxDescListInit+0x98>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      dmatxdesc->Buffer2NextDescAddr = (uint32_t) DMATxDescTab;  
 800a5a2:	68ba      	ldr	r2, [r7, #8]
 800a5a4:	693b      	ldr	r3, [r7, #16]
 800a5a6:	60da      	str	r2, [r3, #12]
  for(i=0; i < TxBuffCount; i++)
 800a5a8:	697b      	ldr	r3, [r7, #20]
 800a5aa:	3301      	adds	r3, #1
 800a5ac:	617b      	str	r3, [r7, #20]
 800a5ae:	697a      	ldr	r2, [r7, #20]
 800a5b0:	683b      	ldr	r3, [r7, #0]
 800a5b2:	429a      	cmp	r2, r3
 800a5b4:	d3ca      	bcc.n	800a54c <HAL_ETH_DMATxDescListInit+0x3c>
    }
  }
  
  /* Set Transmit Descriptor List Address Register */
  (heth->Instance)->DMATDLAR = (uint32_t) DMATxDescTab;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	6819      	ldr	r1, [r3, #0]
 800a5ba:	68ba      	ldr	r2, [r7, #8]
 800a5bc:	f241 0310 	movw	r3, #4112	; 0x1010
 800a5c0:	440b      	add	r3, r1
 800a5c2:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2201      	movs	r2, #1
 800a5c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a5d4:	2300      	movs	r3, #0
}
 800a5d6:	4618      	mov	r0, r3
 800a5d8:	371c      	adds	r7, #28
 800a5da:	46bd      	mov	sp, r7
 800a5dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e0:	4770      	bx	lr

0800a5e2 <HAL_ETH_DMARxDescListInit>:
  * @param  RxBuff Pointer to the first RxBuffer list
  * @param  RxBuffCount Number of the used Rx desc in the list
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_DMARxDescListInit(ETH_HandleTypeDef *heth, ETH_DMADescTypeDef *DMARxDescTab, uint8_t *RxBuff, uint32_t RxBuffCount)
{
 800a5e2:	b480      	push	{r7}
 800a5e4:	b087      	sub	sp, #28
 800a5e6:	af00      	add	r7, sp, #0
 800a5e8:	60f8      	str	r0, [r7, #12]
 800a5ea:	60b9      	str	r1, [r7, #8]
 800a5ec:	607a      	str	r2, [r7, #4]
 800a5ee:	603b      	str	r3, [r7, #0]
  uint32_t i = 0;
 800a5f0:	2300      	movs	r3, #0
 800a5f2:	617b      	str	r3, [r7, #20]
  ETH_DMADescTypeDef *DMARxDesc;
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a5f4:	68fb      	ldr	r3, [r7, #12]
 800a5f6:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a5fa:	2b01      	cmp	r3, #1
 800a5fc:	d101      	bne.n	800a602 <HAL_ETH_DMARxDescListInit+0x20>
 800a5fe:	2302      	movs	r3, #2
 800a600:	e056      	b.n	800a6b0 <HAL_ETH_DMARxDescListInit+0xce>
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	2201      	movs	r2, #1
 800a606:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	2202      	movs	r2, #2
 800a60e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Set the Ethernet RxDesc pointer with the first one of the DMARxDescTab list */
  heth->RxDesc = DMARxDescTab; 
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	68ba      	ldr	r2, [r7, #8]
 800a616:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Fill each DMARxDesc descriptor with the right values */
  for(i=0; i < RxBuffCount; i++)
 800a618:	2300      	movs	r3, #0
 800a61a:	617b      	str	r3, [r7, #20]
 800a61c:	e034      	b.n	800a688 <HAL_ETH_DMARxDescListInit+0xa6>
  {
    /* Get the pointer on the ith member of the Rx Desc list */
    DMARxDesc = DMARxDescTab+i;
 800a61e:	697b      	ldr	r3, [r7, #20]
 800a620:	015b      	lsls	r3, r3, #5
 800a622:	68ba      	ldr	r2, [r7, #8]
 800a624:	4413      	add	r3, r2
 800a626:	613b      	str	r3, [r7, #16]
    
    /* Set Own bit of the Rx descriptor Status */
    DMARxDesc->Status = ETH_DMARXDESC_OWN;
 800a628:	693b      	ldr	r3, [r7, #16]
 800a62a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a62e:	601a      	str	r2, [r3, #0]
    
    /* Set Buffer1 size and Second Address Chained bit */
    DMARxDesc->ControlBufferSize = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;  
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	f244 52f4 	movw	r2, #17908	; 0x45f4
 800a636:	605a      	str	r2, [r3, #4]
    
    /* Set Buffer1 address pointer */
    DMARxDesc->Buffer1Addr = (uint32_t)(&RxBuff[i*ETH_RX_BUF_SIZE]);
 800a638:	697b      	ldr	r3, [r7, #20]
 800a63a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a63e:	fb02 f303 	mul.w	r3, r2, r3
 800a642:	687a      	ldr	r2, [r7, #4]
 800a644:	4413      	add	r3, r2
 800a646:	461a      	mov	r2, r3
 800a648:	693b      	ldr	r3, [r7, #16]
 800a64a:	609a      	str	r2, [r3, #8]
    
    if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800a64c:	68fb      	ldr	r3, [r7, #12]
 800a64e:	699b      	ldr	r3, [r3, #24]
 800a650:	2b01      	cmp	r3, #1
 800a652:	d105      	bne.n	800a660 <HAL_ETH_DMARxDescListInit+0x7e>
    {
      /* Enable Ethernet DMA Rx Descriptor interrupt */
      DMARxDesc->ControlBufferSize &= ~ETH_DMARXDESC_DIC;
 800a654:	693b      	ldr	r3, [r7, #16]
 800a656:	685b      	ldr	r3, [r3, #4]
 800a658:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800a65c:	693b      	ldr	r3, [r7, #16]
 800a65e:	605a      	str	r2, [r3, #4]
    }
    
    /* Initialize the next descriptor with the Next Descriptor Polling Enable */
    if(i < (RxBuffCount-1))
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	3b01      	subs	r3, #1
 800a664:	697a      	ldr	r2, [r7, #20]
 800a666:	429a      	cmp	r2, r3
 800a668:	d208      	bcs.n	800a67c <HAL_ETH_DMARxDescListInit+0x9a>
    {
      /* Set next descriptor address register with next descriptor base address */
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab+i+1); 
 800a66a:	697b      	ldr	r3, [r7, #20]
 800a66c:	3301      	adds	r3, #1
 800a66e:	015b      	lsls	r3, r3, #5
 800a670:	68ba      	ldr	r2, [r7, #8]
 800a672:	4413      	add	r3, r2
 800a674:	461a      	mov	r2, r3
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	60da      	str	r2, [r3, #12]
 800a67a:	e002      	b.n	800a682 <HAL_ETH_DMARxDescListInit+0xa0>
    }
    else
    {
      /* For last descriptor, set next descriptor address register equal to the first descriptor base address */ 
      DMARxDesc->Buffer2NextDescAddr = (uint32_t)(DMARxDescTab); 
 800a67c:	68ba      	ldr	r2, [r7, #8]
 800a67e:	693b      	ldr	r3, [r7, #16]
 800a680:	60da      	str	r2, [r3, #12]
  for(i=0; i < RxBuffCount; i++)
 800a682:	697b      	ldr	r3, [r7, #20]
 800a684:	3301      	adds	r3, #1
 800a686:	617b      	str	r3, [r7, #20]
 800a688:	697a      	ldr	r2, [r7, #20]
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	429a      	cmp	r2, r3
 800a68e:	d3c6      	bcc.n	800a61e <HAL_ETH_DMARxDescListInit+0x3c>
    }
  }
  
  /* Set Receive Descriptor List Address Register */
  (heth->Instance)->DMARDLAR = (uint32_t) DMARxDescTab;
 800a690:	68fb      	ldr	r3, [r7, #12]
 800a692:	6819      	ldr	r1, [r3, #0]
 800a694:	68ba      	ldr	r2, [r7, #8]
 800a696:	f241 030c 	movw	r3, #4108	; 0x100c
 800a69a:	440b      	add	r3, r1
 800a69c:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800a69e:	68fb      	ldr	r3, [r7, #12]
 800a6a0:	2201      	movs	r2, #1
 800a6a2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a6ae:	2300      	movs	r3, #0
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	371c      	adds	r7, #28
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ba:	4770      	bx	lr

0800a6bc <HAL_ETH_TransmitFrame>:
  *         the configuration information for ETHERNET module
  * @param  FrameLength Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_TransmitFrame(ETH_HandleTypeDef *heth, uint32_t FrameLength)
{
 800a6bc:	b480      	push	{r7}
 800a6be:	b087      	sub	sp, #28
 800a6c0:	af00      	add	r7, sp, #0
 800a6c2:	6078      	str	r0, [r7, #4]
 800a6c4:	6039      	str	r1, [r7, #0]
  uint32_t bufcount = 0, size = 0, i = 0;
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	617b      	str	r3, [r7, #20]
 800a6ca:	2300      	movs	r3, #0
 800a6cc:	60fb      	str	r3, [r7, #12]
 800a6ce:	2300      	movs	r3, #0
 800a6d0:	613b      	str	r3, [r7, #16]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a6d8:	2b01      	cmp	r3, #1
 800a6da:	d101      	bne.n	800a6e0 <HAL_ETH_TransmitFrame+0x24>
 800a6dc:	2302      	movs	r3, #2
 800a6de:	e0cd      	b.n	800a87c <HAL_ETH_TransmitFrame+0x1c0>
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	2201      	movs	r2, #1
 800a6e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a6e8:	687b      	ldr	r3, [r7, #4]
 800a6ea:	2202      	movs	r2, #2
 800a6ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  if (FrameLength == 0) 
 800a6f0:	683b      	ldr	r3, [r7, #0]
 800a6f2:	2b00      	cmp	r3, #0
 800a6f4:	d109      	bne.n	800a70a <HAL_ETH_TransmitFrame+0x4e>
  {
    /* Set ETH HAL state to READY */
    heth->State = HAL_ETH_STATE_READY;
 800a6f6:	687b      	ldr	r3, [r7, #4]
 800a6f8:	2201      	movs	r2, #1
 800a6fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	2200      	movs	r2, #0
 800a702:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return  HAL_ERROR;                                    
 800a706:	2301      	movs	r3, #1
 800a708:	e0b8      	b.n	800a87c <HAL_ETH_TransmitFrame+0x1c0>
  }  
  
  /* Check if the descriptor is owned by the ETHERNET DMA (when set) or CPU (when reset) */
  if(((heth->TxDesc)->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	2b00      	cmp	r3, #0
 800a712:	da09      	bge.n	800a728 <HAL_ETH_TransmitFrame+0x6c>
  {  
    /* OWN bit set */
    heth->State = HAL_ETH_STATE_BUSY_TX;
 800a714:	687b      	ldr	r3, [r7, #4]
 800a716:	2212      	movs	r2, #18
 800a718:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	2200      	movs	r2, #0
 800a720:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
    return HAL_ERROR;
 800a724:	2301      	movs	r3, #1
 800a726:	e0a9      	b.n	800a87c <HAL_ETH_TransmitFrame+0x1c0>
  }
  
  /* Get the number of needed Tx buffers for the current frame */
  if (FrameLength > ETH_TX_BUF_SIZE)
 800a728:	683b      	ldr	r3, [r7, #0]
 800a72a:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a72e:	4293      	cmp	r3, r2
 800a730:	d915      	bls.n	800a75e <HAL_ETH_TransmitFrame+0xa2>
  {
    bufcount = FrameLength/ETH_TX_BUF_SIZE;
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	4a54      	ldr	r2, [pc, #336]	; (800a888 <HAL_ETH_TransmitFrame+0x1cc>)
 800a736:	fba2 2303 	umull	r2, r3, r2, r3
 800a73a:	0a9b      	lsrs	r3, r3, #10
 800a73c:	617b      	str	r3, [r7, #20]
    if (FrameLength % ETH_TX_BUF_SIZE) 
 800a73e:	683a      	ldr	r2, [r7, #0]
 800a740:	4b51      	ldr	r3, [pc, #324]	; (800a888 <HAL_ETH_TransmitFrame+0x1cc>)
 800a742:	fba3 1302 	umull	r1, r3, r3, r2
 800a746:	0a9b      	lsrs	r3, r3, #10
 800a748:	f240 51f4 	movw	r1, #1524	; 0x5f4
 800a74c:	fb01 f303 	mul.w	r3, r1, r3
 800a750:	1ad3      	subs	r3, r2, r3
 800a752:	2b00      	cmp	r3, #0
 800a754:	d005      	beq.n	800a762 <HAL_ETH_TransmitFrame+0xa6>
    {
      bufcount++;
 800a756:	697b      	ldr	r3, [r7, #20]
 800a758:	3301      	adds	r3, #1
 800a75a:	617b      	str	r3, [r7, #20]
 800a75c:	e001      	b.n	800a762 <HAL_ETH_TransmitFrame+0xa6>
    }
  }
  else 
  {  
    bufcount = 1;
 800a75e:	2301      	movs	r3, #1
 800a760:	617b      	str	r3, [r7, #20]
  }
  if (bufcount == 1)
 800a762:	697b      	ldr	r3, [r7, #20]
 800a764:	2b01      	cmp	r3, #1
 800a766:	d11c      	bne.n	800a7a2 <HAL_ETH_TransmitFrame+0xe6>
  {
    /* Set LAST and FIRST segment */
    heth->TxDesc->Status |=ETH_DMATXDESC_FS|ETH_DMATXDESC_LS;
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a76c:	681a      	ldr	r2, [r3, #0]
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a772:	f042 5240 	orr.w	r2, r2, #805306368	; 0x30000000
 800a776:	601a      	str	r2, [r3, #0]
    /* Set frame size */
    heth->TxDesc->ControlBufferSize = (FrameLength & ETH_DMATXDESC_TBS1);
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a77c:	683a      	ldr	r2, [r7, #0]
 800a77e:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800a782:	605a      	str	r2, [r3, #4]
    /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
    heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a788:	681a      	ldr	r2, [r3, #0]
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a78e:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a792:	601a      	str	r2, [r3, #0]
    /* Point to next descriptor */
    heth->TxDesc= (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800a794:	687b      	ldr	r3, [r7, #4]
 800a796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a798:	68db      	ldr	r3, [r3, #12]
 800a79a:	461a      	mov	r2, r3
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	62da      	str	r2, [r3, #44]	; 0x2c
 800a7a0:	e04b      	b.n	800a83a <HAL_ETH_TransmitFrame+0x17e>
  }
  else
  {
    for (i=0; i< bufcount; i++)
 800a7a2:	2300      	movs	r3, #0
 800a7a4:	613b      	str	r3, [r7, #16]
 800a7a6:	e044      	b.n	800a832 <HAL_ETH_TransmitFrame+0x176>
    {
      /* Clear FIRST and LAST segment bits */
      heth->TxDesc->Status &= ~(ETH_DMATXDESC_FS | ETH_DMATXDESC_LS);
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ac:	681a      	ldr	r2, [r3, #0]
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7b2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800a7b6:	601a      	str	r2, [r3, #0]
      
      if (i == 0) 
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	d107      	bne.n	800a7ce <HAL_ETH_TransmitFrame+0x112>
      {
        /* Setting the first segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_FS;  
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c2:	681a      	ldr	r2, [r3, #0]
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7c8:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800a7cc:	601a      	str	r2, [r3, #0]
      }
      
      /* Program size */
      heth->TxDesc->ControlBufferSize = (ETH_TX_BUF_SIZE & ETH_DMATXDESC_TBS1);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7d2:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800a7d6:	605a      	str	r2, [r3, #4]
      
      if (i == (bufcount-1))
 800a7d8:	697b      	ldr	r3, [r7, #20]
 800a7da:	3b01      	subs	r3, #1
 800a7dc:	693a      	ldr	r2, [r7, #16]
 800a7de:	429a      	cmp	r2, r3
 800a7e0:	d116      	bne.n	800a810 <HAL_ETH_TransmitFrame+0x154>
      {
        /* Setting the last segment bit */
        heth->TxDesc->Status |= ETH_DMATXDESC_LS;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7e6:	681a      	ldr	r2, [r3, #0]
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a7ec:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 800a7f0:	601a      	str	r2, [r3, #0]
        size = FrameLength - (bufcount-1)*ETH_TX_BUF_SIZE;
 800a7f2:	697b      	ldr	r3, [r7, #20]
 800a7f4:	4a25      	ldr	r2, [pc, #148]	; (800a88c <HAL_ETH_TransmitFrame+0x1d0>)
 800a7f6:	fb02 f203 	mul.w	r2, r2, r3
 800a7fa:	683b      	ldr	r3, [r7, #0]
 800a7fc:	4413      	add	r3, r2
 800a7fe:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800a802:	60fb      	str	r3, [r7, #12]
        heth->TxDesc->ControlBufferSize = (size & ETH_DMATXDESC_TBS1);
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a808:	68fa      	ldr	r2, [r7, #12]
 800a80a:	f3c2 020c 	ubfx	r2, r2, #0, #13
 800a80e:	605a      	str	r2, [r3, #4]
      }
      
      /* Set Own bit of the Tx descriptor Status: gives the buffer back to ETHERNET DMA */
      heth->TxDesc->Status |= ETH_DMATXDESC_OWN;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a81a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800a81e:	601a      	str	r2, [r3, #0]
      /* point to next descriptor */
      heth->TxDesc = (ETH_DMADescTypeDef *)(heth->TxDesc->Buffer2NextDescAddr);
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a824:	68db      	ldr	r3, [r3, #12]
 800a826:	461a      	mov	r2, r3
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	62da      	str	r2, [r3, #44]	; 0x2c
    for (i=0; i< bufcount; i++)
 800a82c:	693b      	ldr	r3, [r7, #16]
 800a82e:	3301      	adds	r3, #1
 800a830:	613b      	str	r3, [r7, #16]
 800a832:	693a      	ldr	r2, [r7, #16]
 800a834:	697b      	ldr	r3, [r7, #20]
 800a836:	429a      	cmp	r2, r3
 800a838:	d3b6      	bcc.n	800a7a8 <HAL_ETH_TransmitFrame+0xec>
    }
  }
  
  /* When Tx Buffer unavailable flag is set: clear it and resume transmission */
  if (((heth->Instance)->DMASR & ETH_DMASR_TBUS) != (uint32_t)RESET)
 800a83a:	687b      	ldr	r3, [r7, #4]
 800a83c:	681a      	ldr	r2, [r3, #0]
 800a83e:	f241 0314 	movw	r3, #4116	; 0x1014
 800a842:	4413      	add	r3, r2
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	f003 0304 	and.w	r3, r3, #4
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d00d      	beq.n	800a86a <HAL_ETH_TransmitFrame+0x1ae>
  {
    /* Clear TBUS ETHERNET DMA flag */
    (heth->Instance)->DMASR = ETH_DMASR_TBUS;
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	681a      	ldr	r2, [r3, #0]
 800a852:	f241 0314 	movw	r3, #4116	; 0x1014
 800a856:	4413      	add	r3, r2
 800a858:	2204      	movs	r2, #4
 800a85a:	601a      	str	r2, [r3, #0]
    /* Resume DMA transmission*/
    (heth->Instance)->DMATPDR = 0;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	f241 0304 	movw	r3, #4100	; 0x1004
 800a864:	4413      	add	r3, r2
 800a866:	2200      	movs	r2, #0
 800a868:	601a      	str	r2, [r3, #0]
  }
  
  /* Set ETH HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	2201      	movs	r2, #1
 800a86e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	2200      	movs	r2, #0
 800a876:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800a87a:	2300      	movs	r3, #0
}
 800a87c:	4618      	mov	r0, r3
 800a87e:	371c      	adds	r7, #28
 800a880:	46bd      	mov	sp, r7
 800a882:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a886:	4770      	bx	lr
 800a888:	ac02b00b 	.word	0xac02b00b
 800a88c:	fffffa0c 	.word	0xfffffa0c

0800a890 <HAL_ETH_GetReceivedFrame_IT>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_GetReceivedFrame_IT(ETH_HandleTypeDef *heth)
{
 800a890:	b480      	push	{r7}
 800a892:	b085      	sub	sp, #20
 800a894:	af00      	add	r7, sp, #0
 800a896:	6078      	str	r0, [r7, #4]
  uint32_t descriptorscancounter = 0;
 800a898:	2300      	movs	r3, #0
 800a89a:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800a8a2:	2b01      	cmp	r3, #1
 800a8a4:	d101      	bne.n	800a8aa <HAL_ETH_GetReceivedFrame_IT+0x1a>
 800a8a6:	2302      	movs	r3, #2
 800a8a8:	e074      	b.n	800a994 <HAL_ETH_GetReceivedFrame_IT+0x104>
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	2201      	movs	r2, #1
 800a8ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set ETH HAL State to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	2202      	movs	r2, #2
 800a8b6:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Scan descriptors owned by CPU */
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a8ba:	e05a      	b.n	800a972 <HAL_ETH_GetReceivedFrame_IT+0xe2>
  {
    /* Just for security */
    descriptorscancounter++;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	3301      	adds	r3, #1
 800a8c0:	60fb      	str	r3, [r7, #12]
    
    /* Check if first segment in frame */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_FS) != (uint32_t)RESET) && ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)) */  
    if((heth->RxDesc->Status & (ETH_DMARXDESC_FS | ETH_DMARXDESC_LS)) == (uint32_t)ETH_DMARXDESC_FS)
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8c6:	681b      	ldr	r3, [r3, #0]
 800a8c8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8cc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a8d0:	d10d      	bne.n	800a8ee <HAL_ETH_GetReceivedFrame_IT+0x5e>
    { 
      heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	631a      	str	r2, [r3, #48]	; 0x30
      heth->RxFrameInfos.SegCount = 1;   
 800a8da:	687b      	ldr	r3, [r7, #4]
 800a8dc:	2201      	movs	r2, #1
 800a8de:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8e4:	68db      	ldr	r3, [r3, #12]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	629a      	str	r2, [r3, #40]	; 0x28
 800a8ec:	e041      	b.n	800a972 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Check if intermediate segment */
    /* ((heth->RxDesc->Status & ETH_DMARXDESC_LS) == (uint32_t)RESET)&& ((heth->RxDesc->Status & ETH_DMARXDESC_FS) == (uint32_t)RESET)) */
    else if ((heth->RxDesc->Status & (ETH_DMARXDESC_LS | ETH_DMARXDESC_FS)) == (uint32_t)RESET)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d10b      	bne.n	800a914 <HAL_ETH_GetReceivedFrame_IT+0x84>
    {
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a900:	1c5a      	adds	r2, r3, #1
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	639a      	str	r2, [r3, #56]	; 0x38
      /* Point to next descriptor */
      heth->RxDesc = (ETH_DMADescTypeDef*)(heth->RxDesc->Buffer2NextDescAddr);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a90a:	68db      	ldr	r3, [r3, #12]
 800a90c:	461a      	mov	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	629a      	str	r2, [r3, #40]	; 0x28
 800a912:	e02e      	b.n	800a972 <HAL_ETH_GetReceivedFrame_IT+0xe2>
    }
    /* Should be last segment */
    else
    { 
      /* Last segment */
      heth->RxFrameInfos.LSRxDesc = heth->RxDesc;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a918:	687b      	ldr	r3, [r7, #4]
 800a91a:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Increment segment count */
      (heth->RxFrameInfos.SegCount)++;
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a920:	1c5a      	adds	r2, r3, #1
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	639a      	str	r2, [r3, #56]	; 0x38
      
      /* Check if last segment is first segment: one segment contains the frame */
      if ((heth->RxFrameInfos.SegCount) == 1)
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a92a:	2b01      	cmp	r3, #1
 800a92c:	d103      	bne.n	800a936 <HAL_ETH_GetReceivedFrame_IT+0xa6>
      {
        heth->RxFrameInfos.FSRxDesc = heth->RxDesc;
 800a92e:	687b      	ldr	r3, [r7, #4]
 800a930:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	631a      	str	r2, [r3, #48]	; 0x30
      }
      
      /* Get the Frame Length of the received packet: substruct 4 bytes of the CRC */
      heth->RxFrameInfos.length = (((heth->RxDesc)->Status & ETH_DMARXDESC_FL) >> ETH_DMARXDESC_FRAMELENGTHSHIFT) - 4;
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	0c1b      	lsrs	r3, r3, #16
 800a93e:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800a942:	1f1a      	subs	r2, r3, #4
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Get the address of the buffer start address */ 
      heth->RxFrameInfos.buffer =((heth->RxFrameInfos).FSRxDesc)->Buffer1Addr;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a94c:	689a      	ldr	r2, [r3, #8]
 800a94e:	687b      	ldr	r3, [r7, #4]
 800a950:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Point to next descriptor */      
      heth->RxDesc = (ETH_DMADescTypeDef*) (heth->RxDesc->Buffer2NextDescAddr);
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a956:	68db      	ldr	r3, [r3, #12]
 800a958:	461a      	mov	r2, r3
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Set HAL State to Ready */
      heth->State = HAL_ETH_STATE_READY;
 800a95e:	687b      	ldr	r3, [r7, #4]
 800a960:	2201      	movs	r2, #1
 800a962:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
      
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	2200      	movs	r2, #0
 800a96a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
      /* Return function status */
      return HAL_OK;
 800a96e:	2300      	movs	r3, #0
 800a970:	e010      	b.n	800a994 <HAL_ETH_GetReceivedFrame_IT+0x104>
  while (((heth->RxDesc->Status & ETH_DMARXDESC_OWN) == (uint32_t)RESET) && (descriptorscancounter < ETH_RXBUFNB))
 800a972:	687b      	ldr	r3, [r7, #4]
 800a974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a976:	681b      	ldr	r3, [r3, #0]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	db02      	blt.n	800a982 <HAL_ETH_GetReceivedFrame_IT+0xf2>
 800a97c:	68fb      	ldr	r3, [r7, #12]
 800a97e:	2b03      	cmp	r3, #3
 800a980:	d99c      	bls.n	800a8bc <HAL_ETH_GetReceivedFrame_IT+0x2c>
    }
  }

  /* Set HAL State to Ready */
  heth->State = HAL_ETH_STATE_READY;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2201      	movs	r2, #1
 800a986:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	2200      	movs	r2, #0
 800a98e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_ERROR;
 800a992:	2301      	movs	r3, #1
}
 800a994:	4618      	mov	r0, r3
 800a996:	3714      	adds	r7, #20
 800a998:	46bd      	mov	sp, r7
 800a99a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a99e:	4770      	bx	lr

0800a9a0 <HAL_ETH_IRQHandler>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b082      	sub	sp, #8
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
  /* Frame received */
  if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_R)) 
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	681a      	ldr	r2, [r3, #0]
 800a9ac:	f241 0314 	movw	r3, #4116	; 0x1014
 800a9b0:	4413      	add	r3, r2
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a9b8:	2b40      	cmp	r3, #64	; 0x40
 800a9ba:	d112      	bne.n	800a9e2 <HAL_ETH_IRQHandler+0x42>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 800a9bc:	6878      	ldr	r0, [r7, #4]
 800a9be:	f004 fb3d 	bl	800f03c <HAL_ETH_RxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
     /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_R);
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681a      	ldr	r2, [r3, #0]
 800a9c6:	f241 0314 	movw	r3, #4116	; 0x1014
 800a9ca:	4413      	add	r3, r2
 800a9cc:	2240      	movs	r2, #64	; 0x40
 800a9ce:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2201      	movs	r2, #1
 800a9d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	2200      	movs	r2, #0
 800a9dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800a9e0:	e01b      	b.n	800aa1a <HAL_ETH_IRQHandler+0x7a>

  }
  /* Frame transmitted */
  else if (__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_T)) 
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681a      	ldr	r2, [r3, #0]
 800a9e6:	f241 0314 	movw	r3, #4116	; 0x1014
 800a9ea:	4413      	add	r3, r2
 800a9ec:	681b      	ldr	r3, [r3, #0]
 800a9ee:	f003 0301 	and.w	r3, r3, #1
 800a9f2:	2b01      	cmp	r3, #1
 800a9f4:	d111      	bne.n	800aa1a <HAL_ETH_IRQHandler+0x7a>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*  Call resgistered Transfer complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f839 	bl	800aa6e <HAL_ETH_TxCpltCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_T);
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	681a      	ldr	r2, [r3, #0]
 800aa00:	f241 0314 	movw	r3, #4116	; 0x1014
 800aa04:	4413      	add	r3, r2
 800aa06:	2201      	movs	r2, #1
 800aa08:	601a      	str	r2, [r3, #0]

    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	2201      	movs	r2, #1
 800aa0e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
  
  /* Clear the interrupt flags */
  __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_IT_NIS);
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	681a      	ldr	r2, [r3, #0]
 800aa1e:	f241 0314 	movw	r3, #4116	; 0x1014
 800aa22:	4413      	add	r3, r2
 800aa24:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800aa28:	601a      	str	r2, [r3, #0]
  
  /* ETH DMA Error */
  if(__HAL_ETH_DMA_GET_FLAG(heth, ETH_DMA_FLAG_AIS))
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	681a      	ldr	r2, [r3, #0]
 800aa2e:	f241 0314 	movw	r3, #4116	; 0x1014
 800aa32:	4413      	add	r3, r2
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800aa3a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa3e:	d112      	bne.n	800aa66 <HAL_ETH_IRQHandler+0xc6>
  {
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    heth->DMAErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 800aa40:	6878      	ldr	r0, [r7, #4]
 800aa42:	f000 f81e 	bl	800aa82 <HAL_ETH_ErrorCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */

    /* Clear the interrupt flags */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMA_FLAG_AIS);
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	681a      	ldr	r2, [r3, #0]
 800aa4a:	f241 0314 	movw	r3, #4116	; 0x1014
 800aa4e:	4413      	add	r3, r2
 800aa50:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800aa54:	601a      	str	r2, [r3, #0]
  
    /* Set HAL State to Ready */
    heth->State = HAL_ETH_STATE_READY;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	2201      	movs	r2, #1
 800aa5a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
    
    /* Process Unlocked */
    __HAL_UNLOCK(heth);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	2200      	movs	r2, #0
 800aa62:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  }
}
 800aa66:	bf00      	nop
 800aa68:	3708      	adds	r7, #8
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <HAL_ETH_TxCpltCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 800aa6e:	b480      	push	{r7}
 800aa70:	b083      	sub	sp, #12
 800aa72:	af00      	add	r7, sp, #0
 800aa74:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */ 
}
 800aa76:	bf00      	nop
 800aa78:	370c      	adds	r7, #12
 800aa7a:	46bd      	mov	sp, r7
 800aa7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa80:	4770      	bx	lr

0800aa82 <HAL_ETH_ErrorCallback>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 800aa82:	b480      	push	{r7}
 800aa84:	b083      	sub	sp, #12
 800aa86:	af00      	add	r7, sp, #0
 800aa88:	6078      	str	r0, [r7, #4]
  UNUSED(heth);
 
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */ 
}
 800aa8a:	bf00      	nop
 800aa8c:	370c      	adds	r7, #12
 800aa8e:	46bd      	mov	sp, r7
 800aa90:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa94:	4770      	bx	lr

0800aa96 <HAL_ETH_ReadPHYRegister>:
  *                   More PHY register could be read depending on the used PHY
  * @param RegValue PHY register value                  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t *RegValue)
{
 800aa96:	b580      	push	{r7, lr}
 800aa98:	b086      	sub	sp, #24
 800aa9a:	af00      	add	r7, sp, #0
 800aa9c:	60f8      	str	r0, [r7, #12]
 800aa9e:	460b      	mov	r3, r1
 800aaa0:	607a      	str	r2, [r7, #4]
 800aaa2:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;     
 800aaa4:	2300      	movs	r3, #0
 800aaa6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_RD)
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800aab2:	b2db      	uxtb	r3, r3
 800aab4:	2b82      	cmp	r3, #130	; 0x82
 800aab6:	d101      	bne.n	800aabc <HAL_ETH_ReadPHYRegister+0x26>
  {
    return HAL_BUSY;
 800aab8:	2302      	movs	r3, #2
 800aaba:	e050      	b.n	800ab5e <HAL_ETH_ReadPHYRegister+0xc8>
  }
  /* Set ETH HAL State to BUSY_RD */
  heth->State = HAL_ETH_STATE_BUSY_RD;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	2282      	movs	r2, #130	; 0x82
 800aac0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	691b      	ldr	r3, [r3, #16]
 800aaca:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	f003 031c 	and.w	r3, r3, #28
 800aad2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII address register value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress << 11) & ETH_MACMIIAR_PA); /* Set the PHY device address   */
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	8a1b      	ldrh	r3, [r3, #16]
 800aad8:	02db      	lsls	r3, r3, #11
 800aada:	b29b      	uxth	r3, r3
 800aadc:	697a      	ldr	r2, [r7, #20]
 800aade:	4313      	orrs	r3, r2
 800aae0:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                   /* Set the PHY register address */
 800aae2:	897b      	ldrh	r3, [r7, #10]
 800aae4:	019b      	lsls	r3, r3, #6
 800aae6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800aaea:	697a      	ldr	r2, [r7, #20]
 800aaec:	4313      	orrs	r3, r2
 800aaee:	617b      	str	r3, [r7, #20]
  tmpreg &= ~ETH_MACMIIAR_MW;                                           /* Set the read mode            */
 800aaf0:	697b      	ldr	r3, [r7, #20]
 800aaf2:	f023 0302 	bic.w	r3, r3, #2
 800aaf6:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                            /* Set the MII Busy bit         */
 800aaf8:	697b      	ldr	r3, [r7, #20]
 800aafa:	f043 0301 	orr.w	r3, r3, #1
 800aafe:	617b      	str	r3, [r7, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	697a      	ldr	r2, [r7, #20]
 800ab06:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800ab08:	f7fe fe12 	bl	8009730 <HAL_GetTick>
 800ab0c:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ab0e:	e015      	b.n	800ab3c <HAL_ETH_ReadPHYRegister+0xa6>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_READ_TO)
 800ab10:	f7fe fe0e 	bl	8009730 <HAL_GetTick>
 800ab14:	4602      	mov	r2, r0
 800ab16:	693b      	ldr	r3, [r7, #16]
 800ab18:	1ad3      	subs	r3, r2, r3
 800ab1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ab1e:	d309      	bcc.n	800ab34 <HAL_ETH_ReadPHYRegister+0x9e>
    {
      heth->State= HAL_ETH_STATE_READY;
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	2201      	movs	r2, #1
 800ab24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	2200      	movs	r2, #0
 800ab2c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800ab30:	2303      	movs	r3, #3
 800ab32:	e014      	b.n	800ab5e <HAL_ETH_ReadPHYRegister+0xc8>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800ab34:	68fb      	ldr	r3, [r7, #12]
 800ab36:	681b      	ldr	r3, [r3, #0]
 800ab38:	691b      	ldr	r3, [r3, #16]
 800ab3a:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ab3c:	697b      	ldr	r3, [r7, #20]
 800ab3e:	f003 0301 	and.w	r3, r3, #1
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	d1e4      	bne.n	800ab10 <HAL_ETH_ReadPHYRegister+0x7a>
  }
  
  /* Get MACMIIDR value */
  *RegValue = (uint16_t)(heth->Instance->MACMIIDR);
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	695b      	ldr	r3, [r3, #20]
 800ab4c:	b29b      	uxth	r3, r3
 800ab4e:	461a      	mov	r2, r3
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	601a      	str	r2, [r3, #0]
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2201      	movs	r2, #1
 800ab58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK;
 800ab5c:	2300      	movs	r3, #0
}
 800ab5e:	4618      	mov	r0, r3
 800ab60:	3718      	adds	r7, #24
 800ab62:	46bd      	mov	sp, r7
 800ab64:	bd80      	pop	{r7, pc}

0800ab66 <HAL_ETH_WritePHYRegister>:
  *             More PHY register could be written depending on the used PHY
  * @param  RegValue the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(ETH_HandleTypeDef *heth, uint16_t PHYReg, uint32_t RegValue)
{
 800ab66:	b580      	push	{r7, lr}
 800ab68:	b086      	sub	sp, #24
 800ab6a:	af00      	add	r7, sp, #0
 800ab6c:	60f8      	str	r0, [r7, #12]
 800ab6e:	460b      	mov	r3, r1
 800ab70:	607a      	str	r2, [r7, #4]
 800ab72:	817b      	strh	r3, [r7, #10]
  uint32_t tmpreg = 0;
 800ab74:	2300      	movs	r3, #0
 800ab76:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = 0;
 800ab78:	2300      	movs	r3, #0
 800ab7a:	613b      	str	r3, [r7, #16]
  
  /* Check parameters */
  assert_param(IS_ETH_PHY_ADDRESS(heth->Init.PhyAddress));
  
  /* Check the ETH peripheral state */
  if(heth->State == HAL_ETH_STATE_BUSY_WR)
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800ab82:	b2db      	uxtb	r3, r3
 800ab84:	2b42      	cmp	r3, #66	; 0x42
 800ab86:	d101      	bne.n	800ab8c <HAL_ETH_WritePHYRegister+0x26>
  {
    return HAL_BUSY;
 800ab88:	2302      	movs	r3, #2
 800ab8a:	e04e      	b.n	800ac2a <HAL_ETH_WritePHYRegister+0xc4>
  }
  /* Set ETH HAL State to BUSY_WR */
  heth->State = HAL_ETH_STATE_BUSY_WR;
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	2242      	movs	r2, #66	; 0x42
 800ab90:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Get the ETHERNET MACMIIAR value */
  tmpreg = heth->Instance->MACMIIAR;
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	691b      	ldr	r3, [r3, #16]
 800ab9a:	617b      	str	r3, [r7, #20]
  
  /* Keep only the CSR Clock Range CR[2:0] bits value */
  tmpreg &= ~ETH_MACMIIAR_CR_MASK;
 800ab9c:	697b      	ldr	r3, [r7, #20]
 800ab9e:	f003 031c 	and.w	r3, r3, #28
 800aba2:	617b      	str	r3, [r7, #20]
  
  /* Prepare the MII register address value */
  tmpreg |=(((uint32_t)heth->Init.PhyAddress<<11) & ETH_MACMIIAR_PA); /* Set the PHY device address */
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	8a1b      	ldrh	r3, [r3, #16]
 800aba8:	02db      	lsls	r3, r3, #11
 800abaa:	b29b      	uxth	r3, r3
 800abac:	697a      	ldr	r2, [r7, #20]
 800abae:	4313      	orrs	r3, r2
 800abb0:	617b      	str	r3, [r7, #20]
  tmpreg |=(((uint32_t)PHYReg<<6) & ETH_MACMIIAR_MR);                 /* Set the PHY register address */
 800abb2:	897b      	ldrh	r3, [r7, #10]
 800abb4:	019b      	lsls	r3, r3, #6
 800abb6:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 800abba:	697a      	ldr	r2, [r7, #20]
 800abbc:	4313      	orrs	r3, r2
 800abbe:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MW;                                          /* Set the write mode */
 800abc0:	697b      	ldr	r3, [r7, #20]
 800abc2:	f043 0302 	orr.w	r3, r3, #2
 800abc6:	617b      	str	r3, [r7, #20]
  tmpreg |= ETH_MACMIIAR_MB;                                          /* Set the MII Busy bit */
 800abc8:	697b      	ldr	r3, [r7, #20]
 800abca:	f043 0301 	orr.w	r3, r3, #1
 800abce:	617b      	str	r3, [r7, #20]
  
  /* Give the value to the MII data register */
  heth->Instance->MACMIIDR = (uint16_t)RegValue;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	b29a      	uxth	r2, r3
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	615a      	str	r2, [r3, #20]
  
  /* Write the result value into the MII Address register */
  heth->Instance->MACMIIAR = tmpreg;
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	697a      	ldr	r2, [r7, #20]
 800abe0:	611a      	str	r2, [r3, #16]
  
  /* Get tick */
  tickstart = HAL_GetTick();
 800abe2:	f7fe fda5 	bl	8009730 <HAL_GetTick>
 800abe6:	6138      	str	r0, [r7, #16]
  
  /* Check for the Busy flag */
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800abe8:	e015      	b.n	800ac16 <HAL_ETH_WritePHYRegister+0xb0>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > PHY_WRITE_TO)
 800abea:	f7fe fda1 	bl	8009730 <HAL_GetTick>
 800abee:	4602      	mov	r2, r0
 800abf0:	693b      	ldr	r3, [r7, #16]
 800abf2:	1ad3      	subs	r3, r2, r3
 800abf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800abf8:	d309      	bcc.n	800ac0e <HAL_ETH_WritePHYRegister+0xa8>
    {
      heth->State= HAL_ETH_STATE_READY;
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	2201      	movs	r2, #1
 800abfe:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
      /* Process Unlocked */
      __HAL_UNLOCK(heth);
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	2200      	movs	r2, #0
 800ac06:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
    
      return HAL_TIMEOUT;
 800ac0a:	2303      	movs	r3, #3
 800ac0c:	e00d      	b.n	800ac2a <HAL_ETH_WritePHYRegister+0xc4>
    }
    
    tmpreg = heth->Instance->MACMIIAR;
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	691b      	ldr	r3, [r3, #16]
 800ac14:	617b      	str	r3, [r7, #20]
  while((tmpreg & ETH_MACMIIAR_MB) == ETH_MACMIIAR_MB)
 800ac16:	697b      	ldr	r3, [r7, #20]
 800ac18:	f003 0301 	and.w	r3, r3, #1
 800ac1c:	2b00      	cmp	r3, #0
 800ac1e:	d1e4      	bne.n	800abea <HAL_ETH_WritePHYRegister+0x84>
  }
  
  /* Set ETH HAL State to READY */
  heth->State = HAL_ETH_STATE_READY;
 800ac20:	68fb      	ldr	r3, [r7, #12]
 800ac22:	2201      	movs	r2, #1
 800ac24:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Return function status */
  return HAL_OK; 
 800ac28:	2300      	movs	r3, #0
}
 800ac2a:	4618      	mov	r0, r3
 800ac2c:	3718      	adds	r7, #24
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	bd80      	pop	{r7, pc}

0800ac32 <HAL_ETH_Start>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start(ETH_HandleTypeDef *heth)
{  
 800ac32:	b580      	push	{r7, lr}
 800ac34:	b082      	sub	sp, #8
 800ac36:	af00      	add	r7, sp, #0
 800ac38:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac40:	2b01      	cmp	r3, #1
 800ac42:	d101      	bne.n	800ac48 <HAL_ETH_Start+0x16>
 800ac44:	2302      	movs	r3, #2
 800ac46:	e01f      	b.n	800ac88 <HAL_ETH_Start+0x56>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	2201      	movs	r2, #1
 800ac4c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	2202      	movs	r2, #2
 800ac54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Enable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionEnable(heth);
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f000 fb45 	bl	800b2e8 <ETH_MACTransmissionEnable>
  
  /* Enable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionEnable(heth);
 800ac5e:	6878      	ldr	r0, [r7, #4]
 800ac60:	f000 fb7c 	bl	800b35c <ETH_MACReceptionEnable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fc13 	bl	800b490 <ETH_FlushTransmitFIFO>
  
  /* Start DMA transmission */
  ETH_DMATransmissionEnable(heth);
 800ac6a:	6878      	ldr	r0, [r7, #4]
 800ac6c:	f000 fbb0 	bl	800b3d0 <ETH_DMATransmissionEnable>
  
  /* Start DMA reception */
  ETH_DMAReceptionEnable(heth);
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 fbdd 	bl	800b430 <ETH_DMAReceptionEnable>
  
  /* Set the ETH state to READY*/
  heth->State= HAL_ETH_STATE_READY;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800ac7e:	687b      	ldr	r3, [r7, #4]
 800ac80:	2200      	movs	r2, #0
 800ac82:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800ac86:	2300      	movs	r3, #0
}
 800ac88:	4618      	mov	r0, r3
 800ac8a:	3708      	adds	r7, #8
 800ac8c:	46bd      	mov	sp, r7
 800ac8e:	bd80      	pop	{r7, pc}

0800ac90 <HAL_ETH_Stop>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop(ETH_HandleTypeDef *heth)
{  
 800ac90:	b580      	push	{r7, lr}
 800ac92:	b082      	sub	sp, #8
 800ac94:	af00      	add	r7, sp, #0
 800ac96:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(heth);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ac9e:	2b01      	cmp	r3, #1
 800aca0:	d101      	bne.n	800aca6 <HAL_ETH_Stop+0x16>
 800aca2:	2302      	movs	r3, #2
 800aca4:	e01f      	b.n	800ace6 <HAL_ETH_Stop+0x56>
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2201      	movs	r2, #1
 800acaa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State = HAL_ETH_STATE_BUSY;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2202      	movs	r2, #2
 800acb2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Stop DMA transmission */
  ETH_DMATransmissionDisable(heth);
 800acb6:	6878      	ldr	r0, [r7, #4]
 800acb8:	f000 fba2 	bl	800b400 <ETH_DMATransmissionDisable>
  
  /* Stop DMA reception */
  ETH_DMAReceptionDisable(heth);
 800acbc:	6878      	ldr	r0, [r7, #4]
 800acbe:	f000 fbcf 	bl	800b460 <ETH_DMAReceptionDisable>
  
  /* Disable receive state machine of the MAC for reception from the MII */
  ETH_MACReceptionDisable(heth);
 800acc2:	6878      	ldr	r0, [r7, #4]
 800acc4:	f000 fb67 	bl	800b396 <ETH_MACReceptionDisable>
  
  /* Flush Transmit FIFO */
  ETH_FlushTransmitFIFO(heth);
 800acc8:	6878      	ldr	r0, [r7, #4]
 800acca:	f000 fbe1 	bl	800b490 <ETH_FlushTransmitFIFO>
  
  /* Disable transmit state machine of the MAC for transmission on the MII */
  ETH_MACTransmissionDisable(heth);
 800acce:	6878      	ldr	r0, [r7, #4]
 800acd0:	f000 fb27 	bl	800b322 <ETH_MACTransmissionDisable>
  
  /* Set the ETH state*/
  heth->State = HAL_ETH_STATE_READY;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;
 800ace4:	2300      	movs	r3, #0
}
 800ace6:	4618      	mov	r0, r3
 800ace8:	3708      	adds	r7, #8
 800acea:	46bd      	mov	sp, r7
 800acec:	bd80      	pop	{r7, pc}
	...

0800acf0 <HAL_ETH_ConfigMAC>:
  *         the configuration information for ETHERNET module
  * @param  macconf MAC Configuration structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ConfigMAC(ETH_HandleTypeDef *heth, ETH_MACInitTypeDef *macconf)
{
 800acf0:	b580      	push	{r7, lr}
 800acf2:	b084      	sub	sp, #16
 800acf4:	af00      	add	r7, sp, #0
 800acf6:	6078      	str	r0, [r7, #4]
 800acf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800acfa:	2300      	movs	r3, #0
 800acfc:	60fb      	str	r3, [r7, #12]
  
  /* Process Locked */
  __HAL_LOCK(heth);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800ad04:	2b01      	cmp	r3, #1
 800ad06:	d101      	bne.n	800ad0c <HAL_ETH_ConfigMAC+0x1c>
 800ad08:	2302      	movs	r3, #2
 800ad0a:	e0e4      	b.n	800aed6 <HAL_ETH_ConfigMAC+0x1e6>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	2201      	movs	r2, #1
 800ad10:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Set the ETH peripheral state to BUSY */
  heth->State= HAL_ETH_STATE_BUSY;
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	2202      	movs	r2, #2
 800ad18:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  assert_param(IS_ETH_SPEED(heth->Init.Speed));
  assert_param(IS_ETH_DUPLEX_MODE(heth->Init.DuplexMode)); 
  
  if (macconf != NULL)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	f000 80b1 	beq.w	800ae86 <HAL_ETH_ConfigMAC+0x196>
    assert_param(IS_ETH_VLAN_TAG_COMPARISON(macconf->VLANTagComparison));
    assert_param(IS_ETH_VLAN_TAG_IDENTIFIER(macconf->VLANTagIdentifier));
    
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	60fb      	str	r3, [r7, #12]
    /* Clear WD, PCE, PS, TE and RE bits */
    tmpreg &= ETH_MACCR_CLEAR_MASK;
 800ad2c:	68fa      	ldr	r2, [r7, #12]
 800ad2e:	4b6c      	ldr	r3, [pc, #432]	; (800aee0 <HAL_ETH_ConfigMAC+0x1f0>)
 800ad30:	4013      	ands	r3, r2
 800ad32:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800ad34:	683b      	ldr	r3, [r7, #0]
 800ad36:	681a      	ldr	r2, [r3, #0]
                         macconf->Jabber | 
 800ad38:	683b      	ldr	r3, [r7, #0]
 800ad3a:	685b      	ldr	r3, [r3, #4]
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800ad3c:	431a      	orrs	r2, r3
                         macconf->InterFrameGap |
 800ad3e:	683b      	ldr	r3, [r7, #0]
 800ad40:	689b      	ldr	r3, [r3, #8]
                         macconf->Jabber | 
 800ad42:	431a      	orrs	r2, r3
                         macconf->CarrierSense |
 800ad44:	683b      	ldr	r3, [r7, #0]
 800ad46:	68db      	ldr	r3, [r3, #12]
                         macconf->InterFrameGap |
 800ad48:	431a      	orrs	r2, r3
                         (heth->Init).Speed | 
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	689b      	ldr	r3, [r3, #8]
                         macconf->CarrierSense |
 800ad4e:	431a      	orrs	r2, r3
                         macconf->ReceiveOwn |
 800ad50:	683b      	ldr	r3, [r7, #0]
 800ad52:	691b      	ldr	r3, [r3, #16]
                         (heth->Init).Speed | 
 800ad54:	431a      	orrs	r2, r3
                         macconf->LoopbackMode |
 800ad56:	683b      	ldr	r3, [r7, #0]
 800ad58:	695b      	ldr	r3, [r3, #20]
                         macconf->ReceiveOwn |
 800ad5a:	431a      	orrs	r2, r3
                         (heth->Init).DuplexMode | 
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	68db      	ldr	r3, [r3, #12]
                         macconf->LoopbackMode |
 800ad60:	431a      	orrs	r2, r3
                         macconf->ChecksumOffload |    
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	699b      	ldr	r3, [r3, #24]
                         (heth->Init).DuplexMode | 
 800ad66:	431a      	orrs	r2, r3
                         macconf->RetryTransmission | 
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	69db      	ldr	r3, [r3, #28]
                         macconf->ChecksumOffload |    
 800ad6c:	431a      	orrs	r2, r3
                         macconf->AutomaticPadCRCStrip | 
 800ad6e:	683b      	ldr	r3, [r7, #0]
 800ad70:	6a1b      	ldr	r3, [r3, #32]
                         macconf->RetryTransmission | 
 800ad72:	431a      	orrs	r2, r3
                         macconf->BackOffLimit | 
 800ad74:	683b      	ldr	r3, [r7, #0]
 800ad76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                         macconf->AutomaticPadCRCStrip | 
 800ad78:	431a      	orrs	r2, r3
                         macconf->DeferralCheck);
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                         macconf->BackOffLimit | 
 800ad7e:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(macconf->Watchdog | 
 800ad80:	68fa      	ldr	r2, [r7, #12]
 800ad82:	4313      	orrs	r3, r2
 800ad84:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	68fa      	ldr	r2, [r7, #12]
 800ad8c:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account :
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800ad96:	2001      	movs	r0, #1
 800ad98:	f7fe fcd6 	bl	8009748 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg; 
 800ad9c:	687b      	ldr	r3, [r7, #4]
 800ad9e:	681b      	ldr	r3, [r3, #0]
 800ada0:	68fa      	ldr	r2, [r7, #12]
 800ada2:	601a      	str	r2, [r3, #0]
    
    /*----------------------- ETHERNET MACFFR Configuration --------------------*/ 
    /* Write to ETHERNET MACFFR */  
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800ada4:	683b      	ldr	r3, [r7, #0]
 800ada6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
                                          macconf->SourceAddrFilter |
 800ada8:	683b      	ldr	r3, [r7, #0]
 800adaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800adac:	431a      	orrs	r2, r3
                                          macconf->PassControlFrames |
 800adae:	683b      	ldr	r3, [r7, #0]
 800adb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
                                          macconf->SourceAddrFilter |
 800adb2:	431a      	orrs	r2, r3
                                          macconf->BroadcastFramesReception | 
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
                                          macconf->PassControlFrames |
 800adb8:	431a      	orrs	r2, r3
                                          macconf->DestinationAddrFilter |
 800adba:	683b      	ldr	r3, [r7, #0]
 800adbc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                                          macconf->BroadcastFramesReception | 
 800adbe:	431a      	orrs	r2, r3
                                          macconf->PromiscuousMode |
 800adc0:	683b      	ldr	r3, [r7, #0]
 800adc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                                          macconf->DestinationAddrFilter |
 800adc4:	431a      	orrs	r2, r3
                                          macconf->MulticastFramesFilter |
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                                          macconf->PromiscuousMode |
 800adca:	ea42 0103 	orr.w	r1, r2, r3
                                          macconf->UnicastFramesFilter);
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800add2:	687b      	ldr	r3, [r7, #4]
 800add4:	681b      	ldr	r3, [r3, #0]
                                          macconf->MulticastFramesFilter |
 800add6:	430a      	orrs	r2, r1
    (heth->Instance)->MACFFR = (uint32_t)(macconf->ReceiveAll | 
 800add8:	605a      	str	r2, [r3, #4]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFFR;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	685b      	ldr	r3, [r3, #4]
 800ade0:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ade2:	2001      	movs	r0, #1
 800ade4:	f7fe fcb0 	bl	8009748 <HAL_Delay>
     (heth->Instance)->MACFFR = tmpreg;
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	681b      	ldr	r3, [r3, #0]
 800adec:	68fa      	ldr	r2, [r7, #12]
 800adee:	605a      	str	r2, [r3, #4]
     
     /*--------------- ETHERNET MACHTHR and MACHTLR Configuration ---------------*/
     /* Write to ETHERNET MACHTHR */
     (heth->Instance)->MACHTHR = (uint32_t)macconf->HashTableHigh;
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	683a      	ldr	r2, [r7, #0]
 800adf6:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800adf8:	609a      	str	r2, [r3, #8]
     
     /* Write to ETHERNET MACHTLR */
     (heth->Instance)->MACHTLR = (uint32_t)macconf->HashTableLow;
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	683a      	ldr	r2, [r7, #0]
 800ae00:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800ae02:	60da      	str	r2, [r3, #12]
     /*----------------------- ETHERNET MACFCR Configuration --------------------*/
     
     /* Get the ETHERNET MACFCR value */  
     tmpreg = (heth->Instance)->MACFCR;
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	681b      	ldr	r3, [r3, #0]
 800ae08:	699b      	ldr	r3, [r3, #24]
 800ae0a:	60fb      	str	r3, [r7, #12]
     /* Clear xx bits */
     tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800ae0c:	68fa      	ldr	r2, [r7, #12]
 800ae0e:	f64f 7341 	movw	r3, #65345	; 0xff41
 800ae12:	4013      	ands	r3, r2
 800ae14:	60fb      	str	r3, [r7, #12]
     
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae1a:	041a      	lsls	r2, r3, #16
                          macconf->ZeroQuantaPause |
 800ae1c:	683b      	ldr	r3, [r7, #0]
 800ae1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800ae20:	431a      	orrs	r2, r3
                          macconf->PauseLowThreshold |
 800ae22:	683b      	ldr	r3, [r7, #0]
 800ae24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
                          macconf->ZeroQuantaPause |
 800ae26:	431a      	orrs	r2, r3
                          macconf->UnicastPauseFrameDetect | 
 800ae28:	683b      	ldr	r3, [r7, #0]
 800ae2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
                          macconf->PauseLowThreshold |
 800ae2c:	431a      	orrs	r2, r3
                          macconf->ReceiveFlowControl |
 800ae2e:	683b      	ldr	r3, [r7, #0]
 800ae30:	6e5b      	ldr	r3, [r3, #100]	; 0x64
                          macconf->UnicastPauseFrameDetect | 
 800ae32:	431a      	orrs	r2, r3
                          macconf->TransmitFlowControl); 
 800ae34:	683b      	ldr	r3, [r7, #0]
 800ae36:	6e9b      	ldr	r3, [r3, #104]	; 0x68
                          macconf->ReceiveFlowControl |
 800ae38:	4313      	orrs	r3, r2
     tmpreg |= (uint32_t)((macconf->PauseTime << 16) | 
 800ae3a:	68fa      	ldr	r2, [r7, #12]
 800ae3c:	4313      	orrs	r3, r2
 800ae3e:	60fb      	str	r3, [r7, #12]
     
     /* Write to ETHERNET MACFCR */
     (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	681b      	ldr	r3, [r3, #0]
 800ae44:	68fa      	ldr	r2, [r7, #12]
 800ae46:	619a      	str	r2, [r3, #24]
     
     /* Wait until the write operation will be taken into account :
     at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->MACFCR;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	699b      	ldr	r3, [r3, #24]
 800ae4e:	60fb      	str	r3, [r7, #12]
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800ae50:	2001      	movs	r0, #1
 800ae52:	f7fe fc79 	bl	8009748 <HAL_Delay>
     (heth->Instance)->MACFCR = tmpreg;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	681b      	ldr	r3, [r3, #0]
 800ae5a:	68fa      	ldr	r2, [r7, #12]
 800ae5c:	619a      	str	r2, [r3, #24]
     
     /*----------------------- ETHERNET MACVLANTR Configuration -----------------*/
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800ae5e:	683b      	ldr	r3, [r7, #0]
 800ae60:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
                                              macconf->VLANTagIdentifier);
 800ae62:	683b      	ldr	r3, [r7, #0]
 800ae64:	6f1a      	ldr	r2, [r3, #112]	; 0x70
     (heth->Instance)->MACVLANTR = (uint32_t)(macconf->VLANTagComparison | 
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	681b      	ldr	r3, [r3, #0]
 800ae6a:	430a      	orrs	r2, r1
 800ae6c:	61da      	str	r2, [r3, #28]
      
      /* Wait until the write operation will be taken into account :
      at least four TX_CLK/RX_CLK clock cycles */
      tmpreg = (heth->Instance)->MACVLANTR;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681b      	ldr	r3, [r3, #0]
 800ae72:	69db      	ldr	r3, [r3, #28]
 800ae74:	60fb      	str	r3, [r7, #12]
      HAL_Delay(ETH_REG_WRITE_DELAY);
 800ae76:	2001      	movs	r0, #1
 800ae78:	f7fe fc66 	bl	8009748 <HAL_Delay>
      (heth->Instance)->MACVLANTR = tmpreg;
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	68fa      	ldr	r2, [r7, #12]
 800ae82:	61da      	str	r2, [r3, #28]
 800ae84:	e01e      	b.n	800aec4 <HAL_ETH_ConfigMAC+0x1d4>
  }
  else /* macconf == NULL : here we just configure Speed and Duplex mode */
  {
    /*------------------------ ETHERNET MACCR Configuration --------------------*/
    /* Get the ETHERNET MACCR value */
    tmpreg = (heth->Instance)->MACCR;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681b      	ldr	r3, [r3, #0]
 800ae8c:	60fb      	str	r3, [r7, #12]
    
    /* Clear FES and DM bits */
    tmpreg &= ~((uint32_t)0x00004800);
 800ae8e:	68fb      	ldr	r3, [r7, #12]
 800ae90:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 800ae94:	60fb      	str	r3, [r7, #12]
    
    tmpreg |= (uint32_t)(heth->Init.Speed | heth->Init.DuplexMode);
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	689a      	ldr	r2, [r3, #8]
 800ae9a:	687b      	ldr	r3, [r7, #4]
 800ae9c:	68db      	ldr	r3, [r3, #12]
 800ae9e:	4313      	orrs	r3, r2
 800aea0:	68fa      	ldr	r2, [r7, #12]
 800aea2:	4313      	orrs	r3, r2
 800aea4:	60fb      	str	r3, [r7, #12]
    
    /* Write to ETHERNET MACCR */
    (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	68fa      	ldr	r2, [r7, #12]
 800aeac:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
    at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACCR;
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	60fb      	str	r3, [r7, #12]
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800aeb6:	2001      	movs	r0, #1
 800aeb8:	f7fe fc46 	bl	8009748 <HAL_Delay>
    (heth->Instance)->MACCR = tmpreg;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	681b      	ldr	r3, [r3, #0]
 800aec0:	68fa      	ldr	r2, [r7, #12]
 800aec2:	601a      	str	r2, [r3, #0]
  }
  
  /* Set the ETH state to Ready */
  heth->State= HAL_ETH_STATE_READY;
 800aec4:	687b      	ldr	r3, [r7, #4]
 800aec6:	2201      	movs	r2, #1
 800aec8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
  
  /* Process Unlocked */
  __HAL_UNLOCK(heth);
 800aecc:	687b      	ldr	r3, [r7, #4]
 800aece:	2200      	movs	r2, #0
 800aed0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
  
  /* Return function status */
  return HAL_OK;  
 800aed4:	2300      	movs	r3, #0
}
 800aed6:	4618      	mov	r0, r3
 800aed8:	3710      	adds	r7, #16
 800aeda:	46bd      	mov	sp, r7
 800aedc:	bd80      	pop	{r7, pc}
 800aede:	bf00      	nop
 800aee0:	ff20810f 	.word	0xff20810f

0800aee4 <ETH_MACDMAConfig>:
  *         the configuration information for ETHERNET module
  * @param  err Ethernet Init error
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth, uint32_t err)
{
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b0b0      	sub	sp, #192	; 0xc0
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
 800aeec:	6039      	str	r1, [r7, #0]
  ETH_MACInitTypeDef macinit;
  ETH_DMAInitTypeDef dmainit;
  uint32_t tmpreg = 0;
 800aeee:	2300      	movs	r3, #0
 800aef0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  if (err != ETH_SUCCESS) /* Auto-negotiation failed */
 800aef4:	683b      	ldr	r3, [r7, #0]
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d007      	beq.n	800af0a <ETH_MACDMAConfig+0x26>
  {
    /* Set Ethernet duplex mode to Full-duplex */
    (heth->Init).DuplexMode = ETH_MODE_FULLDUPLEX;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800af00:	60da      	str	r2, [r3, #12]
    
    /* Set Ethernet speed to 100M */
    (heth->Init).Speed = ETH_SPEED_100M;
 800af02:	687b      	ldr	r3, [r7, #4]
 800af04:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800af08:	609a      	str	r2, [r3, #8]
  }
  
  /* Ethernet MAC default initialization **************************************/
  macinit.Watchdog = ETH_WATCHDOG_ENABLE;
 800af0a:	2300      	movs	r3, #0
 800af0c:	64bb      	str	r3, [r7, #72]	; 0x48
  macinit.Jabber = ETH_JABBER_ENABLE;
 800af0e:	2300      	movs	r3, #0
 800af10:	64fb      	str	r3, [r7, #76]	; 0x4c
  macinit.InterFrameGap = ETH_INTERFRAMEGAP_96BIT;
 800af12:	2300      	movs	r3, #0
 800af14:	653b      	str	r3, [r7, #80]	; 0x50
  macinit.CarrierSense = ETH_CARRIERSENCE_ENABLE;
 800af16:	2300      	movs	r3, #0
 800af18:	657b      	str	r3, [r7, #84]	; 0x54
  macinit.ReceiveOwn = ETH_RECEIVEOWN_ENABLE;
 800af1a:	2300      	movs	r3, #0
 800af1c:	65bb      	str	r3, [r7, #88]	; 0x58
  macinit.LoopbackMode = ETH_LOOPBACKMODE_DISABLE;
 800af1e:	2300      	movs	r3, #0
 800af20:	65fb      	str	r3, [r7, #92]	; 0x5c
  if(heth->Init.ChecksumMode == ETH_CHECKSUM_BY_HARDWARE)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	69db      	ldr	r3, [r3, #28]
 800af26:	2b00      	cmp	r3, #0
 800af28:	d103      	bne.n	800af32 <ETH_MACDMAConfig+0x4e>
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_ENABLE;
 800af2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af2e:	663b      	str	r3, [r7, #96]	; 0x60
 800af30:	e001      	b.n	800af36 <ETH_MACDMAConfig+0x52>
  }
  else
  {
    macinit.ChecksumOffload = ETH_CHECKSUMOFFLAOD_DISABLE;
 800af32:	2300      	movs	r3, #0
 800af34:	663b      	str	r3, [r7, #96]	; 0x60
  }
  macinit.RetryTransmission = ETH_RETRYTRANSMISSION_DISABLE;
 800af36:	f44f 7300 	mov.w	r3, #512	; 0x200
 800af3a:	667b      	str	r3, [r7, #100]	; 0x64
  macinit.AutomaticPadCRCStrip = ETH_AUTOMATICPADCRCSTRIP_DISABLE;
 800af3c:	2300      	movs	r3, #0
 800af3e:	66bb      	str	r3, [r7, #104]	; 0x68
  macinit.BackOffLimit = ETH_BACKOFFLIMIT_10;
 800af40:	2300      	movs	r3, #0
 800af42:	66fb      	str	r3, [r7, #108]	; 0x6c
  macinit.DeferralCheck = ETH_DEFFERRALCHECK_DISABLE;
 800af44:	2300      	movs	r3, #0
 800af46:	673b      	str	r3, [r7, #112]	; 0x70
  macinit.ReceiveAll = ETH_RECEIVEAll_DISABLE;
 800af48:	2300      	movs	r3, #0
 800af4a:	677b      	str	r3, [r7, #116]	; 0x74
  macinit.SourceAddrFilter = ETH_SOURCEADDRFILTER_DISABLE;
 800af4c:	2300      	movs	r3, #0
 800af4e:	67bb      	str	r3, [r7, #120]	; 0x78
  macinit.PassControlFrames = ETH_PASSCONTROLFRAMES_BLOCKALL;
 800af50:	2340      	movs	r3, #64	; 0x40
 800af52:	67fb      	str	r3, [r7, #124]	; 0x7c
  macinit.BroadcastFramesReception = ETH_BROADCASTFRAMESRECEPTION_ENABLE;
 800af54:	2300      	movs	r3, #0
 800af56:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  macinit.DestinationAddrFilter = ETH_DESTINATIONADDRFILTER_NORMAL;
 800af5a:	2300      	movs	r3, #0
 800af5c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macinit.PromiscuousMode = ETH_PROMISCUOUS_MODE_DISABLE;
 800af60:	2300      	movs	r3, #0
 800af62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  macinit.MulticastFramesFilter = ETH_MULTICASTFRAMESFILTER_PERFECT;
 800af66:	2300      	movs	r3, #0
 800af68:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  macinit.UnicastFramesFilter = ETH_UNICASTFRAMESFILTER_PERFECT;
 800af6c:	2300      	movs	r3, #0
 800af6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  macinit.HashTableHigh = 0x0;
 800af72:	2300      	movs	r3, #0
 800af74:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  macinit.HashTableLow = 0x0;
 800af78:	2300      	movs	r3, #0
 800af7a:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  macinit.PauseTime = 0x0;
 800af7e:	2300      	movs	r3, #0
 800af80:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  macinit.ZeroQuantaPause = ETH_ZEROQUANTAPAUSE_DISABLE;
 800af84:	2380      	movs	r3, #128	; 0x80
 800af86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  macinit.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 800af8a:	2300      	movs	r3, #0
 800af8c:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  macinit.UnicastPauseFrameDetect = ETH_UNICASTPAUSEFRAMEDETECT_DISABLE;
 800af90:	2300      	movs	r3, #0
 800af92:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  macinit.ReceiveFlowControl = ETH_RECEIVEFLOWCONTROL_DISABLE;
 800af96:	2300      	movs	r3, #0
 800af98:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  macinit.TransmitFlowControl = ETH_TRANSMITFLOWCONTROL_DISABLE;
 800af9c:	2300      	movs	r3, #0
 800af9e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  macinit.VLANTagComparison = ETH_VLANTAGCOMPARISON_16BIT;
 800afa2:	2300      	movs	r3, #0
 800afa4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  macinit.VLANTagIdentifier = 0x0;
 800afa8:	2300      	movs	r3, #0
 800afaa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  
  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg = (heth->Instance)->MACCR;
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	681b      	ldr	r3, [r3, #0]
 800afb4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg &= ETH_MACCR_CLEAR_MASK;
 800afb8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800afbc:	4bab      	ldr	r3, [pc, #684]	; (800b26c <ETH_MACDMAConfig+0x388>)
 800afbe:	4013      	ands	r3, r2
 800afc0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  /* Set the IPCO bit according to ETH ChecksumOffload value */
  /* Set the DR bit according to ETH RetryTransmission value */
  /* Set the ACS bit according to ETH AutomaticPadCRCStrip value */
  /* Set the BL bit according to ETH BackOffLimit value */
  /* Set the DC bit according to ETH DeferralCheck value */
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800afc4:	6cba      	ldr	r2, [r7, #72]	; 0x48
                       macinit.Jabber | 
 800afc6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800afc8:	431a      	orrs	r2, r3
                       macinit.InterFrameGap |
 800afca:	6d3b      	ldr	r3, [r7, #80]	; 0x50
                       macinit.Jabber | 
 800afcc:	431a      	orrs	r2, r3
                       macinit.CarrierSense |
 800afce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
                       macinit.InterFrameGap |
 800afd0:	431a      	orrs	r2, r3
                       (heth->Init).Speed | 
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	689b      	ldr	r3, [r3, #8]
                       macinit.CarrierSense |
 800afd6:	431a      	orrs	r2, r3
                       macinit.ReceiveOwn |
 800afd8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
                       (heth->Init).Speed | 
 800afda:	431a      	orrs	r2, r3
                       macinit.LoopbackMode |
 800afdc:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
                       macinit.ReceiveOwn |
 800afde:	431a      	orrs	r2, r3
                       (heth->Init).DuplexMode | 
 800afe0:	687b      	ldr	r3, [r7, #4]
 800afe2:	68db      	ldr	r3, [r3, #12]
                       macinit.LoopbackMode |
 800afe4:	431a      	orrs	r2, r3
                       macinit.ChecksumOffload |    
 800afe6:	6e3b      	ldr	r3, [r7, #96]	; 0x60
                       (heth->Init).DuplexMode | 
 800afe8:	431a      	orrs	r2, r3
                       macinit.RetryTransmission | 
 800afea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
                       macinit.ChecksumOffload |    
 800afec:	431a      	orrs	r2, r3
                       macinit.AutomaticPadCRCStrip | 
 800afee:	6ebb      	ldr	r3, [r7, #104]	; 0x68
                       macinit.RetryTransmission | 
 800aff0:	431a      	orrs	r2, r3
                       macinit.BackOffLimit | 
 800aff2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
                       macinit.AutomaticPadCRCStrip | 
 800aff4:	431a      	orrs	r2, r3
                       macinit.DeferralCheck);
 800aff6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
                       macinit.BackOffLimit | 
 800aff8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(macinit.Watchdog | 
 800affa:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800affe:	4313      	orrs	r3, r2
 800b000:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  
  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg;
 800b004:	687b      	ldr	r3, [r7, #4]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b00c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	681b      	ldr	r3, [r3, #0]
 800b014:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b018:	2001      	movs	r0, #1
 800b01a:	f7fe fb95 	bl	8009748 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg; 
 800b01e:	687b      	ldr	r3, [r7, #4]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b026:	601a      	str	r2, [r3, #0]
  /* Set the DAIF bit according to ETH DestinationAddrFilter value */
  /* Set the PR bit according to ETH PromiscuousMode value */
  /* Set the PM, HMC and HPF bits according to ETH MulticastFramesFilter value */
  /* Set the HUC and HPF bits according to ETH UnicastFramesFilter value */
  /* Write to ETHERNET MACFFR */  
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b028:	6f7a      	ldr	r2, [r7, #116]	; 0x74
                                        macinit.SourceAddrFilter |
 800b02a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b02c:	431a      	orrs	r2, r3
                                        macinit.PassControlFrames |
 800b02e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
                                        macinit.SourceAddrFilter |
 800b030:	431a      	orrs	r2, r3
                                        macinit.BroadcastFramesReception | 
 800b032:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
                                        macinit.PassControlFrames |
 800b036:	431a      	orrs	r2, r3
                                        macinit.DestinationAddrFilter |
 800b038:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
                                        macinit.BroadcastFramesReception | 
 800b03c:	431a      	orrs	r2, r3
                                        macinit.PromiscuousMode |
 800b03e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
                                        macinit.DestinationAddrFilter |
 800b042:	431a      	orrs	r2, r3
                                        macinit.MulticastFramesFilter |
 800b044:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
                                        macinit.PromiscuousMode |
 800b048:	ea42 0103 	orr.w	r1, r2, r3
                                        macinit.UnicastFramesFilter);
 800b04c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681b      	ldr	r3, [r3, #0]
                                        macinit.MulticastFramesFilter |
 800b054:	430a      	orrs	r2, r1
  (heth->Instance)->MACFFR = (uint32_t)(macinit.ReceiveAll | 
 800b056:	605a      	str	r2, [r3, #4]
   
   /* Wait until the write operation will be taken into account:
      at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFFR;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	685b      	ldr	r3, [r3, #4]
 800b05e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b062:	2001      	movs	r0, #1
 800b064:	f7fe fb70 	bl	8009748 <HAL_Delay>
   (heth->Instance)->MACFFR = tmpreg;
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b070:	605a      	str	r2, [r3, #4]
   
   /*--------------- ETHERNET MACHTHR and MACHTLR Configuration --------------*/
   /* Write to ETHERNET MACHTHR */
   (heth->Instance)->MACHTHR = (uint32_t)macinit.HashTableHigh;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800b07a:	609a      	str	r2, [r3, #8]
   
   /* Write to ETHERNET MACHTLR */
   (heth->Instance)->MACHTLR = (uint32_t)macinit.HashTableLow;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800b084:	60da      	str	r2, [r3, #12]
   /*----------------------- ETHERNET MACFCR Configuration -------------------*/
   
   /* Get the ETHERNET MACFCR value */  
   tmpreg = (heth->Instance)->MACFCR;
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	681b      	ldr	r3, [r3, #0]
 800b08a:	699b      	ldr	r3, [r3, #24]
 800b08c:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Clear xx bits */
   tmpreg &= ETH_MACFCR_CLEAR_MASK;
 800b090:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b094:	f64f 7341 	movw	r3, #65345	; 0xff41
 800b098:	4013      	ands	r3, r2
 800b09a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   /* Set the DZPQ bit according to ETH ZeroQuantaPause value */
   /* Set the PLT bit according to ETH PauseLowThreshold value */
   /* Set the UP bit according to ETH UnicastPauseFrameDetect value */
   /* Set the RFE bit according to ETH ReceiveFlowControl value */
   /* Set the TFE bit according to ETH TransmitFlowControl value */ 
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800b09e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800b0a2:	041a      	lsls	r2, r3, #16
                        macinit.ZeroQuantaPause |
 800b0a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800b0a8:	431a      	orrs	r2, r3
                        macinit.PauseLowThreshold |
 800b0aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
                        macinit.ZeroQuantaPause |
 800b0ae:	431a      	orrs	r2, r3
                        macinit.UnicastPauseFrameDetect | 
 800b0b0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
                        macinit.PauseLowThreshold |
 800b0b4:	431a      	orrs	r2, r3
                        macinit.ReceiveFlowControl |
 800b0b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
                        macinit.UnicastPauseFrameDetect | 
 800b0ba:	431a      	orrs	r2, r3
                        macinit.TransmitFlowControl); 
 800b0bc:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
                        macinit.ReceiveFlowControl |
 800b0c0:	4313      	orrs	r3, r2
   tmpreg |= (uint32_t)((macinit.PauseTime << 16) | 
 800b0c2:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b0c6:	4313      	orrs	r3, r2
 800b0c8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   
   /* Write to ETHERNET MACFCR */
   (heth->Instance)->MACFCR = (uint32_t)tmpreg;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b0d4:	619a      	str	r2, [r3, #24]
   
   /* Wait until the write operation will be taken into account:
   at least four TX_CLK/RX_CLK clock cycles */
   tmpreg = (heth->Instance)->MACFCR;
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	699b      	ldr	r3, [r3, #24]
 800b0dc:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
   HAL_Delay(ETH_REG_WRITE_DELAY);
 800b0e0:	2001      	movs	r0, #1
 800b0e2:	f7fe fb31 	bl	8009748 <HAL_Delay>
   (heth->Instance)->MACFCR = tmpreg;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	681b      	ldr	r3, [r3, #0]
 800b0ea:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b0ee:	619a      	str	r2, [r3, #24]
   
   /*----------------------- ETHERNET MACVLANTR Configuration ----------------*/
   /* Set the ETV bit according to ETH VLANTagComparison value */
   /* Set the VL bit according to ETH VLANTagIdentifier value */  
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800b0f0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
                                            macinit.VLANTagIdentifier);
 800b0f4:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
   (heth->Instance)->MACVLANTR = (uint32_t)(macinit.VLANTagComparison | 
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	681b      	ldr	r3, [r3, #0]
 800b0fc:	430a      	orrs	r2, r1
 800b0fe:	61da      	str	r2, [r3, #28]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->MACVLANTR;
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	681b      	ldr	r3, [r3, #0]
 800b104:	69db      	ldr	r3, [r3, #28]
 800b106:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b10a:	2001      	movs	r0, #1
 800b10c:	f7fe fb1c 	bl	8009748 <HAL_Delay>
    (heth->Instance)->MACVLANTR = tmpreg;
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b118:	61da      	str	r2, [r3, #28]
    
    /* Ethernet DMA default initialization ************************************/
    dmainit.DropTCPIPChecksumErrorFrame = ETH_DROPTCPIPCHECKSUMERRORFRAME_ENABLE;
 800b11a:	2300      	movs	r3, #0
 800b11c:	60bb      	str	r3, [r7, #8]
    dmainit.ReceiveStoreForward = ETH_RECEIVESTOREFORWARD_ENABLE;
 800b11e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b122:	60fb      	str	r3, [r7, #12]
    dmainit.FlushReceivedFrame = ETH_FLUSHRECEIVEDFRAME_ENABLE;
 800b124:	2300      	movs	r3, #0
 800b126:	613b      	str	r3, [r7, #16]
    dmainit.TransmitStoreForward = ETH_TRANSMITSTOREFORWARD_ENABLE;  
 800b128:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800b12c:	617b      	str	r3, [r7, #20]
    dmainit.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800b12e:	2300      	movs	r3, #0
 800b130:	61bb      	str	r3, [r7, #24]
    dmainit.ForwardErrorFrames = ETH_FORWARDERRORFRAMES_DISABLE;
 800b132:	2300      	movs	r3, #0
 800b134:	61fb      	str	r3, [r7, #28]
    dmainit.ForwardUndersizedGoodFrames = ETH_FORWARDUNDERSIZEDGOODFRAMES_DISABLE;
 800b136:	2300      	movs	r3, #0
 800b138:	623b      	str	r3, [r7, #32]
    dmainit.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800b13a:	2300      	movs	r3, #0
 800b13c:	627b      	str	r3, [r7, #36]	; 0x24
    dmainit.SecondFrameOperate = ETH_SECONDFRAMEOPERARTE_ENABLE;
 800b13e:	2304      	movs	r3, #4
 800b140:	62bb      	str	r3, [r7, #40]	; 0x28
    dmainit.AddressAlignedBeats = ETH_ADDRESSALIGNEDBEATS_ENABLE;
 800b142:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800b146:	62fb      	str	r3, [r7, #44]	; 0x2c
    dmainit.FixedBurst = ETH_FIXEDBURST_ENABLE;
 800b148:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800b14c:	633b      	str	r3, [r7, #48]	; 0x30
    dmainit.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800b14e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800b152:	637b      	str	r3, [r7, #52]	; 0x34
    dmainit.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800b154:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800b158:	63bb      	str	r3, [r7, #56]	; 0x38
    dmainit.EnhancedDescriptorFormat = ETH_DMAENHANCEDDESCRIPTOR_ENABLE;
 800b15a:	2380      	movs	r3, #128	; 0x80
 800b15c:	63fb      	str	r3, [r7, #60]	; 0x3c
    dmainit.DescriptorSkipLength = 0x0;
 800b15e:	2300      	movs	r3, #0
 800b160:	643b      	str	r3, [r7, #64]	; 0x40
    dmainit.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 800b162:	2300      	movs	r3, #0
 800b164:	647b      	str	r3, [r7, #68]	; 0x44
    
    /* Get the ETHERNET DMAOMR value */
    tmpreg = (heth->Instance)->DMAOMR;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681a      	ldr	r2, [r3, #0]
 800b16a:	f241 0318 	movw	r3, #4120	; 0x1018
 800b16e:	4413      	add	r3, r2
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Clear xx bits */
    tmpreg &= ETH_DMAOMR_CLEAR_MASK;
 800b176:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b17a:	4b3d      	ldr	r3, [pc, #244]	; (800b270 <ETH_MACDMAConfig+0x38c>)
 800b17c:	4013      	ands	r3, r2
 800b17e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    /* Set the TTC bit according to ETH TransmitThresholdControl value */
    /* Set the FEF bit according to ETH ForwardErrorFrames value */
    /* Set the FUF bit according to ETH ForwardUndersizedGoodFrames value */
    /* Set the RTC bit according to ETH ReceiveThresholdControl value */
    /* Set the OSF bit according to ETH SecondFrameOperate value */
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b182:	68ba      	ldr	r2, [r7, #8]
                         dmainit.ReceiveStoreForward |
 800b184:	68fb      	ldr	r3, [r7, #12]
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b186:	431a      	orrs	r2, r3
                         dmainit.FlushReceivedFrame |
 800b188:	693b      	ldr	r3, [r7, #16]
                         dmainit.ReceiveStoreForward |
 800b18a:	431a      	orrs	r2, r3
                         dmainit.TransmitStoreForward | 
 800b18c:	697b      	ldr	r3, [r7, #20]
                         dmainit.FlushReceivedFrame |
 800b18e:	431a      	orrs	r2, r3
                         dmainit.TransmitThresholdControl |
 800b190:	69bb      	ldr	r3, [r7, #24]
                         dmainit.TransmitStoreForward | 
 800b192:	431a      	orrs	r2, r3
                         dmainit.ForwardErrorFrames |
 800b194:	69fb      	ldr	r3, [r7, #28]
                         dmainit.TransmitThresholdControl |
 800b196:	431a      	orrs	r2, r3
                         dmainit.ForwardUndersizedGoodFrames |
 800b198:	6a3b      	ldr	r3, [r7, #32]
                         dmainit.ForwardErrorFrames |
 800b19a:	431a      	orrs	r2, r3
                         dmainit.ReceiveThresholdControl |
 800b19c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                         dmainit.ForwardUndersizedGoodFrames |
 800b19e:	431a      	orrs	r2, r3
                         dmainit.SecondFrameOperate);
 800b1a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
                         dmainit.ReceiveThresholdControl |
 800b1a2:	4313      	orrs	r3, r2
    tmpreg |= (uint32_t)(dmainit.DropTCPIPChecksumErrorFrame | 
 800b1a4:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b1a8:	4313      	orrs	r3, r2
 800b1aa:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    
    /* Write to ETHERNET DMAOMR */
    (heth->Instance)->DMAOMR = (uint32_t)tmpreg;
 800b1ae:	687b      	ldr	r3, [r7, #4]
 800b1b0:	681a      	ldr	r2, [r3, #0]
 800b1b2:	f241 0318 	movw	r3, #4120	; 0x1018
 800b1b6:	4413      	add	r3, r2
 800b1b8:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b1bc:	601a      	str	r2, [r3, #0]
    
    /* Wait until the write operation will be taken into account:
       at least four TX_CLK/RX_CLK clock cycles */
    tmpreg = (heth->Instance)->DMAOMR;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681a      	ldr	r2, [r3, #0]
 800b1c2:	f241 0318 	movw	r3, #4120	; 0x1018
 800b1c6:	4413      	add	r3, r2
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_Delay(ETH_REG_WRITE_DELAY);
 800b1ce:	2001      	movs	r0, #1
 800b1d0:	f7fe faba 	bl	8009748 <HAL_Delay>
    (heth->Instance)->DMAOMR = tmpreg;
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	681a      	ldr	r2, [r3, #0]
 800b1d8:	f241 0318 	movw	r3, #4120	; 0x1018
 800b1dc:	4413      	add	r3, r2
 800b1de:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b1e2:	601a      	str	r2, [r3, #0]
    /* Set the RPBL and 4*PBL bits according to ETH RxDMABurstLength value */
    /* Set the PBL and 4*PBL bits according to ETH TxDMABurstLength value */
    /* Set the Enhanced DMA descriptors bit according to ETH EnhancedDescriptorFormat value*/
    /* Set the DSL bit according to ETH DesciptorSkipLength value */
    /* Set the PR and DA bits according to ETH DMAArbitration value */
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b1e4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
                                          dmainit.FixedBurst |
 800b1e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b1e8:	431a      	orrs	r2, r3
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800b1ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
                                          dmainit.FixedBurst |
 800b1ec:	431a      	orrs	r2, r3
                                          dmainit.TxDMABurstLength |
 800b1ee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
                                          dmainit.RxDMABurstLength |    /* !! if 4xPBL is selected for Tx or Rx it is applied for the other */
 800b1f0:	431a      	orrs	r2, r3
                                          dmainit.EnhancedDescriptorFormat |
 800b1f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
                                          dmainit.TxDMABurstLength |
 800b1f4:	431a      	orrs	r2, r3
                                          (dmainit.DescriptorSkipLength << 2) |
 800b1f6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800b1f8:	009b      	lsls	r3, r3, #2
                                          dmainit.EnhancedDescriptorFormat |
 800b1fa:	431a      	orrs	r2, r3
                                          dmainit.DMAArbitration |
 800b1fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
                                          (dmainit.DescriptorSkipLength << 2) |
 800b1fe:	431a      	orrs	r2, r3
    (heth->Instance)->DMABMR = (uint32_t)(dmainit.AddressAlignedBeats | 
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800b208:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b20c:	601a      	str	r2, [r3, #0]
                                          ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */
     
     /* Wait until the write operation will be taken into account:
        at least four TX_CLK/RX_CLK clock cycles */
     tmpreg = (heth->Instance)->DMABMR;
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
     HAL_Delay(ETH_REG_WRITE_DELAY);
 800b21c:	2001      	movs	r0, #1
 800b21e:	f7fe fa93 	bl	8009748 <HAL_Delay>
     (heth->Instance)->DMABMR = tmpreg;
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800b22a:	f8d7 20bc 	ldr.w	r2, [r7, #188]	; 0xbc
 800b22e:	601a      	str	r2, [r3, #0]

     if((heth->Init).RxMode == ETH_RXINTERRUPT_MODE)
 800b230:	687b      	ldr	r3, [r7, #4]
 800b232:	699b      	ldr	r3, [r3, #24]
 800b234:	2b01      	cmp	r3, #1
 800b236:	d10d      	bne.n	800b254 <ETH_MACDMAConfig+0x370>
     {
       /* Enable the Ethernet Rx Interrupt */
       __HAL_ETH_DMA_ENABLE_IT((heth), ETH_DMA_IT_NIS | ETH_DMA_IT_R);
 800b238:	687b      	ldr	r3, [r7, #4]
 800b23a:	681a      	ldr	r2, [r3, #0]
 800b23c:	f241 031c 	movw	r3, #4124	; 0x101c
 800b240:	4413      	add	r3, r2
 800b242:	681b      	ldr	r3, [r3, #0]
 800b244:	687a      	ldr	r2, [r7, #4]
 800b246:	6811      	ldr	r1, [r2, #0]
 800b248:	4a0a      	ldr	r2, [pc, #40]	; (800b274 <ETH_MACDMAConfig+0x390>)
 800b24a:	431a      	orrs	r2, r3
 800b24c:	f241 031c 	movw	r3, #4124	; 0x101c
 800b250:	440b      	add	r3, r1
 800b252:	601a      	str	r2, [r3, #0]
     }

     /* Initialize MAC address in ethernet MAC */ 
     ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	695b      	ldr	r3, [r3, #20]
 800b258:	461a      	mov	r2, r3
 800b25a:	2100      	movs	r1, #0
 800b25c:	6878      	ldr	r0, [r7, #4]
 800b25e:	f000 f80b 	bl	800b278 <ETH_MACAddressConfig>
}
 800b262:	bf00      	nop
 800b264:	37c0      	adds	r7, #192	; 0xc0
 800b266:	46bd      	mov	sp, r7
 800b268:	bd80      	pop	{r7, pc}
 800b26a:	bf00      	nop
 800b26c:	ff20810f 	.word	0xff20810f
 800b270:	f8de3f23 	.word	0xf8de3f23
 800b274:	00010040 	.word	0x00010040

0800b278 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 800b278:	b480      	push	{r7}
 800b27a:	b087      	sub	sp, #28
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	60f8      	str	r0, [r7, #12]
 800b280:	60b9      	str	r1, [r7, #8]
 800b282:	607a      	str	r2, [r7, #4]
  
  /* Check the parameters */
  assert_param(IS_ETH_MAC_ADDRESS0123(MacAddr));
  
  /* Calculate the selected MAC address high register */
  tmpreg = ((uint32_t)Addr[5] << 8) | (uint32_t)Addr[4];
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	3305      	adds	r3, #5
 800b288:	781b      	ldrb	r3, [r3, #0]
 800b28a:	021b      	lsls	r3, r3, #8
 800b28c:	687a      	ldr	r2, [r7, #4]
 800b28e:	3204      	adds	r2, #4
 800b290:	7812      	ldrb	r2, [r2, #0]
 800b292:	4313      	orrs	r3, r2
 800b294:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg;
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	4b11      	ldr	r3, [pc, #68]	; (800b2e0 <ETH_MACAddressConfig+0x68>)
 800b29a:	4413      	add	r3, r2
 800b29c:	461a      	mov	r2, r3
 800b29e:	697b      	ldr	r3, [r7, #20]
 800b2a0:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg = ((uint32_t)Addr[3] << 24) | ((uint32_t)Addr[2] << 16) | ((uint32_t)Addr[1] << 8) | Addr[0];
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	3303      	adds	r3, #3
 800b2a6:	781b      	ldrb	r3, [r3, #0]
 800b2a8:	061a      	lsls	r2, r3, #24
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	3302      	adds	r3, #2
 800b2ae:	781b      	ldrb	r3, [r3, #0]
 800b2b0:	041b      	lsls	r3, r3, #16
 800b2b2:	431a      	orrs	r2, r3
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	3301      	adds	r3, #1
 800b2b8:	781b      	ldrb	r3, [r3, #0]
 800b2ba:	021b      	lsls	r3, r3, #8
 800b2bc:	4313      	orrs	r3, r2
 800b2be:	687a      	ldr	r2, [r7, #4]
 800b2c0:	7812      	ldrb	r2, [r2, #0]
 800b2c2:	4313      	orrs	r3, r2
 800b2c4:	617b      	str	r3, [r7, #20]
  
  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg;
 800b2c6:	68ba      	ldr	r2, [r7, #8]
 800b2c8:	4b06      	ldr	r3, [pc, #24]	; (800b2e4 <ETH_MACAddressConfig+0x6c>)
 800b2ca:	4413      	add	r3, r2
 800b2cc:	461a      	mov	r2, r3
 800b2ce:	697b      	ldr	r3, [r7, #20]
 800b2d0:	6013      	str	r3, [r2, #0]
}
 800b2d2:	bf00      	nop
 800b2d4:	371c      	adds	r7, #28
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	40028040 	.word	0x40028040
 800b2e4:	40028044 	.word	0x40028044

0800b2e8 <ETH_MACTransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionEnable(ETH_HandleTypeDef *heth)
{ 
 800b2e8:	b580      	push	{r7, lr}
 800b2ea:	b084      	sub	sp, #16
 800b2ec:	af00      	add	r7, sp, #0
 800b2ee:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800b2f0:	2300      	movs	r3, #0
 800b2f2:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC transmission */
  (heth->Instance)->MACCR |= ETH_MACCR_TE;
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	681b      	ldr	r3, [r3, #0]
 800b2f8:	681a      	ldr	r2, [r3, #0]
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	681b      	ldr	r3, [r3, #0]
 800b2fe:	f042 0208 	orr.w	r2, r2, #8
 800b302:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	681b      	ldr	r3, [r3, #0]
 800b308:	681b      	ldr	r3, [r3, #0]
 800b30a:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b30c:	2001      	movs	r0, #1
 800b30e:	f7fe fa1b 	bl	8009748 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	68fa      	ldr	r2, [r7, #12]
 800b318:	601a      	str	r2, [r3, #0]
}
 800b31a:	bf00      	nop
 800b31c:	3710      	adds	r7, #16
 800b31e:	46bd      	mov	sp, r7
 800b320:	bd80      	pop	{r7, pc}

0800b322 <ETH_MACTransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module  
  * @retval None
  */
static void ETH_MACTransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800b322:	b580      	push	{r7, lr}
 800b324:	b084      	sub	sp, #16
 800b326:	af00      	add	r7, sp, #0
 800b328:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800b32a:	2300      	movs	r3, #0
 800b32c:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC transmission */
  (heth->Instance)->MACCR &= ~ETH_MACCR_TE;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	681b      	ldr	r3, [r3, #0]
 800b332:	681a      	ldr	r2, [r3, #0]
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	f022 0208 	bic.w	r2, r2, #8
 800b33c:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	681b      	ldr	r3, [r3, #0]
 800b344:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b346:	2001      	movs	r0, #1
 800b348:	f7fe f9fe 	bl	8009748 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	68fa      	ldr	r2, [r7, #12]
 800b352:	601a      	str	r2, [r3, #0]
}
 800b354:	bf00      	nop
 800b356:	3710      	adds	r7, #16
 800b358:	46bd      	mov	sp, r7
 800b35a:	bd80      	pop	{r7, pc}

0800b35c <ETH_MACReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionEnable(ETH_HandleTypeDef *heth)
{ 
 800b35c:	b580      	push	{r7, lr}
 800b35e:	b084      	sub	sp, #16
 800b360:	af00      	add	r7, sp, #0
 800b362:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800b364:	2300      	movs	r3, #0
 800b366:	60fb      	str	r3, [r7, #12]
  
  /* Enable the MAC reception */
  (heth->Instance)->MACCR |= ETH_MACCR_RE;
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	687b      	ldr	r3, [r7, #4]
 800b370:	681b      	ldr	r3, [r3, #0]
 800b372:	f042 0204 	orr.w	r2, r2, #4
 800b376:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	681b      	ldr	r3, [r3, #0]
 800b37e:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b380:	2001      	movs	r0, #1
 800b382:	f7fe f9e1 	bl	8009748 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	681b      	ldr	r3, [r3, #0]
 800b38a:	68fa      	ldr	r2, [r7, #12]
 800b38c:	601a      	str	r2, [r3, #0]
}
 800b38e:	bf00      	nop
 800b390:	3710      	adds	r7, #16
 800b392:	46bd      	mov	sp, r7
 800b394:	bd80      	pop	{r7, pc}

0800b396 <ETH_MACReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_MACReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800b396:	b580      	push	{r7, lr}
 800b398:	b084      	sub	sp, #16
 800b39a:	af00      	add	r7, sp, #0
 800b39c:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800b39e:	2300      	movs	r3, #0
 800b3a0:	60fb      	str	r3, [r7, #12]
  
  /* Disable the MAC reception */
  (heth->Instance)->MACCR &= ~ETH_MACCR_RE; 
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	681a      	ldr	r2, [r3, #0]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f022 0204 	bic.w	r2, r2, #4
 800b3b0:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->MACCR;
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b3ba:	2001      	movs	r0, #1
 800b3bc:	f7fe f9c4 	bl	8009748 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	68fa      	ldr	r2, [r7, #12]
 800b3c6:	601a      	str	r2, [r3, #0]
}
 800b3c8:	bf00      	nop
 800b3ca:	3710      	adds	r7, #16
 800b3cc:	46bd      	mov	sp, r7
 800b3ce:	bd80      	pop	{r7, pc}

0800b3d0 <ETH_DMATransmissionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionEnable(ETH_HandleTypeDef *heth)
{
 800b3d0:	b480      	push	{r7}
 800b3d2:	b083      	sub	sp, #12
 800b3d4:	af00      	add	r7, sp, #0
 800b3d6:	6078      	str	r0, [r7, #4]
  /* Enable the DMA transmission */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_ST;  
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	681a      	ldr	r2, [r3, #0]
 800b3dc:	f241 0318 	movw	r3, #4120	; 0x1018
 800b3e0:	4413      	add	r3, r2
 800b3e2:	681b      	ldr	r3, [r3, #0]
 800b3e4:	687a      	ldr	r2, [r7, #4]
 800b3e6:	6811      	ldr	r1, [r2, #0]
 800b3e8:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800b3ec:	f241 0318 	movw	r3, #4120	; 0x1018
 800b3f0:	440b      	add	r3, r1
 800b3f2:	601a      	str	r2, [r3, #0]
}
 800b3f4:	bf00      	nop
 800b3f6:	370c      	adds	r7, #12
 800b3f8:	46bd      	mov	sp, r7
 800b3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fe:	4770      	bx	lr

0800b400 <ETH_DMATransmissionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module   
  * @retval None
  */
static void ETH_DMATransmissionDisable(ETH_HandleTypeDef *heth)
{ 
 800b400:	b480      	push	{r7}
 800b402:	b083      	sub	sp, #12
 800b404:	af00      	add	r7, sp, #0
 800b406:	6078      	str	r0, [r7, #4]
  /* Disable the DMA transmission */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_ST;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	681a      	ldr	r2, [r3, #0]
 800b40c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b410:	4413      	add	r3, r2
 800b412:	681b      	ldr	r3, [r3, #0]
 800b414:	687a      	ldr	r2, [r7, #4]
 800b416:	6811      	ldr	r1, [r2, #0]
 800b418:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800b41c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b420:	440b      	add	r3, r1
 800b422:	601a      	str	r2, [r3, #0]
}
 800b424:	bf00      	nop
 800b426:	370c      	adds	r7, #12
 800b428:	46bd      	mov	sp, r7
 800b42a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b42e:	4770      	bx	lr

0800b430 <ETH_DMAReceptionEnable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionEnable(ETH_HandleTypeDef *heth)
{  
 800b430:	b480      	push	{r7}
 800b432:	b083      	sub	sp, #12
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  /* Enable the DMA reception */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_SR;  
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	681a      	ldr	r2, [r3, #0]
 800b43c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b440:	4413      	add	r3, r2
 800b442:	681b      	ldr	r3, [r3, #0]
 800b444:	687a      	ldr	r2, [r7, #4]
 800b446:	6811      	ldr	r1, [r2, #0]
 800b448:	f043 0202 	orr.w	r2, r3, #2
 800b44c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b450:	440b      	add	r3, r1
 800b452:	601a      	str	r2, [r3, #0]
}
 800b454:	bf00      	nop
 800b456:	370c      	adds	r7, #12
 800b458:	46bd      	mov	sp, r7
 800b45a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b45e:	4770      	bx	lr

0800b460 <ETH_DMAReceptionDisable>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module 
  * @retval None
  */
static void ETH_DMAReceptionDisable(ETH_HandleTypeDef *heth)
{ 
 800b460:	b480      	push	{r7}
 800b462:	b083      	sub	sp, #12
 800b464:	af00      	add	r7, sp, #0
 800b466:	6078      	str	r0, [r7, #4]
  /* Disable the DMA reception */
  (heth->Instance)->DMAOMR &= ~ETH_DMAOMR_SR;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681a      	ldr	r2, [r3, #0]
 800b46c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b470:	4413      	add	r3, r2
 800b472:	681b      	ldr	r3, [r3, #0]
 800b474:	687a      	ldr	r2, [r7, #4]
 800b476:	6811      	ldr	r1, [r2, #0]
 800b478:	f023 0202 	bic.w	r2, r3, #2
 800b47c:	f241 0318 	movw	r3, #4120	; 0x1018
 800b480:	440b      	add	r3, r1
 800b482:	601a      	str	r2, [r3, #0]
}
 800b484:	bf00      	nop
 800b486:	370c      	adds	r7, #12
 800b488:	46bd      	mov	sp, r7
 800b48a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48e:	4770      	bx	lr

0800b490 <ETH_FlushTransmitFIFO>:
  * @param  heth pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_FlushTransmitFIFO(ETH_HandleTypeDef *heth)
{
 800b490:	b580      	push	{r7, lr}
 800b492:	b084      	sub	sp, #16
 800b494:	af00      	add	r7, sp, #0
 800b496:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg = 0;
 800b498:	2300      	movs	r3, #0
 800b49a:	60fb      	str	r3, [r7, #12]
  
  /* Set the Flush Transmit FIFO bit */
  (heth->Instance)->DMAOMR |= ETH_DMAOMR_FTF;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	681a      	ldr	r2, [r3, #0]
 800b4a0:	f241 0318 	movw	r3, #4120	; 0x1018
 800b4a4:	4413      	add	r3, r2
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	687a      	ldr	r2, [r7, #4]
 800b4aa:	6811      	ldr	r1, [r2, #0]
 800b4ac:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800b4b0:	f241 0318 	movw	r3, #4120	; 0x1018
 800b4b4:	440b      	add	r3, r1
 800b4b6:	601a      	str	r2, [r3, #0]
  
  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg = (heth->Instance)->DMAOMR;
 800b4b8:	687b      	ldr	r3, [r7, #4]
 800b4ba:	681a      	ldr	r2, [r3, #0]
 800b4bc:	f241 0318 	movw	r3, #4120	; 0x1018
 800b4c0:	4413      	add	r3, r2
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800b4c6:	2001      	movs	r0, #1
 800b4c8:	f7fe f93e 	bl	8009748 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	6819      	ldr	r1, [r3, #0]
 800b4d0:	68fa      	ldr	r2, [r7, #12]
 800b4d2:	f241 0318 	movw	r3, #4120	; 0x1018
 800b4d6:	440b      	add	r3, r1
 800b4d8:	601a      	str	r2, [r3, #0]
}
 800b4da:	bf00      	nop
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}
	...

0800b4e4 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 800b4e4:	b480      	push	{r7}
 800b4e6:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 800b4e8:	4b05      	ldr	r3, [pc, #20]	; (800b500 <HAL_FLASH_Lock+0x1c>)
 800b4ea:	691b      	ldr	r3, [r3, #16]
 800b4ec:	4a04      	ldr	r2, [pc, #16]	; (800b500 <HAL_FLASH_Lock+0x1c>)
 800b4ee:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800b4f2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 800b4f4:	2300      	movs	r3, #0
}
 800b4f6:	4618      	mov	r0, r3
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr
 800b500:	40023c00 	.word	0x40023c00

0800b504 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800b504:	b480      	push	{r7}
 800b506:	b089      	sub	sp, #36	; 0x24
 800b508:	af00      	add	r7, sp, #0
 800b50a:	6078      	str	r0, [r7, #4]
 800b50c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 800b50e:	2300      	movs	r3, #0
 800b510:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800b512:	2300      	movs	r3, #0
 800b514:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800b516:	2300      	movs	r3, #0
 800b518:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 800b51a:	2300      	movs	r3, #0
 800b51c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 800b51e:	2300      	movs	r3, #0
 800b520:	61fb      	str	r3, [r7, #28]
 800b522:	e175      	b.n	800b810 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800b524:	2201      	movs	r2, #1
 800b526:	69fb      	ldr	r3, [r7, #28]
 800b528:	fa02 f303 	lsl.w	r3, r2, r3
 800b52c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800b52e:	683b      	ldr	r3, [r7, #0]
 800b530:	681b      	ldr	r3, [r3, #0]
 800b532:	697a      	ldr	r2, [r7, #20]
 800b534:	4013      	ands	r3, r2
 800b536:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800b538:	693a      	ldr	r2, [r7, #16]
 800b53a:	697b      	ldr	r3, [r7, #20]
 800b53c:	429a      	cmp	r2, r3
 800b53e:	f040 8164 	bne.w	800b80a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b542:	683b      	ldr	r3, [r7, #0]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	2b01      	cmp	r3, #1
 800b548:	d00b      	beq.n	800b562 <HAL_GPIO_Init+0x5e>
 800b54a:	683b      	ldr	r3, [r7, #0]
 800b54c:	685b      	ldr	r3, [r3, #4]
 800b54e:	2b02      	cmp	r3, #2
 800b550:	d007      	beq.n	800b562 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b552:	683b      	ldr	r3, [r7, #0]
 800b554:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800b556:	2b11      	cmp	r3, #17
 800b558:	d003      	beq.n	800b562 <HAL_GPIO_Init+0x5e>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b55a:	683b      	ldr	r3, [r7, #0]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	2b12      	cmp	r3, #18
 800b560:	d130      	bne.n	800b5c4 <HAL_GPIO_Init+0xc0>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	689b      	ldr	r3, [r3, #8]
 800b566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 800b568:	69fb      	ldr	r3, [r7, #28]
 800b56a:	005b      	lsls	r3, r3, #1
 800b56c:	2203      	movs	r2, #3
 800b56e:	fa02 f303 	lsl.w	r3, r2, r3
 800b572:	43db      	mvns	r3, r3
 800b574:	69ba      	ldr	r2, [r7, #24]
 800b576:	4013      	ands	r3, r2
 800b578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	68da      	ldr	r2, [r3, #12]
 800b57e:	69fb      	ldr	r3, [r7, #28]
 800b580:	005b      	lsls	r3, r3, #1
 800b582:	fa02 f303 	lsl.w	r3, r2, r3
 800b586:	69ba      	ldr	r2, [r7, #24]
 800b588:	4313      	orrs	r3, r2
 800b58a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	69ba      	ldr	r2, [r7, #24]
 800b590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	685b      	ldr	r3, [r3, #4]
 800b596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800b598:	2201      	movs	r2, #1
 800b59a:	69fb      	ldr	r3, [r7, #28]
 800b59c:	fa02 f303 	lsl.w	r3, r2, r3
 800b5a0:	43db      	mvns	r3, r3
 800b5a2:	69ba      	ldr	r2, [r7, #24]
 800b5a4:	4013      	ands	r3, r2
 800b5a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 800b5a8:	683b      	ldr	r3, [r7, #0]
 800b5aa:	685b      	ldr	r3, [r3, #4]
 800b5ac:	091b      	lsrs	r3, r3, #4
 800b5ae:	f003 0201 	and.w	r2, r3, #1
 800b5b2:	69fb      	ldr	r3, [r7, #28]
 800b5b4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5b8:	69ba      	ldr	r2, [r7, #24]
 800b5ba:	4313      	orrs	r3, r2
 800b5bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	69ba      	ldr	r2, [r7, #24]
 800b5c2:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	68db      	ldr	r3, [r3, #12]
 800b5c8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 800b5ca:	69fb      	ldr	r3, [r7, #28]
 800b5cc:	005b      	lsls	r3, r3, #1
 800b5ce:	2203      	movs	r2, #3
 800b5d0:	fa02 f303 	lsl.w	r3, r2, r3
 800b5d4:	43db      	mvns	r3, r3
 800b5d6:	69ba      	ldr	r2, [r7, #24]
 800b5d8:	4013      	ands	r3, r2
 800b5da:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2));
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	689a      	ldr	r2, [r3, #8]
 800b5e0:	69fb      	ldr	r3, [r7, #28]
 800b5e2:	005b      	lsls	r3, r3, #1
 800b5e4:	fa02 f303 	lsl.w	r3, r2, r3
 800b5e8:	69ba      	ldr	r2, [r7, #24]
 800b5ea:	4313      	orrs	r3, r2
 800b5ec:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800b5ee:	687b      	ldr	r3, [r7, #4]
 800b5f0:	69ba      	ldr	r2, [r7, #24]
 800b5f2:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	685b      	ldr	r3, [r3, #4]
 800b5f8:	2b02      	cmp	r3, #2
 800b5fa:	d003      	beq.n	800b604 <HAL_GPIO_Init+0x100>
 800b5fc:	683b      	ldr	r3, [r7, #0]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	2b12      	cmp	r3, #18
 800b602:	d123      	bne.n	800b64c <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800b604:	69fb      	ldr	r3, [r7, #28]
 800b606:	08da      	lsrs	r2, r3, #3
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	3208      	adds	r2, #8
 800b60c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b610:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800b612:	69fb      	ldr	r3, [r7, #28]
 800b614:	f003 0307 	and.w	r3, r3, #7
 800b618:	009b      	lsls	r3, r3, #2
 800b61a:	220f      	movs	r2, #15
 800b61c:	fa02 f303 	lsl.w	r3, r2, r3
 800b620:	43db      	mvns	r3, r3
 800b622:	69ba      	ldr	r2, [r7, #24]
 800b624:	4013      	ands	r3, r2
 800b626:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 800b628:	683b      	ldr	r3, [r7, #0]
 800b62a:	691a      	ldr	r2, [r3, #16]
 800b62c:	69fb      	ldr	r3, [r7, #28]
 800b62e:	f003 0307 	and.w	r3, r3, #7
 800b632:	009b      	lsls	r3, r3, #2
 800b634:	fa02 f303 	lsl.w	r3, r2, r3
 800b638:	69ba      	ldr	r2, [r7, #24]
 800b63a:	4313      	orrs	r3, r2
 800b63c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 800b63e:	69fb      	ldr	r3, [r7, #28]
 800b640:	08da      	lsrs	r2, r3, #3
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	3208      	adds	r2, #8
 800b646:	69b9      	ldr	r1, [r7, #24]
 800b648:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800b652:	69fb      	ldr	r3, [r7, #28]
 800b654:	005b      	lsls	r3, r3, #1
 800b656:	2203      	movs	r2, #3
 800b658:	fa02 f303 	lsl.w	r3, r2, r3
 800b65c:	43db      	mvns	r3, r3
 800b65e:	69ba      	ldr	r2, [r7, #24]
 800b660:	4013      	ands	r3, r2
 800b662:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	685b      	ldr	r3, [r3, #4]
 800b668:	f003 0203 	and.w	r2, r3, #3
 800b66c:	69fb      	ldr	r3, [r7, #28]
 800b66e:	005b      	lsls	r3, r3, #1
 800b670:	fa02 f303 	lsl.w	r3, r2, r3
 800b674:	69ba      	ldr	r2, [r7, #24]
 800b676:	4313      	orrs	r3, r2
 800b678:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	69ba      	ldr	r2, [r7, #24]
 800b67e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800b680:	683b      	ldr	r3, [r7, #0]
 800b682:	685b      	ldr	r3, [r3, #4]
 800b684:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800b688:	2b00      	cmp	r3, #0
 800b68a:	f000 80be 	beq.w	800b80a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800b68e:	4b65      	ldr	r3, [pc, #404]	; (800b824 <HAL_GPIO_Init+0x320>)
 800b690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b692:	4a64      	ldr	r2, [pc, #400]	; (800b824 <HAL_GPIO_Init+0x320>)
 800b694:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800b698:	6453      	str	r3, [r2, #68]	; 0x44
 800b69a:	4b62      	ldr	r3, [pc, #392]	; (800b824 <HAL_GPIO_Init+0x320>)
 800b69c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800b69e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6a2:	60fb      	str	r3, [r7, #12]
 800b6a4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 800b6a6:	4a60      	ldr	r2, [pc, #384]	; (800b828 <HAL_GPIO_Init+0x324>)
 800b6a8:	69fb      	ldr	r3, [r7, #28]
 800b6aa:	089b      	lsrs	r3, r3, #2
 800b6ac:	3302      	adds	r3, #2
 800b6ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b6b2:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800b6b4:	69fb      	ldr	r3, [r7, #28]
 800b6b6:	f003 0303 	and.w	r3, r3, #3
 800b6ba:	009b      	lsls	r3, r3, #2
 800b6bc:	220f      	movs	r2, #15
 800b6be:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c2:	43db      	mvns	r3, r3
 800b6c4:	69ba      	ldr	r2, [r7, #24]
 800b6c6:	4013      	ands	r3, r2
 800b6c8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	4a57      	ldr	r2, [pc, #348]	; (800b82c <HAL_GPIO_Init+0x328>)
 800b6ce:	4293      	cmp	r3, r2
 800b6d0:	d037      	beq.n	800b742 <HAL_GPIO_Init+0x23e>
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	4a56      	ldr	r2, [pc, #344]	; (800b830 <HAL_GPIO_Init+0x32c>)
 800b6d6:	4293      	cmp	r3, r2
 800b6d8:	d031      	beq.n	800b73e <HAL_GPIO_Init+0x23a>
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	4a55      	ldr	r2, [pc, #340]	; (800b834 <HAL_GPIO_Init+0x330>)
 800b6de:	4293      	cmp	r3, r2
 800b6e0:	d02b      	beq.n	800b73a <HAL_GPIO_Init+0x236>
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	4a54      	ldr	r2, [pc, #336]	; (800b838 <HAL_GPIO_Init+0x334>)
 800b6e6:	4293      	cmp	r3, r2
 800b6e8:	d025      	beq.n	800b736 <HAL_GPIO_Init+0x232>
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	4a53      	ldr	r2, [pc, #332]	; (800b83c <HAL_GPIO_Init+0x338>)
 800b6ee:	4293      	cmp	r3, r2
 800b6f0:	d01f      	beq.n	800b732 <HAL_GPIO_Init+0x22e>
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	4a52      	ldr	r2, [pc, #328]	; (800b840 <HAL_GPIO_Init+0x33c>)
 800b6f6:	4293      	cmp	r3, r2
 800b6f8:	d019      	beq.n	800b72e <HAL_GPIO_Init+0x22a>
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	4a51      	ldr	r2, [pc, #324]	; (800b844 <HAL_GPIO_Init+0x340>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d013      	beq.n	800b72a <HAL_GPIO_Init+0x226>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	4a50      	ldr	r2, [pc, #320]	; (800b848 <HAL_GPIO_Init+0x344>)
 800b706:	4293      	cmp	r3, r2
 800b708:	d00d      	beq.n	800b726 <HAL_GPIO_Init+0x222>
 800b70a:	687b      	ldr	r3, [r7, #4]
 800b70c:	4a4f      	ldr	r2, [pc, #316]	; (800b84c <HAL_GPIO_Init+0x348>)
 800b70e:	4293      	cmp	r3, r2
 800b710:	d007      	beq.n	800b722 <HAL_GPIO_Init+0x21e>
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	4a4e      	ldr	r2, [pc, #312]	; (800b850 <HAL_GPIO_Init+0x34c>)
 800b716:	4293      	cmp	r3, r2
 800b718:	d101      	bne.n	800b71e <HAL_GPIO_Init+0x21a>
 800b71a:	2309      	movs	r3, #9
 800b71c:	e012      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b71e:	230a      	movs	r3, #10
 800b720:	e010      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b722:	2308      	movs	r3, #8
 800b724:	e00e      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b726:	2307      	movs	r3, #7
 800b728:	e00c      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b72a:	2306      	movs	r3, #6
 800b72c:	e00a      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b72e:	2305      	movs	r3, #5
 800b730:	e008      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b732:	2304      	movs	r3, #4
 800b734:	e006      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b736:	2303      	movs	r3, #3
 800b738:	e004      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b73a:	2302      	movs	r3, #2
 800b73c:	e002      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b73e:	2301      	movs	r3, #1
 800b740:	e000      	b.n	800b744 <HAL_GPIO_Init+0x240>
 800b742:	2300      	movs	r3, #0
 800b744:	69fa      	ldr	r2, [r7, #28]
 800b746:	f002 0203 	and.w	r2, r2, #3
 800b74a:	0092      	lsls	r2, r2, #2
 800b74c:	4093      	lsls	r3, r2
 800b74e:	69ba      	ldr	r2, [r7, #24]
 800b750:	4313      	orrs	r3, r2
 800b752:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800b754:	4934      	ldr	r1, [pc, #208]	; (800b828 <HAL_GPIO_Init+0x324>)
 800b756:	69fb      	ldr	r3, [r7, #28]
 800b758:	089b      	lsrs	r3, r3, #2
 800b75a:	3302      	adds	r3, #2
 800b75c:	69ba      	ldr	r2, [r7, #24]
 800b75e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800b762:	4b3c      	ldr	r3, [pc, #240]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b768:	693b      	ldr	r3, [r7, #16]
 800b76a:	43db      	mvns	r3, r3
 800b76c:	69ba      	ldr	r2, [r7, #24]
 800b76e:	4013      	ands	r3, r2
 800b770:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800b772:	683b      	ldr	r3, [r7, #0]
 800b774:	685b      	ldr	r3, [r3, #4]
 800b776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	d003      	beq.n	800b786 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800b77e:	69ba      	ldr	r2, [r7, #24]
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	4313      	orrs	r3, r2
 800b784:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800b786:	4a33      	ldr	r2, [pc, #204]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b788:	69bb      	ldr	r3, [r7, #24]
 800b78a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800b78c:	4b31      	ldr	r3, [pc, #196]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b78e:	685b      	ldr	r3, [r3, #4]
 800b790:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b792:	693b      	ldr	r3, [r7, #16]
 800b794:	43db      	mvns	r3, r3
 800b796:	69ba      	ldr	r2, [r7, #24]
 800b798:	4013      	ands	r3, r2
 800b79a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	685b      	ldr	r3, [r3, #4]
 800b7a0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d003      	beq.n	800b7b0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800b7a8:	69ba      	ldr	r2, [r7, #24]
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	4313      	orrs	r3, r2
 800b7ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800b7b0:	4a28      	ldr	r2, [pc, #160]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b7b2:	69bb      	ldr	r3, [r7, #24]
 800b7b4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800b7b6:	4b27      	ldr	r3, [pc, #156]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b7b8:	689b      	ldr	r3, [r3, #8]
 800b7ba:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b7bc:	693b      	ldr	r3, [r7, #16]
 800b7be:	43db      	mvns	r3, r3
 800b7c0:	69ba      	ldr	r2, [r7, #24]
 800b7c2:	4013      	ands	r3, r2
 800b7c4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800b7ce:	2b00      	cmp	r3, #0
 800b7d0:	d003      	beq.n	800b7da <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800b7d2:	69ba      	ldr	r2, [r7, #24]
 800b7d4:	693b      	ldr	r3, [r7, #16]
 800b7d6:	4313      	orrs	r3, r2
 800b7d8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800b7da:	4a1e      	ldr	r2, [pc, #120]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b7dc:	69bb      	ldr	r3, [r7, #24]
 800b7de:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800b7e0:	4b1c      	ldr	r3, [pc, #112]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b7e2:	68db      	ldr	r3, [r3, #12]
 800b7e4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800b7e6:	693b      	ldr	r3, [r7, #16]
 800b7e8:	43db      	mvns	r3, r3
 800b7ea:	69ba      	ldr	r2, [r7, #24]
 800b7ec:	4013      	ands	r3, r2
 800b7ee:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	685b      	ldr	r3, [r3, #4]
 800b7f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d003      	beq.n	800b804 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800b7fc:	69ba      	ldr	r2, [r7, #24]
 800b7fe:	693b      	ldr	r3, [r7, #16]
 800b800:	4313      	orrs	r3, r2
 800b802:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800b804:	4a13      	ldr	r2, [pc, #76]	; (800b854 <HAL_GPIO_Init+0x350>)
 800b806:	69bb      	ldr	r3, [r7, #24]
 800b808:	60d3      	str	r3, [r2, #12]
  for(position = 0; position < GPIO_NUMBER; position++)
 800b80a:	69fb      	ldr	r3, [r7, #28]
 800b80c:	3301      	adds	r3, #1
 800b80e:	61fb      	str	r3, [r7, #28]
 800b810:	69fb      	ldr	r3, [r7, #28]
 800b812:	2b0f      	cmp	r3, #15
 800b814:	f67f ae86 	bls.w	800b524 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 800b818:	bf00      	nop
 800b81a:	3724      	adds	r7, #36	; 0x24
 800b81c:	46bd      	mov	sp, r7
 800b81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b822:	4770      	bx	lr
 800b824:	40023800 	.word	0x40023800
 800b828:	40013800 	.word	0x40013800
 800b82c:	40020000 	.word	0x40020000
 800b830:	40020400 	.word	0x40020400
 800b834:	40020800 	.word	0x40020800
 800b838:	40020c00 	.word	0x40020c00
 800b83c:	40021000 	.word	0x40021000
 800b840:	40021400 	.word	0x40021400
 800b844:	40021800 	.word	0x40021800
 800b848:	40021c00 	.word	0x40021c00
 800b84c:	40022000 	.word	0x40022000
 800b850:	40022400 	.word	0x40022400
 800b854:	40013c00 	.word	0x40013c00

0800b858 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800b858:	b480      	push	{r7}
 800b85a:	b083      	sub	sp, #12
 800b85c:	af00      	add	r7, sp, #0
 800b85e:	6078      	str	r0, [r7, #4]
 800b860:	460b      	mov	r3, r1
 800b862:	807b      	strh	r3, [r7, #2]
 800b864:	4613      	mov	r3, r2
 800b866:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800b868:	787b      	ldrb	r3, [r7, #1]
 800b86a:	2b00      	cmp	r3, #0
 800b86c:	d003      	beq.n	800b876 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800b86e:	887a      	ldrh	r2, [r7, #2]
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 800b874:	e003      	b.n	800b87e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 800b876:	887b      	ldrh	r3, [r7, #2]
 800b878:	041a      	lsls	r2, r3, #16
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	619a      	str	r2, [r3, #24]
}
 800b87e:	bf00      	nop
 800b880:	370c      	adds	r7, #12
 800b882:	46bd      	mov	sp, r7
 800b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b888:	4770      	bx	lr

0800b88a <HAL_GPIO_TogglePin>:
  * @param  GPIOx Where x can be (A..I) to select the GPIO peripheral.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800b88a:	b480      	push	{r7}
 800b88c:	b083      	sub	sp, #12
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	460b      	mov	r3, r1
 800b894:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0X00u)
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	695a      	ldr	r2, [r3, #20]
 800b89a:	887b      	ldrh	r3, [r7, #2]
 800b89c:	4013      	ands	r3, r2
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d004      	beq.n	800b8ac <HAL_GPIO_TogglePin+0x22>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800b8a2:	887b      	ldrh	r3, [r7, #2]
 800b8a4:	041a      	lsls	r2, r3, #16
 800b8a6:	687b      	ldr	r3, [r7, #4]
 800b8a8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 800b8aa:	e002      	b.n	800b8b2 <HAL_GPIO_TogglePin+0x28>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800b8ac:	887a      	ldrh	r2, [r7, #2]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	619a      	str	r2, [r3, #24]
}
 800b8b2:	bf00      	nop
 800b8b4:	370c      	adds	r7, #12
 800b8b6:	46bd      	mov	sp, r7
 800b8b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8bc:	4770      	bx	lr

0800b8be <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800b8be:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b8c0:	b08f      	sub	sp, #60	; 0x3c
 800b8c2:	af0a      	add	r7, sp, #40	; 0x28
 800b8c4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d101      	bne.n	800b8d0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800b8cc:	2301      	movs	r3, #1
 800b8ce:	e116      	b.n	800bafe <HAL_PCD_Init+0x240>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	681b      	ldr	r3, [r3, #0]
 800b8d4:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 800b8dc:	b2db      	uxtb	r3, r3
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d106      	bne.n	800b8f0 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	2200      	movs	r2, #0
 800b8e6:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800b8ea:	6878      	ldr	r0, [r7, #4]
 800b8ec:	f7fd fd46 	bl	800937c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	2203      	movs	r2, #3
 800b8f4:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800b8f8:	68bb      	ldr	r3, [r7, #8]
 800b8fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b8fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b900:	2b00      	cmp	r3, #0
 800b902:	d102      	bne.n	800b90a <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	2200      	movs	r2, #0
 800b908:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	4618      	mov	r0, r3
 800b910:	f002 ff1e 	bl	800e750 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	603b      	str	r3, [r7, #0]
 800b91a:	687e      	ldr	r6, [r7, #4]
 800b91c:	466d      	mov	r5, sp
 800b91e:	f106 0410 	add.w	r4, r6, #16
 800b922:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b924:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b926:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800b928:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800b92a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800b92e:	e885 0003 	stmia.w	r5, {r0, r1}
 800b932:	1d33      	adds	r3, r6, #4
 800b934:	cb0e      	ldmia	r3, {r1, r2, r3}
 800b936:	6838      	ldr	r0, [r7, #0]
 800b938:	f002 feb2 	bl	800e6a0 <USB_CoreInit>
 800b93c:	4603      	mov	r3, r0
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d005      	beq.n	800b94e <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800b942:	687b      	ldr	r3, [r7, #4]
 800b944:	2202      	movs	r2, #2
 800b946:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800b94a:	2301      	movs	r3, #1
 800b94c:	e0d7      	b.n	800bafe <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	2100      	movs	r1, #0
 800b954:	4618      	mov	r0, r3
 800b956:	f002 ff0c 	bl	800e772 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b95a:	2300      	movs	r3, #0
 800b95c:	73fb      	strb	r3, [r7, #15]
 800b95e:	e04a      	b.n	800b9f6 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800b960:	7bfa      	ldrb	r2, [r7, #15]
 800b962:	6879      	ldr	r1, [r7, #4]
 800b964:	4613      	mov	r3, r2
 800b966:	00db      	lsls	r3, r3, #3
 800b968:	1a9b      	subs	r3, r3, r2
 800b96a:	009b      	lsls	r3, r3, #2
 800b96c:	440b      	add	r3, r1
 800b96e:	333d      	adds	r3, #61	; 0x3d
 800b970:	2201      	movs	r2, #1
 800b972:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800b974:	7bfa      	ldrb	r2, [r7, #15]
 800b976:	6879      	ldr	r1, [r7, #4]
 800b978:	4613      	mov	r3, r2
 800b97a:	00db      	lsls	r3, r3, #3
 800b97c:	1a9b      	subs	r3, r3, r2
 800b97e:	009b      	lsls	r3, r3, #2
 800b980:	440b      	add	r3, r1
 800b982:	333c      	adds	r3, #60	; 0x3c
 800b984:	7bfa      	ldrb	r2, [r7, #15]
 800b986:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800b988:	7bfa      	ldrb	r2, [r7, #15]
 800b98a:	7bfb      	ldrb	r3, [r7, #15]
 800b98c:	b298      	uxth	r0, r3
 800b98e:	6879      	ldr	r1, [r7, #4]
 800b990:	4613      	mov	r3, r2
 800b992:	00db      	lsls	r3, r3, #3
 800b994:	1a9b      	subs	r3, r3, r2
 800b996:	009b      	lsls	r3, r3, #2
 800b998:	440b      	add	r3, r1
 800b99a:	3342      	adds	r3, #66	; 0x42
 800b99c:	4602      	mov	r2, r0
 800b99e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800b9a0:	7bfa      	ldrb	r2, [r7, #15]
 800b9a2:	6879      	ldr	r1, [r7, #4]
 800b9a4:	4613      	mov	r3, r2
 800b9a6:	00db      	lsls	r3, r3, #3
 800b9a8:	1a9b      	subs	r3, r3, r2
 800b9aa:	009b      	lsls	r3, r3, #2
 800b9ac:	440b      	add	r3, r1
 800b9ae:	333f      	adds	r3, #63	; 0x3f
 800b9b0:	2200      	movs	r2, #0
 800b9b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800b9b4:	7bfa      	ldrb	r2, [r7, #15]
 800b9b6:	6879      	ldr	r1, [r7, #4]
 800b9b8:	4613      	mov	r3, r2
 800b9ba:	00db      	lsls	r3, r3, #3
 800b9bc:	1a9b      	subs	r3, r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	440b      	add	r3, r1
 800b9c2:	3344      	adds	r3, #68	; 0x44
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800b9c8:	7bfa      	ldrb	r2, [r7, #15]
 800b9ca:	6879      	ldr	r1, [r7, #4]
 800b9cc:	4613      	mov	r3, r2
 800b9ce:	00db      	lsls	r3, r3, #3
 800b9d0:	1a9b      	subs	r3, r3, r2
 800b9d2:	009b      	lsls	r3, r3, #2
 800b9d4:	440b      	add	r3, r1
 800b9d6:	3348      	adds	r3, #72	; 0x48
 800b9d8:	2200      	movs	r2, #0
 800b9da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800b9dc:	7bfa      	ldrb	r2, [r7, #15]
 800b9de:	6879      	ldr	r1, [r7, #4]
 800b9e0:	4613      	mov	r3, r2
 800b9e2:	00db      	lsls	r3, r3, #3
 800b9e4:	1a9b      	subs	r3, r3, r2
 800b9e6:	009b      	lsls	r3, r3, #2
 800b9e8:	440b      	add	r3, r1
 800b9ea:	3350      	adds	r3, #80	; 0x50
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800b9f0:	7bfb      	ldrb	r3, [r7, #15]
 800b9f2:	3301      	adds	r3, #1
 800b9f4:	73fb      	strb	r3, [r7, #15]
 800b9f6:	7bfa      	ldrb	r2, [r7, #15]
 800b9f8:	687b      	ldr	r3, [r7, #4]
 800b9fa:	685b      	ldr	r3, [r3, #4]
 800b9fc:	429a      	cmp	r2, r3
 800b9fe:	d3af      	bcc.n	800b960 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba00:	2300      	movs	r3, #0
 800ba02:	73fb      	strb	r3, [r7, #15]
 800ba04:	e044      	b.n	800ba90 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800ba06:	7bfa      	ldrb	r2, [r7, #15]
 800ba08:	6879      	ldr	r1, [r7, #4]
 800ba0a:	4613      	mov	r3, r2
 800ba0c:	00db      	lsls	r3, r3, #3
 800ba0e:	1a9b      	subs	r3, r3, r2
 800ba10:	009b      	lsls	r3, r3, #2
 800ba12:	440b      	add	r3, r1
 800ba14:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800ba18:	2200      	movs	r2, #0
 800ba1a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800ba1c:	7bfa      	ldrb	r2, [r7, #15]
 800ba1e:	6879      	ldr	r1, [r7, #4]
 800ba20:	4613      	mov	r3, r2
 800ba22:	00db      	lsls	r3, r3, #3
 800ba24:	1a9b      	subs	r3, r3, r2
 800ba26:	009b      	lsls	r3, r3, #2
 800ba28:	440b      	add	r3, r1
 800ba2a:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 800ba2e:	7bfa      	ldrb	r2, [r7, #15]
 800ba30:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800ba32:	7bfa      	ldrb	r2, [r7, #15]
 800ba34:	6879      	ldr	r1, [r7, #4]
 800ba36:	4613      	mov	r3, r2
 800ba38:	00db      	lsls	r3, r3, #3
 800ba3a:	1a9b      	subs	r3, r3, r2
 800ba3c:	009b      	lsls	r3, r3, #2
 800ba3e:	440b      	add	r3, r1
 800ba40:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800ba44:	2200      	movs	r2, #0
 800ba46:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800ba48:	7bfa      	ldrb	r2, [r7, #15]
 800ba4a:	6879      	ldr	r1, [r7, #4]
 800ba4c:	4613      	mov	r3, r2
 800ba4e:	00db      	lsls	r3, r3, #3
 800ba50:	1a9b      	subs	r3, r3, r2
 800ba52:	009b      	lsls	r3, r3, #2
 800ba54:	440b      	add	r3, r1
 800ba56:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 800ba5e:	7bfa      	ldrb	r2, [r7, #15]
 800ba60:	6879      	ldr	r1, [r7, #4]
 800ba62:	4613      	mov	r3, r2
 800ba64:	00db      	lsls	r3, r3, #3
 800ba66:	1a9b      	subs	r3, r3, r2
 800ba68:	009b      	lsls	r3, r3, #2
 800ba6a:	440b      	add	r3, r1
 800ba6c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800ba70:	2200      	movs	r2, #0
 800ba72:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800ba74:	7bfa      	ldrb	r2, [r7, #15]
 800ba76:	6879      	ldr	r1, [r7, #4]
 800ba78:	4613      	mov	r3, r2
 800ba7a:	00db      	lsls	r3, r3, #3
 800ba7c:	1a9b      	subs	r3, r3, r2
 800ba7e:	009b      	lsls	r3, r3, #2
 800ba80:	440b      	add	r3, r1
 800ba82:	f503 7304 	add.w	r3, r3, #528	; 0x210
 800ba86:	2200      	movs	r2, #0
 800ba88:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800ba8a:	7bfb      	ldrb	r3, [r7, #15]
 800ba8c:	3301      	adds	r3, #1
 800ba8e:	73fb      	strb	r3, [r7, #15]
 800ba90:	7bfa      	ldrb	r2, [r7, #15]
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	685b      	ldr	r3, [r3, #4]
 800ba96:	429a      	cmp	r2, r3
 800ba98:	d3b5      	bcc.n	800ba06 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	603b      	str	r3, [r7, #0]
 800baa0:	687e      	ldr	r6, [r7, #4]
 800baa2:	466d      	mov	r5, sp
 800baa4:	f106 0410 	add.w	r4, r6, #16
 800baa8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800baaa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800baac:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800baae:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800bab0:	e894 0003 	ldmia.w	r4, {r0, r1}
 800bab4:	e885 0003 	stmia.w	r5, {r0, r1}
 800bab8:	1d33      	adds	r3, r6, #4
 800baba:	cb0e      	ldmia	r3, {r1, r2, r3}
 800babc:	6838      	ldr	r0, [r7, #0]
 800babe:	f002 fe83 	bl	800e7c8 <USB_DevInit>
 800bac2:	4603      	mov	r3, r0
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d005      	beq.n	800bad4 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	2202      	movs	r2, #2
 800bacc:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800bad0:	2301      	movs	r3, #1
 800bad2:	e014      	b.n	800bafe <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	2200      	movs	r2, #0
 800bad8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	2201      	movs	r2, #1
 800bae0:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 800bae4:	687b      	ldr	r3, [r7, #4]
 800bae6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bae8:	2b01      	cmp	r3, #1
 800baea:	d102      	bne.n	800baf2 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800baec:	6878      	ldr	r0, [r7, #4]
 800baee:	f000 f80b 	bl	800bb08 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4618      	mov	r0, r3
 800baf8:	f003 f835 	bl	800eb66 <USB_DevDisconnect>

  return HAL_OK;
 800bafc:	2300      	movs	r3, #0
}
 800bafe:	4618      	mov	r0, r3
 800bb00:	3714      	adds	r7, #20
 800bb02:	46bd      	mov	sp, r7
 800bb04:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

0800bb08 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b085      	sub	sp, #20
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	2201      	movs	r2, #1
 800bb1a:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	2200      	movs	r2, #0
 800bb22:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	699b      	ldr	r3, [r3, #24]
 800bb2a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800bb36:	4b05      	ldr	r3, [pc, #20]	; (800bb4c <HAL_PCDEx_ActivateLPM+0x44>)
 800bb38:	4313      	orrs	r3, r2
 800bb3a:	68fa      	ldr	r2, [r7, #12]
 800bb3c:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 800bb3e:	2300      	movs	r3, #0
}
 800bb40:	4618      	mov	r0, r3
 800bb42:	3714      	adds	r7, #20
 800bb44:	46bd      	mov	sp, r7
 800bb46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb4a:	4770      	bx	lr
 800bb4c:	10000003 	.word	0x10000003

0800bb50 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 800bb50:	b480      	push	{r7}
 800bb52:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800bb54:	4b05      	ldr	r3, [pc, #20]	; (800bb6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bb56:	681b      	ldr	r3, [r3, #0]
 800bb58:	4a04      	ldr	r2, [pc, #16]	; (800bb6c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800bb5a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800bb5e:	6013      	str	r3, [r2, #0]
}
 800bb60:	bf00      	nop
 800bb62:	46bd      	mov	sp, r7
 800bb64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb68:	4770      	bx	lr
 800bb6a:	bf00      	nop
 800bb6c:	40007000 	.word	0x40007000

0800bb70 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b082      	sub	sp, #8
 800bb74:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 800bb76:	2300      	movs	r3, #0
 800bb78:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800bb7a:	4b23      	ldr	r3, [pc, #140]	; (800bc08 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb7e:	4a22      	ldr	r2, [pc, #136]	; (800bc08 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bb84:	6413      	str	r3, [r2, #64]	; 0x40
 800bb86:	4b20      	ldr	r3, [pc, #128]	; (800bc08 <HAL_PWREx_EnableOverDrive+0x98>)
 800bb88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bb8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bb8e:	603b      	str	r3, [r7, #0]
 800bb90:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800bb92:	4b1e      	ldr	r3, [pc, #120]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	4a1d      	ldr	r2, [pc, #116]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bb98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bb9c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bb9e:	f7fd fdc7 	bl	8009730 <HAL_GetTick>
 800bba2:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bba4:	e009      	b.n	800bbba <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bba6:	f7fd fdc3 	bl	8009730 <HAL_GetTick>
 800bbaa:	4602      	mov	r2, r0
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	1ad3      	subs	r3, r2, r3
 800bbb0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbb4:	d901      	bls.n	800bbba <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 800bbb6:	2303      	movs	r3, #3
 800bbb8:	e022      	b.n	800bc00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800bbba:	4b14      	ldr	r3, [pc, #80]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800bbc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bbc6:	d1ee      	bne.n	800bba6 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800bbc8:	4b10      	ldr	r3, [pc, #64]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbca:	681b      	ldr	r3, [r3, #0]
 800bbcc:	4a0f      	ldr	r2, [pc, #60]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800bbd2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800bbd4:	f7fd fdac 	bl	8009730 <HAL_GetTick>
 800bbd8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bbda:	e009      	b.n	800bbf0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800bbdc:	f7fd fda8 	bl	8009730 <HAL_GetTick>
 800bbe0:	4602      	mov	r2, r0
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	1ad3      	subs	r3, r2, r3
 800bbe6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800bbea:	d901      	bls.n	800bbf0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 800bbec:	2303      	movs	r3, #3
 800bbee:	e007      	b.n	800bc00 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800bbf0:	4b06      	ldr	r3, [pc, #24]	; (800bc0c <HAL_PWREx_EnableOverDrive+0x9c>)
 800bbf2:	685b      	ldr	r3, [r3, #4]
 800bbf4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bbf8:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800bbfc:	d1ee      	bne.n	800bbdc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 800bbfe:	2300      	movs	r3, #0
}
 800bc00:	4618      	mov	r0, r3
 800bc02:	3708      	adds	r7, #8
 800bc04:	46bd      	mov	sp, r7
 800bc06:	bd80      	pop	{r7, pc}
 800bc08:	40023800 	.word	0x40023800
 800bc0c:	40007000 	.word	0x40007000

0800bc10 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800bc10:	b580      	push	{r7, lr}
 800bc12:	b086      	sub	sp, #24
 800bc14:	af00      	add	r7, sp, #0
 800bc16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 800bc18:	2300      	movs	r3, #0
 800bc1a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	2b00      	cmp	r3, #0
 800bc20:	d101      	bne.n	800bc26 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800bc22:	2301      	movs	r3, #1
 800bc24:	e29b      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800bc26:	687b      	ldr	r3, [r7, #4]
 800bc28:	681b      	ldr	r3, [r3, #0]
 800bc2a:	f003 0301 	and.w	r3, r3, #1
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	f000 8087 	beq.w	800bd42 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800bc34:	4b96      	ldr	r3, [pc, #600]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc36:	689b      	ldr	r3, [r3, #8]
 800bc38:	f003 030c 	and.w	r3, r3, #12
 800bc3c:	2b04      	cmp	r3, #4
 800bc3e:	d00c      	beq.n	800bc5a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800bc40:	4b93      	ldr	r3, [pc, #588]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc42:	689b      	ldr	r3, [r3, #8]
 800bc44:	f003 030c 	and.w	r3, r3, #12
 800bc48:	2b08      	cmp	r3, #8
 800bc4a:	d112      	bne.n	800bc72 <HAL_RCC_OscConfig+0x62>
 800bc4c:	4b90      	ldr	r3, [pc, #576]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc4e:	685b      	ldr	r3, [r3, #4]
 800bc50:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bc54:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800bc58:	d10b      	bne.n	800bc72 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bc5a:	4b8d      	ldr	r3, [pc, #564]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc5c:	681b      	ldr	r3, [r3, #0]
 800bc5e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bc62:	2b00      	cmp	r3, #0
 800bc64:	d06c      	beq.n	800bd40 <HAL_RCC_OscConfig+0x130>
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	685b      	ldr	r3, [r3, #4]
 800bc6a:	2b00      	cmp	r3, #0
 800bc6c:	d168      	bne.n	800bd40 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800bc6e:	2301      	movs	r3, #1
 800bc70:	e275      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800bc72:	687b      	ldr	r3, [r7, #4]
 800bc74:	685b      	ldr	r3, [r3, #4]
 800bc76:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800bc7a:	d106      	bne.n	800bc8a <HAL_RCC_OscConfig+0x7a>
 800bc7c:	4b84      	ldr	r3, [pc, #528]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc7e:	681b      	ldr	r3, [r3, #0]
 800bc80:	4a83      	ldr	r2, [pc, #524]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bc86:	6013      	str	r3, [r2, #0]
 800bc88:	e02e      	b.n	800bce8 <HAL_RCC_OscConfig+0xd8>
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	685b      	ldr	r3, [r3, #4]
 800bc8e:	2b00      	cmp	r3, #0
 800bc90:	d10c      	bne.n	800bcac <HAL_RCC_OscConfig+0x9c>
 800bc92:	4b7f      	ldr	r3, [pc, #508]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc94:	681b      	ldr	r3, [r3, #0]
 800bc96:	4a7e      	ldr	r2, [pc, #504]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bc98:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc9c:	6013      	str	r3, [r2, #0]
 800bc9e:	4b7c      	ldr	r3, [pc, #496]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4a7b      	ldr	r2, [pc, #492]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bca4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bca8:	6013      	str	r3, [r2, #0]
 800bcaa:	e01d      	b.n	800bce8 <HAL_RCC_OscConfig+0xd8>
 800bcac:	687b      	ldr	r3, [r7, #4]
 800bcae:	685b      	ldr	r3, [r3, #4]
 800bcb0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800bcb4:	d10c      	bne.n	800bcd0 <HAL_RCC_OscConfig+0xc0>
 800bcb6:	4b76      	ldr	r3, [pc, #472]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	4a75      	ldr	r2, [pc, #468]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcbc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800bcc0:	6013      	str	r3, [r2, #0]
 800bcc2:	4b73      	ldr	r3, [pc, #460]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	4a72      	ldr	r2, [pc, #456]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcc8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800bccc:	6013      	str	r3, [r2, #0]
 800bcce:	e00b      	b.n	800bce8 <HAL_RCC_OscConfig+0xd8>
 800bcd0:	4b6f      	ldr	r3, [pc, #444]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcd2:	681b      	ldr	r3, [r3, #0]
 800bcd4:	4a6e      	ldr	r2, [pc, #440]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcd6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bcda:	6013      	str	r3, [r2, #0]
 800bcdc:	4b6c      	ldr	r3, [pc, #432]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bcde:	681b      	ldr	r3, [r3, #0]
 800bce0:	4a6b      	ldr	r2, [pc, #428]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bce2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bce6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	685b      	ldr	r3, [r3, #4]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d013      	beq.n	800bd18 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bcf0:	f7fd fd1e 	bl	8009730 <HAL_GetTick>
 800bcf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bcf6:	e008      	b.n	800bd0a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bcf8:	f7fd fd1a 	bl	8009730 <HAL_GetTick>
 800bcfc:	4602      	mov	r2, r0
 800bcfe:	693b      	ldr	r3, [r7, #16]
 800bd00:	1ad3      	subs	r3, r2, r3
 800bd02:	2b64      	cmp	r3, #100	; 0x64
 800bd04:	d901      	bls.n	800bd0a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800bd06:	2303      	movs	r3, #3
 800bd08:	e229      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800bd0a:	4b61      	ldr	r3, [pc, #388]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd0c:	681b      	ldr	r3, [r3, #0]
 800bd0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d0f0      	beq.n	800bcf8 <HAL_RCC_OscConfig+0xe8>
 800bd16:	e014      	b.n	800bd42 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bd18:	f7fd fd0a 	bl	8009730 <HAL_GetTick>
 800bd1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bd1e:	e008      	b.n	800bd32 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800bd20:	f7fd fd06 	bl	8009730 <HAL_GetTick>
 800bd24:	4602      	mov	r2, r0
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	1ad3      	subs	r3, r2, r3
 800bd2a:	2b64      	cmp	r3, #100	; 0x64
 800bd2c:	d901      	bls.n	800bd32 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800bd2e:	2303      	movs	r3, #3
 800bd30:	e215      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800bd32:	4b57      	ldr	r3, [pc, #348]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800bd3a:	2b00      	cmp	r3, #0
 800bd3c:	d1f0      	bne.n	800bd20 <HAL_RCC_OscConfig+0x110>
 800bd3e:	e000      	b.n	800bd42 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800bd40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800bd42:	687b      	ldr	r3, [r7, #4]
 800bd44:	681b      	ldr	r3, [r3, #0]
 800bd46:	f003 0302 	and.w	r3, r3, #2
 800bd4a:	2b00      	cmp	r3, #0
 800bd4c:	d069      	beq.n	800be22 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800bd4e:	4b50      	ldr	r3, [pc, #320]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd50:	689b      	ldr	r3, [r3, #8]
 800bd52:	f003 030c 	and.w	r3, r3, #12
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d00b      	beq.n	800bd72 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800bd5a:	4b4d      	ldr	r3, [pc, #308]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd5c:	689b      	ldr	r3, [r3, #8]
 800bd5e:	f003 030c 	and.w	r3, r3, #12
 800bd62:	2b08      	cmp	r3, #8
 800bd64:	d11c      	bne.n	800bda0 <HAL_RCC_OscConfig+0x190>
 800bd66:	4b4a      	ldr	r3, [pc, #296]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d116      	bne.n	800bda0 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bd72:	4b47      	ldr	r3, [pc, #284]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	f003 0302 	and.w	r3, r3, #2
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d005      	beq.n	800bd8a <HAL_RCC_OscConfig+0x17a>
 800bd7e:	687b      	ldr	r3, [r7, #4]
 800bd80:	68db      	ldr	r3, [r3, #12]
 800bd82:	2b01      	cmp	r3, #1
 800bd84:	d001      	beq.n	800bd8a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800bd86:	2301      	movs	r3, #1
 800bd88:	e1e9      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bd8a:	4b41      	ldr	r3, [pc, #260]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	00db      	lsls	r3, r3, #3
 800bd98:	493d      	ldr	r1, [pc, #244]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bd9a:	4313      	orrs	r3, r2
 800bd9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800bd9e:	e040      	b.n	800be22 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	68db      	ldr	r3, [r3, #12]
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d023      	beq.n	800bdf0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800bda8:	4b39      	ldr	r3, [pc, #228]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdaa:	681b      	ldr	r3, [r3, #0]
 800bdac:	4a38      	ldr	r2, [pc, #224]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdae:	f043 0301 	orr.w	r3, r3, #1
 800bdb2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdb4:	f7fd fcbc 	bl	8009730 <HAL_GetTick>
 800bdb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bdba:	e008      	b.n	800bdce <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800bdbc:	f7fd fcb8 	bl	8009730 <HAL_GetTick>
 800bdc0:	4602      	mov	r2, r0
 800bdc2:	693b      	ldr	r3, [r7, #16]
 800bdc4:	1ad3      	subs	r3, r2, r3
 800bdc6:	2b02      	cmp	r3, #2
 800bdc8:	d901      	bls.n	800bdce <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800bdca:	2303      	movs	r3, #3
 800bdcc:	e1c7      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800bdce:	4b30      	ldr	r3, [pc, #192]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdd0:	681b      	ldr	r3, [r3, #0]
 800bdd2:	f003 0302 	and.w	r3, r3, #2
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d0f0      	beq.n	800bdbc <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800bdda:	4b2d      	ldr	r3, [pc, #180]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bddc:	681b      	ldr	r3, [r3, #0]
 800bdde:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	691b      	ldr	r3, [r3, #16]
 800bde6:	00db      	lsls	r3, r3, #3
 800bde8:	4929      	ldr	r1, [pc, #164]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdea:	4313      	orrs	r3, r2
 800bdec:	600b      	str	r3, [r1, #0]
 800bdee:	e018      	b.n	800be22 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800bdf0:	4b27      	ldr	r3, [pc, #156]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	4a26      	ldr	r2, [pc, #152]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800bdf6:	f023 0301 	bic.w	r3, r3, #1
 800bdfa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800bdfc:	f7fd fc98 	bl	8009730 <HAL_GetTick>
 800be00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be02:	e008      	b.n	800be16 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800be04:	f7fd fc94 	bl	8009730 <HAL_GetTick>
 800be08:	4602      	mov	r2, r0
 800be0a:	693b      	ldr	r3, [r7, #16]
 800be0c:	1ad3      	subs	r3, r2, r3
 800be0e:	2b02      	cmp	r3, #2
 800be10:	d901      	bls.n	800be16 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800be12:	2303      	movs	r3, #3
 800be14:	e1a3      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800be16:	4b1e      	ldr	r3, [pc, #120]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be18:	681b      	ldr	r3, [r3, #0]
 800be1a:	f003 0302 	and.w	r3, r3, #2
 800be1e:	2b00      	cmp	r3, #0
 800be20:	d1f0      	bne.n	800be04 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	681b      	ldr	r3, [r3, #0]
 800be26:	f003 0308 	and.w	r3, r3, #8
 800be2a:	2b00      	cmp	r3, #0
 800be2c:	d038      	beq.n	800bea0 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800be2e:	687b      	ldr	r3, [r7, #4]
 800be30:	695b      	ldr	r3, [r3, #20]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d019      	beq.n	800be6a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800be36:	4b16      	ldr	r3, [pc, #88]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be38:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be3a:	4a15      	ldr	r2, [pc, #84]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be3c:	f043 0301 	orr.w	r3, r3, #1
 800be40:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be42:	f7fd fc75 	bl	8009730 <HAL_GetTick>
 800be46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800be48:	e008      	b.n	800be5c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800be4a:	f7fd fc71 	bl	8009730 <HAL_GetTick>
 800be4e:	4602      	mov	r2, r0
 800be50:	693b      	ldr	r3, [r7, #16]
 800be52:	1ad3      	subs	r3, r2, r3
 800be54:	2b02      	cmp	r3, #2
 800be56:	d901      	bls.n	800be5c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800be58:	2303      	movs	r3, #3
 800be5a:	e180      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800be5c:	4b0c      	ldr	r3, [pc, #48]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be60:	f003 0302 	and.w	r3, r3, #2
 800be64:	2b00      	cmp	r3, #0
 800be66:	d0f0      	beq.n	800be4a <HAL_RCC_OscConfig+0x23a>
 800be68:	e01a      	b.n	800bea0 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800be6a:	4b09      	ldr	r3, [pc, #36]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be6c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be6e:	4a08      	ldr	r2, [pc, #32]	; (800be90 <HAL_RCC_OscConfig+0x280>)
 800be70:	f023 0301 	bic.w	r3, r3, #1
 800be74:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800be76:	f7fd fc5b 	bl	8009730 <HAL_GetTick>
 800be7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800be7c:	e00a      	b.n	800be94 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800be7e:	f7fd fc57 	bl	8009730 <HAL_GetTick>
 800be82:	4602      	mov	r2, r0
 800be84:	693b      	ldr	r3, [r7, #16]
 800be86:	1ad3      	subs	r3, r2, r3
 800be88:	2b02      	cmp	r3, #2
 800be8a:	d903      	bls.n	800be94 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800be8c:	2303      	movs	r3, #3
 800be8e:	e166      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
 800be90:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800be94:	4b92      	ldr	r3, [pc, #584]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800be96:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be98:	f003 0302 	and.w	r3, r3, #2
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d1ee      	bne.n	800be7e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800bea0:	687b      	ldr	r3, [r7, #4]
 800bea2:	681b      	ldr	r3, [r3, #0]
 800bea4:	f003 0304 	and.w	r3, r3, #4
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	f000 80a4 	beq.w	800bff6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800beae:	4b8c      	ldr	r3, [pc, #560]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800beb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beb2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800beb6:	2b00      	cmp	r3, #0
 800beb8:	d10d      	bne.n	800bed6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800beba:	4b89      	ldr	r3, [pc, #548]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bebc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bebe:	4a88      	ldr	r2, [pc, #544]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800bec4:	6413      	str	r3, [r2, #64]	; 0x40
 800bec6:	4b86      	ldr	r3, [pc, #536]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bec8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800beca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bece:	60bb      	str	r3, [r7, #8]
 800bed0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800bed2:	2301      	movs	r3, #1
 800bed4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bed6:	4b83      	ldr	r3, [pc, #524]	; (800c0e4 <HAL_RCC_OscConfig+0x4d4>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bede:	2b00      	cmp	r3, #0
 800bee0:	d118      	bne.n	800bf14 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800bee2:	4b80      	ldr	r3, [pc, #512]	; (800c0e4 <HAL_RCC_OscConfig+0x4d4>)
 800bee4:	681b      	ldr	r3, [r3, #0]
 800bee6:	4a7f      	ldr	r2, [pc, #508]	; (800c0e4 <HAL_RCC_OscConfig+0x4d4>)
 800bee8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800beec:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800beee:	f7fd fc1f 	bl	8009730 <HAL_GetTick>
 800bef2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bef4:	e008      	b.n	800bf08 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800bef6:	f7fd fc1b 	bl	8009730 <HAL_GetTick>
 800befa:	4602      	mov	r2, r0
 800befc:	693b      	ldr	r3, [r7, #16]
 800befe:	1ad3      	subs	r3, r2, r3
 800bf00:	2b64      	cmp	r3, #100	; 0x64
 800bf02:	d901      	bls.n	800bf08 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800bf04:	2303      	movs	r3, #3
 800bf06:	e12a      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800bf08:	4b76      	ldr	r3, [pc, #472]	; (800c0e4 <HAL_RCC_OscConfig+0x4d4>)
 800bf0a:	681b      	ldr	r3, [r3, #0]
 800bf0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d0f0      	beq.n	800bef6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800bf14:	687b      	ldr	r3, [r7, #4]
 800bf16:	689b      	ldr	r3, [r3, #8]
 800bf18:	2b01      	cmp	r3, #1
 800bf1a:	d106      	bne.n	800bf2a <HAL_RCC_OscConfig+0x31a>
 800bf1c:	4b70      	ldr	r3, [pc, #448]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf20:	4a6f      	ldr	r2, [pc, #444]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf22:	f043 0301 	orr.w	r3, r3, #1
 800bf26:	6713      	str	r3, [r2, #112]	; 0x70
 800bf28:	e02d      	b.n	800bf86 <HAL_RCC_OscConfig+0x376>
 800bf2a:	687b      	ldr	r3, [r7, #4]
 800bf2c:	689b      	ldr	r3, [r3, #8]
 800bf2e:	2b00      	cmp	r3, #0
 800bf30:	d10c      	bne.n	800bf4c <HAL_RCC_OscConfig+0x33c>
 800bf32:	4b6b      	ldr	r3, [pc, #428]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf34:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf36:	4a6a      	ldr	r2, [pc, #424]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf38:	f023 0301 	bic.w	r3, r3, #1
 800bf3c:	6713      	str	r3, [r2, #112]	; 0x70
 800bf3e:	4b68      	ldr	r3, [pc, #416]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf40:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf42:	4a67      	ldr	r2, [pc, #412]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf44:	f023 0304 	bic.w	r3, r3, #4
 800bf48:	6713      	str	r3, [r2, #112]	; 0x70
 800bf4a:	e01c      	b.n	800bf86 <HAL_RCC_OscConfig+0x376>
 800bf4c:	687b      	ldr	r3, [r7, #4]
 800bf4e:	689b      	ldr	r3, [r3, #8]
 800bf50:	2b05      	cmp	r3, #5
 800bf52:	d10c      	bne.n	800bf6e <HAL_RCC_OscConfig+0x35e>
 800bf54:	4b62      	ldr	r3, [pc, #392]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf58:	4a61      	ldr	r2, [pc, #388]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf5a:	f043 0304 	orr.w	r3, r3, #4
 800bf5e:	6713      	str	r3, [r2, #112]	; 0x70
 800bf60:	4b5f      	ldr	r3, [pc, #380]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf64:	4a5e      	ldr	r2, [pc, #376]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf66:	f043 0301 	orr.w	r3, r3, #1
 800bf6a:	6713      	str	r3, [r2, #112]	; 0x70
 800bf6c:	e00b      	b.n	800bf86 <HAL_RCC_OscConfig+0x376>
 800bf6e:	4b5c      	ldr	r3, [pc, #368]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf70:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf72:	4a5b      	ldr	r2, [pc, #364]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf74:	f023 0301 	bic.w	r3, r3, #1
 800bf78:	6713      	str	r3, [r2, #112]	; 0x70
 800bf7a:	4b59      	ldr	r3, [pc, #356]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bf7e:	4a58      	ldr	r2, [pc, #352]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bf80:	f023 0304 	bic.w	r3, r3, #4
 800bf84:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d015      	beq.n	800bfba <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bf8e:	f7fd fbcf 	bl	8009730 <HAL_GetTick>
 800bf92:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bf94:	e00a      	b.n	800bfac <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bf96:	f7fd fbcb 	bl	8009730 <HAL_GetTick>
 800bf9a:	4602      	mov	r2, r0
 800bf9c:	693b      	ldr	r3, [r7, #16]
 800bf9e:	1ad3      	subs	r3, r2, r3
 800bfa0:	f241 3288 	movw	r2, #5000	; 0x1388
 800bfa4:	4293      	cmp	r3, r2
 800bfa6:	d901      	bls.n	800bfac <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800bfa8:	2303      	movs	r3, #3
 800bfaa:	e0d8      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800bfac:	4b4c      	ldr	r3, [pc, #304]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bfae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfb0:	f003 0302 	and.w	r3, r3, #2
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d0ee      	beq.n	800bf96 <HAL_RCC_OscConfig+0x386>
 800bfb8:	e014      	b.n	800bfe4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800bfba:	f7fd fbb9 	bl	8009730 <HAL_GetTick>
 800bfbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bfc0:	e00a      	b.n	800bfd8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800bfc2:	f7fd fbb5 	bl	8009730 <HAL_GetTick>
 800bfc6:	4602      	mov	r2, r0
 800bfc8:	693b      	ldr	r3, [r7, #16]
 800bfca:	1ad3      	subs	r3, r2, r3
 800bfcc:	f241 3288 	movw	r2, #5000	; 0x1388
 800bfd0:	4293      	cmp	r3, r2
 800bfd2:	d901      	bls.n	800bfd8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800bfd4:	2303      	movs	r3, #3
 800bfd6:	e0c2      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800bfd8:	4b41      	ldr	r3, [pc, #260]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bfda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800bfdc:	f003 0302 	and.w	r3, r3, #2
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d1ee      	bne.n	800bfc2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800bfe4:	7dfb      	ldrb	r3, [r7, #23]
 800bfe6:	2b01      	cmp	r3, #1
 800bfe8:	d105      	bne.n	800bff6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800bfea:	4b3d      	ldr	r3, [pc, #244]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bfec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800bfee:	4a3c      	ldr	r2, [pc, #240]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800bff0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bff4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	699b      	ldr	r3, [r3, #24]
 800bffa:	2b00      	cmp	r3, #0
 800bffc:	f000 80ae 	beq.w	800c15c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800c000:	4b37      	ldr	r3, [pc, #220]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c002:	689b      	ldr	r3, [r3, #8]
 800c004:	f003 030c 	and.w	r3, r3, #12
 800c008:	2b08      	cmp	r3, #8
 800c00a:	d06d      	beq.n	800c0e8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	699b      	ldr	r3, [r3, #24]
 800c010:	2b02      	cmp	r3, #2
 800c012:	d14b      	bne.n	800c0ac <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c014:	4b32      	ldr	r3, [pc, #200]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	4a31      	ldr	r2, [pc, #196]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c01a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c01e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c020:	f7fd fb86 	bl	8009730 <HAL_GetTick>
 800c024:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c026:	e008      	b.n	800c03a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c028:	f7fd fb82 	bl	8009730 <HAL_GetTick>
 800c02c:	4602      	mov	r2, r0
 800c02e:	693b      	ldr	r3, [r7, #16]
 800c030:	1ad3      	subs	r3, r2, r3
 800c032:	2b02      	cmp	r3, #2
 800c034:	d901      	bls.n	800c03a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800c036:	2303      	movs	r3, #3
 800c038:	e091      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c03a:	4b29      	ldr	r3, [pc, #164]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c042:	2b00      	cmp	r3, #0
 800c044:	d1f0      	bne.n	800c028 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	69da      	ldr	r2, [r3, #28]
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	6a1b      	ldr	r3, [r3, #32]
 800c04e:	431a      	orrs	r2, r3
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c054:	019b      	lsls	r3, r3, #6
 800c056:	431a      	orrs	r2, r3
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c05c:	085b      	lsrs	r3, r3, #1
 800c05e:	3b01      	subs	r3, #1
 800c060:	041b      	lsls	r3, r3, #16
 800c062:	431a      	orrs	r2, r3
 800c064:	687b      	ldr	r3, [r7, #4]
 800c066:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c068:	061b      	lsls	r3, r3, #24
 800c06a:	431a      	orrs	r2, r3
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c070:	071b      	lsls	r3, r3, #28
 800c072:	491b      	ldr	r1, [pc, #108]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c074:	4313      	orrs	r3, r2
 800c076:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800c078:	4b19      	ldr	r3, [pc, #100]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c07a:	681b      	ldr	r3, [r3, #0]
 800c07c:	4a18      	ldr	r2, [pc, #96]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c07e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800c082:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c084:	f7fd fb54 	bl	8009730 <HAL_GetTick>
 800c088:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c08a:	e008      	b.n	800c09e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c08c:	f7fd fb50 	bl	8009730 <HAL_GetTick>
 800c090:	4602      	mov	r2, r0
 800c092:	693b      	ldr	r3, [r7, #16]
 800c094:	1ad3      	subs	r3, r2, r3
 800c096:	2b02      	cmp	r3, #2
 800c098:	d901      	bls.n	800c09e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800c09a:	2303      	movs	r3, #3
 800c09c:	e05f      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c09e:	4b10      	ldr	r3, [pc, #64]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d0f0      	beq.n	800c08c <HAL_RCC_OscConfig+0x47c>
 800c0aa:	e057      	b.n	800c15c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800c0ac:	4b0c      	ldr	r3, [pc, #48]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4a0b      	ldr	r2, [pc, #44]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c0b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c0b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c0b8:	f7fd fb3a 	bl	8009730 <HAL_GetTick>
 800c0bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c0be:	e008      	b.n	800c0d2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800c0c0:	f7fd fb36 	bl	8009730 <HAL_GetTick>
 800c0c4:	4602      	mov	r2, r0
 800c0c6:	693b      	ldr	r3, [r7, #16]
 800c0c8:	1ad3      	subs	r3, r2, r3
 800c0ca:	2b02      	cmp	r3, #2
 800c0cc:	d901      	bls.n	800c0d2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 800c0ce:	2303      	movs	r3, #3
 800c0d0:	e045      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800c0d2:	4b03      	ldr	r3, [pc, #12]	; (800c0e0 <HAL_RCC_OscConfig+0x4d0>)
 800c0d4:	681b      	ldr	r3, [r3, #0]
 800c0d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d1f0      	bne.n	800c0c0 <HAL_RCC_OscConfig+0x4b0>
 800c0de:	e03d      	b.n	800c15c <HAL_RCC_OscConfig+0x54c>
 800c0e0:	40023800 	.word	0x40023800
 800c0e4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 800c0e8:	4b1f      	ldr	r3, [pc, #124]	; (800c168 <HAL_RCC_OscConfig+0x558>)
 800c0ea:	685b      	ldr	r3, [r3, #4]
 800c0ec:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	699b      	ldr	r3, [r3, #24]
 800c0f2:	2b01      	cmp	r3, #1
 800c0f4:	d030      	beq.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c0f6:	68fb      	ldr	r3, [r7, #12]
 800c0f8:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800c100:	429a      	cmp	r2, r3
 800c102:	d129      	bne.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c104:	68fb      	ldr	r3, [r7, #12]
 800c106:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800c10e:	429a      	cmp	r2, r3
 800c110:	d122      	bne.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c112:	68fa      	ldr	r2, [r7, #12]
 800c114:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800c118:	4013      	ands	r3, r2
 800c11a:	687a      	ldr	r2, [r7, #4]
 800c11c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800c11e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800c120:	4293      	cmp	r3, r2
 800c122:	d119      	bne.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800c124:	68fb      	ldr	r3, [r7, #12]
 800c126:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c12e:	085b      	lsrs	r3, r3, #1
 800c130:	3b01      	subs	r3, #1
 800c132:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800c134:	429a      	cmp	r2, r3
 800c136:	d10f      	bne.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c142:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800c144:	429a      	cmp	r2, r3
 800c146:	d107      	bne.n	800c158 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c152:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800c154:	429a      	cmp	r2, r3
 800c156:	d001      	beq.n	800c15c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 800c158:	2301      	movs	r3, #1
 800c15a:	e000      	b.n	800c15e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800c15c:	2300      	movs	r3, #0
}
 800c15e:	4618      	mov	r0, r3
 800c160:	3718      	adds	r7, #24
 800c162:	46bd      	mov	sp, r7
 800c164:	bd80      	pop	{r7, pc}
 800c166:	bf00      	nop
 800c168:	40023800 	.word	0x40023800

0800c16c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800c16c:	b580      	push	{r7, lr}
 800c16e:	b084      	sub	sp, #16
 800c170:	af00      	add	r7, sp, #0
 800c172:	6078      	str	r0, [r7, #4]
 800c174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800c176:	2300      	movs	r3, #0
 800c178:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d101      	bne.n	800c184 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800c180:	2301      	movs	r3, #1
 800c182:	e0d0      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800c184:	4b6a      	ldr	r3, [pc, #424]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c186:	681b      	ldr	r3, [r3, #0]
 800c188:	f003 030f 	and.w	r3, r3, #15
 800c18c:	683a      	ldr	r2, [r7, #0]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d910      	bls.n	800c1b4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c192:	4b67      	ldr	r3, [pc, #412]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	f023 020f 	bic.w	r2, r3, #15
 800c19a:	4965      	ldr	r1, [pc, #404]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c19c:	683b      	ldr	r3, [r7, #0]
 800c19e:	4313      	orrs	r3, r2
 800c1a0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c1a2:	4b63      	ldr	r3, [pc, #396]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	f003 030f 	and.w	r3, r3, #15
 800c1aa:	683a      	ldr	r2, [r7, #0]
 800c1ac:	429a      	cmp	r2, r3
 800c1ae:	d001      	beq.n	800c1b4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800c1b0:	2301      	movs	r3, #1
 800c1b2:	e0b8      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	f003 0302 	and.w	r3, r3, #2
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d020      	beq.n	800c202 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	f003 0304 	and.w	r3, r3, #4
 800c1c8:	2b00      	cmp	r3, #0
 800c1ca:	d005      	beq.n	800c1d8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800c1cc:	4b59      	ldr	r3, [pc, #356]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1ce:	689b      	ldr	r3, [r3, #8]
 800c1d0:	4a58      	ldr	r2, [pc, #352]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1d2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800c1d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	f003 0308 	and.w	r3, r3, #8
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d005      	beq.n	800c1f0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800c1e4:	4b53      	ldr	r3, [pc, #332]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1e6:	689b      	ldr	r3, [r3, #8]
 800c1e8:	4a52      	ldr	r2, [pc, #328]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1ea:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800c1ee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800c1f0:	4b50      	ldr	r3, [pc, #320]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1f2:	689b      	ldr	r3, [r3, #8]
 800c1f4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	689b      	ldr	r3, [r3, #8]
 800c1fc:	494d      	ldr	r1, [pc, #308]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c1fe:	4313      	orrs	r3, r2
 800c200:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800c202:	687b      	ldr	r3, [r7, #4]
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f003 0301 	and.w	r3, r3, #1
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d040      	beq.n	800c290 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	685b      	ldr	r3, [r3, #4]
 800c212:	2b01      	cmp	r3, #1
 800c214:	d107      	bne.n	800c226 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800c216:	4b47      	ldr	r3, [pc, #284]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d115      	bne.n	800c24e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800c222:	2301      	movs	r3, #1
 800c224:	e07f      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	685b      	ldr	r3, [r3, #4]
 800c22a:	2b02      	cmp	r3, #2
 800c22c:	d107      	bne.n	800c23e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800c22e:	4b41      	ldr	r3, [pc, #260]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c230:	681b      	ldr	r3, [r3, #0]
 800c232:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800c236:	2b00      	cmp	r3, #0
 800c238:	d109      	bne.n	800c24e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800c23a:	2301      	movs	r3, #1
 800c23c:	e073      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800c23e:	4b3d      	ldr	r3, [pc, #244]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	f003 0302 	and.w	r3, r3, #2
 800c246:	2b00      	cmp	r3, #0
 800c248:	d101      	bne.n	800c24e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800c24a:	2301      	movs	r3, #1
 800c24c:	e06b      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800c24e:	4b39      	ldr	r3, [pc, #228]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c250:	689b      	ldr	r3, [r3, #8]
 800c252:	f023 0203 	bic.w	r2, r3, #3
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	685b      	ldr	r3, [r3, #4]
 800c25a:	4936      	ldr	r1, [pc, #216]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c25c:	4313      	orrs	r3, r2
 800c25e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c260:	f7fd fa66 	bl	8009730 <HAL_GetTick>
 800c264:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c266:	e00a      	b.n	800c27e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800c268:	f7fd fa62 	bl	8009730 <HAL_GetTick>
 800c26c:	4602      	mov	r2, r0
 800c26e:	68fb      	ldr	r3, [r7, #12]
 800c270:	1ad3      	subs	r3, r2, r3
 800c272:	f241 3288 	movw	r2, #5000	; 0x1388
 800c276:	4293      	cmp	r3, r2
 800c278:	d901      	bls.n	800c27e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800c27a:	2303      	movs	r3, #3
 800c27c:	e053      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800c27e:	4b2d      	ldr	r3, [pc, #180]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c280:	689b      	ldr	r3, [r3, #8]
 800c282:	f003 020c 	and.w	r2, r3, #12
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	685b      	ldr	r3, [r3, #4]
 800c28a:	009b      	lsls	r3, r3, #2
 800c28c:	429a      	cmp	r2, r3
 800c28e:	d1eb      	bne.n	800c268 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800c290:	4b27      	ldr	r3, [pc, #156]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c292:	681b      	ldr	r3, [r3, #0]
 800c294:	f003 030f 	and.w	r3, r3, #15
 800c298:	683a      	ldr	r2, [r7, #0]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d210      	bcs.n	800c2c0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800c29e:	4b24      	ldr	r3, [pc, #144]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	f023 020f 	bic.w	r2, r3, #15
 800c2a6:	4922      	ldr	r1, [pc, #136]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c2a8:	683b      	ldr	r3, [r7, #0]
 800c2aa:	4313      	orrs	r3, r2
 800c2ac:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800c2ae:	4b20      	ldr	r3, [pc, #128]	; (800c330 <HAL_RCC_ClockConfig+0x1c4>)
 800c2b0:	681b      	ldr	r3, [r3, #0]
 800c2b2:	f003 030f 	and.w	r3, r3, #15
 800c2b6:	683a      	ldr	r2, [r7, #0]
 800c2b8:	429a      	cmp	r2, r3
 800c2ba:	d001      	beq.n	800c2c0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	e032      	b.n	800c326 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	f003 0304 	and.w	r3, r3, #4
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	d008      	beq.n	800c2de <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800c2cc:	4b19      	ldr	r3, [pc, #100]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	68db      	ldr	r3, [r3, #12]
 800c2d8:	4916      	ldr	r1, [pc, #88]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c2da:	4313      	orrs	r3, r2
 800c2dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	681b      	ldr	r3, [r3, #0]
 800c2e2:	f003 0308 	and.w	r3, r3, #8
 800c2e6:	2b00      	cmp	r3, #0
 800c2e8:	d009      	beq.n	800c2fe <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800c2ea:	4b12      	ldr	r3, [pc, #72]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c2ec:	689b      	ldr	r3, [r3, #8]
 800c2ee:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800c2f2:	687b      	ldr	r3, [r7, #4]
 800c2f4:	691b      	ldr	r3, [r3, #16]
 800c2f6:	00db      	lsls	r3, r3, #3
 800c2f8:	490e      	ldr	r1, [pc, #56]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c2fa:	4313      	orrs	r3, r2
 800c2fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800c2fe:	f000 f821 	bl	800c344 <HAL_RCC_GetSysClockFreq>
 800c302:	4601      	mov	r1, r0
 800c304:	4b0b      	ldr	r3, [pc, #44]	; (800c334 <HAL_RCC_ClockConfig+0x1c8>)
 800c306:	689b      	ldr	r3, [r3, #8]
 800c308:	091b      	lsrs	r3, r3, #4
 800c30a:	f003 030f 	and.w	r3, r3, #15
 800c30e:	4a0a      	ldr	r2, [pc, #40]	; (800c338 <HAL_RCC_ClockConfig+0x1cc>)
 800c310:	5cd3      	ldrb	r3, [r2, r3]
 800c312:	fa21 f303 	lsr.w	r3, r1, r3
 800c316:	4a09      	ldr	r2, [pc, #36]	; (800c33c <HAL_RCC_ClockConfig+0x1d0>)
 800c318:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800c31a:	4b09      	ldr	r3, [pc, #36]	; (800c340 <HAL_RCC_ClockConfig+0x1d4>)
 800c31c:	681b      	ldr	r3, [r3, #0]
 800c31e:	4618      	mov	r0, r3
 800c320:	f7fd f9c2 	bl	80096a8 <HAL_InitTick>

  return HAL_OK;
 800c324:	2300      	movs	r3, #0
}
 800c326:	4618      	mov	r0, r3
 800c328:	3710      	adds	r7, #16
 800c32a:	46bd      	mov	sp, r7
 800c32c:	bd80      	pop	{r7, pc}
 800c32e:	bf00      	nop
 800c330:	40023c00 	.word	0x40023c00
 800c334:	40023800 	.word	0x40023800
 800c338:	08021d00 	.word	0x08021d00
 800c33c:	20000040 	.word	0x20000040
 800c340:	20000044 	.word	0x20000044

0800c344 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800c344:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c346:	b085      	sub	sp, #20
 800c348:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800c34a:	2300      	movs	r3, #0
 800c34c:	607b      	str	r3, [r7, #4]
 800c34e:	2300      	movs	r3, #0
 800c350:	60fb      	str	r3, [r7, #12]
 800c352:	2300      	movs	r3, #0
 800c354:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0;
 800c356:	2300      	movs	r3, #0
 800c358:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800c35a:	4b63      	ldr	r3, [pc, #396]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c35c:	689b      	ldr	r3, [r3, #8]
 800c35e:	f003 030c 	and.w	r3, r3, #12
 800c362:	2b04      	cmp	r3, #4
 800c364:	d007      	beq.n	800c376 <HAL_RCC_GetSysClockFreq+0x32>
 800c366:	2b08      	cmp	r3, #8
 800c368:	d008      	beq.n	800c37c <HAL_RCC_GetSysClockFreq+0x38>
 800c36a:	2b00      	cmp	r3, #0
 800c36c:	f040 80b4 	bne.w	800c4d8 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800c370:	4b5e      	ldr	r3, [pc, #376]	; (800c4ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c372:	60bb      	str	r3, [r7, #8]
      break;
 800c374:	e0b3      	b.n	800c4de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800c376:	4b5e      	ldr	r3, [pc, #376]	; (800c4f0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 800c378:	60bb      	str	r3, [r7, #8]
      break;
 800c37a:	e0b0      	b.n	800c4de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800c37c:	4b5a      	ldr	r3, [pc, #360]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c37e:	685b      	ldr	r3, [r3, #4]
 800c380:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800c384:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800c386:	4b58      	ldr	r3, [pc, #352]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c388:	685b      	ldr	r3, [r3, #4]
 800c38a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c38e:	2b00      	cmp	r3, #0
 800c390:	d04a      	beq.n	800c428 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c392:	4b55      	ldr	r3, [pc, #340]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c394:	685b      	ldr	r3, [r3, #4]
 800c396:	099b      	lsrs	r3, r3, #6
 800c398:	f04f 0400 	mov.w	r4, #0
 800c39c:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c3a0:	f04f 0200 	mov.w	r2, #0
 800c3a4:	ea03 0501 	and.w	r5, r3, r1
 800c3a8:	ea04 0602 	and.w	r6, r4, r2
 800c3ac:	4629      	mov	r1, r5
 800c3ae:	4632      	mov	r2, r6
 800c3b0:	f04f 0300 	mov.w	r3, #0
 800c3b4:	f04f 0400 	mov.w	r4, #0
 800c3b8:	0154      	lsls	r4, r2, #5
 800c3ba:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c3be:	014b      	lsls	r3, r1, #5
 800c3c0:	4619      	mov	r1, r3
 800c3c2:	4622      	mov	r2, r4
 800c3c4:	1b49      	subs	r1, r1, r5
 800c3c6:	eb62 0206 	sbc.w	r2, r2, r6
 800c3ca:	f04f 0300 	mov.w	r3, #0
 800c3ce:	f04f 0400 	mov.w	r4, #0
 800c3d2:	0194      	lsls	r4, r2, #6
 800c3d4:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c3d8:	018b      	lsls	r3, r1, #6
 800c3da:	1a5b      	subs	r3, r3, r1
 800c3dc:	eb64 0402 	sbc.w	r4, r4, r2
 800c3e0:	f04f 0100 	mov.w	r1, #0
 800c3e4:	f04f 0200 	mov.w	r2, #0
 800c3e8:	00e2      	lsls	r2, r4, #3
 800c3ea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c3ee:	00d9      	lsls	r1, r3, #3
 800c3f0:	460b      	mov	r3, r1
 800c3f2:	4614      	mov	r4, r2
 800c3f4:	195b      	adds	r3, r3, r5
 800c3f6:	eb44 0406 	adc.w	r4, r4, r6
 800c3fa:	f04f 0100 	mov.w	r1, #0
 800c3fe:	f04f 0200 	mov.w	r2, #0
 800c402:	0262      	lsls	r2, r4, #9
 800c404:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 800c408:	0259      	lsls	r1, r3, #9
 800c40a:	460b      	mov	r3, r1
 800c40c:	4614      	mov	r4, r2
 800c40e:	4618      	mov	r0, r3
 800c410:	4621      	mov	r1, r4
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f04f 0400 	mov.w	r4, #0
 800c418:	461a      	mov	r2, r3
 800c41a:	4623      	mov	r3, r4
 800c41c:	f7fb ff78 	bl	8008310 <__aeabi_uldivmod>
 800c420:	4603      	mov	r3, r0
 800c422:	460c      	mov	r4, r1
 800c424:	60fb      	str	r3, [r7, #12]
 800c426:	e049      	b.n	800c4bc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800c428:	4b2f      	ldr	r3, [pc, #188]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c42a:	685b      	ldr	r3, [r3, #4]
 800c42c:	099b      	lsrs	r3, r3, #6
 800c42e:	f04f 0400 	mov.w	r4, #0
 800c432:	f240 11ff 	movw	r1, #511	; 0x1ff
 800c436:	f04f 0200 	mov.w	r2, #0
 800c43a:	ea03 0501 	and.w	r5, r3, r1
 800c43e:	ea04 0602 	and.w	r6, r4, r2
 800c442:	4629      	mov	r1, r5
 800c444:	4632      	mov	r2, r6
 800c446:	f04f 0300 	mov.w	r3, #0
 800c44a:	f04f 0400 	mov.w	r4, #0
 800c44e:	0154      	lsls	r4, r2, #5
 800c450:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800c454:	014b      	lsls	r3, r1, #5
 800c456:	4619      	mov	r1, r3
 800c458:	4622      	mov	r2, r4
 800c45a:	1b49      	subs	r1, r1, r5
 800c45c:	eb62 0206 	sbc.w	r2, r2, r6
 800c460:	f04f 0300 	mov.w	r3, #0
 800c464:	f04f 0400 	mov.w	r4, #0
 800c468:	0194      	lsls	r4, r2, #6
 800c46a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800c46e:	018b      	lsls	r3, r1, #6
 800c470:	1a5b      	subs	r3, r3, r1
 800c472:	eb64 0402 	sbc.w	r4, r4, r2
 800c476:	f04f 0100 	mov.w	r1, #0
 800c47a:	f04f 0200 	mov.w	r2, #0
 800c47e:	00e2      	lsls	r2, r4, #3
 800c480:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800c484:	00d9      	lsls	r1, r3, #3
 800c486:	460b      	mov	r3, r1
 800c488:	4614      	mov	r4, r2
 800c48a:	195b      	adds	r3, r3, r5
 800c48c:	eb44 0406 	adc.w	r4, r4, r6
 800c490:	f04f 0100 	mov.w	r1, #0
 800c494:	f04f 0200 	mov.w	r2, #0
 800c498:	02a2      	lsls	r2, r4, #10
 800c49a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800c49e:	0299      	lsls	r1, r3, #10
 800c4a0:	460b      	mov	r3, r1
 800c4a2:	4614      	mov	r4, r2
 800c4a4:	4618      	mov	r0, r3
 800c4a6:	4621      	mov	r1, r4
 800c4a8:	687b      	ldr	r3, [r7, #4]
 800c4aa:	f04f 0400 	mov.w	r4, #0
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	4623      	mov	r3, r4
 800c4b2:	f7fb ff2d 	bl	8008310 <__aeabi_uldivmod>
 800c4b6:	4603      	mov	r3, r0
 800c4b8:	460c      	mov	r4, r1
 800c4ba:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800c4bc:	4b0a      	ldr	r3, [pc, #40]	; (800c4e8 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	0c1b      	lsrs	r3, r3, #16
 800c4c2:	f003 0303 	and.w	r3, r3, #3
 800c4c6:	3301      	adds	r3, #1
 800c4c8:	005b      	lsls	r3, r3, #1
 800c4ca:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco / pllp;
 800c4cc:	68fa      	ldr	r2, [r7, #12]
 800c4ce:	683b      	ldr	r3, [r7, #0]
 800c4d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800c4d4:	60bb      	str	r3, [r7, #8]
      break;
 800c4d6:	e002      	b.n	800c4de <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800c4d8:	4b04      	ldr	r3, [pc, #16]	; (800c4ec <HAL_RCC_GetSysClockFreq+0x1a8>)
 800c4da:	60bb      	str	r3, [r7, #8]
      break;
 800c4dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 800c4de:	68bb      	ldr	r3, [r7, #8]
}
 800c4e0:	4618      	mov	r0, r3
 800c4e2:	3714      	adds	r7, #20
 800c4e4:	46bd      	mov	sp, r7
 800c4e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c4e8:	40023800 	.word	0x40023800
 800c4ec:	00f42400 	.word	0x00f42400
 800c4f0:	007a1200 	.word	0x007a1200

0800c4f4 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800c4f8:	4b03      	ldr	r3, [pc, #12]	; (800c508 <HAL_RCC_GetHCLKFreq+0x14>)
 800c4fa:	681b      	ldr	r3, [r3, #0]
}
 800c4fc:	4618      	mov	r0, r3
 800c4fe:	46bd      	mov	sp, r7
 800c500:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c504:	4770      	bx	lr
 800c506:	bf00      	nop
 800c508:	20000040 	.word	0x20000040

0800c50c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800c50c:	b580      	push	{r7, lr}
 800c50e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800c510:	f7ff fff0 	bl	800c4f4 <HAL_RCC_GetHCLKFreq>
 800c514:	4601      	mov	r1, r0
 800c516:	4b05      	ldr	r3, [pc, #20]	; (800c52c <HAL_RCC_GetPCLK1Freq+0x20>)
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	0a9b      	lsrs	r3, r3, #10
 800c51c:	f003 0307 	and.w	r3, r3, #7
 800c520:	4a03      	ldr	r2, [pc, #12]	; (800c530 <HAL_RCC_GetPCLK1Freq+0x24>)
 800c522:	5cd3      	ldrb	r3, [r2, r3]
 800c524:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c528:	4618      	mov	r0, r3
 800c52a:	bd80      	pop	{r7, pc}
 800c52c:	40023800 	.word	0x40023800
 800c530:	08021d10 	.word	0x08021d10

0800c534 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800c534:	b580      	push	{r7, lr}
 800c536:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800c538:	f7ff ffdc 	bl	800c4f4 <HAL_RCC_GetHCLKFreq>
 800c53c:	4601      	mov	r1, r0
 800c53e:	4b05      	ldr	r3, [pc, #20]	; (800c554 <HAL_RCC_GetPCLK2Freq+0x20>)
 800c540:	689b      	ldr	r3, [r3, #8]
 800c542:	0b5b      	lsrs	r3, r3, #13
 800c544:	f003 0307 	and.w	r3, r3, #7
 800c548:	4a03      	ldr	r2, [pc, #12]	; (800c558 <HAL_RCC_GetPCLK2Freq+0x24>)
 800c54a:	5cd3      	ldrb	r3, [r2, r3]
 800c54c:	fa21 f303 	lsr.w	r3, r1, r3
}
 800c550:	4618      	mov	r0, r3
 800c552:	bd80      	pop	{r7, pc}
 800c554:	40023800 	.word	0x40023800
 800c558:	08021d10 	.word	0x08021d10

0800c55c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b088      	sub	sp, #32
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800c564:	2300      	movs	r3, #0
 800c566:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 800c568:	2300      	movs	r3, #0
 800c56a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 800c56c:	2300      	movs	r3, #0
 800c56e:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 800c570:	2300      	movs	r3, #0
 800c572:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 800c574:	2300      	movs	r3, #0
 800c576:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	681b      	ldr	r3, [r3, #0]
 800c57c:	f003 0301 	and.w	r3, r3, #1
 800c580:	2b00      	cmp	r3, #0
 800c582:	d012      	beq.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800c584:	4b69      	ldr	r3, [pc, #420]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c586:	689b      	ldr	r3, [r3, #8]
 800c588:	4a68      	ldr	r2, [pc, #416]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c58a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800c58e:	6093      	str	r3, [r2, #8]
 800c590:	4b66      	ldr	r3, [pc, #408]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c592:	689a      	ldr	r2, [r3, #8]
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c598:	4964      	ldr	r1, [pc, #400]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c59a:	4313      	orrs	r3, r2
 800c59c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d101      	bne.n	800c5aa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 800c5a6:	2301      	movs	r3, #1
 800c5a8:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800c5aa:	687b      	ldr	r3, [r7, #4]
 800c5ac:	681b      	ldr	r3, [r3, #0]
 800c5ae:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800c5b2:	2b00      	cmp	r3, #0
 800c5b4:	d017      	beq.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800c5b6:	4b5d      	ldr	r3, [pc, #372]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c5b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c5bc:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5c4:	4959      	ldr	r1, [pc, #356]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c5c6:	4313      	orrs	r3, r2
 800c5c8:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800c5cc:	687b      	ldr	r3, [r7, #4]
 800c5ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5d0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c5d4:	d101      	bne.n	800c5da <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 800c5d6:	2301      	movs	r3, #1
 800c5d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d101      	bne.n	800c5e6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800c5e2:	2301      	movs	r3, #1
 800c5e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	681b      	ldr	r3, [r3, #0]
 800c5ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d017      	beq.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800c5f2:	4b4e      	ldr	r3, [pc, #312]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c5f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c5f8:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c5fc:	687b      	ldr	r3, [r7, #4]
 800c5fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c600:	494a      	ldr	r1, [pc, #296]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c602:	4313      	orrs	r3, r2
 800c604:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 800c608:	687b      	ldr	r3, [r7, #4]
 800c60a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c60c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800c610:	d101      	bne.n	800c616 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800c612:	2301      	movs	r3, #1
 800c614:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 800c616:	687b      	ldr	r3, [r7, #4]
 800c618:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d101      	bne.n	800c622 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800c61e:	2301      	movs	r3, #1
 800c620:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	681b      	ldr	r3, [r3, #0]
 800c626:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c62a:	2b00      	cmp	r3, #0
 800c62c:	d001      	beq.n	800c632 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800c62e:	2301      	movs	r3, #1
 800c630:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800c632:	687b      	ldr	r3, [r7, #4]
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	f003 0320 	and.w	r3, r3, #32
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	f000 808b 	beq.w	800c756 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800c640:	4b3a      	ldr	r3, [pc, #232]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c644:	4a39      	ldr	r2, [pc, #228]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c646:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800c64a:	6413      	str	r3, [r2, #64]	; 0x40
 800c64c:	4b37      	ldr	r3, [pc, #220]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c64e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c650:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c654:	60bb      	str	r3, [r7, #8]
 800c656:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800c658:	4b35      	ldr	r3, [pc, #212]	; (800c730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c65a:	681b      	ldr	r3, [r3, #0]
 800c65c:	4a34      	ldr	r2, [pc, #208]	; (800c730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c65e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800c662:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800c664:	f7fd f864 	bl	8009730 <HAL_GetTick>
 800c668:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c66a:	e008      	b.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800c66c:	f7fd f860 	bl	8009730 <HAL_GetTick>
 800c670:	4602      	mov	r2, r0
 800c672:	697b      	ldr	r3, [r7, #20]
 800c674:	1ad3      	subs	r3, r2, r3
 800c676:	2b64      	cmp	r3, #100	; 0x64
 800c678:	d901      	bls.n	800c67e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 800c67a:	2303      	movs	r3, #3
 800c67c:	e38d      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800c67e:	4b2c      	ldr	r3, [pc, #176]	; (800c730 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800c680:	681b      	ldr	r3, [r3, #0]
 800c682:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c686:	2b00      	cmp	r3, #0
 800c688:	d0f0      	beq.n	800c66c <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800c68a:	4b28      	ldr	r3, [pc, #160]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c68c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c68e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c692:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800c694:	693b      	ldr	r3, [r7, #16]
 800c696:	2b00      	cmp	r3, #0
 800c698:	d035      	beq.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 800c69a:	687b      	ldr	r3, [r7, #4]
 800c69c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c69e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c6a2:	693a      	ldr	r2, [r7, #16]
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d02e      	beq.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800c6a8:	4b20      	ldr	r3, [pc, #128]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c6b0:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800c6b2:	4b1e      	ldr	r3, [pc, #120]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6b6:	4a1d      	ldr	r2, [pc, #116]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6b8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800c6bc:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800c6be:	4b1b      	ldr	r3, [pc, #108]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6c2:	4a1a      	ldr	r2, [pc, #104]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6c4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800c6c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800c6ca:	4a18      	ldr	r2, [pc, #96]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6cc:	693b      	ldr	r3, [r7, #16]
 800c6ce:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800c6d0:	4b16      	ldr	r3, [pc, #88]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6d4:	f003 0301 	and.w	r3, r3, #1
 800c6d8:	2b01      	cmp	r3, #1
 800c6da:	d114      	bne.n	800c706 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800c6dc:	f7fd f828 	bl	8009730 <HAL_GetTick>
 800c6e0:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c6e2:	e00a      	b.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800c6e4:	f7fd f824 	bl	8009730 <HAL_GetTick>
 800c6e8:	4602      	mov	r2, r0
 800c6ea:	697b      	ldr	r3, [r7, #20]
 800c6ec:	1ad3      	subs	r3, r2, r3
 800c6ee:	f241 3288 	movw	r2, #5000	; 0x1388
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	d901      	bls.n	800c6fa <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800c6f6:	2303      	movs	r3, #3
 800c6f8:	e34f      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800c6fa:	4b0c      	ldr	r3, [pc, #48]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c6fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6fe:	f003 0302 	and.w	r3, r3, #2
 800c702:	2b00      	cmp	r3, #0
 800c704:	d0ee      	beq.n	800c6e4 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c70a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c70e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c712:	d111      	bne.n	800c738 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 800c714:	4b05      	ldr	r3, [pc, #20]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c716:	689b      	ldr	r3, [r3, #8]
 800c718:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800c720:	4b04      	ldr	r3, [pc, #16]	; (800c734 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800c722:	400b      	ands	r3, r1
 800c724:	4901      	ldr	r1, [pc, #4]	; (800c72c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800c726:	4313      	orrs	r3, r2
 800c728:	608b      	str	r3, [r1, #8]
 800c72a:	e00b      	b.n	800c744 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 800c72c:	40023800 	.word	0x40023800
 800c730:	40007000 	.word	0x40007000
 800c734:	0ffffcff 	.word	0x0ffffcff
 800c738:	4bb3      	ldr	r3, [pc, #716]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c73a:	689b      	ldr	r3, [r3, #8]
 800c73c:	4ab2      	ldr	r2, [pc, #712]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c73e:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800c742:	6093      	str	r3, [r2, #8]
 800c744:	4bb0      	ldr	r3, [pc, #704]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c746:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800c748:	687b      	ldr	r3, [r7, #4]
 800c74a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800c74c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c750:	49ad      	ldr	r1, [pc, #692]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c752:	4313      	orrs	r3, r2
 800c754:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	f003 0310 	and.w	r3, r3, #16
 800c75e:	2b00      	cmp	r3, #0
 800c760:	d010      	beq.n	800c784 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800c762:	4ba9      	ldr	r3, [pc, #676]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c764:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c768:	4aa7      	ldr	r2, [pc, #668]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c76a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800c76e:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 800c772:	4ba5      	ldr	r3, [pc, #660]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c774:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c77c:	49a2      	ldr	r1, [pc, #648]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c77e:	4313      	orrs	r3, r2
 800c780:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	681b      	ldr	r3, [r3, #0]
 800c788:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c78c:	2b00      	cmp	r3, #0
 800c78e:	d00a      	beq.n	800c7a6 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800c790:	4b9d      	ldr	r3, [pc, #628]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c792:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c796:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800c79a:	687b      	ldr	r3, [r7, #4]
 800c79c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c79e:	499a      	ldr	r1, [pc, #616]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7a0:	4313      	orrs	r3, r2
 800c7a2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d00a      	beq.n	800c7c8 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800c7b2:	4b95      	ldr	r3, [pc, #596]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c7b8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800c7bc:	687b      	ldr	r3, [r7, #4]
 800c7be:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c7c0:	4991      	ldr	r1, [pc, #580]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7c2:	4313      	orrs	r3, r2
 800c7c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d00a      	beq.n	800c7ea <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800c7d4:	4b8c      	ldr	r3, [pc, #560]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c7da:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800c7de:	687b      	ldr	r3, [r7, #4]
 800c7e0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c7e2:	4989      	ldr	r1, [pc, #548]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7e4:	4313      	orrs	r3, r2
 800c7e6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800c7ea:	687b      	ldr	r3, [r7, #4]
 800c7ec:	681b      	ldr	r3, [r3, #0]
 800c7ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c7f2:	2b00      	cmp	r3, #0
 800c7f4:	d00a      	beq.n	800c80c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800c7f6:	4b84      	ldr	r3, [pc, #528]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c7f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c7fc:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800c800:	687b      	ldr	r3, [r7, #4]
 800c802:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c804:	4980      	ldr	r1, [pc, #512]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c806:	4313      	orrs	r3, r2
 800c808:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c814:	2b00      	cmp	r3, #0
 800c816:	d00a      	beq.n	800c82e <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800c818:	4b7b      	ldr	r3, [pc, #492]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c81a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c81e:	f023 0203 	bic.w	r2, r3, #3
 800c822:	687b      	ldr	r3, [r7, #4]
 800c824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c826:	4978      	ldr	r1, [pc, #480]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c828:	4313      	orrs	r3, r2
 800c82a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800c82e:	687b      	ldr	r3, [r7, #4]
 800c830:	681b      	ldr	r3, [r3, #0]
 800c832:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c836:	2b00      	cmp	r3, #0
 800c838:	d00a      	beq.n	800c850 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800c83a:	4b73      	ldr	r3, [pc, #460]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c83c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c840:	f023 020c 	bic.w	r2, r3, #12
 800c844:	687b      	ldr	r3, [r7, #4]
 800c846:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800c848:	496f      	ldr	r1, [pc, #444]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c84a:	4313      	orrs	r3, r2
 800c84c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	681b      	ldr	r3, [r3, #0]
 800c854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00a      	beq.n	800c872 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800c85c:	4b6a      	ldr	r3, [pc, #424]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c85e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c862:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800c866:	687b      	ldr	r3, [r7, #4]
 800c868:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c86a:	4967      	ldr	r1, [pc, #412]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c86c:	4313      	orrs	r3, r2
 800c86e:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800c872:	687b      	ldr	r3, [r7, #4]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800c87a:	2b00      	cmp	r3, #0
 800c87c:	d00a      	beq.n	800c894 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800c87e:	4b62      	ldr	r3, [pc, #392]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c880:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c884:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800c88c:	495e      	ldr	r1, [pc, #376]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c88e:	4313      	orrs	r3, r2
 800c890:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800c894:	687b      	ldr	r3, [r7, #4]
 800c896:	681b      	ldr	r3, [r3, #0]
 800c898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800c89c:	2b00      	cmp	r3, #0
 800c89e:	d00a      	beq.n	800c8b6 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800c8a0:	4b59      	ldr	r3, [pc, #356]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8a6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800c8ae:	4956      	ldr	r1, [pc, #344]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8b0:	4313      	orrs	r3, r2
 800c8b2:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	681b      	ldr	r3, [r3, #0]
 800c8ba:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c8be:	2b00      	cmp	r3, #0
 800c8c0:	d00a      	beq.n	800c8d8 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800c8c2:	4b51      	ldr	r3, [pc, #324]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8c8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800c8cc:	687b      	ldr	r3, [r7, #4]
 800c8ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800c8d0:	494d      	ldr	r1, [pc, #308]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8d2:	4313      	orrs	r3, r2
 800c8d4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	681b      	ldr	r3, [r3, #0]
 800c8dc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	d00a      	beq.n	800c8fa <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 800c8e4:	4b48      	ldr	r3, [pc, #288]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c8ea:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800c8ee:	687b      	ldr	r3, [r7, #4]
 800c8f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800c8f2:	4945      	ldr	r1, [pc, #276]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c8f4:	4313      	orrs	r3, r2
 800c8f6:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 800c8fa:	687b      	ldr	r3, [r7, #4]
 800c8fc:	681b      	ldr	r3, [r3, #0]
 800c8fe:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800c902:	2b00      	cmp	r3, #0
 800c904:	d00a      	beq.n	800c91c <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 800c906:	4b40      	ldr	r3, [pc, #256]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c908:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c90c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800c910:	687b      	ldr	r3, [r7, #4]
 800c912:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c914:	493c      	ldr	r1, [pc, #240]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c916:	4313      	orrs	r3, r2
 800c918:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	681b      	ldr	r3, [r3, #0]
 800c920:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c924:	2b00      	cmp	r3, #0
 800c926:	d00a      	beq.n	800c93e <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800c928:	4b37      	ldr	r3, [pc, #220]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c92a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c92e:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c936:	4934      	ldr	r1, [pc, #208]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c938:	4313      	orrs	r3, r2
 800c93a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c946:	2b00      	cmp	r3, #0
 800c948:	d011      	beq.n	800c96e <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 800c94a:	4b2f      	ldr	r3, [pc, #188]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c94c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c950:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c958:	492b      	ldr	r1, [pc, #172]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c95a:	4313      	orrs	r3, r2
 800c95c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c964:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800c968:	d101      	bne.n	800c96e <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 800c96a:	2301      	movs	r3, #1
 800c96c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	681b      	ldr	r3, [r3, #0]
 800c972:	f003 0308 	and.w	r3, r3, #8
 800c976:	2b00      	cmp	r3, #0
 800c978:	d001      	beq.n	800c97e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 800c97a:	2301      	movs	r3, #1
 800c97c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800c986:	2b00      	cmp	r3, #0
 800c988:	d00a      	beq.n	800c9a0 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800c98a:	4b1f      	ldr	r3, [pc, #124]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c98c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c990:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800c998:	491b      	ldr	r1, [pc, #108]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c99a:	4313      	orrs	r3, r2
 800c99c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 800c9a0:	687b      	ldr	r3, [r7, #4]
 800c9a2:	681b      	ldr	r3, [r3, #0]
 800c9a4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d00b      	beq.n	800c9c4 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800c9ac:	4b16      	ldr	r3, [pc, #88]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c9ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c9b2:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c9bc:	4912      	ldr	r1, [pc, #72]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c9be:	4313      	orrs	r3, r2
 800c9c0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c9cc:	2b00      	cmp	r3, #0
 800c9ce:	d00b      	beq.n	800c9e8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800c9d0:	4b0d      	ldr	r3, [pc, #52]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c9d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800c9d6:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 800c9da:	687b      	ldr	r3, [r7, #4]
 800c9dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800c9e0:	4909      	ldr	r1, [pc, #36]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800c9f0:	2b00      	cmp	r3, #0
 800c9f2:	d00f      	beq.n	800ca14 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800c9f4:	4b04      	ldr	r3, [pc, #16]	; (800ca08 <HAL_RCCEx_PeriphCLKConfig+0x4ac>)
 800c9f6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800c9fa:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 800c9fe:	687b      	ldr	r3, [r7, #4]
 800ca00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca04:	e002      	b.n	800ca0c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
 800ca06:	bf00      	nop
 800ca08:	40023800 	.word	0x40023800
 800ca0c:	4985      	ldr	r1, [pc, #532]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca0e:	4313      	orrs	r3, r2
 800ca10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 800ca14:	687b      	ldr	r3, [r7, #4]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	d00b      	beq.n	800ca38 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800ca20:	4b80      	ldr	r3, [pc, #512]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca22:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca26:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800ca30:	497c      	ldr	r1, [pc, #496]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca32:	4313      	orrs	r3, r2
 800ca34:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 800ca38:	69fb      	ldr	r3, [r7, #28]
 800ca3a:	2b01      	cmp	r3, #1
 800ca3c:	d005      	beq.n	800ca4a <HAL_RCCEx_PeriphCLKConfig+0x4ee>
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800ca46:	f040 80d6 	bne.w	800cbf6 <HAL_RCCEx_PeriphCLKConfig+0x69a>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800ca4a:	4b76      	ldr	r3, [pc, #472]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca4c:	681b      	ldr	r3, [r3, #0]
 800ca4e:	4a75      	ldr	r2, [pc, #468]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca50:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800ca54:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ca56:	f7fc fe6b 	bl	8009730 <HAL_GetTick>
 800ca5a:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ca5c:	e008      	b.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800ca5e:	f7fc fe67 	bl	8009730 <HAL_GetTick>
 800ca62:	4602      	mov	r2, r0
 800ca64:	697b      	ldr	r3, [r7, #20]
 800ca66:	1ad3      	subs	r3, r2, r3
 800ca68:	2b64      	cmp	r3, #100	; 0x64
 800ca6a:	d901      	bls.n	800ca70 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800ca6c:	2303      	movs	r3, #3
 800ca6e:	e194      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800ca70:	4b6c      	ldr	r3, [pc, #432]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca72:	681b      	ldr	r3, [r3, #0]
 800ca74:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ca78:	2b00      	cmp	r3, #0
 800ca7a:	d1f0      	bne.n	800ca5e <HAL_RCCEx_PeriphCLKConfig+0x502>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	681b      	ldr	r3, [r3, #0]
 800ca80:	f003 0301 	and.w	r3, r3, #1
 800ca84:	2b00      	cmp	r3, #0
 800ca86:	d021      	beq.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x570>
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d11d      	bne.n	800cacc <HAL_RCCEx_PeriphCLKConfig+0x570>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800ca90:	4b64      	ldr	r3, [pc, #400]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800ca92:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800ca96:	0c1b      	lsrs	r3, r3, #16
 800ca98:	f003 0303 	and.w	r3, r3, #3
 800ca9c:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800ca9e:	4b61      	ldr	r3, [pc, #388]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800caa0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800caa4:	0e1b      	lsrs	r3, r3, #24
 800caa6:	f003 030f 	and.w	r3, r3, #15
 800caaa:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	685b      	ldr	r3, [r3, #4]
 800cab0:	019a      	lsls	r2, r3, #6
 800cab2:	693b      	ldr	r3, [r7, #16]
 800cab4:	041b      	lsls	r3, r3, #16
 800cab6:	431a      	orrs	r2, r3
 800cab8:	68fb      	ldr	r3, [r7, #12]
 800caba:	061b      	lsls	r3, r3, #24
 800cabc:	431a      	orrs	r2, r3
 800cabe:	687b      	ldr	r3, [r7, #4]
 800cac0:	689b      	ldr	r3, [r3, #8]
 800cac2:	071b      	lsls	r3, r3, #28
 800cac4:	4957      	ldr	r1, [pc, #348]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cac6:	4313      	orrs	r3, r2
 800cac8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800cacc:	687b      	ldr	r3, [r7, #4]
 800cace:	681b      	ldr	r3, [r3, #0]
 800cad0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d004      	beq.n	800cae2 <HAL_RCCEx_PeriphCLKConfig+0x586>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cadc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cae0:	d00a      	beq.n	800caf8 <HAL_RCCEx_PeriphCLKConfig+0x59c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800cae2:	687b      	ldr	r3, [r7, #4]
 800cae4:	681b      	ldr	r3, [r3, #0]
 800cae6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800caea:	2b00      	cmp	r3, #0
 800caec:	d02e      	beq.n	800cb4c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800caee:	687b      	ldr	r3, [r7, #4]
 800caf0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800caf2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800caf6:	d129      	bne.n	800cb4c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 800caf8:	4b4a      	ldr	r3, [pc, #296]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cafa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cafe:	0c1b      	lsrs	r3, r3, #16
 800cb00:	f003 0303 	and.w	r3, r3, #3
 800cb04:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800cb06:	4b47      	ldr	r3, [pc, #284]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb0c:	0f1b      	lsrs	r3, r3, #28
 800cb0e:	f003 0307 	and.w	r3, r3, #7
 800cb12:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	685b      	ldr	r3, [r3, #4]
 800cb18:	019a      	lsls	r2, r3, #6
 800cb1a:	693b      	ldr	r3, [r7, #16]
 800cb1c:	041b      	lsls	r3, r3, #16
 800cb1e:	431a      	orrs	r2, r3
 800cb20:	687b      	ldr	r3, [r7, #4]
 800cb22:	68db      	ldr	r3, [r3, #12]
 800cb24:	061b      	lsls	r3, r3, #24
 800cb26:	431a      	orrs	r2, r3
 800cb28:	68fb      	ldr	r3, [r7, #12]
 800cb2a:	071b      	lsls	r3, r3, #28
 800cb2c:	493d      	ldr	r1, [pc, #244]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb2e:	4313      	orrs	r3, r2
 800cb30:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800cb34:	4b3b      	ldr	r3, [pc, #236]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb36:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cb3a:	f023 021f 	bic.w	r2, r3, #31
 800cb3e:	687b      	ldr	r3, [r7, #4]
 800cb40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb42:	3b01      	subs	r3, #1
 800cb44:	4937      	ldr	r1, [pc, #220]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb46:	4313      	orrs	r3, r2
 800cb48:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800cb54:	2b00      	cmp	r3, #0
 800cb56:	d01d      	beq.n	800cb94 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 800cb58:	4b32      	ldr	r3, [pc, #200]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb5e:	0e1b      	lsrs	r3, r3, #24
 800cb60:	f003 030f 	and.w	r3, r3, #15
 800cb64:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800cb66:	4b2f      	ldr	r3, [pc, #188]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb68:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800cb6c:	0f1b      	lsrs	r3, r3, #28
 800cb6e:	f003 0307 	and.w	r3, r3, #7
 800cb72:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 800cb74:	687b      	ldr	r3, [r7, #4]
 800cb76:	685b      	ldr	r3, [r3, #4]
 800cb78:	019a      	lsls	r2, r3, #6
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	691b      	ldr	r3, [r3, #16]
 800cb7e:	041b      	lsls	r3, r3, #16
 800cb80:	431a      	orrs	r2, r3
 800cb82:	693b      	ldr	r3, [r7, #16]
 800cb84:	061b      	lsls	r3, r3, #24
 800cb86:	431a      	orrs	r2, r3
 800cb88:	68fb      	ldr	r3, [r7, #12]
 800cb8a:	071b      	lsls	r3, r3, #28
 800cb8c:	4925      	ldr	r1, [pc, #148]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cb8e:	4313      	orrs	r3, r2
 800cb90:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800cb94:	687b      	ldr	r3, [r7, #4]
 800cb96:	681b      	ldr	r3, [r3, #0]
 800cb98:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800cb9c:	2b00      	cmp	r3, #0
 800cb9e:	d011      	beq.n	800cbc4 <HAL_RCCEx_PeriphCLKConfig+0x668>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800cba0:	687b      	ldr	r3, [r7, #4]
 800cba2:	685b      	ldr	r3, [r3, #4]
 800cba4:	019a      	lsls	r2, r3, #6
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	691b      	ldr	r3, [r3, #16]
 800cbaa:	041b      	lsls	r3, r3, #16
 800cbac:	431a      	orrs	r2, r3
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	68db      	ldr	r3, [r3, #12]
 800cbb2:	061b      	lsls	r3, r3, #24
 800cbb4:	431a      	orrs	r2, r3
 800cbb6:	687b      	ldr	r3, [r7, #4]
 800cbb8:	689b      	ldr	r3, [r3, #8]
 800cbba:	071b      	lsls	r3, r3, #28
 800cbbc:	4919      	ldr	r1, [pc, #100]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cbbe:	4313      	orrs	r3, r2
 800cbc0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800cbc4:	4b17      	ldr	r3, [pc, #92]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cbc6:	681b      	ldr	r3, [r3, #0]
 800cbc8:	4a16      	ldr	r2, [pc, #88]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cbca:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800cbce:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cbd0:	f7fc fdae 	bl	8009730 <HAL_GetTick>
 800cbd4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800cbd6:	e008      	b.n	800cbea <HAL_RCCEx_PeriphCLKConfig+0x68e>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800cbd8:	f7fc fdaa 	bl	8009730 <HAL_GetTick>
 800cbdc:	4602      	mov	r2, r0
 800cbde:	697b      	ldr	r3, [r7, #20]
 800cbe0:	1ad3      	subs	r3, r2, r3
 800cbe2:	2b64      	cmp	r3, #100	; 0x64
 800cbe4:	d901      	bls.n	800cbea <HAL_RCCEx_PeriphCLKConfig+0x68e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800cbe6:	2303      	movs	r3, #3
 800cbe8:	e0d7      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800cbea:	4b0e      	ldr	r3, [pc, #56]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cbec:	681b      	ldr	r3, [r3, #0]
 800cbee:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d0f0      	beq.n	800cbd8 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 800cbf6:	69bb      	ldr	r3, [r7, #24]
 800cbf8:	2b01      	cmp	r3, #1
 800cbfa:	f040 80cd 	bne.w	800cd98 <HAL_RCCEx_PeriphCLKConfig+0x83c>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800cbfe:	4b09      	ldr	r3, [pc, #36]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cc00:	681b      	ldr	r3, [r3, #0]
 800cc02:	4a08      	ldr	r2, [pc, #32]	; (800cc24 <HAL_RCCEx_PeriphCLKConfig+0x6c8>)
 800cc04:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800cc08:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cc0a:	f7fc fd91 	bl	8009730 <HAL_GetTick>
 800cc0e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800cc10:	e00a      	b.n	800cc28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800cc12:	f7fc fd8d 	bl	8009730 <HAL_GetTick>
 800cc16:	4602      	mov	r2, r0
 800cc18:	697b      	ldr	r3, [r7, #20]
 800cc1a:	1ad3      	subs	r3, r2, r3
 800cc1c:	2b64      	cmp	r3, #100	; 0x64
 800cc1e:	d903      	bls.n	800cc28 <HAL_RCCEx_PeriphCLKConfig+0x6cc>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800cc20:	2303      	movs	r3, #3
 800cc22:	e0ba      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
 800cc24:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800cc28:	4b5e      	ldr	r3, [pc, #376]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cc30:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cc34:	d0ed      	beq.n	800cc12 <HAL_RCCEx_PeriphCLKConfig+0x6b6>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800cc36:	687b      	ldr	r3, [r7, #4]
 800cc38:	681b      	ldr	r3, [r3, #0]
 800cc3a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800cc3e:	2b00      	cmp	r3, #0
 800cc40:	d003      	beq.n	800cc4a <HAL_RCCEx_PeriphCLKConfig+0x6ee>
 800cc42:	687b      	ldr	r3, [r7, #4]
 800cc44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d009      	beq.n	800cc5e <HAL_RCCEx_PeriphCLKConfig+0x702>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	681b      	ldr	r3, [r3, #0]
 800cc4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d02e      	beq.n	800ccb4 <HAL_RCCEx_PeriphCLKConfig+0x758>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800cc56:	687b      	ldr	r3, [r7, #4]
 800cc58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cc5a:	2b00      	cmp	r3, #0
 800cc5c:	d12a      	bne.n	800ccb4 <HAL_RCCEx_PeriphCLKConfig+0x758>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800cc5e:	4b51      	ldr	r3, [pc, #324]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cc60:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc64:	0c1b      	lsrs	r3, r3, #16
 800cc66:	f003 0303 	and.w	r3, r3, #3
 800cc6a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800cc6c:	4b4d      	ldr	r3, [pc, #308]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cc6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cc72:	0f1b      	lsrs	r3, r3, #28
 800cc74:	f003 0307 	and.w	r3, r3, #7
 800cc78:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800cc7a:	687b      	ldr	r3, [r7, #4]
 800cc7c:	695b      	ldr	r3, [r3, #20]
 800cc7e:	019a      	lsls	r2, r3, #6
 800cc80:	693b      	ldr	r3, [r7, #16]
 800cc82:	041b      	lsls	r3, r3, #16
 800cc84:	431a      	orrs	r2, r3
 800cc86:	687b      	ldr	r3, [r7, #4]
 800cc88:	699b      	ldr	r3, [r3, #24]
 800cc8a:	061b      	lsls	r3, r3, #24
 800cc8c:	431a      	orrs	r2, r3
 800cc8e:	68fb      	ldr	r3, [r7, #12]
 800cc90:	071b      	lsls	r3, r3, #28
 800cc92:	4944      	ldr	r1, [pc, #272]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cc94:	4313      	orrs	r3, r2
 800cc96:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800cc9a:	4b42      	ldr	r3, [pc, #264]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cc9c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cca0:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800cca4:	687b      	ldr	r3, [r7, #4]
 800cca6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800cca8:	3b01      	subs	r3, #1
 800ccaa:	021b      	lsls	r3, r3, #8
 800ccac:	493d      	ldr	r1, [pc, #244]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ccae:	4313      	orrs	r3, r2
 800ccb0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	681b      	ldr	r3, [r3, #0]
 800ccb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800ccbc:	2b00      	cmp	r3, #0
 800ccbe:	d022      	beq.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
 800ccc0:	687b      	ldr	r3, [r7, #4]
 800ccc2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800ccc4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800ccc8:	d11d      	bne.n	800cd06 <HAL_RCCEx_PeriphCLKConfig+0x7aa>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800ccca:	4b36      	ldr	r3, [pc, #216]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cccc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ccd0:	0e1b      	lsrs	r3, r3, #24
 800ccd2:	f003 030f 	and.w	r3, r3, #15
 800ccd6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800ccd8:	4b32      	ldr	r3, [pc, #200]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800ccda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ccde:	0f1b      	lsrs	r3, r3, #28
 800cce0:	f003 0307 	and.w	r3, r3, #7
 800cce4:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800cce6:	687b      	ldr	r3, [r7, #4]
 800cce8:	695b      	ldr	r3, [r3, #20]
 800ccea:	019a      	lsls	r2, r3, #6
 800ccec:	687b      	ldr	r3, [r7, #4]
 800ccee:	6a1b      	ldr	r3, [r3, #32]
 800ccf0:	041b      	lsls	r3, r3, #16
 800ccf2:	431a      	orrs	r2, r3
 800ccf4:	693b      	ldr	r3, [r7, #16]
 800ccf6:	061b      	lsls	r3, r3, #24
 800ccf8:	431a      	orrs	r2, r3
 800ccfa:	68fb      	ldr	r3, [r7, #12]
 800ccfc:	071b      	lsls	r3, r3, #28
 800ccfe:	4929      	ldr	r1, [pc, #164]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd00:	4313      	orrs	r3, r2
 800cd02:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800cd06:	687b      	ldr	r3, [r7, #4]
 800cd08:	681b      	ldr	r3, [r3, #0]
 800cd0a:	f003 0308 	and.w	r3, r3, #8
 800cd0e:	2b00      	cmp	r3, #0
 800cd10:	d028      	beq.n	800cd64 <HAL_RCCEx_PeriphCLKConfig+0x808>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800cd12:	4b24      	ldr	r3, [pc, #144]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd14:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd18:	0e1b      	lsrs	r3, r3, #24
 800cd1a:	f003 030f 	and.w	r3, r3, #15
 800cd1e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800cd20:	4b20      	ldr	r3, [pc, #128]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cd26:	0c1b      	lsrs	r3, r3, #16
 800cd28:	f003 0303 	and.w	r3, r3, #3
 800cd2c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	695b      	ldr	r3, [r3, #20]
 800cd32:	019a      	lsls	r2, r3, #6
 800cd34:	68fb      	ldr	r3, [r7, #12]
 800cd36:	041b      	lsls	r3, r3, #16
 800cd38:	431a      	orrs	r2, r3
 800cd3a:	693b      	ldr	r3, [r7, #16]
 800cd3c:	061b      	lsls	r3, r3, #24
 800cd3e:	431a      	orrs	r2, r3
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	69db      	ldr	r3, [r3, #28]
 800cd44:	071b      	lsls	r3, r3, #28
 800cd46:	4917      	ldr	r1, [pc, #92]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd48:	4313      	orrs	r3, r2
 800cd4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800cd4e:	4b15      	ldr	r3, [pc, #84]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd50:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800cd54:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800cd5c:	4911      	ldr	r1, [pc, #68]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd5e:	4313      	orrs	r3, r2
 800cd60:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800cd64:	4b0f      	ldr	r3, [pc, #60]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	4a0e      	ldr	r2, [pc, #56]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd6a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800cd6e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800cd70:	f7fc fcde 	bl	8009730 <HAL_GetTick>
 800cd74:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800cd76:	e008      	b.n	800cd8a <HAL_RCCEx_PeriphCLKConfig+0x82e>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800cd78:	f7fc fcda 	bl	8009730 <HAL_GetTick>
 800cd7c:	4602      	mov	r2, r0
 800cd7e:	697b      	ldr	r3, [r7, #20]
 800cd80:	1ad3      	subs	r3, r2, r3
 800cd82:	2b64      	cmp	r3, #100	; 0x64
 800cd84:	d901      	bls.n	800cd8a <HAL_RCCEx_PeriphCLKConfig+0x82e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800cd86:	2303      	movs	r3, #3
 800cd88:	e007      	b.n	800cd9a <HAL_RCCEx_PeriphCLKConfig+0x83e>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800cd8a:	4b06      	ldr	r3, [pc, #24]	; (800cda4 <HAL_RCCEx_PeriphCLKConfig+0x848>)
 800cd8c:	681b      	ldr	r3, [r3, #0]
 800cd8e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800cd92:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cd96:	d1ef      	bne.n	800cd78 <HAL_RCCEx_PeriphCLKConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 800cd98:	2300      	movs	r3, #0
}
 800cd9a:	4618      	mov	r0, r3
 800cd9c:	3720      	adds	r7, #32
 800cd9e:	46bd      	mov	sp, r7
 800cda0:	bd80      	pop	{r7, pc}
 800cda2:	bf00      	nop
 800cda4:	40023800 	.word	0x40023800

0800cda8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800cda8:	b580      	push	{r7, lr}
 800cdaa:	b082      	sub	sp, #8
 800cdac:	af00      	add	r7, sp, #0
 800cdae:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	2b00      	cmp	r3, #0
 800cdb4:	d101      	bne.n	800cdba <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800cdb6:	2301      	movs	r3, #1
 800cdb8:	e01d      	b.n	800cdf6 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cdc0:	b2db      	uxtb	r3, r3
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	d106      	bne.n	800cdd4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	2200      	movs	r2, #0
 800cdca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800cdce:	6878      	ldr	r0, [r7, #4]
 800cdd0:	f7fc f9ec 	bl	80091ac <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	2202      	movs	r2, #2
 800cdd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800cddc:	687b      	ldr	r3, [r7, #4]
 800cdde:	681a      	ldr	r2, [r3, #0]
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	3304      	adds	r3, #4
 800cde4:	4619      	mov	r1, r3
 800cde6:	4610      	mov	r0, r2
 800cde8:	f000 fa40 	bl	800d26c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cdec:	687b      	ldr	r3, [r7, #4]
 800cdee:	2201      	movs	r2, #1
 800cdf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800cdf4:	2300      	movs	r3, #0
}
 800cdf6:	4618      	mov	r0, r3
 800cdf8:	3708      	adds	r7, #8
 800cdfa:	46bd      	mov	sp, r7
 800cdfc:	bd80      	pop	{r7, pc}
	...

0800ce00 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800ce00:	b480      	push	{r7}
 800ce02:	b085      	sub	sp, #20
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800ce08:	687b      	ldr	r3, [r7, #4]
 800ce0a:	681b      	ldr	r3, [r3, #0]
 800ce0c:	68da      	ldr	r2, [r3, #12]
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	f042 0201 	orr.w	r2, r2, #1
 800ce16:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800ce18:	687b      	ldr	r3, [r7, #4]
 800ce1a:	681b      	ldr	r3, [r3, #0]
 800ce1c:	689a      	ldr	r2, [r3, #8]
 800ce1e:	4b0c      	ldr	r3, [pc, #48]	; (800ce50 <HAL_TIM_Base_Start_IT+0x50>)
 800ce20:	4013      	ands	r3, r2
 800ce22:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800ce24:	68fb      	ldr	r3, [r7, #12]
 800ce26:	2b06      	cmp	r3, #6
 800ce28:	d00b      	beq.n	800ce42 <HAL_TIM_Base_Start_IT+0x42>
 800ce2a:	68fb      	ldr	r3, [r7, #12]
 800ce2c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce30:	d007      	beq.n	800ce42 <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800ce32:	687b      	ldr	r3, [r7, #4]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	681a      	ldr	r2, [r3, #0]
 800ce38:	687b      	ldr	r3, [r7, #4]
 800ce3a:	681b      	ldr	r3, [r3, #0]
 800ce3c:	f042 0201 	orr.w	r2, r2, #1
 800ce40:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800ce42:	2300      	movs	r3, #0
}
 800ce44:	4618      	mov	r0, r3
 800ce46:	3714      	adds	r7, #20
 800ce48:	46bd      	mov	sp, r7
 800ce4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce4e:	4770      	bx	lr
 800ce50:	00010007 	.word	0x00010007

0800ce54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800ce54:	b580      	push	{r7, lr}
 800ce56:	b082      	sub	sp, #8
 800ce58:	af00      	add	r7, sp, #0
 800ce5a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800ce5c:	687b      	ldr	r3, [r7, #4]
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	691b      	ldr	r3, [r3, #16]
 800ce62:	f003 0302 	and.w	r3, r3, #2
 800ce66:	2b02      	cmp	r3, #2
 800ce68:	d122      	bne.n	800ceb0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800ce6a:	687b      	ldr	r3, [r7, #4]
 800ce6c:	681b      	ldr	r3, [r3, #0]
 800ce6e:	68db      	ldr	r3, [r3, #12]
 800ce70:	f003 0302 	and.w	r3, r3, #2
 800ce74:	2b02      	cmp	r3, #2
 800ce76:	d11b      	bne.n	800ceb0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800ce78:	687b      	ldr	r3, [r7, #4]
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	f06f 0202 	mvn.w	r2, #2
 800ce80:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800ce82:	687b      	ldr	r3, [r7, #4]
 800ce84:	2201      	movs	r2, #1
 800ce86:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800ce88:	687b      	ldr	r3, [r7, #4]
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	699b      	ldr	r3, [r3, #24]
 800ce8e:	f003 0303 	and.w	r3, r3, #3
 800ce92:	2b00      	cmp	r3, #0
 800ce94:	d003      	beq.n	800ce9e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800ce96:	6878      	ldr	r0, [r7, #4]
 800ce98:	f000 f9ca 	bl	800d230 <HAL_TIM_IC_CaptureCallback>
 800ce9c:	e005      	b.n	800ceaa <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800ce9e:	6878      	ldr	r0, [r7, #4]
 800cea0:	f000 f9bc 	bl	800d21c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cea4:	6878      	ldr	r0, [r7, #4]
 800cea6:	f000 f9cd 	bl	800d244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	2200      	movs	r2, #0
 800ceae:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800ceb0:	687b      	ldr	r3, [r7, #4]
 800ceb2:	681b      	ldr	r3, [r3, #0]
 800ceb4:	691b      	ldr	r3, [r3, #16]
 800ceb6:	f003 0304 	and.w	r3, r3, #4
 800ceba:	2b04      	cmp	r3, #4
 800cebc:	d122      	bne.n	800cf04 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800cebe:	687b      	ldr	r3, [r7, #4]
 800cec0:	681b      	ldr	r3, [r3, #0]
 800cec2:	68db      	ldr	r3, [r3, #12]
 800cec4:	f003 0304 	and.w	r3, r3, #4
 800cec8:	2b04      	cmp	r3, #4
 800ceca:	d11b      	bne.n	800cf04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800cecc:	687b      	ldr	r3, [r7, #4]
 800cece:	681b      	ldr	r3, [r3, #0]
 800ced0:	f06f 0204 	mvn.w	r2, #4
 800ced4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	2202      	movs	r2, #2
 800ceda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800cedc:	687b      	ldr	r3, [r7, #4]
 800cede:	681b      	ldr	r3, [r3, #0]
 800cee0:	699b      	ldr	r3, [r3, #24]
 800cee2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cee6:	2b00      	cmp	r3, #0
 800cee8:	d003      	beq.n	800cef2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ceea:	6878      	ldr	r0, [r7, #4]
 800ceec:	f000 f9a0 	bl	800d230 <HAL_TIM_IC_CaptureCallback>
 800cef0:	e005      	b.n	800cefe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cef2:	6878      	ldr	r0, [r7, #4]
 800cef4:	f000 f992 	bl	800d21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cef8:	6878      	ldr	r0, [r7, #4]
 800cefa:	f000 f9a3 	bl	800d244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cefe:	687b      	ldr	r3, [r7, #4]
 800cf00:	2200      	movs	r2, #0
 800cf02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800cf04:	687b      	ldr	r3, [r7, #4]
 800cf06:	681b      	ldr	r3, [r3, #0]
 800cf08:	691b      	ldr	r3, [r3, #16]
 800cf0a:	f003 0308 	and.w	r3, r3, #8
 800cf0e:	2b08      	cmp	r3, #8
 800cf10:	d122      	bne.n	800cf58 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	68db      	ldr	r3, [r3, #12]
 800cf18:	f003 0308 	and.w	r3, r3, #8
 800cf1c:	2b08      	cmp	r3, #8
 800cf1e:	d11b      	bne.n	800cf58 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	f06f 0208 	mvn.w	r2, #8
 800cf28:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	2204      	movs	r2, #4
 800cf2e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	69db      	ldr	r3, [r3, #28]
 800cf36:	f003 0303 	and.w	r3, r3, #3
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d003      	beq.n	800cf46 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf3e:	6878      	ldr	r0, [r7, #4]
 800cf40:	f000 f976 	bl	800d230 <HAL_TIM_IC_CaptureCallback>
 800cf44:	e005      	b.n	800cf52 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf46:	6878      	ldr	r0, [r7, #4]
 800cf48:	f000 f968 	bl	800d21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cf4c:	6878      	ldr	r0, [r7, #4]
 800cf4e:	f000 f979 	bl	800d244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	2200      	movs	r2, #0
 800cf56:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800cf58:	687b      	ldr	r3, [r7, #4]
 800cf5a:	681b      	ldr	r3, [r3, #0]
 800cf5c:	691b      	ldr	r3, [r3, #16]
 800cf5e:	f003 0310 	and.w	r3, r3, #16
 800cf62:	2b10      	cmp	r3, #16
 800cf64:	d122      	bne.n	800cfac <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	68db      	ldr	r3, [r3, #12]
 800cf6c:	f003 0310 	and.w	r3, r3, #16
 800cf70:	2b10      	cmp	r3, #16
 800cf72:	d11b      	bne.n	800cfac <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800cf74:	687b      	ldr	r3, [r7, #4]
 800cf76:	681b      	ldr	r3, [r3, #0]
 800cf78:	f06f 0210 	mvn.w	r2, #16
 800cf7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cf7e:	687b      	ldr	r3, [r7, #4]
 800cf80:	2208      	movs	r2, #8
 800cf82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	681b      	ldr	r3, [r3, #0]
 800cf88:	69db      	ldr	r3, [r3, #28]
 800cf8a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cf8e:	2b00      	cmp	r3, #0
 800cf90:	d003      	beq.n	800cf9a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cf92:	6878      	ldr	r0, [r7, #4]
 800cf94:	f000 f94c 	bl	800d230 <HAL_TIM_IC_CaptureCallback>
 800cf98:	e005      	b.n	800cfa6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cf9a:	6878      	ldr	r0, [r7, #4]
 800cf9c:	f000 f93e 	bl	800d21c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cfa0:	6878      	ldr	r0, [r7, #4]
 800cfa2:	f000 f94f 	bl	800d244 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	2200      	movs	r2, #0
 800cfaa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800cfac:	687b      	ldr	r3, [r7, #4]
 800cfae:	681b      	ldr	r3, [r3, #0]
 800cfb0:	691b      	ldr	r3, [r3, #16]
 800cfb2:	f003 0301 	and.w	r3, r3, #1
 800cfb6:	2b01      	cmp	r3, #1
 800cfb8:	d10e      	bne.n	800cfd8 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800cfba:	687b      	ldr	r3, [r7, #4]
 800cfbc:	681b      	ldr	r3, [r3, #0]
 800cfbe:	68db      	ldr	r3, [r3, #12]
 800cfc0:	f003 0301 	and.w	r3, r3, #1
 800cfc4:	2b01      	cmp	r3, #1
 800cfc6:	d107      	bne.n	800cfd8 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	681b      	ldr	r3, [r3, #0]
 800cfcc:	f06f 0201 	mvn.w	r2, #1
 800cfd0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cfd2:	6878      	ldr	r0, [r7, #4]
 800cfd4:	f000 f918 	bl	800d208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800cfd8:	687b      	ldr	r3, [r7, #4]
 800cfda:	681b      	ldr	r3, [r3, #0]
 800cfdc:	691b      	ldr	r3, [r3, #16]
 800cfde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cfe2:	2b80      	cmp	r3, #128	; 0x80
 800cfe4:	d10e      	bne.n	800d004 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800cfe6:	687b      	ldr	r3, [r7, #4]
 800cfe8:	681b      	ldr	r3, [r3, #0]
 800cfea:	68db      	ldr	r3, [r3, #12]
 800cfec:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800cff0:	2b80      	cmp	r3, #128	; 0x80
 800cff2:	d107      	bne.n	800d004 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800cffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cffe:	6878      	ldr	r0, [r7, #4]
 800d000:	f000 fb06 	bl	800d610 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800d004:	687b      	ldr	r3, [r7, #4]
 800d006:	681b      	ldr	r3, [r3, #0]
 800d008:	691b      	ldr	r3, [r3, #16]
 800d00a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d00e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800d012:	d10e      	bne.n	800d032 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	681b      	ldr	r3, [r3, #0]
 800d018:	68db      	ldr	r3, [r3, #12]
 800d01a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d01e:	2b80      	cmp	r3, #128	; 0x80
 800d020:	d107      	bne.n	800d032 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	681b      	ldr	r3, [r3, #0]
 800d026:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800d02a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800d02c:	6878      	ldr	r0, [r7, #4]
 800d02e:	f000 faf9 	bl	800d624 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800d032:	687b      	ldr	r3, [r7, #4]
 800d034:	681b      	ldr	r3, [r3, #0]
 800d036:	691b      	ldr	r3, [r3, #16]
 800d038:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d03c:	2b40      	cmp	r3, #64	; 0x40
 800d03e:	d10e      	bne.n	800d05e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	68db      	ldr	r3, [r3, #12]
 800d046:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d04a:	2b40      	cmp	r3, #64	; 0x40
 800d04c:	d107      	bne.n	800d05e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800d056:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800d058:	6878      	ldr	r0, [r7, #4]
 800d05a:	f000 f8fd 	bl	800d258 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	681b      	ldr	r3, [r3, #0]
 800d062:	691b      	ldr	r3, [r3, #16]
 800d064:	f003 0320 	and.w	r3, r3, #32
 800d068:	2b20      	cmp	r3, #32
 800d06a:	d10e      	bne.n	800d08a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	681b      	ldr	r3, [r3, #0]
 800d070:	68db      	ldr	r3, [r3, #12]
 800d072:	f003 0320 	and.w	r3, r3, #32
 800d076:	2b20      	cmp	r3, #32
 800d078:	d107      	bne.n	800d08a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	f06f 0220 	mvn.w	r2, #32
 800d082:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800d084:	6878      	ldr	r0, [r7, #4]
 800d086:	f000 fab9 	bl	800d5fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800d08a:	bf00      	nop
 800d08c:	3708      	adds	r7, #8
 800d08e:	46bd      	mov	sp, r7
 800d090:	bd80      	pop	{r7, pc}
	...

0800d094 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800d09e:	687b      	ldr	r3, [r7, #4]
 800d0a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d0a4:	2b01      	cmp	r3, #1
 800d0a6:	d101      	bne.n	800d0ac <HAL_TIM_ConfigClockSource+0x18>
 800d0a8:	2302      	movs	r3, #2
 800d0aa:	e0a6      	b.n	800d1fa <HAL_TIM_ConfigClockSource+0x166>
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2201      	movs	r2, #1
 800d0b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2202      	movs	r2, #2
 800d0b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	689b      	ldr	r3, [r3, #8]
 800d0c2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800d0c4:	68fa      	ldr	r2, [r7, #12]
 800d0c6:	4b4f      	ldr	r3, [pc, #316]	; (800d204 <HAL_TIM_ConfigClockSource+0x170>)
 800d0c8:	4013      	ands	r3, r2
 800d0ca:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d0d2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800d0d4:	687b      	ldr	r3, [r7, #4]
 800d0d6:	681b      	ldr	r3, [r3, #0]
 800d0d8:	68fa      	ldr	r2, [r7, #12]
 800d0da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800d0dc:	683b      	ldr	r3, [r7, #0]
 800d0de:	681b      	ldr	r3, [r3, #0]
 800d0e0:	2b40      	cmp	r3, #64	; 0x40
 800d0e2:	d067      	beq.n	800d1b4 <HAL_TIM_ConfigClockSource+0x120>
 800d0e4:	2b40      	cmp	r3, #64	; 0x40
 800d0e6:	d80b      	bhi.n	800d100 <HAL_TIM_ConfigClockSource+0x6c>
 800d0e8:	2b10      	cmp	r3, #16
 800d0ea:	d073      	beq.n	800d1d4 <HAL_TIM_ConfigClockSource+0x140>
 800d0ec:	2b10      	cmp	r3, #16
 800d0ee:	d802      	bhi.n	800d0f6 <HAL_TIM_ConfigClockSource+0x62>
 800d0f0:	2b00      	cmp	r3, #0
 800d0f2:	d06f      	beq.n	800d1d4 <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800d0f4:	e078      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d0f6:	2b20      	cmp	r3, #32
 800d0f8:	d06c      	beq.n	800d1d4 <HAL_TIM_ConfigClockSource+0x140>
 800d0fa:	2b30      	cmp	r3, #48	; 0x30
 800d0fc:	d06a      	beq.n	800d1d4 <HAL_TIM_ConfigClockSource+0x140>
      break;
 800d0fe:	e073      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d100:	2b70      	cmp	r3, #112	; 0x70
 800d102:	d00d      	beq.n	800d120 <HAL_TIM_ConfigClockSource+0x8c>
 800d104:	2b70      	cmp	r3, #112	; 0x70
 800d106:	d804      	bhi.n	800d112 <HAL_TIM_ConfigClockSource+0x7e>
 800d108:	2b50      	cmp	r3, #80	; 0x50
 800d10a:	d033      	beq.n	800d174 <HAL_TIM_ConfigClockSource+0xe0>
 800d10c:	2b60      	cmp	r3, #96	; 0x60
 800d10e:	d041      	beq.n	800d194 <HAL_TIM_ConfigClockSource+0x100>
      break;
 800d110:	e06a      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 800d112:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d116:	d066      	beq.n	800d1e6 <HAL_TIM_ConfigClockSource+0x152>
 800d118:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800d11c:	d017      	beq.n	800d14e <HAL_TIM_ConfigClockSource+0xba>
      break;
 800d11e:	e063      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	6818      	ldr	r0, [r3, #0]
 800d124:	683b      	ldr	r3, [r7, #0]
 800d126:	6899      	ldr	r1, [r3, #8]
 800d128:	683b      	ldr	r3, [r7, #0]
 800d12a:	685a      	ldr	r2, [r3, #4]
 800d12c:	683b      	ldr	r3, [r7, #0]
 800d12e:	68db      	ldr	r3, [r3, #12]
 800d130:	f000 f9b6 	bl	800d4a0 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800d134:	687b      	ldr	r3, [r7, #4]
 800d136:	681b      	ldr	r3, [r3, #0]
 800d138:	689b      	ldr	r3, [r3, #8]
 800d13a:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800d142:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	68fa      	ldr	r2, [r7, #12]
 800d14a:	609a      	str	r2, [r3, #8]
      break;
 800d14c:	e04c      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	6818      	ldr	r0, [r3, #0]
 800d152:	683b      	ldr	r3, [r7, #0]
 800d154:	6899      	ldr	r1, [r3, #8]
 800d156:	683b      	ldr	r3, [r7, #0]
 800d158:	685a      	ldr	r2, [r3, #4]
 800d15a:	683b      	ldr	r3, [r7, #0]
 800d15c:	68db      	ldr	r3, [r3, #12]
 800d15e:	f000 f99f 	bl	800d4a0 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	689a      	ldr	r2, [r3, #8]
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	681b      	ldr	r3, [r3, #0]
 800d16c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800d170:	609a      	str	r2, [r3, #8]
      break;
 800d172:	e039      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d174:	687b      	ldr	r3, [r7, #4]
 800d176:	6818      	ldr	r0, [r3, #0]
 800d178:	683b      	ldr	r3, [r7, #0]
 800d17a:	6859      	ldr	r1, [r3, #4]
 800d17c:	683b      	ldr	r3, [r7, #0]
 800d17e:	68db      	ldr	r3, [r3, #12]
 800d180:	461a      	mov	r2, r3
 800d182:	f000 f913 	bl	800d3ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800d186:	687b      	ldr	r3, [r7, #4]
 800d188:	681b      	ldr	r3, [r3, #0]
 800d18a:	2150      	movs	r1, #80	; 0x50
 800d18c:	4618      	mov	r0, r3
 800d18e:	f000 f96c 	bl	800d46a <TIM_ITRx_SetConfig>
      break;
 800d192:	e029      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800d194:	687b      	ldr	r3, [r7, #4]
 800d196:	6818      	ldr	r0, [r3, #0]
 800d198:	683b      	ldr	r3, [r7, #0]
 800d19a:	6859      	ldr	r1, [r3, #4]
 800d19c:	683b      	ldr	r3, [r7, #0]
 800d19e:	68db      	ldr	r3, [r3, #12]
 800d1a0:	461a      	mov	r2, r3
 800d1a2:	f000 f932 	bl	800d40a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	2160      	movs	r1, #96	; 0x60
 800d1ac:	4618      	mov	r0, r3
 800d1ae:	f000 f95c 	bl	800d46a <TIM_ITRx_SetConfig>
      break;
 800d1b2:	e019      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	6818      	ldr	r0, [r3, #0]
 800d1b8:	683b      	ldr	r3, [r7, #0]
 800d1ba:	6859      	ldr	r1, [r3, #4]
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	68db      	ldr	r3, [r3, #12]
 800d1c0:	461a      	mov	r2, r3
 800d1c2:	f000 f8f3 	bl	800d3ac <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800d1c6:	687b      	ldr	r3, [r7, #4]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	2140      	movs	r1, #64	; 0x40
 800d1cc:	4618      	mov	r0, r3
 800d1ce:	f000 f94c 	bl	800d46a <TIM_ITRx_SetConfig>
      break;
 800d1d2:	e009      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800d1d4:	687b      	ldr	r3, [r7, #4]
 800d1d6:	681a      	ldr	r2, [r3, #0]
 800d1d8:	683b      	ldr	r3, [r7, #0]
 800d1da:	681b      	ldr	r3, [r3, #0]
 800d1dc:	4619      	mov	r1, r3
 800d1de:	4610      	mov	r0, r2
 800d1e0:	f000 f943 	bl	800d46a <TIM_ITRx_SetConfig>
      break;
 800d1e4:	e000      	b.n	800d1e8 <HAL_TIM_ConfigClockSource+0x154>
      break;
 800d1e6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	2201      	movs	r2, #1
 800d1ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d1f0:	687b      	ldr	r3, [r7, #4]
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d1f8:	2300      	movs	r3, #0
}
 800d1fa:	4618      	mov	r0, r3
 800d1fc:	3710      	adds	r7, #16
 800d1fe:	46bd      	mov	sp, r7
 800d200:	bd80      	pop	{r7, pc}
 800d202:	bf00      	nop
 800d204:	fffeff88 	.word	0xfffeff88

0800d208 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d208:	b480      	push	{r7}
 800d20a:	b083      	sub	sp, #12
 800d20c:	af00      	add	r7, sp, #0
 800d20e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800d210:	bf00      	nop
 800d212:	370c      	adds	r7, #12
 800d214:	46bd      	mov	sp, r7
 800d216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d21a:	4770      	bx	lr

0800d21c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800d21c:	b480      	push	{r7}
 800d21e:	b083      	sub	sp, #12
 800d220:	af00      	add	r7, sp, #0
 800d222:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800d224:	bf00      	nop
 800d226:	370c      	adds	r7, #12
 800d228:	46bd      	mov	sp, r7
 800d22a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d22e:	4770      	bx	lr

0800d230 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d230:	b480      	push	{r7}
 800d232:	b083      	sub	sp, #12
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d238:	bf00      	nop
 800d23a:	370c      	adds	r7, #12
 800d23c:	46bd      	mov	sp, r7
 800d23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d242:	4770      	bx	lr

0800d244 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d244:	b480      	push	{r7}
 800d246:	b083      	sub	sp, #12
 800d248:	af00      	add	r7, sp, #0
 800d24a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d24c:	bf00      	nop
 800d24e:	370c      	adds	r7, #12
 800d250:	46bd      	mov	sp, r7
 800d252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d256:	4770      	bx	lr

0800d258 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d258:	b480      	push	{r7}
 800d25a:	b083      	sub	sp, #12
 800d25c:	af00      	add	r7, sp, #0
 800d25e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d260:	bf00      	nop
 800d262:	370c      	adds	r7, #12
 800d264:	46bd      	mov	sp, r7
 800d266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d26a:	4770      	bx	lr

0800d26c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800d26c:	b480      	push	{r7}
 800d26e:	b085      	sub	sp, #20
 800d270:	af00      	add	r7, sp, #0
 800d272:	6078      	str	r0, [r7, #4]
 800d274:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d276:	687b      	ldr	r3, [r7, #4]
 800d278:	681b      	ldr	r3, [r3, #0]
 800d27a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	4a40      	ldr	r2, [pc, #256]	; (800d380 <TIM_Base_SetConfig+0x114>)
 800d280:	4293      	cmp	r3, r2
 800d282:	d013      	beq.n	800d2ac <TIM_Base_SetConfig+0x40>
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d28a:	d00f      	beq.n	800d2ac <TIM_Base_SetConfig+0x40>
 800d28c:	687b      	ldr	r3, [r7, #4]
 800d28e:	4a3d      	ldr	r2, [pc, #244]	; (800d384 <TIM_Base_SetConfig+0x118>)
 800d290:	4293      	cmp	r3, r2
 800d292:	d00b      	beq.n	800d2ac <TIM_Base_SetConfig+0x40>
 800d294:	687b      	ldr	r3, [r7, #4]
 800d296:	4a3c      	ldr	r2, [pc, #240]	; (800d388 <TIM_Base_SetConfig+0x11c>)
 800d298:	4293      	cmp	r3, r2
 800d29a:	d007      	beq.n	800d2ac <TIM_Base_SetConfig+0x40>
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	4a3b      	ldr	r2, [pc, #236]	; (800d38c <TIM_Base_SetConfig+0x120>)
 800d2a0:	4293      	cmp	r3, r2
 800d2a2:	d003      	beq.n	800d2ac <TIM_Base_SetConfig+0x40>
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	4a3a      	ldr	r2, [pc, #232]	; (800d390 <TIM_Base_SetConfig+0x124>)
 800d2a8:	4293      	cmp	r3, r2
 800d2aa:	d108      	bne.n	800d2be <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d2ac:	68fb      	ldr	r3, [r7, #12]
 800d2ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d2b2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d2b4:	683b      	ldr	r3, [r7, #0]
 800d2b6:	685b      	ldr	r3, [r3, #4]
 800d2b8:	68fa      	ldr	r2, [r7, #12]
 800d2ba:	4313      	orrs	r3, r2
 800d2bc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	4a2f      	ldr	r2, [pc, #188]	; (800d380 <TIM_Base_SetConfig+0x114>)
 800d2c2:	4293      	cmp	r3, r2
 800d2c4:	d02b      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2c6:	687b      	ldr	r3, [r7, #4]
 800d2c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d2cc:	d027      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	4a2c      	ldr	r2, [pc, #176]	; (800d384 <TIM_Base_SetConfig+0x118>)
 800d2d2:	4293      	cmp	r3, r2
 800d2d4:	d023      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2d6:	687b      	ldr	r3, [r7, #4]
 800d2d8:	4a2b      	ldr	r2, [pc, #172]	; (800d388 <TIM_Base_SetConfig+0x11c>)
 800d2da:	4293      	cmp	r3, r2
 800d2dc:	d01f      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2de:	687b      	ldr	r3, [r7, #4]
 800d2e0:	4a2a      	ldr	r2, [pc, #168]	; (800d38c <TIM_Base_SetConfig+0x120>)
 800d2e2:	4293      	cmp	r3, r2
 800d2e4:	d01b      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	4a29      	ldr	r2, [pc, #164]	; (800d390 <TIM_Base_SetConfig+0x124>)
 800d2ea:	4293      	cmp	r3, r2
 800d2ec:	d017      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2ee:	687b      	ldr	r3, [r7, #4]
 800d2f0:	4a28      	ldr	r2, [pc, #160]	; (800d394 <TIM_Base_SetConfig+0x128>)
 800d2f2:	4293      	cmp	r3, r2
 800d2f4:	d013      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2f6:	687b      	ldr	r3, [r7, #4]
 800d2f8:	4a27      	ldr	r2, [pc, #156]	; (800d398 <TIM_Base_SetConfig+0x12c>)
 800d2fa:	4293      	cmp	r3, r2
 800d2fc:	d00f      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	4a26      	ldr	r2, [pc, #152]	; (800d39c <TIM_Base_SetConfig+0x130>)
 800d302:	4293      	cmp	r3, r2
 800d304:	d00b      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	4a25      	ldr	r2, [pc, #148]	; (800d3a0 <TIM_Base_SetConfig+0x134>)
 800d30a:	4293      	cmp	r3, r2
 800d30c:	d007      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d30e:	687b      	ldr	r3, [r7, #4]
 800d310:	4a24      	ldr	r2, [pc, #144]	; (800d3a4 <TIM_Base_SetConfig+0x138>)
 800d312:	4293      	cmp	r3, r2
 800d314:	d003      	beq.n	800d31e <TIM_Base_SetConfig+0xb2>
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	4a23      	ldr	r2, [pc, #140]	; (800d3a8 <TIM_Base_SetConfig+0x13c>)
 800d31a:	4293      	cmp	r3, r2
 800d31c:	d108      	bne.n	800d330 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800d324:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d326:	683b      	ldr	r3, [r7, #0]
 800d328:	68db      	ldr	r3, [r3, #12]
 800d32a:	68fa      	ldr	r2, [r7, #12]
 800d32c:	4313      	orrs	r3, r2
 800d32e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d330:	68fb      	ldr	r3, [r7, #12]
 800d332:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800d336:	683b      	ldr	r3, [r7, #0]
 800d338:	695b      	ldr	r3, [r3, #20]
 800d33a:	4313      	orrs	r3, r2
 800d33c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	68fa      	ldr	r2, [r7, #12]
 800d342:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	689a      	ldr	r2, [r3, #8]
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d34c:	683b      	ldr	r3, [r7, #0]
 800d34e:	681a      	ldr	r2, [r3, #0]
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d354:	687b      	ldr	r3, [r7, #4]
 800d356:	4a0a      	ldr	r2, [pc, #40]	; (800d380 <TIM_Base_SetConfig+0x114>)
 800d358:	4293      	cmp	r3, r2
 800d35a:	d003      	beq.n	800d364 <TIM_Base_SetConfig+0xf8>
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	4a0c      	ldr	r2, [pc, #48]	; (800d390 <TIM_Base_SetConfig+0x124>)
 800d360:	4293      	cmp	r3, r2
 800d362:	d103      	bne.n	800d36c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d364:	683b      	ldr	r3, [r7, #0]
 800d366:	691a      	ldr	r2, [r3, #16]
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	2201      	movs	r2, #1
 800d370:	615a      	str	r2, [r3, #20]
}
 800d372:	bf00      	nop
 800d374:	3714      	adds	r7, #20
 800d376:	46bd      	mov	sp, r7
 800d378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d37c:	4770      	bx	lr
 800d37e:	bf00      	nop
 800d380:	40010000 	.word	0x40010000
 800d384:	40000400 	.word	0x40000400
 800d388:	40000800 	.word	0x40000800
 800d38c:	40000c00 	.word	0x40000c00
 800d390:	40010400 	.word	0x40010400
 800d394:	40014000 	.word	0x40014000
 800d398:	40014400 	.word	0x40014400
 800d39c:	40014800 	.word	0x40014800
 800d3a0:	40001800 	.word	0x40001800
 800d3a4:	40001c00 	.word	0x40001c00
 800d3a8:	40002000 	.word	0x40002000

0800d3ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d3ac:	b480      	push	{r7}
 800d3ae:	b087      	sub	sp, #28
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d3b8:	68fb      	ldr	r3, [r7, #12]
 800d3ba:	6a1b      	ldr	r3, [r3, #32]
 800d3bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d3be:	68fb      	ldr	r3, [r7, #12]
 800d3c0:	6a1b      	ldr	r3, [r3, #32]
 800d3c2:	f023 0201 	bic.w	r2, r3, #1
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d3ca:	68fb      	ldr	r3, [r7, #12]
 800d3cc:	699b      	ldr	r3, [r3, #24]
 800d3ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d3d0:	693b      	ldr	r3, [r7, #16]
 800d3d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800d3d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	011b      	lsls	r3, r3, #4
 800d3dc:	693a      	ldr	r2, [r7, #16]
 800d3de:	4313      	orrs	r3, r2
 800d3e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d3e2:	697b      	ldr	r3, [r7, #20]
 800d3e4:	f023 030a 	bic.w	r3, r3, #10
 800d3e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d3ea:	697a      	ldr	r2, [r7, #20]
 800d3ec:	68bb      	ldr	r3, [r7, #8]
 800d3ee:	4313      	orrs	r3, r2
 800d3f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	693a      	ldr	r2, [r7, #16]
 800d3f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	697a      	ldr	r2, [r7, #20]
 800d3fc:	621a      	str	r2, [r3, #32]
}
 800d3fe:	bf00      	nop
 800d400:	371c      	adds	r7, #28
 800d402:	46bd      	mov	sp, r7
 800d404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d408:	4770      	bx	lr

0800d40a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d40a:	b480      	push	{r7}
 800d40c:	b087      	sub	sp, #28
 800d40e:	af00      	add	r7, sp, #0
 800d410:	60f8      	str	r0, [r7, #12]
 800d412:	60b9      	str	r1, [r7, #8]
 800d414:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d416:	68fb      	ldr	r3, [r7, #12]
 800d418:	6a1b      	ldr	r3, [r3, #32]
 800d41a:	f023 0210 	bic.w	r2, r3, #16
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	699b      	ldr	r3, [r3, #24]
 800d426:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800d428:	68fb      	ldr	r3, [r7, #12]
 800d42a:	6a1b      	ldr	r3, [r3, #32]
 800d42c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d42e:	697b      	ldr	r3, [r7, #20]
 800d430:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800d434:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d436:	687b      	ldr	r3, [r7, #4]
 800d438:	031b      	lsls	r3, r3, #12
 800d43a:	697a      	ldr	r2, [r7, #20]
 800d43c:	4313      	orrs	r3, r2
 800d43e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d440:	693b      	ldr	r3, [r7, #16]
 800d442:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800d446:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d448:	68bb      	ldr	r3, [r7, #8]
 800d44a:	011b      	lsls	r3, r3, #4
 800d44c:	693a      	ldr	r2, [r7, #16]
 800d44e:	4313      	orrs	r3, r2
 800d450:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d452:	68fb      	ldr	r3, [r7, #12]
 800d454:	697a      	ldr	r2, [r7, #20]
 800d456:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d458:	68fb      	ldr	r3, [r7, #12]
 800d45a:	693a      	ldr	r2, [r7, #16]
 800d45c:	621a      	str	r2, [r3, #32]
}
 800d45e:	bf00      	nop
 800d460:	371c      	adds	r7, #28
 800d462:	46bd      	mov	sp, r7
 800d464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d468:	4770      	bx	lr

0800d46a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d46a:	b480      	push	{r7}
 800d46c:	b085      	sub	sp, #20
 800d46e:	af00      	add	r7, sp, #0
 800d470:	6078      	str	r0, [r7, #4]
 800d472:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d474:	687b      	ldr	r3, [r7, #4]
 800d476:	689b      	ldr	r3, [r3, #8]
 800d478:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d480:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d482:	683a      	ldr	r2, [r7, #0]
 800d484:	68fb      	ldr	r3, [r7, #12]
 800d486:	4313      	orrs	r3, r2
 800d488:	f043 0307 	orr.w	r3, r3, #7
 800d48c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d48e:	687b      	ldr	r3, [r7, #4]
 800d490:	68fa      	ldr	r2, [r7, #12]
 800d492:	609a      	str	r2, [r3, #8]
}
 800d494:	bf00      	nop
 800d496:	3714      	adds	r7, #20
 800d498:	46bd      	mov	sp, r7
 800d49a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d49e:	4770      	bx	lr

0800d4a0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d4a0:	b480      	push	{r7}
 800d4a2:	b087      	sub	sp, #28
 800d4a4:	af00      	add	r7, sp, #0
 800d4a6:	60f8      	str	r0, [r7, #12]
 800d4a8:	60b9      	str	r1, [r7, #8]
 800d4aa:	607a      	str	r2, [r7, #4]
 800d4ac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d4ae:	68fb      	ldr	r3, [r7, #12]
 800d4b0:	689b      	ldr	r3, [r3, #8]
 800d4b2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d4b4:	697b      	ldr	r3, [r7, #20]
 800d4b6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800d4ba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d4bc:	683b      	ldr	r3, [r7, #0]
 800d4be:	021a      	lsls	r2, r3, #8
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	431a      	orrs	r2, r3
 800d4c4:	68bb      	ldr	r3, [r7, #8]
 800d4c6:	4313      	orrs	r3, r2
 800d4c8:	697a      	ldr	r2, [r7, #20]
 800d4ca:	4313      	orrs	r3, r2
 800d4cc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d4ce:	68fb      	ldr	r3, [r7, #12]
 800d4d0:	697a      	ldr	r2, [r7, #20]
 800d4d2:	609a      	str	r2, [r3, #8]
}
 800d4d4:	bf00      	nop
 800d4d6:	371c      	adds	r7, #28
 800d4d8:	46bd      	mov	sp, r7
 800d4da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4de:	4770      	bx	lr

0800d4e0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d4e0:	b480      	push	{r7}
 800d4e2:	b085      	sub	sp, #20
 800d4e4:	af00      	add	r7, sp, #0
 800d4e6:	6078      	str	r0, [r7, #4]
 800d4e8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d4ea:	687b      	ldr	r3, [r7, #4]
 800d4ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800d4f0:	2b01      	cmp	r3, #1
 800d4f2:	d101      	bne.n	800d4f8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d4f4:	2302      	movs	r3, #2
 800d4f6:	e06d      	b.n	800d5d4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800d4f8:	687b      	ldr	r3, [r7, #4]
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	2202      	movs	r2, #2
 800d504:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	685b      	ldr	r3, [r3, #4]
 800d50e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	689b      	ldr	r3, [r3, #8]
 800d516:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	681b      	ldr	r3, [r3, #0]
 800d51c:	4a30      	ldr	r2, [pc, #192]	; (800d5e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d51e:	4293      	cmp	r3, r2
 800d520:	d004      	beq.n	800d52c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800d522:	687b      	ldr	r3, [r7, #4]
 800d524:	681b      	ldr	r3, [r3, #0]
 800d526:	4a2f      	ldr	r2, [pc, #188]	; (800d5e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d528:	4293      	cmp	r3, r2
 800d52a:	d108      	bne.n	800d53e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800d532:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d534:	683b      	ldr	r3, [r7, #0]
 800d536:	685b      	ldr	r3, [r3, #4]
 800d538:	68fa      	ldr	r2, [r7, #12]
 800d53a:	4313      	orrs	r3, r2
 800d53c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d53e:	68fb      	ldr	r3, [r7, #12]
 800d540:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800d544:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d546:	683b      	ldr	r3, [r7, #0]
 800d548:	681b      	ldr	r3, [r3, #0]
 800d54a:	68fa      	ldr	r2, [r7, #12]
 800d54c:	4313      	orrs	r3, r2
 800d54e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d550:	687b      	ldr	r3, [r7, #4]
 800d552:	681b      	ldr	r3, [r3, #0]
 800d554:	68fa      	ldr	r2, [r7, #12]
 800d556:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	4a20      	ldr	r2, [pc, #128]	; (800d5e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800d55e:	4293      	cmp	r3, r2
 800d560:	d022      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800d56a:	d01d      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	4a1d      	ldr	r2, [pc, #116]	; (800d5e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800d572:	4293      	cmp	r3, r2
 800d574:	d018      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d576:	687b      	ldr	r3, [r7, #4]
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	4a1c      	ldr	r2, [pc, #112]	; (800d5ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800d57c:	4293      	cmp	r3, r2
 800d57e:	d013      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	681b      	ldr	r3, [r3, #0]
 800d584:	4a1a      	ldr	r2, [pc, #104]	; (800d5f0 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800d586:	4293      	cmp	r3, r2
 800d588:	d00e      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d58a:	687b      	ldr	r3, [r7, #4]
 800d58c:	681b      	ldr	r3, [r3, #0]
 800d58e:	4a15      	ldr	r2, [pc, #84]	; (800d5e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800d590:	4293      	cmp	r3, r2
 800d592:	d009      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	4a16      	ldr	r2, [pc, #88]	; (800d5f4 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800d59a:	4293      	cmp	r3, r2
 800d59c:	d004      	beq.n	800d5a8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	4a15      	ldr	r2, [pc, #84]	; (800d5f8 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800d5a4:	4293      	cmp	r3, r2
 800d5a6:	d10c      	bne.n	800d5c2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d5a8:	68bb      	ldr	r3, [r7, #8]
 800d5aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d5ae:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d5b0:	683b      	ldr	r3, [r7, #0]
 800d5b2:	689b      	ldr	r3, [r3, #8]
 800d5b4:	68ba      	ldr	r2, [r7, #8]
 800d5b6:	4313      	orrs	r3, r2
 800d5b8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	681b      	ldr	r3, [r3, #0]
 800d5be:	68ba      	ldr	r2, [r7, #8]
 800d5c0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	2201      	movs	r2, #1
 800d5c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800d5d2:	2300      	movs	r3, #0
}
 800d5d4:	4618      	mov	r0, r3
 800d5d6:	3714      	adds	r7, #20
 800d5d8:	46bd      	mov	sp, r7
 800d5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5de:	4770      	bx	lr
 800d5e0:	40010000 	.word	0x40010000
 800d5e4:	40010400 	.word	0x40010400
 800d5e8:	40000400 	.word	0x40000400
 800d5ec:	40000800 	.word	0x40000800
 800d5f0:	40000c00 	.word	0x40000c00
 800d5f4:	40014000 	.word	0x40014000
 800d5f8:	40001800 	.word	0x40001800

0800d5fc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d5fc:	b480      	push	{r7}
 800d5fe:	b083      	sub	sp, #12
 800d600:	af00      	add	r7, sp, #0
 800d602:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d604:	bf00      	nop
 800d606:	370c      	adds	r7, #12
 800d608:	46bd      	mov	sp, r7
 800d60a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d60e:	4770      	bx	lr

0800d610 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d610:	b480      	push	{r7}
 800d612:	b083      	sub	sp, #12
 800d614:	af00      	add	r7, sp, #0
 800d616:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d618:	bf00      	nop
 800d61a:	370c      	adds	r7, #12
 800d61c:	46bd      	mov	sp, r7
 800d61e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d622:	4770      	bx	lr

0800d624 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d624:	b480      	push	{r7}
 800d626:	b083      	sub	sp, #12
 800d628:	af00      	add	r7, sp, #0
 800d62a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d62c:	bf00      	nop
 800d62e:	370c      	adds	r7, #12
 800d630:	46bd      	mov	sp, r7
 800d632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d636:	4770      	bx	lr

0800d638 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d638:	b580      	push	{r7, lr}
 800d63a:	b082      	sub	sp, #8
 800d63c:	af00      	add	r7, sp, #0
 800d63e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d640:	687b      	ldr	r3, [r7, #4]
 800d642:	2b00      	cmp	r3, #0
 800d644:	d101      	bne.n	800d64a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d646:	2301      	movs	r3, #1
 800d648:	e040      	b.n	800d6cc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d106      	bne.n	800d660 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d652:	687b      	ldr	r3, [r7, #4]
 800d654:	2200      	movs	r2, #0
 800d656:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d65a:	6878      	ldr	r0, [r7, #4]
 800d65c:	f7fb fdcc 	bl	80091f8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	2224      	movs	r2, #36	; 0x24
 800d664:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	681a      	ldr	r2, [r3, #0]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	681b      	ldr	r3, [r3, #0]
 800d670:	f022 0201 	bic.w	r2, r2, #1
 800d674:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d676:	6878      	ldr	r0, [r7, #4]
 800d678:	f000 fb26 	bl	800dcc8 <UART_SetConfig>
 800d67c:	4603      	mov	r3, r0
 800d67e:	2b01      	cmp	r3, #1
 800d680:	d101      	bne.n	800d686 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800d682:	2301      	movs	r3, #1
 800d684:	e022      	b.n	800d6cc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d68a:	2b00      	cmp	r3, #0
 800d68c:	d002      	beq.n	800d694 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800d68e:	6878      	ldr	r0, [r7, #4]
 800d690:	f000 fdc4 	bl	800e21c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	685a      	ldr	r2, [r3, #4]
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	681b      	ldr	r3, [r3, #0]
 800d69e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800d6a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d6a4:	687b      	ldr	r3, [r7, #4]
 800d6a6:	681b      	ldr	r3, [r3, #0]
 800d6a8:	689a      	ldr	r2, [r3, #8]
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800d6b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	681b      	ldr	r3, [r3, #0]
 800d6b8:	681a      	ldr	r2, [r3, #0]
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	681b      	ldr	r3, [r3, #0]
 800d6be:	f042 0201 	orr.w	r2, r2, #1
 800d6c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d6c4:	6878      	ldr	r0, [r7, #4]
 800d6c6:	f000 fe4b 	bl	800e360 <UART_CheckIdleState>
 800d6ca:	4603      	mov	r3, r0
}
 800d6cc:	4618      	mov	r0, r3
 800d6ce:	3708      	adds	r7, #8
 800d6d0:	46bd      	mov	sp, r7
 800d6d2:	bd80      	pop	{r7, pc}

0800d6d4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800d6d4:	b580      	push	{r7, lr}
 800d6d6:	b08a      	sub	sp, #40	; 0x28
 800d6d8:	af02      	add	r7, sp, #8
 800d6da:	60f8      	str	r0, [r7, #12]
 800d6dc:	60b9      	str	r1, [r7, #8]
 800d6de:	603b      	str	r3, [r7, #0]
 800d6e0:	4613      	mov	r3, r2
 800d6e2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d6e4:	68fb      	ldr	r3, [r7, #12]
 800d6e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d6e8:	2b20      	cmp	r3, #32
 800d6ea:	d17f      	bne.n	800d7ec <HAL_UART_Transmit+0x118>
  {
    if ((pData == NULL) || (Size == 0U))
 800d6ec:	68bb      	ldr	r3, [r7, #8]
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	d002      	beq.n	800d6f8 <HAL_UART_Transmit+0x24>
 800d6f2:	88fb      	ldrh	r3, [r7, #6]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d101      	bne.n	800d6fc <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 800d6f8:	2301      	movs	r3, #1
 800d6fa:	e078      	b.n	800d7ee <HAL_UART_Transmit+0x11a>
    }

    __HAL_LOCK(huart);
 800d6fc:	68fb      	ldr	r3, [r7, #12]
 800d6fe:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d702:	2b01      	cmp	r3, #1
 800d704:	d101      	bne.n	800d70a <HAL_UART_Transmit+0x36>
 800d706:	2302      	movs	r3, #2
 800d708:	e071      	b.n	800d7ee <HAL_UART_Transmit+0x11a>
 800d70a:	68fb      	ldr	r3, [r7, #12]
 800d70c:	2201      	movs	r2, #1
 800d70e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d712:	68fb      	ldr	r3, [r7, #12]
 800d714:	2200      	movs	r2, #0
 800d716:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d718:	68fb      	ldr	r3, [r7, #12]
 800d71a:	2221      	movs	r2, #33	; 0x21
 800d71c:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800d71e:	f7fc f807 	bl	8009730 <HAL_GetTick>
 800d722:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800d724:	68fb      	ldr	r3, [r7, #12]
 800d726:	88fa      	ldrh	r2, [r7, #6]
 800d728:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800d72c:	68fb      	ldr	r3, [r7, #12]
 800d72e:	88fa      	ldrh	r2, [r7, #6]
 800d730:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d734:	68fb      	ldr	r3, [r7, #12]
 800d736:	689b      	ldr	r3, [r3, #8]
 800d738:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d73c:	d108      	bne.n	800d750 <HAL_UART_Transmit+0x7c>
 800d73e:	68fb      	ldr	r3, [r7, #12]
 800d740:	691b      	ldr	r3, [r3, #16]
 800d742:	2b00      	cmp	r3, #0
 800d744:	d104      	bne.n	800d750 <HAL_UART_Transmit+0x7c>
    {
      pdata8bits  = NULL;
 800d746:	2300      	movs	r3, #0
 800d748:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d74a:	68bb      	ldr	r3, [r7, #8]
 800d74c:	61bb      	str	r3, [r7, #24]
 800d74e:	e003      	b.n	800d758 <HAL_UART_Transmit+0x84>
    }
    else
    {
      pdata8bits  = pData;
 800d750:	68bb      	ldr	r3, [r7, #8]
 800d752:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d754:	2300      	movs	r3, #0
 800d756:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 800d758:	68fb      	ldr	r3, [r7, #12]
 800d75a:	2200      	movs	r2, #0
 800d75c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    while (huart->TxXferCount > 0U)
 800d760:	e02c      	b.n	800d7bc <HAL_UART_Transmit+0xe8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800d762:	683b      	ldr	r3, [r7, #0]
 800d764:	9300      	str	r3, [sp, #0]
 800d766:	697b      	ldr	r3, [r7, #20]
 800d768:	2200      	movs	r2, #0
 800d76a:	2180      	movs	r1, #128	; 0x80
 800d76c:	68f8      	ldr	r0, [r7, #12]
 800d76e:	f000 fe3c 	bl	800e3ea <UART_WaitOnFlagUntilTimeout>
 800d772:	4603      	mov	r3, r0
 800d774:	2b00      	cmp	r3, #0
 800d776:	d001      	beq.n	800d77c <HAL_UART_Transmit+0xa8>
      {
        return HAL_TIMEOUT;
 800d778:	2303      	movs	r3, #3
 800d77a:	e038      	b.n	800d7ee <HAL_UART_Transmit+0x11a>
      }
      if (pdata8bits == NULL)
 800d77c:	69fb      	ldr	r3, [r7, #28]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d10b      	bne.n	800d79a <HAL_UART_Transmit+0xc6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800d782:	69bb      	ldr	r3, [r7, #24]
 800d784:	881b      	ldrh	r3, [r3, #0]
 800d786:	461a      	mov	r2, r3
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800d790:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800d792:	69bb      	ldr	r3, [r7, #24]
 800d794:	3302      	adds	r3, #2
 800d796:	61bb      	str	r3, [r7, #24]
 800d798:	e007      	b.n	800d7aa <HAL_UART_Transmit+0xd6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800d79a:	69fb      	ldr	r3, [r7, #28]
 800d79c:	781a      	ldrb	r2, [r3, #0]
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	681b      	ldr	r3, [r3, #0]
 800d7a2:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800d7a4:	69fb      	ldr	r3, [r7, #28]
 800d7a6:	3301      	adds	r3, #1
 800d7a8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800d7aa:	68fb      	ldr	r3, [r7, #12]
 800d7ac:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d7b0:	b29b      	uxth	r3, r3
 800d7b2:	3b01      	subs	r3, #1
 800d7b4:	b29a      	uxth	r2, r3
 800d7b6:	68fb      	ldr	r3, [r7, #12]
 800d7b8:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 800d7bc:	68fb      	ldr	r3, [r7, #12]
 800d7be:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800d7c2:	b29b      	uxth	r3, r3
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d1cc      	bne.n	800d762 <HAL_UART_Transmit+0x8e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800d7c8:	683b      	ldr	r3, [r7, #0]
 800d7ca:	9300      	str	r3, [sp, #0]
 800d7cc:	697b      	ldr	r3, [r7, #20]
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	2140      	movs	r1, #64	; 0x40
 800d7d2:	68f8      	ldr	r0, [r7, #12]
 800d7d4:	f000 fe09 	bl	800e3ea <UART_WaitOnFlagUntilTimeout>
 800d7d8:	4603      	mov	r3, r0
 800d7da:	2b00      	cmp	r3, #0
 800d7dc:	d001      	beq.n	800d7e2 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800d7de:	2303      	movs	r3, #3
 800d7e0:	e005      	b.n	800d7ee <HAL_UART_Transmit+0x11a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800d7e2:	68fb      	ldr	r3, [r7, #12]
 800d7e4:	2220      	movs	r2, #32
 800d7e6:	675a      	str	r2, [r3, #116]	; 0x74

    return HAL_OK;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	e000      	b.n	800d7ee <HAL_UART_Transmit+0x11a>
  }
  else
  {
    return HAL_BUSY;
 800d7ec:	2302      	movs	r3, #2
  }
}
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	3720      	adds	r7, #32
 800d7f2:	46bd      	mov	sp, r7
 800d7f4:	bd80      	pop	{r7, pc}
	...

0800d7f8 <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d7f8:	b580      	push	{r7, lr}
 800d7fa:	b084      	sub	sp, #16
 800d7fc:	af00      	add	r7, sp, #0
 800d7fe:	60f8      	str	r0, [r7, #12]
 800d800:	60b9      	str	r1, [r7, #8]
 800d802:	4613      	mov	r3, r2
 800d804:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d806:	68fb      	ldr	r3, [r7, #12]
 800d808:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d80a:	2b20      	cmp	r3, #32
 800d80c:	d16c      	bne.n	800d8e8 <HAL_UART_Receive_DMA+0xf0>
  {
    if ((pData == NULL) || (Size == 0U))
 800d80e:	68bb      	ldr	r3, [r7, #8]
 800d810:	2b00      	cmp	r3, #0
 800d812:	d002      	beq.n	800d81a <HAL_UART_Receive_DMA+0x22>
 800d814:	88fb      	ldrh	r3, [r7, #6]
 800d816:	2b00      	cmp	r3, #0
 800d818:	d101      	bne.n	800d81e <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 800d81a:	2301      	movs	r3, #1
 800d81c:	e065      	b.n	800d8ea <HAL_UART_Receive_DMA+0xf2>
    }

    __HAL_LOCK(huart);
 800d81e:	68fb      	ldr	r3, [r7, #12]
 800d820:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800d824:	2b01      	cmp	r3, #1
 800d826:	d101      	bne.n	800d82c <HAL_UART_Receive_DMA+0x34>
 800d828:	2302      	movs	r3, #2
 800d82a:	e05e      	b.n	800d8ea <HAL_UART_Receive_DMA+0xf2>
 800d82c:	68fb      	ldr	r3, [r7, #12]
 800d82e:	2201      	movs	r2, #1
 800d830:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr = pData;
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	68ba      	ldr	r2, [r7, #8]
 800d838:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize = Size;
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	88fa      	ldrh	r2, [r7, #6]
 800d83e:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2200      	movs	r2, #0
 800d846:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d848:	68fb      	ldr	r3, [r7, #12]
 800d84a:	2222      	movs	r2, #34	; 0x22
 800d84c:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmarx != NULL)
 800d84e:	68fb      	ldr	r3, [r7, #12]
 800d850:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d852:	2b00      	cmp	r3, #0
 800d854:	d02a      	beq.n	800d8ac <HAL_UART_Receive_DMA+0xb4>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800d856:	68fb      	ldr	r3, [r7, #12]
 800d858:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d85a:	4a26      	ldr	r2, [pc, #152]	; (800d8f4 <HAL_UART_Receive_DMA+0xfc>)
 800d85c:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800d85e:	68fb      	ldr	r3, [r7, #12]
 800d860:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d862:	4a25      	ldr	r2, [pc, #148]	; (800d8f8 <HAL_UART_Receive_DMA+0x100>)
 800d864:	641a      	str	r2, [r3, #64]	; 0x40

      /* Set the DMA error callback */
      huart->hdmarx->XferErrorCallback = UART_DMAError;
 800d866:	68fb      	ldr	r3, [r7, #12]
 800d868:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d86a:	4a24      	ldr	r2, [pc, #144]	; (800d8fc <HAL_UART_Receive_DMA+0x104>)
 800d86c:	64da      	str	r2, [r3, #76]	; 0x4c

      /* Set the DMA abort callback */
      huart->hdmarx->XferAbortCallback = NULL;
 800d86e:	68fb      	ldr	r3, [r7, #12]
 800d870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d872:	2200      	movs	r2, #0
 800d874:	651a      	str	r2, [r3, #80]	; 0x50

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800d876:	68fb      	ldr	r3, [r7, #12]
 800d878:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	681b      	ldr	r3, [r3, #0]
 800d87e:	3324      	adds	r3, #36	; 0x24
 800d880:	4619      	mov	r1, r3
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d886:	461a      	mov	r2, r3
 800d888:	88fb      	ldrh	r3, [r7, #6]
 800d88a:	f7fc f93f 	bl	8009b0c <HAL_DMA_Start_IT>
 800d88e:	4603      	mov	r3, r0
 800d890:	2b00      	cmp	r3, #0
 800d892:	d00b      	beq.n	800d8ac <HAL_UART_Receive_DMA+0xb4>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d894:	68fb      	ldr	r3, [r7, #12]
 800d896:	2210      	movs	r2, #16
 800d898:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d89a:	68fb      	ldr	r3, [r7, #12]
 800d89c:	2200      	movs	r2, #0
 800d89e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d8a2:	68fb      	ldr	r3, [r7, #12]
 800d8a4:	2220      	movs	r2, #32
 800d8a6:	675a      	str	r2, [r3, #116]	; 0x74

        return HAL_ERROR;
 800d8a8:	2301      	movs	r3, #1
 800d8aa:	e01e      	b.n	800d8ea <HAL_UART_Receive_DMA+0xf2>
      }
    }
    __HAL_UNLOCK(huart);
 800d8ac:	68fb      	ldr	r3, [r7, #12]
 800d8ae:	2200      	movs	r2, #0
 800d8b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d8b4:	68fb      	ldr	r3, [r7, #12]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	681a      	ldr	r2, [r3, #0]
 800d8ba:	68fb      	ldr	r3, [r7, #12]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d8c2:	601a      	str	r2, [r3, #0]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8c4:	68fb      	ldr	r3, [r7, #12]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	689a      	ldr	r2, [r3, #8]
 800d8ca:	68fb      	ldr	r3, [r7, #12]
 800d8cc:	681b      	ldr	r3, [r3, #0]
 800d8ce:	f042 0201 	orr.w	r2, r2, #1
 800d8d2:	609a      	str	r2, [r3, #8]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d8d4:	68fb      	ldr	r3, [r7, #12]
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	689a      	ldr	r2, [r3, #8]
 800d8da:	68fb      	ldr	r3, [r7, #12]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800d8e2:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 800d8e4:	2300      	movs	r3, #0
 800d8e6:	e000      	b.n	800d8ea <HAL_UART_Receive_DMA+0xf2>
  }
  else
  {
    return HAL_BUSY;
 800d8e8:	2302      	movs	r3, #2
  }
}
 800d8ea:	4618      	mov	r0, r3
 800d8ec:	3710      	adds	r7, #16
 800d8ee:	46bd      	mov	sp, r7
 800d8f0:	bd80      	pop	{r7, pc}
 800d8f2:	bf00      	nop
 800d8f4:	0800e54b 	.word	0x0800e54b
 800d8f8:	0800e5af 	.word	0x0800e5af
 800d8fc:	0800e5cb 	.word	0x0800e5cb

0800d900 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 800d900:	b580      	push	{r7, lr}
 800d902:	b084      	sub	sp, #16
 800d904:	af00      	add	r7, sp, #0
 800d906:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800d90c:	60fb      	str	r3, [r7, #12]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d90e:	687b      	ldr	r3, [r7, #4]
 800d910:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d912:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d914:	687b      	ldr	r3, [r7, #4]
 800d916:	681b      	ldr	r3, [r3, #0]
 800d918:	689b      	ldr	r3, [r3, #8]
 800d91a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d91e:	2b80      	cmp	r3, #128	; 0x80
 800d920:	d126      	bne.n	800d970 <HAL_UART_DMAStop+0x70>
 800d922:	68fb      	ldr	r3, [r7, #12]
 800d924:	2b21      	cmp	r3, #33	; 0x21
 800d926:	d123      	bne.n	800d970 <HAL_UART_DMAStop+0x70>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	681b      	ldr	r3, [r3, #0]
 800d92c:	689a      	ldr	r2, [r3, #8]
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	681b      	ldr	r3, [r3, #0]
 800d932:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800d936:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d93c:	2b00      	cmp	r3, #0
 800d93e:	d014      	beq.n	800d96a <HAL_UART_DMAStop+0x6a>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d944:	4618      	mov	r0, r3
 800d946:	f7fc f941 	bl	8009bcc <HAL_DMA_Abort>
 800d94a:	4603      	mov	r3, r0
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d00c      	beq.n	800d96a <HAL_UART_DMAStop+0x6a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800d954:	4618      	mov	r0, r3
 800d956:	f7fc fb55 	bl	800a004 <HAL_DMA_GetError>
 800d95a:	4603      	mov	r3, r0
 800d95c:	2b20      	cmp	r3, #32
 800d95e:	d104      	bne.n	800d96a <HAL_UART_DMAStop+0x6a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d960:	687b      	ldr	r3, [r7, #4]
 800d962:	2210      	movs	r2, #16
 800d964:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800d966:	2303      	movs	r3, #3
 800d968:	e031      	b.n	800d9ce <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndTxTransfer(huart);
 800d96a:	6878      	ldr	r0, [r7, #4]
 800d96c:	f000 fdb8 	bl	800e4e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	681b      	ldr	r3, [r3, #0]
 800d974:	689b      	ldr	r3, [r3, #8]
 800d976:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d97a:	2b40      	cmp	r3, #64	; 0x40
 800d97c:	d126      	bne.n	800d9cc <HAL_UART_DMAStop+0xcc>
 800d97e:	68bb      	ldr	r3, [r7, #8]
 800d980:	2b22      	cmp	r3, #34	; 0x22
 800d982:	d123      	bne.n	800d9cc <HAL_UART_DMAStop+0xcc>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d984:	687b      	ldr	r3, [r7, #4]
 800d986:	681b      	ldr	r3, [r3, #0]
 800d988:	689a      	ldr	r2, [r3, #8]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800d992:	609a      	str	r2, [r3, #8]

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 800d994:	687b      	ldr	r3, [r7, #4]
 800d996:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d998:	2b00      	cmp	r3, #0
 800d99a:	d014      	beq.n	800d9c6 <HAL_UART_DMAStop+0xc6>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d99c:	687b      	ldr	r3, [r7, #4]
 800d99e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9a0:	4618      	mov	r0, r3
 800d9a2:	f7fc f913 	bl	8009bcc <HAL_DMA_Abort>
 800d9a6:	4603      	mov	r3, r0
 800d9a8:	2b00      	cmp	r3, #0
 800d9aa:	d00c      	beq.n	800d9c6 <HAL_UART_DMAStop+0xc6>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d9ac:	687b      	ldr	r3, [r7, #4]
 800d9ae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d9b0:	4618      	mov	r0, r3
 800d9b2:	f7fc fb27 	bl	800a004 <HAL_DMA_GetError>
 800d9b6:	4603      	mov	r3, r0
 800d9b8:	2b20      	cmp	r3, #32
 800d9ba:	d104      	bne.n	800d9c6 <HAL_UART_DMAStop+0xc6>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	2210      	movs	r2, #16
 800d9c0:	67da      	str	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 800d9c2:	2303      	movs	r3, #3
 800d9c4:	e003      	b.n	800d9ce <HAL_UART_DMAStop+0xce>
        }
      }
    }

    UART_EndRxTransfer(huart);
 800d9c6:	6878      	ldr	r0, [r7, #4]
 800d9c8:	f000 fd9f 	bl	800e50a <UART_EndRxTransfer>
  }

  return HAL_OK;
 800d9cc:	2300      	movs	r3, #0
}
 800d9ce:	4618      	mov	r0, r3
 800d9d0:	3710      	adds	r7, #16
 800d9d2:	46bd      	mov	sp, r7
 800d9d4:	bd80      	pop	{r7, pc}
	...

0800d9d8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800d9d8:	b580      	push	{r7, lr}
 800d9da:	b088      	sub	sp, #32
 800d9dc:	af00      	add	r7, sp, #0
 800d9de:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800d9e0:	687b      	ldr	r3, [r7, #4]
 800d9e2:	681b      	ldr	r3, [r3, #0]
 800d9e4:	69db      	ldr	r3, [r3, #28]
 800d9e6:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800d9e8:	687b      	ldr	r3, [r7, #4]
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800d9f0:	687b      	ldr	r3, [r7, #4]
 800d9f2:	681b      	ldr	r3, [r3, #0]
 800d9f4:	689b      	ldr	r3, [r3, #8]
 800d9f6:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800d9f8:	69fa      	ldr	r2, [r7, #28]
 800d9fa:	f640 030f 	movw	r3, #2063	; 0x80f
 800d9fe:	4013      	ands	r3, r2
 800da00:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800da02:	693b      	ldr	r3, [r7, #16]
 800da04:	2b00      	cmp	r3, #0
 800da06:	d113      	bne.n	800da30 <HAL_UART_IRQHandler+0x58>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800da08:	69fb      	ldr	r3, [r7, #28]
 800da0a:	f003 0320 	and.w	r3, r3, #32
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d00e      	beq.n	800da30 <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800da12:	69bb      	ldr	r3, [r7, #24]
 800da14:	f003 0320 	and.w	r3, r3, #32
 800da18:	2b00      	cmp	r3, #0
 800da1a:	d009      	beq.n	800da30 <HAL_UART_IRQHandler+0x58>
    {
      if (huart->RxISR != NULL)
 800da1c:	687b      	ldr	r3, [r7, #4]
 800da1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da20:	2b00      	cmp	r3, #0
 800da22:	f000 8114 	beq.w	800dc4e <HAL_UART_IRQHandler+0x276>
      {
        huart->RxISR(huart);
 800da26:	687b      	ldr	r3, [r7, #4]
 800da28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800da2a:	6878      	ldr	r0, [r7, #4]
 800da2c:	4798      	blx	r3
      }
      return;
 800da2e:	e10e      	b.n	800dc4e <HAL_UART_IRQHandler+0x276>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800da30:	693b      	ldr	r3, [r7, #16]
 800da32:	2b00      	cmp	r3, #0
 800da34:	f000 80d6 	beq.w	800dbe4 <HAL_UART_IRQHandler+0x20c>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800da38:	697b      	ldr	r3, [r7, #20]
 800da3a:	f003 0301 	and.w	r3, r3, #1
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d105      	bne.n	800da4e <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 800da42:	69bb      	ldr	r3, [r7, #24]
 800da44:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800da48:	2b00      	cmp	r3, #0
 800da4a:	f000 80cb 	beq.w	800dbe4 <HAL_UART_IRQHandler+0x20c>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800da4e:	69fb      	ldr	r3, [r7, #28]
 800da50:	f003 0301 	and.w	r3, r3, #1
 800da54:	2b00      	cmp	r3, #0
 800da56:	d00e      	beq.n	800da76 <HAL_UART_IRQHandler+0x9e>
 800da58:	69bb      	ldr	r3, [r7, #24]
 800da5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800da5e:	2b00      	cmp	r3, #0
 800da60:	d009      	beq.n	800da76 <HAL_UART_IRQHandler+0x9e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800da62:	687b      	ldr	r3, [r7, #4]
 800da64:	681b      	ldr	r3, [r3, #0]
 800da66:	2201      	movs	r2, #1
 800da68:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800da6a:	687b      	ldr	r3, [r7, #4]
 800da6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da6e:	f043 0201 	orr.w	r2, r3, #1
 800da72:	687b      	ldr	r3, [r7, #4]
 800da74:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da76:	69fb      	ldr	r3, [r7, #28]
 800da78:	f003 0302 	and.w	r3, r3, #2
 800da7c:	2b00      	cmp	r3, #0
 800da7e:	d00e      	beq.n	800da9e <HAL_UART_IRQHandler+0xc6>
 800da80:	697b      	ldr	r3, [r7, #20]
 800da82:	f003 0301 	and.w	r3, r3, #1
 800da86:	2b00      	cmp	r3, #0
 800da88:	d009      	beq.n	800da9e <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800da8a:	687b      	ldr	r3, [r7, #4]
 800da8c:	681b      	ldr	r3, [r3, #0]
 800da8e:	2202      	movs	r2, #2
 800da90:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800da96:	f043 0204 	orr.w	r2, r3, #4
 800da9a:	687b      	ldr	r3, [r7, #4]
 800da9c:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da9e:	69fb      	ldr	r3, [r7, #28]
 800daa0:	f003 0304 	and.w	r3, r3, #4
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d00e      	beq.n	800dac6 <HAL_UART_IRQHandler+0xee>
 800daa8:	697b      	ldr	r3, [r7, #20]
 800daaa:	f003 0301 	and.w	r3, r3, #1
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d009      	beq.n	800dac6 <HAL_UART_IRQHandler+0xee>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	2204      	movs	r2, #4
 800dab8:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800daba:	687b      	ldr	r3, [r7, #4]
 800dabc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800dabe:	f043 0202 	orr.w	r2, r3, #2
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800dac6:	69fb      	ldr	r3, [r7, #28]
 800dac8:	f003 0308 	and.w	r3, r3, #8
 800dacc:	2b00      	cmp	r3, #0
 800dace:	d013      	beq.n	800daf8 <HAL_UART_IRQHandler+0x120>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dad0:	69bb      	ldr	r3, [r7, #24]
 800dad2:	f003 0320 	and.w	r3, r3, #32
 800dad6:	2b00      	cmp	r3, #0
 800dad8:	d104      	bne.n	800dae4 <HAL_UART_IRQHandler+0x10c>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800dada:	697b      	ldr	r3, [r7, #20]
 800dadc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800dae0:	2b00      	cmp	r3, #0
 800dae2:	d009      	beq.n	800daf8 <HAL_UART_IRQHandler+0x120>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800dae4:	687b      	ldr	r3, [r7, #4]
 800dae6:	681b      	ldr	r3, [r3, #0]
 800dae8:	2208      	movs	r2, #8
 800daea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800daf0:	f043 0208 	orr.w	r2, r3, #8
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800daf8:	69fb      	ldr	r3, [r7, #28]
 800dafa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800dafe:	2b00      	cmp	r3, #0
 800db00:	d00f      	beq.n	800db22 <HAL_UART_IRQHandler+0x14a>
 800db02:	69bb      	ldr	r3, [r7, #24]
 800db04:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800db08:	2b00      	cmp	r3, #0
 800db0a:	d00a      	beq.n	800db22 <HAL_UART_IRQHandler+0x14a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800db14:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800db16:	687b      	ldr	r3, [r7, #4]
 800db18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db1a:	f043 0220 	orr.w	r2, r3, #32
 800db1e:	687b      	ldr	r3, [r7, #4]
 800db20:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800db22:	687b      	ldr	r3, [r7, #4]
 800db24:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db26:	2b00      	cmp	r3, #0
 800db28:	f000 8093 	beq.w	800dc52 <HAL_UART_IRQHandler+0x27a>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800db2c:	69fb      	ldr	r3, [r7, #28]
 800db2e:	f003 0320 	and.w	r3, r3, #32
 800db32:	2b00      	cmp	r3, #0
 800db34:	d00c      	beq.n	800db50 <HAL_UART_IRQHandler+0x178>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800db36:	69bb      	ldr	r3, [r7, #24]
 800db38:	f003 0320 	and.w	r3, r3, #32
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d007      	beq.n	800db50 <HAL_UART_IRQHandler+0x178>
      {
        if (huart->RxISR != NULL)
 800db40:	687b      	ldr	r3, [r7, #4]
 800db42:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db44:	2b00      	cmp	r3, #0
 800db46:	d003      	beq.n	800db50 <HAL_UART_IRQHandler+0x178>
        {
          huart->RxISR(huart);
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800db4c:	6878      	ldr	r0, [r7, #4]
 800db4e:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800db54:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	689b      	ldr	r3, [r3, #8]
 800db5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db60:	2b40      	cmp	r3, #64	; 0x40
 800db62:	d004      	beq.n	800db6e <HAL_UART_IRQHandler+0x196>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800db64:	68fb      	ldr	r3, [r7, #12]
 800db66:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d031      	beq.n	800dbd2 <HAL_UART_IRQHandler+0x1fa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800db6e:	6878      	ldr	r0, [r7, #4]
 800db70:	f000 fccb 	bl	800e50a <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	689b      	ldr	r3, [r3, #8]
 800db7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800db7e:	2b40      	cmp	r3, #64	; 0x40
 800db80:	d123      	bne.n	800dbca <HAL_UART_IRQHandler+0x1f2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	689a      	ldr	r2, [r3, #8]
 800db88:	687b      	ldr	r3, [r7, #4]
 800db8a:	681b      	ldr	r3, [r3, #0]
 800db8c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800db90:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800db92:	687b      	ldr	r3, [r7, #4]
 800db94:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db96:	2b00      	cmp	r3, #0
 800db98:	d013      	beq.n	800dbc2 <HAL_UART_IRQHandler+0x1ea>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800db9a:	687b      	ldr	r3, [r7, #4]
 800db9c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db9e:	4a30      	ldr	r2, [pc, #192]	; (800dc60 <HAL_UART_IRQHandler+0x288>)
 800dba0:	651a      	str	r2, [r3, #80]	; 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800dba2:	687b      	ldr	r3, [r7, #4]
 800dba4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dba6:	4618      	mov	r0, r3
 800dba8:	f7fc f880 	bl	8009cac <HAL_DMA_Abort_IT>
 800dbac:	4603      	mov	r3, r0
 800dbae:	2b00      	cmp	r3, #0
 800dbb0:	d016      	beq.n	800dbe0 <HAL_UART_IRQHandler+0x208>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800dbb2:	687b      	ldr	r3, [r7, #4]
 800dbb4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800dbb6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800dbb8:	687a      	ldr	r2, [r7, #4]
 800dbba:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 800dbbc:	4610      	mov	r0, r2
 800dbbe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbc0:	e00e      	b.n	800dbe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800dbc2:	6878      	ldr	r0, [r7, #4]
 800dbc4:	f000 f86c 	bl	800dca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbc8:	e00a      	b.n	800dbe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dbca:	6878      	ldr	r0, [r7, #4]
 800dbcc:	f000 f868 	bl	800dca0 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbd0:	e006      	b.n	800dbe0 <HAL_UART_IRQHandler+0x208>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800dbd2:	6878      	ldr	r0, [r7, #4]
 800dbd4:	f000 f864 	bl	800dca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbd8:	687b      	ldr	r3, [r7, #4]
 800dbda:	2200      	movs	r2, #0
 800dbdc:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 800dbde:	e038      	b.n	800dc52 <HAL_UART_IRQHandler+0x27a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800dbe0:	bf00      	nop
    return;
 800dbe2:	e036      	b.n	800dc52 <HAL_UART_IRQHandler+0x27a>

  } /* End if some error occurs */
#if defined(USART_CR1_UESM)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800dbe4:	69fb      	ldr	r3, [r7, #28]
 800dbe6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	d00d      	beq.n	800dc0a <HAL_UART_IRQHandler+0x232>
 800dbee:	697b      	ldr	r3, [r7, #20]
 800dbf0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d008      	beq.n	800dc0a <HAL_UART_IRQHandler+0x232>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	681b      	ldr	r3, [r3, #0]
 800dbfc:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800dc00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800dc02:	6878      	ldr	r0, [r7, #4]
 800dc04:	f000 f856 	bl	800dcb4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800dc08:	e026      	b.n	800dc58 <HAL_UART_IRQHandler+0x280>
  }
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 800dc0a:	69fb      	ldr	r3, [r7, #28]
 800dc0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d00d      	beq.n	800dc30 <HAL_UART_IRQHandler+0x258>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800dc14:	69bb      	ldr	r3, [r7, #24]
 800dc16:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d008      	beq.n	800dc30 <HAL_UART_IRQHandler+0x258>
  {
    if (huart->TxISR != NULL)
 800dc1e:	687b      	ldr	r3, [r7, #4]
 800dc20:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc22:	2b00      	cmp	r3, #0
 800dc24:	d017      	beq.n	800dc56 <HAL_UART_IRQHandler+0x27e>
    {
      huart->TxISR(huart);
 800dc26:	687b      	ldr	r3, [r7, #4]
 800dc28:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800dc2a:	6878      	ldr	r0, [r7, #4]
 800dc2c:	4798      	blx	r3
    }
    return;
 800dc2e:	e012      	b.n	800dc56 <HAL_UART_IRQHandler+0x27e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800dc30:	69fb      	ldr	r3, [r7, #28]
 800dc32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d00e      	beq.n	800dc58 <HAL_UART_IRQHandler+0x280>
 800dc3a:	69bb      	ldr	r3, [r7, #24]
 800dc3c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d009      	beq.n	800dc58 <HAL_UART_IRQHandler+0x280>
  {
    UART_EndTransmit_IT(huart);
 800dc44:	6878      	ldr	r0, [r7, #4]
 800dc46:	f000 fd12 	bl	800e66e <UART_EndTransmit_IT>
    return;
 800dc4a:	bf00      	nop
 800dc4c:	e004      	b.n	800dc58 <HAL_UART_IRQHandler+0x280>
      return;
 800dc4e:	bf00      	nop
 800dc50:	e002      	b.n	800dc58 <HAL_UART_IRQHandler+0x280>
    return;
 800dc52:	bf00      	nop
 800dc54:	e000      	b.n	800dc58 <HAL_UART_IRQHandler+0x280>
    return;
 800dc56:	bf00      	nop
  }

}
 800dc58:	3720      	adds	r7, #32
 800dc5a:	46bd      	mov	sp, r7
 800dc5c:	bd80      	pop	{r7, pc}
 800dc5e:	bf00      	nop
 800dc60:	0800e643 	.word	0x0800e643

0800dc64 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800dc64:	b480      	push	{r7}
 800dc66:	b083      	sub	sp, #12
 800dc68:	af00      	add	r7, sp, #0
 800dc6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800dc6c:	bf00      	nop
 800dc6e:	370c      	adds	r7, #12
 800dc70:	46bd      	mov	sp, r7
 800dc72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc76:	4770      	bx	lr

0800dc78 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800dc78:	b480      	push	{r7}
 800dc7a:	b083      	sub	sp, #12
 800dc7c:	af00      	add	r7, sp, #0
 800dc7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 800dc80:	bf00      	nop
 800dc82:	370c      	adds	r7, #12
 800dc84:	46bd      	mov	sp, r7
 800dc86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc8a:	4770      	bx	lr

0800dc8c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800dc8c:	b480      	push	{r7}
 800dc8e:	b083      	sub	sp, #12
 800dc90:	af00      	add	r7, sp, #0
 800dc92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800dc94:	bf00      	nop
 800dc96:	370c      	adds	r7, #12
 800dc98:	46bd      	mov	sp, r7
 800dc9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dc9e:	4770      	bx	lr

0800dca0 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800dca0:	b480      	push	{r7}
 800dca2:	b083      	sub	sp, #12
 800dca4:	af00      	add	r7, sp, #0
 800dca6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800dca8:	bf00      	nop
 800dcaa:	370c      	adds	r7, #12
 800dcac:	46bd      	mov	sp, r7
 800dcae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb2:	4770      	bx	lr

0800dcb4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dcb4:	b480      	push	{r7}
 800dcb6:	b083      	sub	sp, #12
 800dcb8:	af00      	add	r7, sp, #0
 800dcba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dcbc:	bf00      	nop
 800dcbe:	370c      	adds	r7, #12
 800dcc0:	46bd      	mov	sp, r7
 800dcc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcc6:	4770      	bx	lr

0800dcc8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800dcc8:	b580      	push	{r7, lr}
 800dcca:	b088      	sub	sp, #32
 800dccc:	af00      	add	r7, sp, #0
 800dcce:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	61bb      	str	r3, [r7, #24]
  HAL_StatusTypeDef ret               = HAL_OK;
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	75fb      	strb	r3, [r7, #23]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	689a      	ldr	r2, [r3, #8]
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	691b      	ldr	r3, [r3, #16]
 800dce0:	431a      	orrs	r2, r3
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	695b      	ldr	r3, [r3, #20]
 800dce6:	431a      	orrs	r2, r3
 800dce8:	687b      	ldr	r3, [r7, #4]
 800dcea:	69db      	ldr	r3, [r3, #28]
 800dcec:	4313      	orrs	r3, r2
 800dcee:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	681a      	ldr	r2, [r3, #0]
 800dcf6:	4bb1      	ldr	r3, [pc, #708]	; (800dfbc <UART_SetConfig+0x2f4>)
 800dcf8:	4013      	ands	r3, r2
 800dcfa:	687a      	ldr	r2, [r7, #4]
 800dcfc:	6812      	ldr	r2, [r2, #0]
 800dcfe:	6939      	ldr	r1, [r7, #16]
 800dd00:	430b      	orrs	r3, r1
 800dd02:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800dd04:	687b      	ldr	r3, [r7, #4]
 800dd06:	681b      	ldr	r3, [r3, #0]
 800dd08:	685b      	ldr	r3, [r3, #4]
 800dd0a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800dd0e:	687b      	ldr	r3, [r7, #4]
 800dd10:	68da      	ldr	r2, [r3, #12]
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	430a      	orrs	r2, r1
 800dd18:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	699b      	ldr	r3, [r3, #24]
 800dd1e:	613b      	str	r3, [r7, #16]

  tmpreg |= huart->Init.OneBitSampling;
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	6a1b      	ldr	r3, [r3, #32]
 800dd24:	693a      	ldr	r2, [r7, #16]
 800dd26:	4313      	orrs	r3, r2
 800dd28:	613b      	str	r3, [r7, #16]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800dd2a:	687b      	ldr	r3, [r7, #4]
 800dd2c:	681b      	ldr	r3, [r3, #0]
 800dd2e:	689b      	ldr	r3, [r3, #8]
 800dd30:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	693a      	ldr	r2, [r7, #16]
 800dd3a:	430a      	orrs	r2, r1
 800dd3c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	681b      	ldr	r3, [r3, #0]
 800dd42:	4a9f      	ldr	r2, [pc, #636]	; (800dfc0 <UART_SetConfig+0x2f8>)
 800dd44:	4293      	cmp	r3, r2
 800dd46:	d121      	bne.n	800dd8c <UART_SetConfig+0xc4>
 800dd48:	4b9e      	ldr	r3, [pc, #632]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800dd4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dd4e:	f003 0303 	and.w	r3, r3, #3
 800dd52:	2b03      	cmp	r3, #3
 800dd54:	d816      	bhi.n	800dd84 <UART_SetConfig+0xbc>
 800dd56:	a201      	add	r2, pc, #4	; (adr r2, 800dd5c <UART_SetConfig+0x94>)
 800dd58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd5c:	0800dd6d 	.word	0x0800dd6d
 800dd60:	0800dd79 	.word	0x0800dd79
 800dd64:	0800dd73 	.word	0x0800dd73
 800dd68:	0800dd7f 	.word	0x0800dd7f
 800dd6c:	2301      	movs	r3, #1
 800dd6e:	77fb      	strb	r3, [r7, #31]
 800dd70:	e151      	b.n	800e016 <UART_SetConfig+0x34e>
 800dd72:	2302      	movs	r3, #2
 800dd74:	77fb      	strb	r3, [r7, #31]
 800dd76:	e14e      	b.n	800e016 <UART_SetConfig+0x34e>
 800dd78:	2304      	movs	r3, #4
 800dd7a:	77fb      	strb	r3, [r7, #31]
 800dd7c:	e14b      	b.n	800e016 <UART_SetConfig+0x34e>
 800dd7e:	2308      	movs	r3, #8
 800dd80:	77fb      	strb	r3, [r7, #31]
 800dd82:	e148      	b.n	800e016 <UART_SetConfig+0x34e>
 800dd84:	2310      	movs	r3, #16
 800dd86:	77fb      	strb	r3, [r7, #31]
 800dd88:	bf00      	nop
 800dd8a:	e144      	b.n	800e016 <UART_SetConfig+0x34e>
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	4a8d      	ldr	r2, [pc, #564]	; (800dfc8 <UART_SetConfig+0x300>)
 800dd92:	4293      	cmp	r3, r2
 800dd94:	d134      	bne.n	800de00 <UART_SetConfig+0x138>
 800dd96:	4b8b      	ldr	r3, [pc, #556]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800dd98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dd9c:	f003 030c 	and.w	r3, r3, #12
 800dda0:	2b0c      	cmp	r3, #12
 800dda2:	d829      	bhi.n	800ddf8 <UART_SetConfig+0x130>
 800dda4:	a201      	add	r2, pc, #4	; (adr r2, 800ddac <UART_SetConfig+0xe4>)
 800dda6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ddaa:	bf00      	nop
 800ddac:	0800dde1 	.word	0x0800dde1
 800ddb0:	0800ddf9 	.word	0x0800ddf9
 800ddb4:	0800ddf9 	.word	0x0800ddf9
 800ddb8:	0800ddf9 	.word	0x0800ddf9
 800ddbc:	0800dded 	.word	0x0800dded
 800ddc0:	0800ddf9 	.word	0x0800ddf9
 800ddc4:	0800ddf9 	.word	0x0800ddf9
 800ddc8:	0800ddf9 	.word	0x0800ddf9
 800ddcc:	0800dde7 	.word	0x0800dde7
 800ddd0:	0800ddf9 	.word	0x0800ddf9
 800ddd4:	0800ddf9 	.word	0x0800ddf9
 800ddd8:	0800ddf9 	.word	0x0800ddf9
 800dddc:	0800ddf3 	.word	0x0800ddf3
 800dde0:	2300      	movs	r3, #0
 800dde2:	77fb      	strb	r3, [r7, #31]
 800dde4:	e117      	b.n	800e016 <UART_SetConfig+0x34e>
 800dde6:	2302      	movs	r3, #2
 800dde8:	77fb      	strb	r3, [r7, #31]
 800ddea:	e114      	b.n	800e016 <UART_SetConfig+0x34e>
 800ddec:	2304      	movs	r3, #4
 800ddee:	77fb      	strb	r3, [r7, #31]
 800ddf0:	e111      	b.n	800e016 <UART_SetConfig+0x34e>
 800ddf2:	2308      	movs	r3, #8
 800ddf4:	77fb      	strb	r3, [r7, #31]
 800ddf6:	e10e      	b.n	800e016 <UART_SetConfig+0x34e>
 800ddf8:	2310      	movs	r3, #16
 800ddfa:	77fb      	strb	r3, [r7, #31]
 800ddfc:	bf00      	nop
 800ddfe:	e10a      	b.n	800e016 <UART_SetConfig+0x34e>
 800de00:	687b      	ldr	r3, [r7, #4]
 800de02:	681b      	ldr	r3, [r3, #0]
 800de04:	4a71      	ldr	r2, [pc, #452]	; (800dfcc <UART_SetConfig+0x304>)
 800de06:	4293      	cmp	r3, r2
 800de08:	d120      	bne.n	800de4c <UART_SetConfig+0x184>
 800de0a:	4b6e      	ldr	r3, [pc, #440]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800de0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de10:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800de14:	2b10      	cmp	r3, #16
 800de16:	d00f      	beq.n	800de38 <UART_SetConfig+0x170>
 800de18:	2b10      	cmp	r3, #16
 800de1a:	d802      	bhi.n	800de22 <UART_SetConfig+0x15a>
 800de1c:	2b00      	cmp	r3, #0
 800de1e:	d005      	beq.n	800de2c <UART_SetConfig+0x164>
 800de20:	e010      	b.n	800de44 <UART_SetConfig+0x17c>
 800de22:	2b20      	cmp	r3, #32
 800de24:	d005      	beq.n	800de32 <UART_SetConfig+0x16a>
 800de26:	2b30      	cmp	r3, #48	; 0x30
 800de28:	d009      	beq.n	800de3e <UART_SetConfig+0x176>
 800de2a:	e00b      	b.n	800de44 <UART_SetConfig+0x17c>
 800de2c:	2300      	movs	r3, #0
 800de2e:	77fb      	strb	r3, [r7, #31]
 800de30:	e0f1      	b.n	800e016 <UART_SetConfig+0x34e>
 800de32:	2302      	movs	r3, #2
 800de34:	77fb      	strb	r3, [r7, #31]
 800de36:	e0ee      	b.n	800e016 <UART_SetConfig+0x34e>
 800de38:	2304      	movs	r3, #4
 800de3a:	77fb      	strb	r3, [r7, #31]
 800de3c:	e0eb      	b.n	800e016 <UART_SetConfig+0x34e>
 800de3e:	2308      	movs	r3, #8
 800de40:	77fb      	strb	r3, [r7, #31]
 800de42:	e0e8      	b.n	800e016 <UART_SetConfig+0x34e>
 800de44:	2310      	movs	r3, #16
 800de46:	77fb      	strb	r3, [r7, #31]
 800de48:	bf00      	nop
 800de4a:	e0e4      	b.n	800e016 <UART_SetConfig+0x34e>
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	681b      	ldr	r3, [r3, #0]
 800de50:	4a5f      	ldr	r2, [pc, #380]	; (800dfd0 <UART_SetConfig+0x308>)
 800de52:	4293      	cmp	r3, r2
 800de54:	d120      	bne.n	800de98 <UART_SetConfig+0x1d0>
 800de56:	4b5b      	ldr	r3, [pc, #364]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800de58:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800de5c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800de60:	2b40      	cmp	r3, #64	; 0x40
 800de62:	d00f      	beq.n	800de84 <UART_SetConfig+0x1bc>
 800de64:	2b40      	cmp	r3, #64	; 0x40
 800de66:	d802      	bhi.n	800de6e <UART_SetConfig+0x1a6>
 800de68:	2b00      	cmp	r3, #0
 800de6a:	d005      	beq.n	800de78 <UART_SetConfig+0x1b0>
 800de6c:	e010      	b.n	800de90 <UART_SetConfig+0x1c8>
 800de6e:	2b80      	cmp	r3, #128	; 0x80
 800de70:	d005      	beq.n	800de7e <UART_SetConfig+0x1b6>
 800de72:	2bc0      	cmp	r3, #192	; 0xc0
 800de74:	d009      	beq.n	800de8a <UART_SetConfig+0x1c2>
 800de76:	e00b      	b.n	800de90 <UART_SetConfig+0x1c8>
 800de78:	2300      	movs	r3, #0
 800de7a:	77fb      	strb	r3, [r7, #31]
 800de7c:	e0cb      	b.n	800e016 <UART_SetConfig+0x34e>
 800de7e:	2302      	movs	r3, #2
 800de80:	77fb      	strb	r3, [r7, #31]
 800de82:	e0c8      	b.n	800e016 <UART_SetConfig+0x34e>
 800de84:	2304      	movs	r3, #4
 800de86:	77fb      	strb	r3, [r7, #31]
 800de88:	e0c5      	b.n	800e016 <UART_SetConfig+0x34e>
 800de8a:	2308      	movs	r3, #8
 800de8c:	77fb      	strb	r3, [r7, #31]
 800de8e:	e0c2      	b.n	800e016 <UART_SetConfig+0x34e>
 800de90:	2310      	movs	r3, #16
 800de92:	77fb      	strb	r3, [r7, #31]
 800de94:	bf00      	nop
 800de96:	e0be      	b.n	800e016 <UART_SetConfig+0x34e>
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	681b      	ldr	r3, [r3, #0]
 800de9c:	4a4d      	ldr	r2, [pc, #308]	; (800dfd4 <UART_SetConfig+0x30c>)
 800de9e:	4293      	cmp	r3, r2
 800dea0:	d124      	bne.n	800deec <UART_SetConfig+0x224>
 800dea2:	4b48      	ldr	r3, [pc, #288]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800dea4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dea8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800deac:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800deb0:	d012      	beq.n	800ded8 <UART_SetConfig+0x210>
 800deb2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800deb6:	d802      	bhi.n	800debe <UART_SetConfig+0x1f6>
 800deb8:	2b00      	cmp	r3, #0
 800deba:	d007      	beq.n	800decc <UART_SetConfig+0x204>
 800debc:	e012      	b.n	800dee4 <UART_SetConfig+0x21c>
 800debe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800dec2:	d006      	beq.n	800ded2 <UART_SetConfig+0x20a>
 800dec4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800dec8:	d009      	beq.n	800dede <UART_SetConfig+0x216>
 800deca:	e00b      	b.n	800dee4 <UART_SetConfig+0x21c>
 800decc:	2300      	movs	r3, #0
 800dece:	77fb      	strb	r3, [r7, #31]
 800ded0:	e0a1      	b.n	800e016 <UART_SetConfig+0x34e>
 800ded2:	2302      	movs	r3, #2
 800ded4:	77fb      	strb	r3, [r7, #31]
 800ded6:	e09e      	b.n	800e016 <UART_SetConfig+0x34e>
 800ded8:	2304      	movs	r3, #4
 800deda:	77fb      	strb	r3, [r7, #31]
 800dedc:	e09b      	b.n	800e016 <UART_SetConfig+0x34e>
 800dede:	2308      	movs	r3, #8
 800dee0:	77fb      	strb	r3, [r7, #31]
 800dee2:	e098      	b.n	800e016 <UART_SetConfig+0x34e>
 800dee4:	2310      	movs	r3, #16
 800dee6:	77fb      	strb	r3, [r7, #31]
 800dee8:	bf00      	nop
 800deea:	e094      	b.n	800e016 <UART_SetConfig+0x34e>
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	4a39      	ldr	r2, [pc, #228]	; (800dfd8 <UART_SetConfig+0x310>)
 800def2:	4293      	cmp	r3, r2
 800def4:	d124      	bne.n	800df40 <UART_SetConfig+0x278>
 800def6:	4b33      	ldr	r3, [pc, #204]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800def8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800defc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800df00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df04:	d012      	beq.n	800df2c <UART_SetConfig+0x264>
 800df06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800df0a:	d802      	bhi.n	800df12 <UART_SetConfig+0x24a>
 800df0c:	2b00      	cmp	r3, #0
 800df0e:	d007      	beq.n	800df20 <UART_SetConfig+0x258>
 800df10:	e012      	b.n	800df38 <UART_SetConfig+0x270>
 800df12:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800df16:	d006      	beq.n	800df26 <UART_SetConfig+0x25e>
 800df18:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800df1c:	d009      	beq.n	800df32 <UART_SetConfig+0x26a>
 800df1e:	e00b      	b.n	800df38 <UART_SetConfig+0x270>
 800df20:	2301      	movs	r3, #1
 800df22:	77fb      	strb	r3, [r7, #31]
 800df24:	e077      	b.n	800e016 <UART_SetConfig+0x34e>
 800df26:	2302      	movs	r3, #2
 800df28:	77fb      	strb	r3, [r7, #31]
 800df2a:	e074      	b.n	800e016 <UART_SetConfig+0x34e>
 800df2c:	2304      	movs	r3, #4
 800df2e:	77fb      	strb	r3, [r7, #31]
 800df30:	e071      	b.n	800e016 <UART_SetConfig+0x34e>
 800df32:	2308      	movs	r3, #8
 800df34:	77fb      	strb	r3, [r7, #31]
 800df36:	e06e      	b.n	800e016 <UART_SetConfig+0x34e>
 800df38:	2310      	movs	r3, #16
 800df3a:	77fb      	strb	r3, [r7, #31]
 800df3c:	bf00      	nop
 800df3e:	e06a      	b.n	800e016 <UART_SetConfig+0x34e>
 800df40:	687b      	ldr	r3, [r7, #4]
 800df42:	681b      	ldr	r3, [r3, #0]
 800df44:	4a25      	ldr	r2, [pc, #148]	; (800dfdc <UART_SetConfig+0x314>)
 800df46:	4293      	cmp	r3, r2
 800df48:	d124      	bne.n	800df94 <UART_SetConfig+0x2cc>
 800df4a:	4b1e      	ldr	r3, [pc, #120]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800df4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800df50:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 800df54:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df58:	d012      	beq.n	800df80 <UART_SetConfig+0x2b8>
 800df5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800df5e:	d802      	bhi.n	800df66 <UART_SetConfig+0x29e>
 800df60:	2b00      	cmp	r3, #0
 800df62:	d007      	beq.n	800df74 <UART_SetConfig+0x2ac>
 800df64:	e012      	b.n	800df8c <UART_SetConfig+0x2c4>
 800df66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800df6a:	d006      	beq.n	800df7a <UART_SetConfig+0x2b2>
 800df6c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800df70:	d009      	beq.n	800df86 <UART_SetConfig+0x2be>
 800df72:	e00b      	b.n	800df8c <UART_SetConfig+0x2c4>
 800df74:	2300      	movs	r3, #0
 800df76:	77fb      	strb	r3, [r7, #31]
 800df78:	e04d      	b.n	800e016 <UART_SetConfig+0x34e>
 800df7a:	2302      	movs	r3, #2
 800df7c:	77fb      	strb	r3, [r7, #31]
 800df7e:	e04a      	b.n	800e016 <UART_SetConfig+0x34e>
 800df80:	2304      	movs	r3, #4
 800df82:	77fb      	strb	r3, [r7, #31]
 800df84:	e047      	b.n	800e016 <UART_SetConfig+0x34e>
 800df86:	2308      	movs	r3, #8
 800df88:	77fb      	strb	r3, [r7, #31]
 800df8a:	e044      	b.n	800e016 <UART_SetConfig+0x34e>
 800df8c:	2310      	movs	r3, #16
 800df8e:	77fb      	strb	r3, [r7, #31]
 800df90:	bf00      	nop
 800df92:	e040      	b.n	800e016 <UART_SetConfig+0x34e>
 800df94:	687b      	ldr	r3, [r7, #4]
 800df96:	681b      	ldr	r3, [r3, #0]
 800df98:	4a11      	ldr	r2, [pc, #68]	; (800dfe0 <UART_SetConfig+0x318>)
 800df9a:	4293      	cmp	r3, r2
 800df9c:	d139      	bne.n	800e012 <UART_SetConfig+0x34a>
 800df9e:	4b09      	ldr	r3, [pc, #36]	; (800dfc4 <UART_SetConfig+0x2fc>)
 800dfa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800dfa4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800dfa8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dfac:	d027      	beq.n	800dffe <UART_SetConfig+0x336>
 800dfae:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800dfb2:	d817      	bhi.n	800dfe4 <UART_SetConfig+0x31c>
 800dfb4:	2b00      	cmp	r3, #0
 800dfb6:	d01c      	beq.n	800dff2 <UART_SetConfig+0x32a>
 800dfb8:	e027      	b.n	800e00a <UART_SetConfig+0x342>
 800dfba:	bf00      	nop
 800dfbc:	efff69f3 	.word	0xefff69f3
 800dfc0:	40011000 	.word	0x40011000
 800dfc4:	40023800 	.word	0x40023800
 800dfc8:	40004400 	.word	0x40004400
 800dfcc:	40004800 	.word	0x40004800
 800dfd0:	40004c00 	.word	0x40004c00
 800dfd4:	40005000 	.word	0x40005000
 800dfd8:	40011400 	.word	0x40011400
 800dfdc:	40007800 	.word	0x40007800
 800dfe0:	40007c00 	.word	0x40007c00
 800dfe4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800dfe8:	d006      	beq.n	800dff8 <UART_SetConfig+0x330>
 800dfea:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 800dfee:	d009      	beq.n	800e004 <UART_SetConfig+0x33c>
 800dff0:	e00b      	b.n	800e00a <UART_SetConfig+0x342>
 800dff2:	2300      	movs	r3, #0
 800dff4:	77fb      	strb	r3, [r7, #31]
 800dff6:	e00e      	b.n	800e016 <UART_SetConfig+0x34e>
 800dff8:	2302      	movs	r3, #2
 800dffa:	77fb      	strb	r3, [r7, #31]
 800dffc:	e00b      	b.n	800e016 <UART_SetConfig+0x34e>
 800dffe:	2304      	movs	r3, #4
 800e000:	77fb      	strb	r3, [r7, #31]
 800e002:	e008      	b.n	800e016 <UART_SetConfig+0x34e>
 800e004:	2308      	movs	r3, #8
 800e006:	77fb      	strb	r3, [r7, #31]
 800e008:	e005      	b.n	800e016 <UART_SetConfig+0x34e>
 800e00a:	2310      	movs	r3, #16
 800e00c:	77fb      	strb	r3, [r7, #31]
 800e00e:	bf00      	nop
 800e010:	e001      	b.n	800e016 <UART_SetConfig+0x34e>
 800e012:	2310      	movs	r3, #16
 800e014:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	69db      	ldr	r3, [r3, #28]
 800e01a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800e01e:	d17f      	bne.n	800e120 <UART_SetConfig+0x458>
  {
    switch (clocksource)
 800e020:	7ffb      	ldrb	r3, [r7, #31]
 800e022:	2b08      	cmp	r3, #8
 800e024:	d85c      	bhi.n	800e0e0 <UART_SetConfig+0x418>
 800e026:	a201      	add	r2, pc, #4	; (adr r2, 800e02c <UART_SetConfig+0x364>)
 800e028:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e02c:	0800e051 	.word	0x0800e051
 800e030:	0800e071 	.word	0x0800e071
 800e034:	0800e091 	.word	0x0800e091
 800e038:	0800e0e1 	.word	0x0800e0e1
 800e03c:	0800e0a9 	.word	0x0800e0a9
 800e040:	0800e0e1 	.word	0x0800e0e1
 800e044:	0800e0e1 	.word	0x0800e0e1
 800e048:	0800e0e1 	.word	0x0800e0e1
 800e04c:	0800e0c9 	.word	0x0800e0c9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e050:	f7fe fa5c 	bl	800c50c <HAL_RCC_GetPCLK1Freq>
 800e054:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	005a      	lsls	r2, r3, #1
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	685b      	ldr	r3, [r3, #4]
 800e05e:	085b      	lsrs	r3, r3, #1
 800e060:	441a      	add	r2, r3
 800e062:	687b      	ldr	r3, [r7, #4]
 800e064:	685b      	ldr	r3, [r3, #4]
 800e066:	fbb2 f3f3 	udiv	r3, r2, r3
 800e06a:	b29b      	uxth	r3, r3
 800e06c:	61bb      	str	r3, [r7, #24]
        break;
 800e06e:	e03a      	b.n	800e0e6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e070:	f7fe fa60 	bl	800c534 <HAL_RCC_GetPCLK2Freq>
 800e074:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e076:	68fb      	ldr	r3, [r7, #12]
 800e078:	005a      	lsls	r2, r3, #1
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	685b      	ldr	r3, [r3, #4]
 800e07e:	085b      	lsrs	r3, r3, #1
 800e080:	441a      	add	r2, r3
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	685b      	ldr	r3, [r3, #4]
 800e086:	fbb2 f3f3 	udiv	r3, r2, r3
 800e08a:	b29b      	uxth	r3, r3
 800e08c:	61bb      	str	r3, [r7, #24]
        break;
 800e08e:	e02a      	b.n	800e0e6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 800e090:	687b      	ldr	r3, [r7, #4]
 800e092:	685b      	ldr	r3, [r3, #4]
 800e094:	085a      	lsrs	r2, r3, #1
 800e096:	4b5f      	ldr	r3, [pc, #380]	; (800e214 <UART_SetConfig+0x54c>)
 800e098:	4413      	add	r3, r2
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	6852      	ldr	r2, [r2, #4]
 800e09e:	fbb3 f3f2 	udiv	r3, r3, r2
 800e0a2:	b29b      	uxth	r3, r3
 800e0a4:	61bb      	str	r3, [r7, #24]
        break;
 800e0a6:	e01e      	b.n	800e0e6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e0a8:	f7fe f94c 	bl	800c344 <HAL_RCC_GetSysClockFreq>
 800e0ac:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800e0ae:	68fb      	ldr	r3, [r7, #12]
 800e0b0:	005a      	lsls	r2, r3, #1
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	685b      	ldr	r3, [r3, #4]
 800e0b6:	085b      	lsrs	r3, r3, #1
 800e0b8:	441a      	add	r2, r3
 800e0ba:	687b      	ldr	r3, [r7, #4]
 800e0bc:	685b      	ldr	r3, [r3, #4]
 800e0be:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0c2:	b29b      	uxth	r3, r3
 800e0c4:	61bb      	str	r3, [r7, #24]
        break;
 800e0c6:	e00e      	b.n	800e0e6 <UART_SetConfig+0x41e>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	685b      	ldr	r3, [r3, #4]
 800e0cc:	085b      	lsrs	r3, r3, #1
 800e0ce:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	685b      	ldr	r3, [r3, #4]
 800e0d6:	fbb2 f3f3 	udiv	r3, r2, r3
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	61bb      	str	r3, [r7, #24]
        break;
 800e0de:	e002      	b.n	800e0e6 <UART_SetConfig+0x41e>
      default:
        ret = HAL_ERROR;
 800e0e0:	2301      	movs	r3, #1
 800e0e2:	75fb      	strb	r3, [r7, #23]
        break;
 800e0e4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e0e6:	69bb      	ldr	r3, [r7, #24]
 800e0e8:	2b0f      	cmp	r3, #15
 800e0ea:	d916      	bls.n	800e11a <UART_SetConfig+0x452>
 800e0ec:	69bb      	ldr	r3, [r7, #24]
 800e0ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e0f2:	d212      	bcs.n	800e11a <UART_SetConfig+0x452>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800e0f4:	69bb      	ldr	r3, [r7, #24]
 800e0f6:	b29b      	uxth	r3, r3
 800e0f8:	f023 030f 	bic.w	r3, r3, #15
 800e0fc:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800e0fe:	69bb      	ldr	r3, [r7, #24]
 800e100:	085b      	lsrs	r3, r3, #1
 800e102:	b29b      	uxth	r3, r3
 800e104:	f003 0307 	and.w	r3, r3, #7
 800e108:	b29a      	uxth	r2, r3
 800e10a:	897b      	ldrh	r3, [r7, #10]
 800e10c:	4313      	orrs	r3, r2
 800e10e:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800e110:	687b      	ldr	r3, [r7, #4]
 800e112:	681b      	ldr	r3, [r3, #0]
 800e114:	897a      	ldrh	r2, [r7, #10]
 800e116:	60da      	str	r2, [r3, #12]
 800e118:	e070      	b.n	800e1fc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800e11a:	2301      	movs	r3, #1
 800e11c:	75fb      	strb	r3, [r7, #23]
 800e11e:	e06d      	b.n	800e1fc <UART_SetConfig+0x534>
    }
  }
  else
  {
    switch (clocksource)
 800e120:	7ffb      	ldrb	r3, [r7, #31]
 800e122:	2b08      	cmp	r3, #8
 800e124:	d859      	bhi.n	800e1da <UART_SetConfig+0x512>
 800e126:	a201      	add	r2, pc, #4	; (adr r2, 800e12c <UART_SetConfig+0x464>)
 800e128:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e12c:	0800e151 	.word	0x0800e151
 800e130:	0800e16f 	.word	0x0800e16f
 800e134:	0800e18d 	.word	0x0800e18d
 800e138:	0800e1db 	.word	0x0800e1db
 800e13c:	0800e1a5 	.word	0x0800e1a5
 800e140:	0800e1db 	.word	0x0800e1db
 800e144:	0800e1db 	.word	0x0800e1db
 800e148:	0800e1db 	.word	0x0800e1db
 800e14c:	0800e1c3 	.word	0x0800e1c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800e150:	f7fe f9dc 	bl	800c50c <HAL_RCC_GetPCLK1Freq>
 800e154:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	685b      	ldr	r3, [r3, #4]
 800e15a:	085a      	lsrs	r2, r3, #1
 800e15c:	68fb      	ldr	r3, [r7, #12]
 800e15e:	441a      	add	r2, r3
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	685b      	ldr	r3, [r3, #4]
 800e164:	fbb2 f3f3 	udiv	r3, r2, r3
 800e168:	b29b      	uxth	r3, r3
 800e16a:	61bb      	str	r3, [r7, #24]
        break;
 800e16c:	e038      	b.n	800e1e0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800e16e:	f7fe f9e1 	bl	800c534 <HAL_RCC_GetPCLK2Freq>
 800e172:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	685b      	ldr	r3, [r3, #4]
 800e178:	085a      	lsrs	r2, r3, #1
 800e17a:	68fb      	ldr	r3, [r7, #12]
 800e17c:	441a      	add	r2, r3
 800e17e:	687b      	ldr	r3, [r7, #4]
 800e180:	685b      	ldr	r3, [r3, #4]
 800e182:	fbb2 f3f3 	udiv	r3, r2, r3
 800e186:	b29b      	uxth	r3, r3
 800e188:	61bb      	str	r3, [r7, #24]
        break;
 800e18a:	e029      	b.n	800e1e0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	685b      	ldr	r3, [r3, #4]
 800e190:	085a      	lsrs	r2, r3, #1
 800e192:	4b21      	ldr	r3, [pc, #132]	; (800e218 <UART_SetConfig+0x550>)
 800e194:	4413      	add	r3, r2
 800e196:	687a      	ldr	r2, [r7, #4]
 800e198:	6852      	ldr	r2, [r2, #4]
 800e19a:	fbb3 f3f2 	udiv	r3, r3, r2
 800e19e:	b29b      	uxth	r3, r3
 800e1a0:	61bb      	str	r3, [r7, #24]
        break;
 800e1a2:	e01d      	b.n	800e1e0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800e1a4:	f7fe f8ce 	bl	800c344 <HAL_RCC_GetSysClockFreq>
 800e1a8:	60f8      	str	r0, [r7, #12]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	685b      	ldr	r3, [r3, #4]
 800e1ae:	085a      	lsrs	r2, r3, #1
 800e1b0:	68fb      	ldr	r3, [r7, #12]
 800e1b2:	441a      	add	r2, r3
 800e1b4:	687b      	ldr	r3, [r7, #4]
 800e1b6:	685b      	ldr	r3, [r3, #4]
 800e1b8:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1bc:	b29b      	uxth	r3, r3
 800e1be:	61bb      	str	r3, [r7, #24]
        break;
 800e1c0:	e00e      	b.n	800e1e0 <UART_SetConfig+0x518>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800e1c2:	687b      	ldr	r3, [r7, #4]
 800e1c4:	685b      	ldr	r3, [r3, #4]
 800e1c6:	085b      	lsrs	r3, r3, #1
 800e1c8:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	685b      	ldr	r3, [r3, #4]
 800e1d0:	fbb2 f3f3 	udiv	r3, r2, r3
 800e1d4:	b29b      	uxth	r3, r3
 800e1d6:	61bb      	str	r3, [r7, #24]
        break;
 800e1d8:	e002      	b.n	800e1e0 <UART_SetConfig+0x518>
      default:
        ret = HAL_ERROR;
 800e1da:	2301      	movs	r3, #1
 800e1dc:	75fb      	strb	r3, [r7, #23]
        break;
 800e1de:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800e1e0:	69bb      	ldr	r3, [r7, #24]
 800e1e2:	2b0f      	cmp	r3, #15
 800e1e4:	d908      	bls.n	800e1f8 <UART_SetConfig+0x530>
 800e1e6:	69bb      	ldr	r3, [r7, #24]
 800e1e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800e1ec:	d204      	bcs.n	800e1f8 <UART_SetConfig+0x530>
    {
      huart->Instance->BRR = usartdiv;
 800e1ee:	687b      	ldr	r3, [r7, #4]
 800e1f0:	681b      	ldr	r3, [r3, #0]
 800e1f2:	69ba      	ldr	r2, [r7, #24]
 800e1f4:	60da      	str	r2, [r3, #12]
 800e1f6:	e001      	b.n	800e1fc <UART_SetConfig+0x534>
    }
    else
    {
      ret = HAL_ERROR;
 800e1f8:	2301      	movs	r3, #1
 800e1fa:	75fb      	strb	r3, [r7, #23]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	2200      	movs	r2, #0
 800e200:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800e202:	687b      	ldr	r3, [r7, #4]
 800e204:	2200      	movs	r2, #0
 800e206:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 800e208:	7dfb      	ldrb	r3, [r7, #23]
}
 800e20a:	4618      	mov	r0, r3
 800e20c:	3720      	adds	r7, #32
 800e20e:	46bd      	mov	sp, r7
 800e210:	bd80      	pop	{r7, pc}
 800e212:	bf00      	nop
 800e214:	01e84800 	.word	0x01e84800
 800e218:	00f42400 	.word	0x00f42400

0800e21c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800e21c:	b480      	push	{r7}
 800e21e:	b083      	sub	sp, #12
 800e220:	af00      	add	r7, sp, #0
 800e222:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800e224:	687b      	ldr	r3, [r7, #4]
 800e226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e228:	f003 0301 	and.w	r3, r3, #1
 800e22c:	2b00      	cmp	r3, #0
 800e22e:	d00a      	beq.n	800e246 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	685b      	ldr	r3, [r3, #4]
 800e236:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800e23e:	687b      	ldr	r3, [r7, #4]
 800e240:	681b      	ldr	r3, [r3, #0]
 800e242:	430a      	orrs	r2, r1
 800e244:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e24a:	f003 0302 	and.w	r3, r3, #2
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d00a      	beq.n	800e268 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681b      	ldr	r3, [r3, #0]
 800e256:	685b      	ldr	r3, [r3, #4]
 800e258:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800e25c:	687b      	ldr	r3, [r7, #4]
 800e25e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800e260:	687b      	ldr	r3, [r7, #4]
 800e262:	681b      	ldr	r3, [r3, #0]
 800e264:	430a      	orrs	r2, r1
 800e266:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e26c:	f003 0304 	and.w	r3, r3, #4
 800e270:	2b00      	cmp	r3, #0
 800e272:	d00a      	beq.n	800e28a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	681b      	ldr	r3, [r3, #0]
 800e278:	685b      	ldr	r3, [r3, #4]
 800e27a:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800e27e:	687b      	ldr	r3, [r7, #4]
 800e280:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e282:	687b      	ldr	r3, [r7, #4]
 800e284:	681b      	ldr	r3, [r3, #0]
 800e286:	430a      	orrs	r2, r1
 800e288:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800e28a:	687b      	ldr	r3, [r7, #4]
 800e28c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e28e:	f003 0308 	and.w	r3, r3, #8
 800e292:	2b00      	cmp	r3, #0
 800e294:	d00a      	beq.n	800e2ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800e296:	687b      	ldr	r3, [r7, #4]
 800e298:	681b      	ldr	r3, [r3, #0]
 800e29a:	685b      	ldr	r3, [r3, #4]
 800e29c:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800e2a4:	687b      	ldr	r3, [r7, #4]
 800e2a6:	681b      	ldr	r3, [r3, #0]
 800e2a8:	430a      	orrs	r2, r1
 800e2aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800e2ac:	687b      	ldr	r3, [r7, #4]
 800e2ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2b0:	f003 0310 	and.w	r3, r3, #16
 800e2b4:	2b00      	cmp	r3, #0
 800e2b6:	d00a      	beq.n	800e2ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800e2b8:	687b      	ldr	r3, [r7, #4]
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	689b      	ldr	r3, [r3, #8]
 800e2be:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	430a      	orrs	r2, r1
 800e2cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2d2:	f003 0320 	and.w	r3, r3, #32
 800e2d6:	2b00      	cmp	r3, #0
 800e2d8:	d00a      	beq.n	800e2f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800e2da:	687b      	ldr	r3, [r7, #4]
 800e2dc:	681b      	ldr	r3, [r3, #0]
 800e2de:	689b      	ldr	r3, [r3, #8]
 800e2e0:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	681b      	ldr	r3, [r3, #0]
 800e2ec:	430a      	orrs	r2, r1
 800e2ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e2f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d01a      	beq.n	800e332 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	681b      	ldr	r3, [r3, #0]
 800e300:	685b      	ldr	r3, [r3, #4]
 800e302:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800e306:	687b      	ldr	r3, [r7, #4]
 800e308:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800e30a:	687b      	ldr	r3, [r7, #4]
 800e30c:	681b      	ldr	r3, [r3, #0]
 800e30e:	430a      	orrs	r2, r1
 800e310:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800e312:	687b      	ldr	r3, [r7, #4]
 800e314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e316:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800e31a:	d10a      	bne.n	800e332 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	681b      	ldr	r3, [r3, #0]
 800e320:	685b      	ldr	r3, [r3, #4]
 800e322:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	681b      	ldr	r3, [r3, #0]
 800e32e:	430a      	orrs	r2, r1
 800e330:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800e332:	687b      	ldr	r3, [r7, #4]
 800e334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e336:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e33a:	2b00      	cmp	r3, #0
 800e33c:	d00a      	beq.n	800e354 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	685b      	ldr	r3, [r3, #4]
 800e344:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800e34c:	687b      	ldr	r3, [r7, #4]
 800e34e:	681b      	ldr	r3, [r3, #0]
 800e350:	430a      	orrs	r2, r1
 800e352:	605a      	str	r2, [r3, #4]
  }
}
 800e354:	bf00      	nop
 800e356:	370c      	adds	r7, #12
 800e358:	46bd      	mov	sp, r7
 800e35a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e35e:	4770      	bx	lr

0800e360 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800e360:	b580      	push	{r7, lr}
 800e362:	b086      	sub	sp, #24
 800e364:	af02      	add	r7, sp, #8
 800e366:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	2200      	movs	r2, #0
 800e36c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 800e36e:	f7fb f9df 	bl	8009730 <HAL_GetTick>
 800e372:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800e374:	687b      	ldr	r3, [r7, #4]
 800e376:	681b      	ldr	r3, [r3, #0]
 800e378:	681b      	ldr	r3, [r3, #0]
 800e37a:	f003 0308 	and.w	r3, r3, #8
 800e37e:	2b08      	cmp	r3, #8
 800e380:	d10e      	bne.n	800e3a0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e382:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e386:	9300      	str	r3, [sp, #0]
 800e388:	68fb      	ldr	r3, [r7, #12]
 800e38a:	2200      	movs	r2, #0
 800e38c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800e390:	6878      	ldr	r0, [r7, #4]
 800e392:	f000 f82a 	bl	800e3ea <UART_WaitOnFlagUntilTimeout>
 800e396:	4603      	mov	r3, r0
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d001      	beq.n	800e3a0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e39c:	2303      	movs	r3, #3
 800e39e:	e020      	b.n	800e3e2 <UART_CheckIdleState+0x82>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800e3a0:	687b      	ldr	r3, [r7, #4]
 800e3a2:	681b      	ldr	r3, [r3, #0]
 800e3a4:	681b      	ldr	r3, [r3, #0]
 800e3a6:	f003 0304 	and.w	r3, r3, #4
 800e3aa:	2b04      	cmp	r3, #4
 800e3ac:	d10e      	bne.n	800e3cc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800e3ae:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800e3b2:	9300      	str	r3, [sp, #0]
 800e3b4:	68fb      	ldr	r3, [r7, #12]
 800e3b6:	2200      	movs	r2, #0
 800e3b8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800e3bc:	6878      	ldr	r0, [r7, #4]
 800e3be:	f000 f814 	bl	800e3ea <UART_WaitOnFlagUntilTimeout>
 800e3c2:	4603      	mov	r3, r0
 800e3c4:	2b00      	cmp	r3, #0
 800e3c6:	d001      	beq.n	800e3cc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800e3c8:	2303      	movs	r3, #3
 800e3ca:	e00a      	b.n	800e3e2 <UART_CheckIdleState+0x82>
    }
  }
#endif

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	2220      	movs	r2, #32
 800e3d0:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	2220      	movs	r2, #32
 800e3d6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 800e3d8:	687b      	ldr	r3, [r7, #4]
 800e3da:	2200      	movs	r2, #0
 800e3dc:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 800e3e0:	2300      	movs	r3, #0
}
 800e3e2:	4618      	mov	r0, r3
 800e3e4:	3710      	adds	r7, #16
 800e3e6:	46bd      	mov	sp, r7
 800e3e8:	bd80      	pop	{r7, pc}

0800e3ea <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800e3ea:	b580      	push	{r7, lr}
 800e3ec:	b084      	sub	sp, #16
 800e3ee:	af00      	add	r7, sp, #0
 800e3f0:	60f8      	str	r0, [r7, #12]
 800e3f2:	60b9      	str	r1, [r7, #8]
 800e3f4:	603b      	str	r3, [r7, #0]
 800e3f6:	4613      	mov	r3, r2
 800e3f8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e3fa:	e05d      	b.n	800e4b8 <UART_WaitOnFlagUntilTimeout+0xce>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800e3fc:	69bb      	ldr	r3, [r7, #24]
 800e3fe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800e402:	d059      	beq.n	800e4b8 <UART_WaitOnFlagUntilTimeout+0xce>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800e404:	f7fb f994 	bl	8009730 <HAL_GetTick>
 800e408:	4602      	mov	r2, r0
 800e40a:	683b      	ldr	r3, [r7, #0]
 800e40c:	1ad3      	subs	r3, r2, r3
 800e40e:	69ba      	ldr	r2, [r7, #24]
 800e410:	429a      	cmp	r2, r3
 800e412:	d302      	bcc.n	800e41a <UART_WaitOnFlagUntilTimeout+0x30>
 800e414:	69bb      	ldr	r3, [r7, #24]
 800e416:	2b00      	cmp	r3, #0
 800e418:	d11b      	bne.n	800e452 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e41a:	68fb      	ldr	r3, [r7, #12]
 800e41c:	681b      	ldr	r3, [r3, #0]
 800e41e:	681a      	ldr	r2, [r3, #0]
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	681b      	ldr	r3, [r3, #0]
 800e424:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e428:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e42a:	68fb      	ldr	r3, [r7, #12]
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	689a      	ldr	r2, [r3, #8]
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	f022 0201 	bic.w	r2, r2, #1
 800e438:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	2220      	movs	r2, #32
 800e43e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	2220      	movs	r2, #32
 800e444:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	2200      	movs	r2, #0
 800e44a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 800e44e:	2303      	movs	r3, #3
 800e450:	e042      	b.n	800e4d8 <UART_WaitOnFlagUntilTimeout+0xee>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800e452:	68fb      	ldr	r3, [r7, #12]
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	681b      	ldr	r3, [r3, #0]
 800e458:	f003 0304 	and.w	r3, r3, #4
 800e45c:	2b00      	cmp	r3, #0
 800e45e:	d02b      	beq.n	800e4b8 <UART_WaitOnFlagUntilTimeout+0xce>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800e460:	68fb      	ldr	r3, [r7, #12]
 800e462:	681b      	ldr	r3, [r3, #0]
 800e464:	69db      	ldr	r3, [r3, #28]
 800e466:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800e46a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800e46e:	d123      	bne.n	800e4b8 <UART_WaitOnFlagUntilTimeout+0xce>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	681b      	ldr	r3, [r3, #0]
 800e474:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800e478:	621a      	str	r2, [r3, #32]
          
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800e47a:	68fb      	ldr	r3, [r7, #12]
 800e47c:	681b      	ldr	r3, [r3, #0]
 800e47e:	681a      	ldr	r2, [r3, #0]
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	681b      	ldr	r3, [r3, #0]
 800e484:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800e488:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	689a      	ldr	r2, [r3, #8]
 800e490:	68fb      	ldr	r3, [r7, #12]
 800e492:	681b      	ldr	r3, [r3, #0]
 800e494:	f022 0201 	bic.w	r2, r2, #1
 800e498:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800e49a:	68fb      	ldr	r3, [r7, #12]
 800e49c:	2220      	movs	r2, #32
 800e49e:	675a      	str	r2, [r3, #116]	; 0x74
          huart->RxState = HAL_UART_STATE_READY;
 800e4a0:	68fb      	ldr	r3, [r7, #12]
 800e4a2:	2220      	movs	r2, #32
 800e4a4:	679a      	str	r2, [r3, #120]	; 0x78
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800e4a6:	68fb      	ldr	r3, [r7, #12]
 800e4a8:	2220      	movs	r2, #32
 800e4aa:	67da      	str	r2, [r3, #124]	; 0x7c
          
          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800e4ac:	68fb      	ldr	r3, [r7, #12]
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
          
          return HAL_TIMEOUT;
 800e4b4:	2303      	movs	r3, #3
 800e4b6:	e00f      	b.n	800e4d8 <UART_WaitOnFlagUntilTimeout+0xee>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800e4b8:	68fb      	ldr	r3, [r7, #12]
 800e4ba:	681b      	ldr	r3, [r3, #0]
 800e4bc:	69da      	ldr	r2, [r3, #28]
 800e4be:	68bb      	ldr	r3, [r7, #8]
 800e4c0:	4013      	ands	r3, r2
 800e4c2:	68ba      	ldr	r2, [r7, #8]
 800e4c4:	429a      	cmp	r2, r3
 800e4c6:	bf0c      	ite	eq
 800e4c8:	2301      	moveq	r3, #1
 800e4ca:	2300      	movne	r3, #0
 800e4cc:	b2db      	uxtb	r3, r3
 800e4ce:	461a      	mov	r2, r3
 800e4d0:	79fb      	ldrb	r3, [r7, #7]
 800e4d2:	429a      	cmp	r2, r3
 800e4d4:	d092      	beq.n	800e3fc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e4d6:	2300      	movs	r3, #0
}
 800e4d8:	4618      	mov	r0, r3
 800e4da:	3710      	adds	r7, #16
 800e4dc:	46bd      	mov	sp, r7
 800e4de:	bd80      	pop	{r7, pc}

0800e4e0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e4e0:	b480      	push	{r7}
 800e4e2:	b083      	sub	sp, #12
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	681a      	ldr	r2, [r3, #0]
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	681b      	ldr	r3, [r3, #0]
 800e4f2:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800e4f6:	601a      	str	r2, [r3, #0]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	2220      	movs	r2, #32
 800e4fc:	675a      	str	r2, [r3, #116]	; 0x74
}
 800e4fe:	bf00      	nop
 800e500:	370c      	adds	r7, #12
 800e502:	46bd      	mov	sp, r7
 800e504:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e508:	4770      	bx	lr

0800e50a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e50a:	b480      	push	{r7}
 800e50c:	b083      	sub	sp, #12
 800e50e:	af00      	add	r7, sp, #0
 800e510:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	681b      	ldr	r3, [r3, #0]
 800e516:	681a      	ldr	r2, [r3, #0]
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800e520:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	689a      	ldr	r2, [r3, #8]
 800e528:	687b      	ldr	r3, [r7, #4]
 800e52a:	681b      	ldr	r3, [r3, #0]
 800e52c:	f022 0201 	bic.w	r2, r2, #1
 800e530:	609a      	str	r2, [r3, #8]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e532:	687b      	ldr	r3, [r7, #4]
 800e534:	2220      	movs	r2, #32
 800e536:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	2200      	movs	r2, #0
 800e53c:	661a      	str	r2, [r3, #96]	; 0x60
}
 800e53e:	bf00      	nop
 800e540:	370c      	adds	r7, #12
 800e542:	46bd      	mov	sp, r7
 800e544:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e548:	4770      	bx	lr

0800e54a <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e54a:	b580      	push	{r7, lr}
 800e54c:	b084      	sub	sp, #16
 800e54e:	af00      	add	r7, sp, #0
 800e550:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e552:	687b      	ldr	r3, [r7, #4]
 800e554:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e556:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 800e558:	687b      	ldr	r3, [r7, #4]
 800e55a:	69db      	ldr	r3, [r3, #28]
 800e55c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e560:	d01e      	beq.n	800e5a0 <UART_DMAReceiveCplt+0x56>
  {
    huart->RxXferCount = 0U;
 800e562:	68fb      	ldr	r3, [r7, #12]
 800e564:	2200      	movs	r2, #0
 800e566:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e56a:	68fb      	ldr	r3, [r7, #12]
 800e56c:	681b      	ldr	r3, [r3, #0]
 800e56e:	681a      	ldr	r2, [r3, #0]
 800e570:	68fb      	ldr	r3, [r7, #12]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800e578:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e57a:	68fb      	ldr	r3, [r7, #12]
 800e57c:	681b      	ldr	r3, [r3, #0]
 800e57e:	689a      	ldr	r2, [r3, #8]
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	681b      	ldr	r3, [r3, #0]
 800e584:	f022 0201 	bic.w	r2, r2, #1
 800e588:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e58a:	68fb      	ldr	r3, [r7, #12]
 800e58c:	681b      	ldr	r3, [r3, #0]
 800e58e:	689a      	ldr	r2, [r3, #8]
 800e590:	68fb      	ldr	r3, [r7, #12]
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e598:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e59a:	68fb      	ldr	r3, [r7, #12]
 800e59c:	2220      	movs	r2, #32
 800e59e:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800e5a0:	68f8      	ldr	r0, [r7, #12]
 800e5a2:	f7ff fb69 	bl	800dc78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e5a6:	bf00      	nop
 800e5a8:	3710      	adds	r7, #16
 800e5aa:	46bd      	mov	sp, r7
 800e5ac:	bd80      	pop	{r7, pc}

0800e5ae <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e5ae:	b580      	push	{r7, lr}
 800e5b0:	b084      	sub	sp, #16
 800e5b2:	af00      	add	r7, sp, #0
 800e5b4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5ba:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800e5bc:	68f8      	ldr	r0, [r7, #12]
 800e5be:	f7ff fb65 	bl	800dc8c <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e5c2:	bf00      	nop
 800e5c4:	3710      	adds	r7, #16
 800e5c6:	46bd      	mov	sp, r7
 800e5c8:	bd80      	pop	{r7, pc}

0800e5ca <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e5ca:	b580      	push	{r7, lr}
 800e5cc:	b086      	sub	sp, #24
 800e5ce:	af00      	add	r7, sp, #0
 800e5d0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e5d2:	687b      	ldr	r3, [r7, #4]
 800e5d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e5d6:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e5d8:	697b      	ldr	r3, [r7, #20]
 800e5da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800e5dc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e5de:	697b      	ldr	r3, [r7, #20]
 800e5e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800e5e2:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e5e4:	697b      	ldr	r3, [r7, #20]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	689b      	ldr	r3, [r3, #8]
 800e5ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800e5ee:	2b80      	cmp	r3, #128	; 0x80
 800e5f0:	d109      	bne.n	800e606 <UART_DMAError+0x3c>
 800e5f2:	693b      	ldr	r3, [r7, #16]
 800e5f4:	2b21      	cmp	r3, #33	; 0x21
 800e5f6:	d106      	bne.n	800e606 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e5f8:	697b      	ldr	r3, [r7, #20]
 800e5fa:	2200      	movs	r2, #0
 800e5fc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800e600:	6978      	ldr	r0, [r7, #20]
 800e602:	f7ff ff6d 	bl	800e4e0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e606:	697b      	ldr	r3, [r7, #20]
 800e608:	681b      	ldr	r3, [r3, #0]
 800e60a:	689b      	ldr	r3, [r3, #8]
 800e60c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e610:	2b40      	cmp	r3, #64	; 0x40
 800e612:	d109      	bne.n	800e628 <UART_DMAError+0x5e>
 800e614:	68fb      	ldr	r3, [r7, #12]
 800e616:	2b22      	cmp	r3, #34	; 0x22
 800e618:	d106      	bne.n	800e628 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e61a:	697b      	ldr	r3, [r7, #20]
 800e61c:	2200      	movs	r2, #0
 800e61e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800e622:	6978      	ldr	r0, [r7, #20]
 800e624:	f7ff ff71 	bl	800e50a <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e628:	697b      	ldr	r3, [r7, #20]
 800e62a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800e62c:	f043 0210 	orr.w	r2, r3, #16
 800e630:	697b      	ldr	r3, [r7, #20]
 800e632:	67da      	str	r2, [r3, #124]	; 0x7c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e634:	6978      	ldr	r0, [r7, #20]
 800e636:	f7ff fb33 	bl	800dca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e63a:	bf00      	nop
 800e63c:	3718      	adds	r7, #24
 800e63e:	46bd      	mov	sp, r7
 800e640:	bd80      	pop	{r7, pc}

0800e642 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800e642:	b580      	push	{r7, lr}
 800e644:	b084      	sub	sp, #16
 800e646:	af00      	add	r7, sp, #0
 800e648:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e64e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800e650:	68fb      	ldr	r3, [r7, #12]
 800e652:	2200      	movs	r2, #0
 800e654:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	2200      	movs	r2, #0
 800e65c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e660:	68f8      	ldr	r0, [r7, #12]
 800e662:	f7ff fb1d 	bl	800dca0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e666:	bf00      	nop
 800e668:	3710      	adds	r7, #16
 800e66a:	46bd      	mov	sp, r7
 800e66c:	bd80      	pop	{r7, pc}

0800e66e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800e66e:	b580      	push	{r7, lr}
 800e670:	b082      	sub	sp, #8
 800e672:	af00      	add	r7, sp, #0
 800e674:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e676:	687b      	ldr	r3, [r7, #4]
 800e678:	681b      	ldr	r3, [r3, #0]
 800e67a:	681a      	ldr	r2, [r3, #0]
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800e684:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e686:	687b      	ldr	r3, [r7, #4]
 800e688:	2220      	movs	r2, #32
 800e68a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2200      	movs	r2, #0
 800e690:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800e692:	6878      	ldr	r0, [r7, #4]
 800e694:	f7ff fae6 	bl	800dc64 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e698:	bf00      	nop
 800e69a:	3708      	adds	r7, #8
 800e69c:	46bd      	mov	sp, r7
 800e69e:	bd80      	pop	{r7, pc}

0800e6a0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e6a0:	b084      	sub	sp, #16
 800e6a2:	b580      	push	{r7, lr}
 800e6a4:	b084      	sub	sp, #16
 800e6a6:	af00      	add	r7, sp, #0
 800e6a8:	6078      	str	r0, [r7, #4]
 800e6aa:	f107 001c 	add.w	r0, r7, #28
 800e6ae:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e6b2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800e6b4:	2b01      	cmp	r3, #1
 800e6b6:	d120      	bne.n	800e6fa <USB_CoreInit+0x5a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e6bc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800e6c0:	687b      	ldr	r3, [r7, #4]
 800e6c2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	68da      	ldr	r2, [r3, #12]
 800e6c8:	4b20      	ldr	r3, [pc, #128]	; (800e74c <USB_CoreInit+0xac>)
 800e6ca:	4013      	ands	r3, r2
 800e6cc:	687a      	ldr	r2, [r7, #4]
 800e6ce:	60d3      	str	r3, [r2, #12]
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) || defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	68db      	ldr	r3, [r3, #12]
 800e6d4:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800e6dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e6de:	2b01      	cmp	r3, #1
 800e6e0:	d105      	bne.n	800e6ee <USB_CoreInit+0x4e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800e6e2:	687b      	ldr	r3, [r7, #4]
 800e6e4:	68db      	ldr	r3, [r3, #12]
 800e6e6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 800e6ee:	6878      	ldr	r0, [r7, #4]
 800e6f0:	f000 fa52 	bl	800eb98 <USB_CoreReset>
 800e6f4:	4603      	mov	r3, r0
 800e6f6:	73fb      	strb	r3, [r7, #15]
 800e6f8:	e010      	b.n	800e71c <USB_CoreInit+0x7c>
  }
#endif
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	68db      	ldr	r3, [r3, #12]
 800e6fe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e702:	687b      	ldr	r3, [r7, #4]
 800e704:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 800e706:	6878      	ldr	r0, [r7, #4]
 800e708:	f000 fa46 	bl	800eb98 <USB_CoreReset>
 800e70c:	4603      	mov	r3, r0
 800e70e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800e710:	687b      	ldr	r3, [r7, #4]
 800e712:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e714:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800e718:	687b      	ldr	r3, [r7, #4]
 800e71a:	639a      	str	r2, [r3, #56]	; 0x38
  }

  if (cfg.dma_enable == 1U)
 800e71c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e71e:	2b01      	cmp	r3, #1
 800e720:	d10b      	bne.n	800e73a <USB_CoreInit+0x9a>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800e722:	687b      	ldr	r3, [r7, #4]
 800e724:	689b      	ldr	r3, [r3, #8]
 800e726:	f043 0206 	orr.w	r2, r3, #6
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800e72e:	687b      	ldr	r3, [r7, #4]
 800e730:	689b      	ldr	r3, [r3, #8]
 800e732:	f043 0220 	orr.w	r2, r3, #32
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800e73a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e73c:	4618      	mov	r0, r3
 800e73e:	3710      	adds	r7, #16
 800e740:	46bd      	mov	sp, r7
 800e742:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e746:	b004      	add	sp, #16
 800e748:	4770      	bx	lr
 800e74a:	bf00      	nop
 800e74c:	ffbdffbf 	.word	0xffbdffbf

0800e750 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800e750:	b480      	push	{r7}
 800e752:	b083      	sub	sp, #12
 800e754:	af00      	add	r7, sp, #0
 800e756:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	689b      	ldr	r3, [r3, #8]
 800e75c:	f023 0201 	bic.w	r2, r3, #1
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800e764:	2300      	movs	r3, #0
}
 800e766:	4618      	mov	r0, r3
 800e768:	370c      	adds	r7, #12
 800e76a:	46bd      	mov	sp, r7
 800e76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e770:	4770      	bx	lr

0800e772 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800e772:	b580      	push	{r7, lr}
 800e774:	b082      	sub	sp, #8
 800e776:	af00      	add	r7, sp, #0
 800e778:	6078      	str	r0, [r7, #4]
 800e77a:	460b      	mov	r3, r1
 800e77c:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	68db      	ldr	r3, [r3, #12]
 800e782:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800e78a:	78fb      	ldrb	r3, [r7, #3]
 800e78c:	2b01      	cmp	r3, #1
 800e78e:	d106      	bne.n	800e79e <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	68db      	ldr	r3, [r3, #12]
 800e794:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800e798:	687b      	ldr	r3, [r7, #4]
 800e79a:	60da      	str	r2, [r3, #12]
 800e79c:	e00b      	b.n	800e7b6 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 800e79e:	78fb      	ldrb	r3, [r7, #3]
 800e7a0:	2b00      	cmp	r3, #0
 800e7a2:	d106      	bne.n	800e7b2 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800e7a4:	687b      	ldr	r3, [r7, #4]
 800e7a6:	68db      	ldr	r3, [r3, #12]
 800e7a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	60da      	str	r2, [r3, #12]
 800e7b0:	e001      	b.n	800e7b6 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	e003      	b.n	800e7be <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 800e7b6:	2032      	movs	r0, #50	; 0x32
 800e7b8:	f7fa ffc6 	bl	8009748 <HAL_Delay>

  return HAL_OK;
 800e7bc:	2300      	movs	r3, #0
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	3708      	adds	r7, #8
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	bd80      	pop	{r7, pc}
	...

0800e7c8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800e7c8:	b084      	sub	sp, #16
 800e7ca:	b580      	push	{r7, lr}
 800e7cc:	b086      	sub	sp, #24
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	6078      	str	r0, [r7, #4]
 800e7d2:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800e7d6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800e7da:	2300      	movs	r3, #0
 800e7dc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800e7de:	687b      	ldr	r3, [r7, #4]
 800e7e0:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800e7e2:	2300      	movs	r3, #0
 800e7e4:	613b      	str	r3, [r7, #16]
 800e7e6:	e009      	b.n	800e7fc <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800e7e8:	687a      	ldr	r2, [r7, #4]
 800e7ea:	693b      	ldr	r3, [r7, #16]
 800e7ec:	3340      	adds	r3, #64	; 0x40
 800e7ee:	009b      	lsls	r3, r3, #2
 800e7f0:	4413      	add	r3, r2
 800e7f2:	2200      	movs	r2, #0
 800e7f4:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	3301      	adds	r3, #1
 800e7fa:	613b      	str	r3, [r7, #16]
 800e7fc:	693b      	ldr	r3, [r7, #16]
 800e7fe:	2b0e      	cmp	r3, #14
 800e800:	d9f2      	bls.n	800e7e8 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800e802:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800e804:	2b00      	cmp	r3, #0
 800e806:	d11c      	bne.n	800e842 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800e808:	68fb      	ldr	r3, [r7, #12]
 800e80a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e80e:	685b      	ldr	r3, [r3, #4]
 800e810:	68fa      	ldr	r2, [r7, #12]
 800e812:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800e816:	f043 0302 	orr.w	r3, r3, #2
 800e81a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800e81c:	687b      	ldr	r3, [r7, #4]
 800e81e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e820:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800e828:	687b      	ldr	r3, [r7, #4]
 800e82a:	681b      	ldr	r3, [r3, #0]
 800e82c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800e830:	687b      	ldr	r3, [r7, #4]
 800e832:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	681b      	ldr	r3, [r3, #0]
 800e838:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800e83c:	687b      	ldr	r3, [r7, #4]
 800e83e:	601a      	str	r2, [r3, #0]
 800e840:	e005      	b.n	800e84e <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800e842:	687b      	ldr	r3, [r7, #4]
 800e844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800e846:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800e84a:	687b      	ldr	r3, [r7, #4]
 800e84c:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800e84e:	68fb      	ldr	r3, [r7, #12]
 800e850:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800e854:	461a      	mov	r2, r3
 800e856:	2300      	movs	r3, #0
 800e858:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 800e85a:	68fb      	ldr	r3, [r7, #12]
 800e85c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e860:	4619      	mov	r1, r3
 800e862:	68fb      	ldr	r3, [r7, #12]
 800e864:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e868:	461a      	mov	r2, r3
 800e86a:	680b      	ldr	r3, [r1, #0]
 800e86c:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800e86e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e870:	2b01      	cmp	r3, #1
 800e872:	d10c      	bne.n	800e88e <USB_DevInit+0xc6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e876:	2b00      	cmp	r3, #0
 800e878:	d104      	bne.n	800e884 <USB_DevInit+0xbc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e87a:	2100      	movs	r1, #0
 800e87c:	6878      	ldr	r0, [r7, #4]
 800e87e:	f000 f959 	bl	800eb34 <USB_SetDevSpeed>
 800e882:	e018      	b.n	800e8b6 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e884:	2101      	movs	r1, #1
 800e886:	6878      	ldr	r0, [r7, #4]
 800e888:	f000 f954 	bl	800eb34 <USB_SetDevSpeed>
 800e88c:	e013      	b.n	800e8b6 <USB_DevInit+0xee>
    }
  }
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 800e88e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e890:	2b03      	cmp	r3, #3
 800e892:	d10c      	bne.n	800e8ae <USB_DevInit+0xe6>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800e894:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e896:	2b00      	cmp	r3, #0
 800e898:	d104      	bne.n	800e8a4 <USB_DevInit+0xdc>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800e89a:	2100      	movs	r1, #0
 800e89c:	6878      	ldr	r0, [r7, #4]
 800e89e:	f000 f949 	bl	800eb34 <USB_SetDevSpeed>
 800e8a2:	e008      	b.n	800e8b6 <USB_DevInit+0xee>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800e8a4:	2101      	movs	r1, #1
 800e8a6:	6878      	ldr	r0, [r7, #4]
 800e8a8:	f000 f944 	bl	800eb34 <USB_SetDevSpeed>
 800e8ac:	e003      	b.n	800e8b6 <USB_DevInit+0xee>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800e8ae:	2103      	movs	r1, #3
 800e8b0:	6878      	ldr	r0, [r7, #4]
 800e8b2:	f000 f93f 	bl	800eb34 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800e8b6:	2110      	movs	r1, #16
 800e8b8:	6878      	ldr	r0, [r7, #4]
 800e8ba:	f000 f8f3 	bl	800eaa4 <USB_FlushTxFifo>
 800e8be:	4603      	mov	r3, r0
 800e8c0:	2b00      	cmp	r3, #0
 800e8c2:	d001      	beq.n	800e8c8 <USB_DevInit+0x100>
  {
    ret = HAL_ERROR;
 800e8c4:	2301      	movs	r3, #1
 800e8c6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800e8c8:	6878      	ldr	r0, [r7, #4]
 800e8ca:	f000 f911 	bl	800eaf0 <USB_FlushRxFifo>
 800e8ce:	4603      	mov	r3, r0
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d001      	beq.n	800e8d8 <USB_DevInit+0x110>
  {
    ret = HAL_ERROR;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8de:	461a      	mov	r2, r3
 800e8e0:	2300      	movs	r3, #0
 800e8e2:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800e8e4:	68fb      	ldr	r3, [r7, #12]
 800e8e6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8ea:	461a      	mov	r2, r3
 800e8ec:	2300      	movs	r3, #0
 800e8ee:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800e8f0:	68fb      	ldr	r3, [r7, #12]
 800e8f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800e8f6:	461a      	mov	r2, r3
 800e8f8:	2300      	movs	r3, #0
 800e8fa:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e8fc:	2300      	movs	r3, #0
 800e8fe:	613b      	str	r3, [r7, #16]
 800e900:	e043      	b.n	800e98a <USB_DevInit+0x1c2>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800e902:	693b      	ldr	r3, [r7, #16]
 800e904:	015a      	lsls	r2, r3, #5
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	4413      	add	r3, r2
 800e90a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e90e:	681b      	ldr	r3, [r3, #0]
 800e910:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e914:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e918:	d118      	bne.n	800e94c <USB_DevInit+0x184>
    {
      if (i == 0U)
 800e91a:	693b      	ldr	r3, [r7, #16]
 800e91c:	2b00      	cmp	r3, #0
 800e91e:	d10a      	bne.n	800e936 <USB_DevInit+0x16e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800e920:	693b      	ldr	r3, [r7, #16]
 800e922:	015a      	lsls	r2, r3, #5
 800e924:	68fb      	ldr	r3, [r7, #12]
 800e926:	4413      	add	r3, r2
 800e928:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e92c:	461a      	mov	r2, r3
 800e92e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e932:	6013      	str	r3, [r2, #0]
 800e934:	e013      	b.n	800e95e <USB_DevInit+0x196>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800e936:	693b      	ldr	r3, [r7, #16]
 800e938:	015a      	lsls	r2, r3, #5
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	4413      	add	r3, r2
 800e93e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e942:	461a      	mov	r2, r3
 800e944:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e948:	6013      	str	r3, [r2, #0]
 800e94a:	e008      	b.n	800e95e <USB_DevInit+0x196>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	015a      	lsls	r2, r3, #5
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	4413      	add	r3, r2
 800e954:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e958:	461a      	mov	r2, r3
 800e95a:	2300      	movs	r3, #0
 800e95c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800e95e:	693b      	ldr	r3, [r7, #16]
 800e960:	015a      	lsls	r2, r3, #5
 800e962:	68fb      	ldr	r3, [r7, #12]
 800e964:	4413      	add	r3, r2
 800e966:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e96a:	461a      	mov	r2, r3
 800e96c:	2300      	movs	r3, #0
 800e96e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	015a      	lsls	r2, r3, #5
 800e974:	68fb      	ldr	r3, [r7, #12]
 800e976:	4413      	add	r3, r2
 800e978:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800e97c:	461a      	mov	r2, r3
 800e97e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800e982:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e984:	693b      	ldr	r3, [r7, #16]
 800e986:	3301      	adds	r3, #1
 800e988:	613b      	str	r3, [r7, #16]
 800e98a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e98c:	693a      	ldr	r2, [r7, #16]
 800e98e:	429a      	cmp	r2, r3
 800e990:	d3b7      	bcc.n	800e902 <USB_DevInit+0x13a>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800e992:	2300      	movs	r3, #0
 800e994:	613b      	str	r3, [r7, #16]
 800e996:	e043      	b.n	800ea20 <USB_DevInit+0x258>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800e998:	693b      	ldr	r3, [r7, #16]
 800e99a:	015a      	lsls	r2, r3, #5
 800e99c:	68fb      	ldr	r3, [r7, #12]
 800e99e:	4413      	add	r3, r2
 800e9a0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9a4:	681b      	ldr	r3, [r3, #0]
 800e9a6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800e9aa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800e9ae:	d118      	bne.n	800e9e2 <USB_DevInit+0x21a>
    {
      if (i == 0U)
 800e9b0:	693b      	ldr	r3, [r7, #16]
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d10a      	bne.n	800e9cc <USB_DevInit+0x204>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800e9b6:	693b      	ldr	r3, [r7, #16]
 800e9b8:	015a      	lsls	r2, r3, #5
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	4413      	add	r3, r2
 800e9be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9c2:	461a      	mov	r2, r3
 800e9c4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800e9c8:	6013      	str	r3, [r2, #0]
 800e9ca:	e013      	b.n	800e9f4 <USB_DevInit+0x22c>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800e9cc:	693b      	ldr	r3, [r7, #16]
 800e9ce:	015a      	lsls	r2, r3, #5
 800e9d0:	68fb      	ldr	r3, [r7, #12]
 800e9d2:	4413      	add	r3, r2
 800e9d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9d8:	461a      	mov	r2, r3
 800e9da:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800e9de:	6013      	str	r3, [r2, #0]
 800e9e0:	e008      	b.n	800e9f4 <USB_DevInit+0x22c>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800e9e2:	693b      	ldr	r3, [r7, #16]
 800e9e4:	015a      	lsls	r2, r3, #5
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	4413      	add	r3, r2
 800e9ea:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800e9ee:	461a      	mov	r2, r3
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800e9f4:	693b      	ldr	r3, [r7, #16]
 800e9f6:	015a      	lsls	r2, r3, #5
 800e9f8:	68fb      	ldr	r3, [r7, #12]
 800e9fa:	4413      	add	r3, r2
 800e9fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea00:	461a      	mov	r2, r3
 800ea02:	2300      	movs	r3, #0
 800ea04:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800ea06:	693b      	ldr	r3, [r7, #16]
 800ea08:	015a      	lsls	r2, r3, #5
 800ea0a:	68fb      	ldr	r3, [r7, #12]
 800ea0c:	4413      	add	r3, r2
 800ea0e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800ea12:	461a      	mov	r2, r3
 800ea14:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800ea18:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800ea1a:	693b      	ldr	r3, [r7, #16]
 800ea1c:	3301      	adds	r3, #1
 800ea1e:	613b      	str	r3, [r7, #16]
 800ea20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ea22:	693a      	ldr	r2, [r7, #16]
 800ea24:	429a      	cmp	r2, r3
 800ea26:	d3b7      	bcc.n	800e998 <USB_DevInit+0x1d0>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800ea28:	68fb      	ldr	r3, [r7, #12]
 800ea2a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800ea2e:	691b      	ldr	r3, [r3, #16]
 800ea30:	68fa      	ldr	r2, [r7, #12]
 800ea32:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800ea36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800ea3a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800ea3c:	687b      	ldr	r3, [r7, #4]
 800ea3e:	2200      	movs	r2, #0
 800ea40:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 800ea48:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800ea4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800ea4c:	2b00      	cmp	r3, #0
 800ea4e:	d105      	bne.n	800ea5c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	699b      	ldr	r3, [r3, #24]
 800ea54:	f043 0210 	orr.w	r2, r3, #16
 800ea58:	687b      	ldr	r3, [r7, #4]
 800ea5a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800ea5c:	687b      	ldr	r3, [r7, #4]
 800ea5e:	699a      	ldr	r2, [r3, #24]
 800ea60:	4b0e      	ldr	r3, [pc, #56]	; (800ea9c <USB_DevInit+0x2d4>)
 800ea62:	4313      	orrs	r3, r2
 800ea64:	687a      	ldr	r2, [r7, #4]
 800ea66:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800ea68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ea6a:	2b00      	cmp	r3, #0
 800ea6c:	d005      	beq.n	800ea7a <USB_DevInit+0x2b2>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800ea6e:	687b      	ldr	r3, [r7, #4]
 800ea70:	699b      	ldr	r3, [r3, #24]
 800ea72:	f043 0208 	orr.w	r2, r3, #8
 800ea76:	687b      	ldr	r3, [r7, #4]
 800ea78:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800ea7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ea7c:	2b01      	cmp	r3, #1
 800ea7e:	d105      	bne.n	800ea8c <USB_DevInit+0x2c4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800ea80:	687b      	ldr	r3, [r7, #4]
 800ea82:	699a      	ldr	r2, [r3, #24]
 800ea84:	4b06      	ldr	r3, [pc, #24]	; (800eaa0 <USB_DevInit+0x2d8>)
 800ea86:	4313      	orrs	r3, r2
 800ea88:	687a      	ldr	r2, [r7, #4]
 800ea8a:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800ea8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ea8e:	4618      	mov	r0, r3
 800ea90:	3718      	adds	r7, #24
 800ea92:	46bd      	mov	sp, r7
 800ea94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800ea98:	b004      	add	sp, #16
 800ea9a:	4770      	bx	lr
 800ea9c:	803c3800 	.word	0x803c3800
 800eaa0:	40000004 	.word	0x40000004

0800eaa4 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800eaa4:	b480      	push	{r7}
 800eaa6:	b085      	sub	sp, #20
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
 800eaac:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 800eaae:	2300      	movs	r3, #0
 800eab0:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800eab2:	683b      	ldr	r3, [r7, #0]
 800eab4:	019b      	lsls	r3, r3, #6
 800eab6:	f043 0220 	orr.w	r2, r3, #32
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800eabe:	68fb      	ldr	r3, [r7, #12]
 800eac0:	3301      	adds	r3, #1
 800eac2:	60fb      	str	r3, [r7, #12]
 800eac4:	68fb      	ldr	r3, [r7, #12]
 800eac6:	4a09      	ldr	r2, [pc, #36]	; (800eaec <USB_FlushTxFifo+0x48>)
 800eac8:	4293      	cmp	r3, r2
 800eaca:	d901      	bls.n	800ead0 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 800eacc:	2303      	movs	r3, #3
 800eace:	e006      	b.n	800eade <USB_FlushTxFifo+0x3a>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800ead0:	687b      	ldr	r3, [r7, #4]
 800ead2:	691b      	ldr	r3, [r3, #16]
 800ead4:	f003 0320 	and.w	r3, r3, #32
 800ead8:	2b20      	cmp	r3, #32
 800eada:	d0f0      	beq.n	800eabe <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 800eadc:	2300      	movs	r3, #0
}
 800eade:	4618      	mov	r0, r3
 800eae0:	3714      	adds	r7, #20
 800eae2:	46bd      	mov	sp, r7
 800eae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eae8:	4770      	bx	lr
 800eaea:	bf00      	nop
 800eaec:	00030d40 	.word	0x00030d40

0800eaf0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800eaf0:	b480      	push	{r7}
 800eaf2:	b085      	sub	sp, #20
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800eafc:	687b      	ldr	r3, [r7, #4]
 800eafe:	2210      	movs	r2, #16
 800eb00:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800eb02:	68fb      	ldr	r3, [r7, #12]
 800eb04:	3301      	adds	r3, #1
 800eb06:	60fb      	str	r3, [r7, #12]
 800eb08:	68fb      	ldr	r3, [r7, #12]
 800eb0a:	4a09      	ldr	r2, [pc, #36]	; (800eb30 <USB_FlushRxFifo+0x40>)
 800eb0c:	4293      	cmp	r3, r2
 800eb0e:	d901      	bls.n	800eb14 <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 800eb10:	2303      	movs	r3, #3
 800eb12:	e006      	b.n	800eb22 <USB_FlushRxFifo+0x32>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800eb14:	687b      	ldr	r3, [r7, #4]
 800eb16:	691b      	ldr	r3, [r3, #16]
 800eb18:	f003 0310 	and.w	r3, r3, #16
 800eb1c:	2b10      	cmp	r3, #16
 800eb1e:	d0f0      	beq.n	800eb02 <USB_FlushRxFifo+0x12>

  return HAL_OK;
 800eb20:	2300      	movs	r3, #0
}
 800eb22:	4618      	mov	r0, r3
 800eb24:	3714      	adds	r7, #20
 800eb26:	46bd      	mov	sp, r7
 800eb28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb2c:	4770      	bx	lr
 800eb2e:	bf00      	nop
 800eb30:	00030d40 	.word	0x00030d40

0800eb34 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800eb34:	b480      	push	{r7}
 800eb36:	b085      	sub	sp, #20
 800eb38:	af00      	add	r7, sp, #0
 800eb3a:	6078      	str	r0, [r7, #4]
 800eb3c:	460b      	mov	r3, r1
 800eb3e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb40:	687b      	ldr	r3, [r7, #4]
 800eb42:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800eb44:	68fb      	ldr	r3, [r7, #12]
 800eb46:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb4a:	681a      	ldr	r2, [r3, #0]
 800eb4c:	78fb      	ldrb	r3, [r7, #3]
 800eb4e:	68f9      	ldr	r1, [r7, #12]
 800eb50:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800eb54:	4313      	orrs	r3, r2
 800eb56:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800eb58:	2300      	movs	r3, #0
}
 800eb5a:	4618      	mov	r0, r3
 800eb5c:	3714      	adds	r7, #20
 800eb5e:	46bd      	mov	sp, r7
 800eb60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb64:	4770      	bx	lr

0800eb66 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 800eb66:	b580      	push	{r7, lr}
 800eb68:	b084      	sub	sp, #16
 800eb6a:	af00      	add	r7, sp, #0
 800eb6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800eb72:	68fb      	ldr	r3, [r7, #12]
 800eb74:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800eb78:	685b      	ldr	r3, [r3, #4]
 800eb7a:	68fa      	ldr	r2, [r7, #12]
 800eb7c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800eb80:	f043 0302 	orr.w	r3, r3, #2
 800eb84:	6053      	str	r3, [r2, #4]
  HAL_Delay(3U);
 800eb86:	2003      	movs	r0, #3
 800eb88:	f7fa fdde 	bl	8009748 <HAL_Delay>

  return HAL_OK;
 800eb8c:	2300      	movs	r3, #0
}
 800eb8e:	4618      	mov	r0, r3
 800eb90:	3710      	adds	r7, #16
 800eb92:	46bd      	mov	sp, r7
 800eb94:	bd80      	pop	{r7, pc}
	...

0800eb98 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800eb98:	b480      	push	{r7}
 800eb9a:	b085      	sub	sp, #20
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 800eba0:	2300      	movs	r3, #0
 800eba2:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 800eba4:	68fb      	ldr	r3, [r7, #12]
 800eba6:	3301      	adds	r3, #1
 800eba8:	60fb      	str	r3, [r7, #12]
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	4a13      	ldr	r2, [pc, #76]	; (800ebfc <USB_CoreReset+0x64>)
 800ebae:	4293      	cmp	r3, r2
 800ebb0:	d901      	bls.n	800ebb6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800ebb2:	2303      	movs	r3, #3
 800ebb4:	e01b      	b.n	800ebee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	691b      	ldr	r3, [r3, #16]
 800ebba:	2b00      	cmp	r3, #0
 800ebbc:	daf2      	bge.n	800eba4 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800ebbe:	2300      	movs	r3, #0
 800ebc0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800ebc2:	687b      	ldr	r3, [r7, #4]
 800ebc4:	691b      	ldr	r3, [r3, #16]
 800ebc6:	f043 0201 	orr.w	r2, r3, #1
 800ebca:	687b      	ldr	r3, [r7, #4]
 800ebcc:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800ebce:	68fb      	ldr	r3, [r7, #12]
 800ebd0:	3301      	adds	r3, #1
 800ebd2:	60fb      	str	r3, [r7, #12]
 800ebd4:	68fb      	ldr	r3, [r7, #12]
 800ebd6:	4a09      	ldr	r2, [pc, #36]	; (800ebfc <USB_CoreReset+0x64>)
 800ebd8:	4293      	cmp	r3, r2
 800ebda:	d901      	bls.n	800ebe0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800ebdc:	2303      	movs	r3, #3
 800ebde:	e006      	b.n	800ebee <USB_CoreReset+0x56>
    }
  }
  while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	691b      	ldr	r3, [r3, #16]
 800ebe4:	f003 0301 	and.w	r3, r3, #1
 800ebe8:	2b01      	cmp	r3, #1
 800ebea:	d0f0      	beq.n	800ebce <USB_CoreReset+0x36>

  return HAL_OK;
 800ebec:	2300      	movs	r3, #0
}
 800ebee:	4618      	mov	r0, r3
 800ebf0:	3714      	adds	r7, #20
 800ebf2:	46bd      	mov	sp, r7
 800ebf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebf8:	4770      	bx	lr
 800ebfa:	bf00      	nop
 800ebfc:	00030d40 	.word	0x00030d40

0800ec00 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800ec00:	b5b0      	push	{r4, r5, r7, lr}
 800ec02:	b08e      	sub	sp, #56	; 0x38
 800ec04:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800ec06:	4ba0      	ldr	r3, [pc, #640]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec08:	22c0      	movs	r2, #192	; 0xc0
 800ec0a:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800ec0c:	4b9e      	ldr	r3, [pc, #632]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec0e:	22a8      	movs	r2, #168	; 0xa8
 800ec10:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800ec12:	4b9d      	ldr	r3, [pc, #628]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec14:	2201      	movs	r2, #1
 800ec16:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 70;
 800ec18:	4b9b      	ldr	r3, [pc, #620]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec1a:	2246      	movs	r2, #70	; 0x46
 800ec1c:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800ec1e:	4b9b      	ldr	r3, [pc, #620]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ec20:	22ff      	movs	r2, #255	; 0xff
 800ec22:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800ec24:	4b99      	ldr	r3, [pc, #612]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ec26:	22ff      	movs	r2, #255	; 0xff
 800ec28:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800ec2a:	4b98      	ldr	r3, [pc, #608]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ec2c:	22ff      	movs	r2, #255	; 0xff
 800ec2e:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800ec30:	4b96      	ldr	r3, [pc, #600]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ec32:	2200      	movs	r2, #0
 800ec34:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800ec36:	4b96      	ldr	r3, [pc, #600]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ec38:	2200      	movs	r2, #0
 800ec3a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800ec3c:	4b94      	ldr	r3, [pc, #592]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ec3e:	2200      	movs	r2, #0
 800ec40:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800ec42:	4b93      	ldr	r3, [pc, #588]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ec44:	2200      	movs	r2, #0
 800ec46:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800ec48:	4b91      	ldr	r3, [pc, #580]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ec4a:	2200      	movs	r2, #0
 800ec4c:	70da      	strb	r2, [r3, #3]

  /* Initilialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800ec4e:	2100      	movs	r1, #0
 800ec50:	2000      	movs	r0, #0
 800ec52:	f003 fdc7 	bl	80127e4 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800ec56:	4b8c      	ldr	r3, [pc, #560]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	061a      	lsls	r2, r3, #24
 800ec5c:	4b8a      	ldr	r3, [pc, #552]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec5e:	785b      	ldrb	r3, [r3, #1]
 800ec60:	041b      	lsls	r3, r3, #16
 800ec62:	431a      	orrs	r2, r3
 800ec64:	4b88      	ldr	r3, [pc, #544]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec66:	789b      	ldrb	r3, [r3, #2]
 800ec68:	021b      	lsls	r3, r3, #8
 800ec6a:	4313      	orrs	r3, r2
 800ec6c:	4a86      	ldr	r2, [pc, #536]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec6e:	78d2      	ldrb	r2, [r2, #3]
 800ec70:	4313      	orrs	r3, r2
 800ec72:	061a      	lsls	r2, r3, #24
 800ec74:	4b84      	ldr	r3, [pc, #528]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec76:	781b      	ldrb	r3, [r3, #0]
 800ec78:	0619      	lsls	r1, r3, #24
 800ec7a:	4b83      	ldr	r3, [pc, #524]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec7c:	785b      	ldrb	r3, [r3, #1]
 800ec7e:	041b      	lsls	r3, r3, #16
 800ec80:	4319      	orrs	r1, r3
 800ec82:	4b81      	ldr	r3, [pc, #516]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec84:	789b      	ldrb	r3, [r3, #2]
 800ec86:	021b      	lsls	r3, r3, #8
 800ec88:	430b      	orrs	r3, r1
 800ec8a:	497f      	ldr	r1, [pc, #508]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec8c:	78c9      	ldrb	r1, [r1, #3]
 800ec8e:	430b      	orrs	r3, r1
 800ec90:	021b      	lsls	r3, r3, #8
 800ec92:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ec96:	431a      	orrs	r2, r3
 800ec98:	4b7b      	ldr	r3, [pc, #492]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ec9a:	781b      	ldrb	r3, [r3, #0]
 800ec9c:	0619      	lsls	r1, r3, #24
 800ec9e:	4b7a      	ldr	r3, [pc, #488]	; (800ee88 <MX_LWIP_Init+0x288>)
 800eca0:	785b      	ldrb	r3, [r3, #1]
 800eca2:	041b      	lsls	r3, r3, #16
 800eca4:	4319      	orrs	r1, r3
 800eca6:	4b78      	ldr	r3, [pc, #480]	; (800ee88 <MX_LWIP_Init+0x288>)
 800eca8:	789b      	ldrb	r3, [r3, #2]
 800ecaa:	021b      	lsls	r3, r3, #8
 800ecac:	430b      	orrs	r3, r1
 800ecae:	4976      	ldr	r1, [pc, #472]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ecb0:	78c9      	ldrb	r1, [r1, #3]
 800ecb2:	430b      	orrs	r3, r1
 800ecb4:	0a1b      	lsrs	r3, r3, #8
 800ecb6:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ecba:	431a      	orrs	r2, r3
 800ecbc:	4b72      	ldr	r3, [pc, #456]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ecbe:	781b      	ldrb	r3, [r3, #0]
 800ecc0:	0619      	lsls	r1, r3, #24
 800ecc2:	4b71      	ldr	r3, [pc, #452]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ecc4:	785b      	ldrb	r3, [r3, #1]
 800ecc6:	041b      	lsls	r3, r3, #16
 800ecc8:	4319      	orrs	r1, r3
 800ecca:	4b6f      	ldr	r3, [pc, #444]	; (800ee88 <MX_LWIP_Init+0x288>)
 800eccc:	789b      	ldrb	r3, [r3, #2]
 800ecce:	021b      	lsls	r3, r3, #8
 800ecd0:	430b      	orrs	r3, r1
 800ecd2:	496d      	ldr	r1, [pc, #436]	; (800ee88 <MX_LWIP_Init+0x288>)
 800ecd4:	78c9      	ldrb	r1, [r1, #3]
 800ecd6:	430b      	orrs	r3, r1
 800ecd8:	0e1b      	lsrs	r3, r3, #24
 800ecda:	4313      	orrs	r3, r2
 800ecdc:	4a6d      	ldr	r2, [pc, #436]	; (800ee94 <MX_LWIP_Init+0x294>)
 800ecde:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800ece0:	4b6a      	ldr	r3, [pc, #424]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ece2:	781b      	ldrb	r3, [r3, #0]
 800ece4:	061a      	lsls	r2, r3, #24
 800ece6:	4b69      	ldr	r3, [pc, #420]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ece8:	785b      	ldrb	r3, [r3, #1]
 800ecea:	041b      	lsls	r3, r3, #16
 800ecec:	431a      	orrs	r2, r3
 800ecee:	4b67      	ldr	r3, [pc, #412]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ecf0:	789b      	ldrb	r3, [r3, #2]
 800ecf2:	021b      	lsls	r3, r3, #8
 800ecf4:	4313      	orrs	r3, r2
 800ecf6:	4a65      	ldr	r2, [pc, #404]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ecf8:	78d2      	ldrb	r2, [r2, #3]
 800ecfa:	4313      	orrs	r3, r2
 800ecfc:	061a      	lsls	r2, r3, #24
 800ecfe:	4b63      	ldr	r3, [pc, #396]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed00:	781b      	ldrb	r3, [r3, #0]
 800ed02:	0619      	lsls	r1, r3, #24
 800ed04:	4b61      	ldr	r3, [pc, #388]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed06:	785b      	ldrb	r3, [r3, #1]
 800ed08:	041b      	lsls	r3, r3, #16
 800ed0a:	4319      	orrs	r1, r3
 800ed0c:	4b5f      	ldr	r3, [pc, #380]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed0e:	789b      	ldrb	r3, [r3, #2]
 800ed10:	021b      	lsls	r3, r3, #8
 800ed12:	430b      	orrs	r3, r1
 800ed14:	495d      	ldr	r1, [pc, #372]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed16:	78c9      	ldrb	r1, [r1, #3]
 800ed18:	430b      	orrs	r3, r1
 800ed1a:	021b      	lsls	r3, r3, #8
 800ed1c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800ed20:	431a      	orrs	r2, r3
 800ed22:	4b5a      	ldr	r3, [pc, #360]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed24:	781b      	ldrb	r3, [r3, #0]
 800ed26:	0619      	lsls	r1, r3, #24
 800ed28:	4b58      	ldr	r3, [pc, #352]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed2a:	785b      	ldrb	r3, [r3, #1]
 800ed2c:	041b      	lsls	r3, r3, #16
 800ed2e:	4319      	orrs	r1, r3
 800ed30:	4b56      	ldr	r3, [pc, #344]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed32:	789b      	ldrb	r3, [r3, #2]
 800ed34:	021b      	lsls	r3, r3, #8
 800ed36:	430b      	orrs	r3, r1
 800ed38:	4954      	ldr	r1, [pc, #336]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed3a:	78c9      	ldrb	r1, [r1, #3]
 800ed3c:	430b      	orrs	r3, r1
 800ed3e:	0a1b      	lsrs	r3, r3, #8
 800ed40:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800ed44:	431a      	orrs	r2, r3
 800ed46:	4b51      	ldr	r3, [pc, #324]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed48:	781b      	ldrb	r3, [r3, #0]
 800ed4a:	0619      	lsls	r1, r3, #24
 800ed4c:	4b4f      	ldr	r3, [pc, #316]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed4e:	785b      	ldrb	r3, [r3, #1]
 800ed50:	041b      	lsls	r3, r3, #16
 800ed52:	4319      	orrs	r1, r3
 800ed54:	4b4d      	ldr	r3, [pc, #308]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed56:	789b      	ldrb	r3, [r3, #2]
 800ed58:	021b      	lsls	r3, r3, #8
 800ed5a:	430b      	orrs	r3, r1
 800ed5c:	494b      	ldr	r1, [pc, #300]	; (800ee8c <MX_LWIP_Init+0x28c>)
 800ed5e:	78c9      	ldrb	r1, [r1, #3]
 800ed60:	430b      	orrs	r3, r1
 800ed62:	0e1b      	lsrs	r3, r3, #24
 800ed64:	4313      	orrs	r3, r2
 800ed66:	4a4c      	ldr	r2, [pc, #304]	; (800ee98 <MX_LWIP_Init+0x298>)
 800ed68:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800ed6a:	4b49      	ldr	r3, [pc, #292]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed6c:	781b      	ldrb	r3, [r3, #0]
 800ed6e:	061a      	lsls	r2, r3, #24
 800ed70:	4b47      	ldr	r3, [pc, #284]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed72:	785b      	ldrb	r3, [r3, #1]
 800ed74:	041b      	lsls	r3, r3, #16
 800ed76:	431a      	orrs	r2, r3
 800ed78:	4b45      	ldr	r3, [pc, #276]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed7a:	789b      	ldrb	r3, [r3, #2]
 800ed7c:	021b      	lsls	r3, r3, #8
 800ed7e:	4313      	orrs	r3, r2
 800ed80:	4a43      	ldr	r2, [pc, #268]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed82:	78d2      	ldrb	r2, [r2, #3]
 800ed84:	4313      	orrs	r3, r2
 800ed86:	061a      	lsls	r2, r3, #24
 800ed88:	4b41      	ldr	r3, [pc, #260]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed8a:	781b      	ldrb	r3, [r3, #0]
 800ed8c:	0619      	lsls	r1, r3, #24
 800ed8e:	4b40      	ldr	r3, [pc, #256]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed90:	785b      	ldrb	r3, [r3, #1]
 800ed92:	041b      	lsls	r3, r3, #16
 800ed94:	4319      	orrs	r1, r3
 800ed96:	4b3e      	ldr	r3, [pc, #248]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ed98:	789b      	ldrb	r3, [r3, #2]
 800ed9a:	021b      	lsls	r3, r3, #8
 800ed9c:	430b      	orrs	r3, r1
 800ed9e:	493c      	ldr	r1, [pc, #240]	; (800ee90 <MX_LWIP_Init+0x290>)
 800eda0:	78c9      	ldrb	r1, [r1, #3]
 800eda2:	430b      	orrs	r3, r1
 800eda4:	021b      	lsls	r3, r3, #8
 800eda6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800edaa:	431a      	orrs	r2, r3
 800edac:	4b38      	ldr	r3, [pc, #224]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edae:	781b      	ldrb	r3, [r3, #0]
 800edb0:	0619      	lsls	r1, r3, #24
 800edb2:	4b37      	ldr	r3, [pc, #220]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edb4:	785b      	ldrb	r3, [r3, #1]
 800edb6:	041b      	lsls	r3, r3, #16
 800edb8:	4319      	orrs	r1, r3
 800edba:	4b35      	ldr	r3, [pc, #212]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edbc:	789b      	ldrb	r3, [r3, #2]
 800edbe:	021b      	lsls	r3, r3, #8
 800edc0:	430b      	orrs	r3, r1
 800edc2:	4933      	ldr	r1, [pc, #204]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edc4:	78c9      	ldrb	r1, [r1, #3]
 800edc6:	430b      	orrs	r3, r1
 800edc8:	0a1b      	lsrs	r3, r3, #8
 800edca:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800edce:	431a      	orrs	r2, r3
 800edd0:	4b2f      	ldr	r3, [pc, #188]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edd2:	781b      	ldrb	r3, [r3, #0]
 800edd4:	0619      	lsls	r1, r3, #24
 800edd6:	4b2e      	ldr	r3, [pc, #184]	; (800ee90 <MX_LWIP_Init+0x290>)
 800edd8:	785b      	ldrb	r3, [r3, #1]
 800edda:	041b      	lsls	r3, r3, #16
 800eddc:	4319      	orrs	r1, r3
 800edde:	4b2c      	ldr	r3, [pc, #176]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ede0:	789b      	ldrb	r3, [r3, #2]
 800ede2:	021b      	lsls	r3, r3, #8
 800ede4:	430b      	orrs	r3, r1
 800ede6:	492a      	ldr	r1, [pc, #168]	; (800ee90 <MX_LWIP_Init+0x290>)
 800ede8:	78c9      	ldrb	r1, [r1, #3]
 800edea:	430b      	orrs	r3, r1
 800edec:	0e1b      	lsrs	r3, r3, #24
 800edee:	4313      	orrs	r3, r2
 800edf0:	4a2a      	ldr	r2, [pc, #168]	; (800ee9c <MX_LWIP_Init+0x29c>)
 800edf2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800edf4:	4b2a      	ldr	r3, [pc, #168]	; (800eea0 <MX_LWIP_Init+0x2a0>)
 800edf6:	9302      	str	r3, [sp, #8]
 800edf8:	4b2a      	ldr	r3, [pc, #168]	; (800eea4 <MX_LWIP_Init+0x2a4>)
 800edfa:	9301      	str	r3, [sp, #4]
 800edfc:	2300      	movs	r3, #0
 800edfe:	9300      	str	r3, [sp, #0]
 800ee00:	4b26      	ldr	r3, [pc, #152]	; (800ee9c <MX_LWIP_Init+0x29c>)
 800ee02:	4a25      	ldr	r2, [pc, #148]	; (800ee98 <MX_LWIP_Init+0x298>)
 800ee04:	4923      	ldr	r1, [pc, #140]	; (800ee94 <MX_LWIP_Init+0x294>)
 800ee06:	4828      	ldr	r0, [pc, #160]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee08:	f005 f8c0 	bl	8013f8c <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800ee0c:	4826      	ldr	r0, [pc, #152]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee0e:	f005 fa6f 	bl	80142f0 <netif_set_default>

  if (netif_is_link_up(&gnetif))
 800ee12:	4b25      	ldr	r3, [pc, #148]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee14:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800ee18:	089b      	lsrs	r3, r3, #2
 800ee1a:	f003 0301 	and.w	r3, r3, #1
 800ee1e:	b2db      	uxtb	r3, r3
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	d003      	beq.n	800ee2c <MX_LWIP_Init+0x22c>
  {
    /* When the netif is fully configured this function must be called */
    netif_set_up(&gnetif);
 800ee24:	4820      	ldr	r0, [pc, #128]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee26:	f005 fa73 	bl	8014310 <netif_set_up>
 800ee2a:	e002      	b.n	800ee32 <MX_LWIP_Init+0x232>
  }
  else
  {
    /* When the netif link is down this function must be called */
    netif_set_down(&gnetif);
 800ee2c:	481e      	ldr	r0, [pc, #120]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee2e:	f005 fadb 	bl	80143e8 <netif_set_down>
  }

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernetif_update_config);
 800ee32:	491e      	ldr	r1, [pc, #120]	; (800eeac <MX_LWIP_Init+0x2ac>)
 800ee34:	481c      	ldr	r0, [pc, #112]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee36:	f005 fb6d 	bl	8014514 <netif_set_link_callback>

  /* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(Netif_SEM);
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	623b      	str	r3, [r7, #32]
 800ee3e:	2300      	movs	r3, #0
 800ee40:	627b      	str	r3, [r7, #36]	; 0x24
  Netif_LinkSemaphore = osSemaphoreCreate(osSemaphore(Netif_SEM) , 1 );
 800ee42:	f107 0320 	add.w	r3, r7, #32
 800ee46:	2101      	movs	r1, #1
 800ee48:	4618      	mov	r0, r3
 800ee4a:	f000 fd8f 	bl	800f96c <osSemaphoreCreate>
 800ee4e:	4602      	mov	r2, r0
 800ee50:	4b17      	ldr	r3, [pc, #92]	; (800eeb0 <MX_LWIP_Init+0x2b0>)
 800ee52:	601a      	str	r2, [r3, #0]

  link_arg.netif = &gnetif;
 800ee54:	4b17      	ldr	r3, [pc, #92]	; (800eeb4 <MX_LWIP_Init+0x2b4>)
 800ee56:	4a14      	ldr	r2, [pc, #80]	; (800eea8 <MX_LWIP_Init+0x2a8>)
 800ee58:	601a      	str	r2, [r3, #0]
  link_arg.semaphore = Netif_LinkSemaphore;
 800ee5a:	4b15      	ldr	r3, [pc, #84]	; (800eeb0 <MX_LWIP_Init+0x2b0>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	4a15      	ldr	r2, [pc, #84]	; (800eeb4 <MX_LWIP_Init+0x2b4>)
 800ee60:	6053      	str	r3, [r2, #4]
  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(LinkThr, ethernetif_set_link, osPriorityBelowNormal, 0, configMINIMAL_STACK_SIZE * 2);
 800ee62:	4b15      	ldr	r3, [pc, #84]	; (800eeb8 <MX_LWIP_Init+0x2b8>)
 800ee64:	1d3c      	adds	r4, r7, #4
 800ee66:	461d      	mov	r5, r3
 800ee68:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ee6a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ee6c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800ee70:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(LinkThr), &link_arg);
 800ee74:	1d3b      	adds	r3, r7, #4
 800ee76:	490f      	ldr	r1, [pc, #60]	; (800eeb4 <MX_LWIP_Init+0x2b4>)
 800ee78:	4618      	mov	r0, r3
 800ee7a:	f000 fc7a 	bl	800f772 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800ee7e:	bf00      	nop
 800ee80:	3728      	adds	r7, #40	; 0x28
 800ee82:	46bd      	mov	sp, r7
 800ee84:	bdb0      	pop	{r4, r5, r7, pc}
 800ee86:	bf00      	nop
 800ee88:	20004d04 	.word	0x20004d04
 800ee8c:	20004d00 	.word	0x20004d00
 800ee90:	20004cc4 	.word	0x20004cc4
 800ee94:	20004cfc 	.word	0x20004cfc
 800ee98:	20004d08 	.word	0x20004d08
 800ee9c:	20004d0c 	.word	0x20004d0c
 800eea0:	08012721 	.word	0x08012721
 800eea4:	0800f501 	.word	0x0800f501
 800eea8:	20004cc8 	.word	0x20004cc8
 800eeac:	0800f5e5 	.word	0x0800f5e5
 800eeb0:	20000348 	.word	0x20000348
 800eeb4:	20004cbc 	.word	0x20004cbc
 800eeb8:	0801efbc 	.word	0x0801efbc

0800eebc <HAL_ETH_MspInit>:
/* USER CODE END 3 */

/* Private functions ---------------------------------------------------------*/

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b08e      	sub	sp, #56	; 0x38
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800eec4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800eec8:	2200      	movs	r2, #0
 800eeca:	601a      	str	r2, [r3, #0]
 800eecc:	605a      	str	r2, [r3, #4]
 800eece:	609a      	str	r2, [r3, #8]
 800eed0:	60da      	str	r2, [r3, #12]
 800eed2:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 800eed4:	687b      	ldr	r3, [r7, #4]
 800eed6:	681b      	ldr	r3, [r3, #0]
 800eed8:	4a52      	ldr	r2, [pc, #328]	; (800f024 <HAL_ETH_MspInit+0x168>)
 800eeda:	4293      	cmp	r3, r2
 800eedc:	f040 809e 	bne.w	800f01c <HAL_ETH_MspInit+0x160>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH_CLK_ENABLE();
 800eee0:	4b51      	ldr	r3, [pc, #324]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800eee2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eee4:	4a50      	ldr	r2, [pc, #320]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800eee6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800eeea:	6313      	str	r3, [r2, #48]	; 0x30
 800eeec:	4b4e      	ldr	r3, [pc, #312]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800eeee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eef0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800eef4:	623b      	str	r3, [r7, #32]
 800eef6:	6a3b      	ldr	r3, [r7, #32]
 800eef8:	4b4b      	ldr	r3, [pc, #300]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800eefa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eefc:	4a4a      	ldr	r2, [pc, #296]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800eefe:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800ef02:	6313      	str	r3, [r2, #48]	; 0x30
 800ef04:	4b48      	ldr	r3, [pc, #288]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef08:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800ef0c:	61fb      	str	r3, [r7, #28]
 800ef0e:	69fb      	ldr	r3, [r7, #28]
 800ef10:	4b45      	ldr	r3, [pc, #276]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef14:	4a44      	ldr	r2, [pc, #272]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef16:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800ef1a:	6313      	str	r3, [r2, #48]	; 0x30
 800ef1c:	4b42      	ldr	r3, [pc, #264]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef20:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800ef24:	61bb      	str	r3, [r7, #24]
 800ef26:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800ef28:	4b3f      	ldr	r3, [pc, #252]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef2c:	4a3e      	ldr	r2, [pc, #248]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef2e:	f043 0304 	orr.w	r3, r3, #4
 800ef32:	6313      	str	r3, [r2, #48]	; 0x30
 800ef34:	4b3c      	ldr	r3, [pc, #240]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef38:	f003 0304 	and.w	r3, r3, #4
 800ef3c:	617b      	str	r3, [r7, #20]
 800ef3e:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ef40:	4b39      	ldr	r3, [pc, #228]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef44:	4a38      	ldr	r2, [pc, #224]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef46:	f043 0301 	orr.w	r3, r3, #1
 800ef4a:	6313      	str	r3, [r2, #48]	; 0x30
 800ef4c:	4b36      	ldr	r3, [pc, #216]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef50:	f003 0301 	and.w	r3, r3, #1
 800ef54:	613b      	str	r3, [r7, #16]
 800ef56:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800ef58:	4b33      	ldr	r3, [pc, #204]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef5c:	4a32      	ldr	r2, [pc, #200]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef5e:	f043 0302 	orr.w	r3, r3, #2
 800ef62:	6313      	str	r3, [r2, #48]	; 0x30
 800ef64:	4b30      	ldr	r3, [pc, #192]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef68:	f003 0302 	and.w	r3, r3, #2
 800ef6c:	60fb      	str	r3, [r7, #12]
 800ef6e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800ef70:	4b2d      	ldr	r3, [pc, #180]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef74:	4a2c      	ldr	r2, [pc, #176]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ef7a:	6313      	str	r3, [r2, #48]	; 0x30
 800ef7c:	4b2a      	ldr	r3, [pc, #168]	; (800f028 <HAL_ETH_MspInit+0x16c>)
 800ef7e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ef80:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ef84:	60bb      	str	r3, [r7, #8]
 800ef86:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800ef88:	2332      	movs	r3, #50	; 0x32
 800ef8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ef8c:	2302      	movs	r3, #2
 800ef8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ef90:	2300      	movs	r3, #0
 800ef92:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ef94:	2303      	movs	r3, #3
 800ef96:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800ef98:	230b      	movs	r3, #11
 800ef9a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800ef9c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800efa0:	4619      	mov	r1, r3
 800efa2:	4822      	ldr	r0, [pc, #136]	; (800f02c <HAL_ETH_MspInit+0x170>)
 800efa4:	f7fc faae 	bl	800b504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800efa8:	2386      	movs	r3, #134	; 0x86
 800efaa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800efac:	2302      	movs	r3, #2
 800efae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efb0:	2300      	movs	r3, #0
 800efb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800efb4:	2303      	movs	r3, #3
 800efb6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800efb8:	230b      	movs	r3, #11
 800efba:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800efbc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800efc0:	4619      	mov	r1, r3
 800efc2:	481b      	ldr	r0, [pc, #108]	; (800f030 <HAL_ETH_MspInit+0x174>)
 800efc4:	f7fc fa9e 	bl	800b504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 800efc8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800efcc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800efce:	2302      	movs	r3, #2
 800efd0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800efd2:	2300      	movs	r3, #0
 800efd4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800efd6:	2303      	movs	r3, #3
 800efd8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800efda:	230b      	movs	r3, #11
 800efdc:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800efde:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800efe2:	4619      	mov	r1, r3
 800efe4:	4813      	ldr	r0, [pc, #76]	; (800f034 <HAL_ETH_MspInit+0x178>)
 800efe6:	f7fc fa8d 	bl	800b504 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800efea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800efee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800eff0:	2302      	movs	r3, #2
 800eff2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800eff4:	2300      	movs	r3, #0
 800eff6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800eff8:	2303      	movs	r3, #3
 800effa:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800effc:	230b      	movs	r3, #11
 800effe:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800f000:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800f004:	4619      	mov	r1, r3
 800f006:	480c      	ldr	r0, [pc, #48]	; (800f038 <HAL_ETH_MspInit+0x17c>)
 800f008:	f7fc fa7c 	bl	800b504 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 800f00c:	2200      	movs	r2, #0
 800f00e:	2105      	movs	r1, #5
 800f010:	203d      	movs	r0, #61	; 0x3d
 800f012:	f7fa fc96 	bl	8009942 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 800f016:	203d      	movs	r0, #61	; 0x3d
 800f018:	f7fa fcaf 	bl	800997a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 800f01c:	bf00      	nop
 800f01e:	3738      	adds	r7, #56	; 0x38
 800f020:	46bd      	mov	sp, r7
 800f022:	bd80      	pop	{r7, pc}
 800f024:	40028000 	.word	0x40028000
 800f028:	40023800 	.word	0x40023800
 800f02c:	40020800 	.word	0x40020800
 800f030:	40020000 	.word	0x40020000
 800f034:	40020400 	.word	0x40020400
 800f038:	40021800 	.word	0x40021800

0800f03c <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  heth: ETH handle
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 800f03c:	b580      	push	{r7, lr}
 800f03e:	b082      	sub	sp, #8
 800f040:	af00      	add	r7, sp, #0
 800f042:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(s_xSemaphore);
 800f044:	4b04      	ldr	r3, [pc, #16]	; (800f058 <HAL_ETH_RxCpltCallback+0x1c>)
 800f046:	681b      	ldr	r3, [r3, #0]
 800f048:	4618      	mov	r0, r3
 800f04a:	f000 fd11 	bl	800fa70 <osSemaphoreRelease>
}
 800f04e:	bf00      	nop
 800f050:	3708      	adds	r7, #8
 800f052:	46bd      	mov	sp, r7
 800f054:	bd80      	pop	{r7, pc}
 800f056:	bf00      	nop
 800f058:	2000034c 	.word	0x2000034c

0800f05c <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800f05c:	b5b0      	push	{r4, r5, r7, lr}
 800f05e:	b090      	sub	sp, #64	; 0x40
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800f064:	2300      	movs	r3, #0
 800f066:	63bb      	str	r3, [r7, #56]	; 0x38
  HAL_StatusTypeDef hal_eth_init_status;

/* Init ETH */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800f068:	4b5c      	ldr	r3, [pc, #368]	; (800f1dc <low_level_init+0x180>)
 800f06a:	4a5d      	ldr	r2, [pc, #372]	; (800f1e0 <low_level_init+0x184>)
 800f06c:	601a      	str	r2, [r3, #0]
  heth.Init.AutoNegotiation = ETH_AUTONEGOTIATION_ENABLE;
 800f06e:	4b5b      	ldr	r3, [pc, #364]	; (800f1dc <low_level_init+0x180>)
 800f070:	2201      	movs	r2, #1
 800f072:	605a      	str	r2, [r3, #4]
  heth.Init.PhyAddress = LAN8742A_PHY_ADDRESS;
 800f074:	4b59      	ldr	r3, [pc, #356]	; (800f1dc <low_level_init+0x180>)
 800f076:	2200      	movs	r2, #0
 800f078:	821a      	strh	r2, [r3, #16]
  MACAddr[0] = 0x00;
 800f07a:	2300      	movs	r3, #0
 800f07c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  MACAddr[1] = 0x80;
 800f080:	2380      	movs	r3, #128	; 0x80
 800f082:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  MACAddr[2] = 0xE1;
 800f086:	23e1      	movs	r3, #225	; 0xe1
 800f088:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  MACAddr[3] = 0x00;
 800f08c:	2300      	movs	r3, #0
 800f08e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  MACAddr[4] = 0x00;
 800f092:	2300      	movs	r3, #0
 800f094:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
  MACAddr[5] = 0x00;
 800f098:	2300      	movs	r3, #0
 800f09a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
  heth.Init.MACAddr = &MACAddr[0];
 800f09e:	4a4f      	ldr	r2, [pc, #316]	; (800f1dc <low_level_init+0x180>)
 800f0a0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800f0a4:	6153      	str	r3, [r2, #20]
  heth.Init.RxMode = ETH_RXINTERRUPT_MODE;
 800f0a6:	4b4d      	ldr	r3, [pc, #308]	; (800f1dc <low_level_init+0x180>)
 800f0a8:	2201      	movs	r2, #1
 800f0aa:	619a      	str	r2, [r3, #24]
  heth.Init.ChecksumMode = ETH_CHECKSUM_BY_HARDWARE;
 800f0ac:	4b4b      	ldr	r3, [pc, #300]	; (800f1dc <low_level_init+0x180>)
 800f0ae:	2200      	movs	r2, #0
 800f0b0:	61da      	str	r2, [r3, #28]
  heth.Init.MediaInterface = ETH_MEDIA_INTERFACE_RMII;
 800f0b2:	4b4a      	ldr	r3, [pc, #296]	; (800f1dc <low_level_init+0x180>)
 800f0b4:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 800f0b8:	621a      	str	r2, [r3, #32]

  /* USER CODE BEGIN MACADDRESS */
    
  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800f0ba:	4848      	ldr	r0, [pc, #288]	; (800f1dc <low_level_init+0x180>)
 800f0bc:	f7fb f88c 	bl	800a1d8 <HAL_ETH_Init>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (hal_eth_init_status == HAL_OK)
 800f0c6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800f0ca:	2b00      	cmp	r3, #0
 800f0cc:	d108      	bne.n	800f0e0 <low_level_init+0x84>
  {
    /* Set netif link flag */
    netif->flags |= NETIF_FLAG_LINK_UP;
 800f0ce:	687b      	ldr	r3, [r7, #4]
 800f0d0:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f0d4:	f043 0304 	orr.w	r3, r3, #4
 800f0d8:	b2da      	uxtb	r2, r3
 800f0da:	687b      	ldr	r3, [r7, #4]
 800f0dc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  }
  /* Initialize Tx Descriptors list: Chain Mode */
  HAL_ETH_DMATxDescListInit(&heth, DMATxDscrTab, &Tx_Buff[0][0], ETH_TXBUFNB);
 800f0e0:	2304      	movs	r3, #4
 800f0e2:	4a40      	ldr	r2, [pc, #256]	; (800f1e4 <low_level_init+0x188>)
 800f0e4:	4940      	ldr	r1, [pc, #256]	; (800f1e8 <low_level_init+0x18c>)
 800f0e6:	483d      	ldr	r0, [pc, #244]	; (800f1dc <low_level_init+0x180>)
 800f0e8:	f7fb fa12 	bl	800a510 <HAL_ETH_DMATxDescListInit>

  /* Initialize Rx Descriptors list: Chain Mode  */
  HAL_ETH_DMARxDescListInit(&heth, DMARxDscrTab, &Rx_Buff[0][0], ETH_RXBUFNB);
 800f0ec:	2304      	movs	r3, #4
 800f0ee:	4a3f      	ldr	r2, [pc, #252]	; (800f1ec <low_level_init+0x190>)
 800f0f0:	493f      	ldr	r1, [pc, #252]	; (800f1f0 <low_level_init+0x194>)
 800f0f2:	483a      	ldr	r0, [pc, #232]	; (800f1dc <low_level_init+0x180>)
 800f0f4:	f7fb fa75 	bl	800a5e2 <HAL_ETH_DMARxDescListInit>

#if LWIP_ARP || LWIP_ETHERNET

  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	2206      	movs	r2, #6
 800f0fc:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800f100:	4b36      	ldr	r3, [pc, #216]	; (800f1dc <low_level_init+0x180>)
 800f102:	695b      	ldr	r3, [r3, #20]
 800f104:	781a      	ldrb	r2, [r3, #0]
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800f10c:	4b33      	ldr	r3, [pc, #204]	; (800f1dc <low_level_init+0x180>)
 800f10e:	695b      	ldr	r3, [r3, #20]
 800f110:	785a      	ldrb	r2, [r3, #1]
 800f112:	687b      	ldr	r3, [r7, #4]
 800f114:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800f118:	4b30      	ldr	r3, [pc, #192]	; (800f1dc <low_level_init+0x180>)
 800f11a:	695b      	ldr	r3, [r3, #20]
 800f11c:	789a      	ldrb	r2, [r3, #2]
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800f124:	4b2d      	ldr	r3, [pc, #180]	; (800f1dc <low_level_init+0x180>)
 800f126:	695b      	ldr	r3, [r3, #20]
 800f128:	78da      	ldrb	r2, [r3, #3]
 800f12a:	687b      	ldr	r3, [r7, #4]
 800f12c:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800f130:	4b2a      	ldr	r3, [pc, #168]	; (800f1dc <low_level_init+0x180>)
 800f132:	695b      	ldr	r3, [r3, #20]
 800f134:	791a      	ldrb	r2, [r3, #4]
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800f13c:	4b27      	ldr	r3, [pc, #156]	; (800f1dc <low_level_init+0x180>)
 800f13e:	695b      	ldr	r3, [r3, #20]
 800f140:	795a      	ldrb	r2, [r3, #5]
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* maximum transfer unit */
  netif->mtu = 1500;
 800f148:	687b      	ldr	r3, [r7, #4]
 800f14a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 800f14e:	849a      	strh	r2, [r3, #36]	; 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800f150:	687b      	ldr	r3, [r7, #4]
 800f152:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f156:	f043 030a 	orr.w	r3, r3, #10
 800f15a:	b2da      	uxtb	r2, r3
 800f15c:	687b      	ldr	r3, [r7, #4]
 800f15e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

/* create a binary semaphore used for informing ethernetif of frame reception */
  osSemaphoreDef(SEM);
 800f162:	2300      	movs	r3, #0
 800f164:	62bb      	str	r3, [r7, #40]	; 0x28
 800f166:	2300      	movs	r3, #0
 800f168:	62fb      	str	r3, [r7, #44]	; 0x2c
  s_xSemaphore = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f16a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800f16e:	2101      	movs	r1, #1
 800f170:	4618      	mov	r0, r3
 800f172:	f000 fbfb 	bl	800f96c <osSemaphoreCreate>
 800f176:	4602      	mov	r2, r0
 800f178:	4b1e      	ldr	r3, [pc, #120]	; (800f1f4 <low_level_init+0x198>)
 800f17a:	601a      	str	r2, [r3, #0]

/* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  osThreadDef(EthIf, ethernetif_input, osPriorityRealtime, 0, INTERFACE_THREAD_STACK_SIZE);
 800f17c:	4b1e      	ldr	r3, [pc, #120]	; (800f1f8 <low_level_init+0x19c>)
 800f17e:	f107 040c 	add.w	r4, r7, #12
 800f182:	461d      	mov	r5, r3
 800f184:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f186:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f188:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800f18c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  osThreadCreate (osThread(EthIf), netif);
 800f190:	f107 030c 	add.w	r3, r7, #12
 800f194:	6879      	ldr	r1, [r7, #4]
 800f196:	4618      	mov	r0, r3
 800f198:	f000 faeb 	bl	800f772 <osThreadCreate>
/* USER CODE END OS_THREAD_DEF_CREATE_CMSIS_RTOS_V1 */
  /* Enable MAC and DMA transmission and reception */
  HAL_ETH_Start(&heth);
 800f19c:	480f      	ldr	r0, [pc, #60]	; (800f1dc <low_level_init+0x180>)
 800f19e:	f7fb fd48 	bl	800ac32 <HAL_ETH_Start>
/* USER CODE BEGIN PHY_PRE_CONFIG */
    
/* USER CODE END PHY_PRE_CONFIG */

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR, &regvalue);
 800f1a2:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f1a6:	461a      	mov	r2, r3
 800f1a8:	211d      	movs	r1, #29
 800f1aa:	480c      	ldr	r0, [pc, #48]	; (800f1dc <low_level_init+0x180>)
 800f1ac:	f7fb fc73 	bl	800aa96 <HAL_ETH_ReadPHYRegister>
  regvalue |= (PHY_ISFR_INT4);
 800f1b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1b2:	f043 030b 	orr.w	r3, r3, #11
 800f1b6:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Enable Interrupt on change of link status */
  HAL_ETH_WritePHYRegister(&heth, PHY_ISFR , regvalue );
 800f1b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f1ba:	461a      	mov	r2, r3
 800f1bc:	211d      	movs	r1, #29
 800f1be:	4807      	ldr	r0, [pc, #28]	; (800f1dc <low_level_init+0x180>)
 800f1c0:	f7fb fcd1 	bl	800ab66 <HAL_ETH_WritePHYRegister>

  /* Read Register Configuration */
  HAL_ETH_ReadPHYRegister(&heth, PHY_ISFR , &regvalue);
 800f1c4:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800f1c8:	461a      	mov	r2, r3
 800f1ca:	211d      	movs	r1, #29
 800f1cc:	4803      	ldr	r0, [pc, #12]	; (800f1dc <low_level_init+0x180>)
 800f1ce:	f7fb fc62 	bl	800aa96 <HAL_ETH_ReadPHYRegister>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */
    
/* USER CODE END LOW_LEVEL_INIT */
}
 800f1d2:	bf00      	nop
 800f1d4:	3740      	adds	r7, #64	; 0x40
 800f1d6:	46bd      	mov	sp, r7
 800f1d8:	bdb0      	pop	{r4, r5, r7, pc}
 800f1da:	bf00      	nop
 800f1dc:	200065e0 	.word	0x200065e0
 800f1e0:	40028000 	.word	0x40028000
 800f1e4:	20006628 	.word	0x20006628
 800f1e8:	20004d10 	.word	0x20004d10
 800f1ec:	20004d90 	.word	0x20004d90
 800f1f0:	20006560 	.word	0x20006560
 800f1f4:	2000034c 	.word	0x2000034c
 800f1f8:	0801efe0 	.word	0x0801efe0

0800f1fc <low_level_output>:
 *       to become availale since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800f1fc:	b580      	push	{r7, lr}
 800f1fe:	b08a      	sub	sp, #40	; 0x28
 800f200:	af00      	add	r7, sp, #0
 800f202:	6078      	str	r0, [r7, #4]
 800f204:	6039      	str	r1, [r7, #0]
  err_t errval;
  struct pbuf *q;
  uint8_t *buffer = (uint8_t *)(heth.TxDesc->Buffer1Addr);
 800f206:	4b4b      	ldr	r3, [pc, #300]	; (800f334 <low_level_output+0x138>)
 800f208:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f20a:	689b      	ldr	r3, [r3, #8]
 800f20c:	61fb      	str	r3, [r7, #28]
  __IO ETH_DMADescTypeDef *DmaTxDesc;
  uint32_t framelength = 0;
 800f20e:	2300      	movs	r3, #0
 800f210:	617b      	str	r3, [r7, #20]
  uint32_t bufferoffset = 0;
 800f212:	2300      	movs	r3, #0
 800f214:	613b      	str	r3, [r7, #16]
  uint32_t byteslefttocopy = 0;
 800f216:	2300      	movs	r3, #0
 800f218:	60fb      	str	r3, [r7, #12]
  uint32_t payloadoffset = 0;
 800f21a:	2300      	movs	r3, #0
 800f21c:	60bb      	str	r3, [r7, #8]
  DmaTxDesc = heth.TxDesc;
 800f21e:	4b45      	ldr	r3, [pc, #276]	; (800f334 <low_level_output+0x138>)
 800f220:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800f222:	61bb      	str	r3, [r7, #24]
  bufferoffset = 0;
 800f224:	2300      	movs	r3, #0
 800f226:	613b      	str	r3, [r7, #16]

  /* copy frame from pbufs to driver buffers */
  for(q = p; q != NULL; q = q->next)
 800f228:	683b      	ldr	r3, [r7, #0]
 800f22a:	623b      	str	r3, [r7, #32]
 800f22c:	e05a      	b.n	800f2e4 <low_level_output+0xe8>
    {
      /* Is this buffer available? If not, goto error */
      if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800f22e:	69bb      	ldr	r3, [r7, #24]
 800f230:	681b      	ldr	r3, [r3, #0]
 800f232:	2b00      	cmp	r3, #0
 800f234:	da03      	bge.n	800f23e <low_level_output+0x42>
      {
        errval = ERR_USE;
 800f236:	23f8      	movs	r3, #248	; 0xf8
 800f238:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        goto error;
 800f23c:	e05c      	b.n	800f2f8 <low_level_output+0xfc>
      }

      /* Get bytes in current lwIP buffer */
      byteslefttocopy = q->len;
 800f23e:	6a3b      	ldr	r3, [r7, #32]
 800f240:	895b      	ldrh	r3, [r3, #10]
 800f242:	60fb      	str	r3, [r7, #12]
      payloadoffset = 0;
 800f244:	2300      	movs	r3, #0
 800f246:	60bb      	str	r3, [r7, #8]

      /* Check if the length of data to copy is bigger than Tx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800f248:	e02f      	b.n	800f2aa <low_level_output+0xae>
      {
        /* Copy data to Tx buffer*/
        memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), (ETH_TX_BUF_SIZE - bufferoffset) );
 800f24a:	69fa      	ldr	r2, [r7, #28]
 800f24c:	693b      	ldr	r3, [r7, #16]
 800f24e:	18d0      	adds	r0, r2, r3
 800f250:	6a3b      	ldr	r3, [r7, #32]
 800f252:	685a      	ldr	r2, [r3, #4]
 800f254:	68bb      	ldr	r3, [r7, #8]
 800f256:	18d1      	adds	r1, r2, r3
 800f258:	693a      	ldr	r2, [r7, #16]
 800f25a:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800f25e:	1a9b      	subs	r3, r3, r2
 800f260:	461a      	mov	r2, r3
 800f262:	f00e ff34 	bl	801e0ce <memcpy>

        /* Point to next descriptor */
        DmaTxDesc = (ETH_DMADescTypeDef *)(DmaTxDesc->Buffer2NextDescAddr);
 800f266:	69bb      	ldr	r3, [r7, #24]
 800f268:	68db      	ldr	r3, [r3, #12]
 800f26a:	61bb      	str	r3, [r7, #24]

        /* Check if the buffer is available */
        if((DmaTxDesc->Status & ETH_DMATXDESC_OWN) != (uint32_t)RESET)
 800f26c:	69bb      	ldr	r3, [r7, #24]
 800f26e:	681b      	ldr	r3, [r3, #0]
 800f270:	2b00      	cmp	r3, #0
 800f272:	da03      	bge.n	800f27c <low_level_output+0x80>
        {
          errval = ERR_USE;
 800f274:	23f8      	movs	r3, #248	; 0xf8
 800f276:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          goto error;
 800f27a:	e03d      	b.n	800f2f8 <low_level_output+0xfc>
        }

        buffer = (uint8_t *)(DmaTxDesc->Buffer1Addr);
 800f27c:	69bb      	ldr	r3, [r7, #24]
 800f27e:	689b      	ldr	r3, [r3, #8]
 800f280:	61fb      	str	r3, [r7, #28]

        byteslefttocopy = byteslefttocopy - (ETH_TX_BUF_SIZE - bufferoffset);
 800f282:	693a      	ldr	r2, [r7, #16]
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	4413      	add	r3, r2
 800f288:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800f28c:	60fb      	str	r3, [r7, #12]
        payloadoffset = payloadoffset + (ETH_TX_BUF_SIZE - bufferoffset);
 800f28e:	68ba      	ldr	r2, [r7, #8]
 800f290:	693b      	ldr	r3, [r7, #16]
 800f292:	1ad3      	subs	r3, r2, r3
 800f294:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800f298:	60bb      	str	r3, [r7, #8]
        framelength = framelength + (ETH_TX_BUF_SIZE - bufferoffset);
 800f29a:	697a      	ldr	r2, [r7, #20]
 800f29c:	693b      	ldr	r3, [r7, #16]
 800f29e:	1ad3      	subs	r3, r2, r3
 800f2a0:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800f2a4:	617b      	str	r3, [r7, #20]
        bufferoffset = 0;
 800f2a6:	2300      	movs	r3, #0
 800f2a8:	613b      	str	r3, [r7, #16]
      while( (byteslefttocopy + bufferoffset) > ETH_TX_BUF_SIZE )
 800f2aa:	68fa      	ldr	r2, [r7, #12]
 800f2ac:	693b      	ldr	r3, [r7, #16]
 800f2ae:	4413      	add	r3, r2
 800f2b0:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800f2b4:	4293      	cmp	r3, r2
 800f2b6:	d8c8      	bhi.n	800f24a <low_level_output+0x4e>
      }

      /* Copy the remaining bytes */
      memcpy( (uint8_t*)((uint8_t*)buffer + bufferoffset), (uint8_t*)((uint8_t*)q->payload + payloadoffset), byteslefttocopy );
 800f2b8:	69fa      	ldr	r2, [r7, #28]
 800f2ba:	693b      	ldr	r3, [r7, #16]
 800f2bc:	18d0      	adds	r0, r2, r3
 800f2be:	6a3b      	ldr	r3, [r7, #32]
 800f2c0:	685a      	ldr	r2, [r3, #4]
 800f2c2:	68bb      	ldr	r3, [r7, #8]
 800f2c4:	4413      	add	r3, r2
 800f2c6:	68fa      	ldr	r2, [r7, #12]
 800f2c8:	4619      	mov	r1, r3
 800f2ca:	f00e ff00 	bl	801e0ce <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800f2ce:	693a      	ldr	r2, [r7, #16]
 800f2d0:	68fb      	ldr	r3, [r7, #12]
 800f2d2:	4413      	add	r3, r2
 800f2d4:	613b      	str	r3, [r7, #16]
      framelength = framelength + byteslefttocopy;
 800f2d6:	697a      	ldr	r2, [r7, #20]
 800f2d8:	68fb      	ldr	r3, [r7, #12]
 800f2da:	4413      	add	r3, r2
 800f2dc:	617b      	str	r3, [r7, #20]
  for(q = p; q != NULL; q = q->next)
 800f2de:	6a3b      	ldr	r3, [r7, #32]
 800f2e0:	681b      	ldr	r3, [r3, #0]
 800f2e2:	623b      	str	r3, [r7, #32]
 800f2e4:	6a3b      	ldr	r3, [r7, #32]
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	d1a1      	bne.n	800f22e <low_level_output+0x32>
    }

  /* Prepare transmit descriptors to give to DMA */
  HAL_ETH_TransmitFrame(&heth, framelength);
 800f2ea:	6979      	ldr	r1, [r7, #20]
 800f2ec:	4811      	ldr	r0, [pc, #68]	; (800f334 <low_level_output+0x138>)
 800f2ee:	f7fb f9e5 	bl	800a6bc <HAL_ETH_TransmitFrame>

  errval = ERR_OK;
 800f2f2:	2300      	movs	r3, #0
 800f2f4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

error:

  /* When Transmit Underflow flag is set, clear it and issue a Transmit Poll Demand to resume transmission */
  if ((heth.Instance->DMASR & ETH_DMASR_TUS) != (uint32_t)RESET)
 800f2f8:	4b0e      	ldr	r3, [pc, #56]	; (800f334 <low_level_output+0x138>)
 800f2fa:	681a      	ldr	r2, [r3, #0]
 800f2fc:	f241 0314 	movw	r3, #4116	; 0x1014
 800f300:	4413      	add	r3, r2
 800f302:	681b      	ldr	r3, [r3, #0]
 800f304:	f003 0320 	and.w	r3, r3, #32
 800f308:	2b00      	cmp	r3, #0
 800f30a:	d00d      	beq.n	800f328 <low_level_output+0x12c>
  {
    /* Clear TUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_TUS;
 800f30c:	4b09      	ldr	r3, [pc, #36]	; (800f334 <low_level_output+0x138>)
 800f30e:	681a      	ldr	r2, [r3, #0]
 800f310:	f241 0314 	movw	r3, #4116	; 0x1014
 800f314:	4413      	add	r3, r2
 800f316:	2220      	movs	r2, #32
 800f318:	601a      	str	r2, [r3, #0]

    /* Resume DMA transmission*/
    heth.Instance->DMATPDR = 0;
 800f31a:	4b06      	ldr	r3, [pc, #24]	; (800f334 <low_level_output+0x138>)
 800f31c:	681a      	ldr	r2, [r3, #0]
 800f31e:	f241 0304 	movw	r3, #4100	; 0x1004
 800f322:	4413      	add	r3, r2
 800f324:	2200      	movs	r2, #0
 800f326:	601a      	str	r2, [r3, #0]
  }
  return errval;
 800f328:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800f32c:	4618      	mov	r0, r3
 800f32e:	3728      	adds	r7, #40	; 0x28
 800f330:	46bd      	mov	sp, r7
 800f332:	bd80      	pop	{r7, pc}
 800f334:	200065e0 	.word	0x200065e0

0800f338 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800f338:	b580      	push	{r7, lr}
 800f33a:	b08c      	sub	sp, #48	; 0x30
 800f33c:	af00      	add	r7, sp, #0
 800f33e:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800f340:	2300      	movs	r3, #0
 800f342:	62fb      	str	r3, [r7, #44]	; 0x2c
  struct pbuf *q = NULL;
 800f344:	2300      	movs	r3, #0
 800f346:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t len = 0;
 800f348:	2300      	movs	r3, #0
 800f34a:	81fb      	strh	r3, [r7, #14]
  uint8_t *buffer;
  __IO ETH_DMADescTypeDef *dmarxdesc;
  uint32_t bufferoffset = 0;
 800f34c:	2300      	movs	r3, #0
 800f34e:	61fb      	str	r3, [r7, #28]
  uint32_t payloadoffset = 0;
 800f350:	2300      	movs	r3, #0
 800f352:	61bb      	str	r3, [r7, #24]
  uint32_t byteslefttocopy = 0;
 800f354:	2300      	movs	r3, #0
 800f356:	617b      	str	r3, [r7, #20]
  uint32_t i=0;
 800f358:	2300      	movs	r3, #0
 800f35a:	613b      	str	r3, [r7, #16]

  /* get received frame */
  if (HAL_ETH_GetReceivedFrame_IT(&heth) != HAL_OK)
 800f35c:	484f      	ldr	r0, [pc, #316]	; (800f49c <low_level_input+0x164>)
 800f35e:	f7fb fa97 	bl	800a890 <HAL_ETH_GetReceivedFrame_IT>
 800f362:	4603      	mov	r3, r0
 800f364:	2b00      	cmp	r3, #0
 800f366:	d001      	beq.n	800f36c <low_level_input+0x34>

    return NULL;
 800f368:	2300      	movs	r3, #0
 800f36a:	e092      	b.n	800f492 <low_level_input+0x15a>

  /* Obtain the size of the packet and put it into the "len" variable. */
  len = heth.RxFrameInfos.length;
 800f36c:	4b4b      	ldr	r3, [pc, #300]	; (800f49c <low_level_input+0x164>)
 800f36e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f370:	81fb      	strh	r3, [r7, #14]
  buffer = (uint8_t *)heth.RxFrameInfos.buffer;
 800f372:	4b4a      	ldr	r3, [pc, #296]	; (800f49c <low_level_input+0x164>)
 800f374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800f376:	627b      	str	r3, [r7, #36]	; 0x24

  if (len > 0)
 800f378:	89fb      	ldrh	r3, [r7, #14]
 800f37a:	2b00      	cmp	r3, #0
 800f37c:	d007      	beq.n	800f38e <low_level_input+0x56>
  {
    /* We allocate a pbuf chain of pbufs from the Lwip buffer pool */
    p = pbuf_alloc(PBUF_RAW, len, PBUF_POOL);
 800f37e:	89fb      	ldrh	r3, [r7, #14]
 800f380:	f44f 72c1 	mov.w	r2, #386	; 0x182
 800f384:	4619      	mov	r1, r3
 800f386:	2000      	movs	r0, #0
 800f388:	f005 f98e 	bl	80146a8 <pbuf_alloc>
 800f38c:	62f8      	str	r0, [r7, #44]	; 0x2c
  }

  if (p != NULL)
 800f38e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f390:	2b00      	cmp	r3, #0
 800f392:	d04b      	beq.n	800f42c <low_level_input+0xf4>
  {
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800f394:	4b41      	ldr	r3, [pc, #260]	; (800f49c <low_level_input+0x164>)
 800f396:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f398:	623b      	str	r3, [r7, #32]
    bufferoffset = 0;
 800f39a:	2300      	movs	r3, #0
 800f39c:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800f39e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f3a0:	62bb      	str	r3, [r7, #40]	; 0x28
 800f3a2:	e040      	b.n	800f426 <low_level_input+0xee>
    {
      byteslefttocopy = q->len;
 800f3a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3a6:	895b      	ldrh	r3, [r3, #10]
 800f3a8:	617b      	str	r3, [r7, #20]
      payloadoffset = 0;
 800f3aa:	2300      	movs	r3, #0
 800f3ac:	61bb      	str	r3, [r7, #24]

      /* Check if the length of bytes to copy in current pbuf is bigger than Rx buffer size*/
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800f3ae:	e021      	b.n	800f3f4 <low_level_input+0xbc>
      {
        /* Copy data to pbuf */
        memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), (ETH_RX_BUF_SIZE - bufferoffset));
 800f3b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f3b2:	685a      	ldr	r2, [r3, #4]
 800f3b4:	69bb      	ldr	r3, [r7, #24]
 800f3b6:	18d0      	adds	r0, r2, r3
 800f3b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f3ba:	69fb      	ldr	r3, [r7, #28]
 800f3bc:	18d1      	adds	r1, r2, r3
 800f3be:	69fa      	ldr	r2, [r7, #28]
 800f3c0:	f240 53f4 	movw	r3, #1524	; 0x5f4
 800f3c4:	1a9b      	subs	r3, r3, r2
 800f3c6:	461a      	mov	r2, r3
 800f3c8:	f00e fe81 	bl	801e0ce <memcpy>

        /* Point to next descriptor */
        dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800f3cc:	6a3b      	ldr	r3, [r7, #32]
 800f3ce:	68db      	ldr	r3, [r3, #12]
 800f3d0:	623b      	str	r3, [r7, #32]
        buffer = (uint8_t *)(dmarxdesc->Buffer1Addr);
 800f3d2:	6a3b      	ldr	r3, [r7, #32]
 800f3d4:	689b      	ldr	r3, [r3, #8]
 800f3d6:	627b      	str	r3, [r7, #36]	; 0x24

        byteslefttocopy = byteslefttocopy - (ETH_RX_BUF_SIZE - bufferoffset);
 800f3d8:	69fa      	ldr	r2, [r7, #28]
 800f3da:	697b      	ldr	r3, [r7, #20]
 800f3dc:	4413      	add	r3, r2
 800f3de:	f2a3 53f4 	subw	r3, r3, #1524	; 0x5f4
 800f3e2:	617b      	str	r3, [r7, #20]
        payloadoffset = payloadoffset + (ETH_RX_BUF_SIZE - bufferoffset);
 800f3e4:	69ba      	ldr	r2, [r7, #24]
 800f3e6:	69fb      	ldr	r3, [r7, #28]
 800f3e8:	1ad3      	subs	r3, r2, r3
 800f3ea:	f203 53f4 	addw	r3, r3, #1524	; 0x5f4
 800f3ee:	61bb      	str	r3, [r7, #24]
        bufferoffset = 0;
 800f3f0:	2300      	movs	r3, #0
 800f3f2:	61fb      	str	r3, [r7, #28]
      while( (byteslefttocopy + bufferoffset) > ETH_RX_BUF_SIZE )
 800f3f4:	697a      	ldr	r2, [r7, #20]
 800f3f6:	69fb      	ldr	r3, [r7, #28]
 800f3f8:	4413      	add	r3, r2
 800f3fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 800f3fe:	4293      	cmp	r3, r2
 800f400:	d8d6      	bhi.n	800f3b0 <low_level_input+0x78>
      }
      /* Copy remaining data in pbuf */
      memcpy( (uint8_t*)((uint8_t*)q->payload + payloadoffset), (uint8_t*)((uint8_t*)buffer + bufferoffset), byteslefttocopy);
 800f402:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f404:	685a      	ldr	r2, [r3, #4]
 800f406:	69bb      	ldr	r3, [r7, #24]
 800f408:	18d0      	adds	r0, r2, r3
 800f40a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f40c:	69fb      	ldr	r3, [r7, #28]
 800f40e:	4413      	add	r3, r2
 800f410:	697a      	ldr	r2, [r7, #20]
 800f412:	4619      	mov	r1, r3
 800f414:	f00e fe5b 	bl	801e0ce <memcpy>
      bufferoffset = bufferoffset + byteslefttocopy;
 800f418:	69fa      	ldr	r2, [r7, #28]
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	4413      	add	r3, r2
 800f41e:	61fb      	str	r3, [r7, #28]
    for(q = p; q != NULL; q = q->next)
 800f420:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f422:	681b      	ldr	r3, [r3, #0]
 800f424:	62bb      	str	r3, [r7, #40]	; 0x28
 800f426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f428:	2b00      	cmp	r3, #0
 800f42a:	d1bb      	bne.n	800f3a4 <low_level_input+0x6c>
    }
  }

    /* Release descriptors to DMA */
    /* Point to first descriptor */
    dmarxdesc = heth.RxFrameInfos.FSRxDesc;
 800f42c:	4b1b      	ldr	r3, [pc, #108]	; (800f49c <low_level_input+0x164>)
 800f42e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f430:	623b      	str	r3, [r7, #32]
    /* Set Own bit in Rx descriptors: gives the buffers back to DMA */
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800f432:	2300      	movs	r3, #0
 800f434:	613b      	str	r3, [r7, #16]
 800f436:	e00b      	b.n	800f450 <low_level_input+0x118>
    {
      dmarxdesc->Status |= ETH_DMARXDESC_OWN;
 800f438:	6a3b      	ldr	r3, [r7, #32]
 800f43a:	681b      	ldr	r3, [r3, #0]
 800f43c:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800f440:	6a3b      	ldr	r3, [r7, #32]
 800f442:	601a      	str	r2, [r3, #0]
      dmarxdesc = (ETH_DMADescTypeDef *)(dmarxdesc->Buffer2NextDescAddr);
 800f444:	6a3b      	ldr	r3, [r7, #32]
 800f446:	68db      	ldr	r3, [r3, #12]
 800f448:	623b      	str	r3, [r7, #32]
    for (i=0; i< heth.RxFrameInfos.SegCount; i++)
 800f44a:	693b      	ldr	r3, [r7, #16]
 800f44c:	3301      	adds	r3, #1
 800f44e:	613b      	str	r3, [r7, #16]
 800f450:	4b12      	ldr	r3, [pc, #72]	; (800f49c <low_level_input+0x164>)
 800f452:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f454:	693a      	ldr	r2, [r7, #16]
 800f456:	429a      	cmp	r2, r3
 800f458:	d3ee      	bcc.n	800f438 <low_level_input+0x100>
    }

    /* Clear Segment_Count */
    heth.RxFrameInfos.SegCount =0;
 800f45a:	4b10      	ldr	r3, [pc, #64]	; (800f49c <low_level_input+0x164>)
 800f45c:	2200      	movs	r2, #0
 800f45e:	639a      	str	r2, [r3, #56]	; 0x38

  /* When Rx Buffer unavailable flag is set: clear it and resume reception */
  if ((heth.Instance->DMASR & ETH_DMASR_RBUS) != (uint32_t)RESET)
 800f460:	4b0e      	ldr	r3, [pc, #56]	; (800f49c <low_level_input+0x164>)
 800f462:	681a      	ldr	r2, [r3, #0]
 800f464:	f241 0314 	movw	r3, #4116	; 0x1014
 800f468:	4413      	add	r3, r2
 800f46a:	681b      	ldr	r3, [r3, #0]
 800f46c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f470:	2b00      	cmp	r3, #0
 800f472:	d00d      	beq.n	800f490 <low_level_input+0x158>
  {
    /* Clear RBUS ETHERNET DMA flag */
    heth.Instance->DMASR = ETH_DMASR_RBUS;
 800f474:	4b09      	ldr	r3, [pc, #36]	; (800f49c <low_level_input+0x164>)
 800f476:	681a      	ldr	r2, [r3, #0]
 800f478:	f241 0314 	movw	r3, #4116	; 0x1014
 800f47c:	4413      	add	r3, r2
 800f47e:	2280      	movs	r2, #128	; 0x80
 800f480:	601a      	str	r2, [r3, #0]
    /* Resume DMA reception */
    heth.Instance->DMARPDR = 0;
 800f482:	4b06      	ldr	r3, [pc, #24]	; (800f49c <low_level_input+0x164>)
 800f484:	681a      	ldr	r2, [r3, #0]
 800f486:	f241 0308 	movw	r3, #4104	; 0x1008
 800f48a:	4413      	add	r3, r2
 800f48c:	2200      	movs	r2, #0
 800f48e:	601a      	str	r2, [r3, #0]
  }
  return p;
 800f490:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800f492:	4618      	mov	r0, r3
 800f494:	3730      	adds	r7, #48	; 0x30
 800f496:	46bd      	mov	sp, r7
 800f498:	bd80      	pop	{r7, pc}
 800f49a:	bf00      	nop
 800f49c:	200065e0 	.word	0x200065e0

0800f4a0 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void const * argument)
{
 800f4a0:	b580      	push	{r7, lr}
 800f4a2:	b084      	sub	sp, #16
 800f4a4:	af00      	add	r7, sp, #0
 800f4a6:	6078      	str	r0, [r7, #4]
  struct pbuf *p;
  struct netif *netif = (struct netif *) argument;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	60fb      	str	r3, [r7, #12]

  for( ;; )
  {
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f4ac:	4b12      	ldr	r3, [pc, #72]	; (800f4f8 <ethernetif_input+0x58>)
 800f4ae:	681b      	ldr	r3, [r3, #0]
 800f4b0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	f000 fa8d 	bl	800f9d4 <osSemaphoreWait>
 800f4ba:	4603      	mov	r3, r0
 800f4bc:	2b00      	cmp	r3, #0
 800f4be:	d1f5      	bne.n	800f4ac <ethernetif_input+0xc>
    {
      do
      {
        LOCK_TCPIP_CORE();
 800f4c0:	480e      	ldr	r0, [pc, #56]	; (800f4fc <ethernetif_input+0x5c>)
 800f4c2:	f00e fd71 	bl	801dfa8 <sys_mutex_lock>
        p = low_level_input( netif );
 800f4c6:	68f8      	ldr	r0, [r7, #12]
 800f4c8:	f7ff ff36 	bl	800f338 <low_level_input>
 800f4cc:	60b8      	str	r0, [r7, #8]
        if   (p != NULL)
 800f4ce:	68bb      	ldr	r3, [r7, #8]
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d00a      	beq.n	800f4ea <ethernetif_input+0x4a>
        {
          if (netif->input( p, netif) != ERR_OK )
 800f4d4:	68fb      	ldr	r3, [r7, #12]
 800f4d6:	691b      	ldr	r3, [r3, #16]
 800f4d8:	68f9      	ldr	r1, [r7, #12]
 800f4da:	68b8      	ldr	r0, [r7, #8]
 800f4dc:	4798      	blx	r3
 800f4de:	4603      	mov	r3, r0
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d002      	beq.n	800f4ea <ethernetif_input+0x4a>
          {
            pbuf_free(p);
 800f4e4:	68b8      	ldr	r0, [r7, #8]
 800f4e6:	f005 fbbf 	bl	8014c68 <pbuf_free>
          }
        }
        UNLOCK_TCPIP_CORE();
 800f4ea:	4804      	ldr	r0, [pc, #16]	; (800f4fc <ethernetif_input+0x5c>)
 800f4ec:	f00e fd6b 	bl	801dfc6 <sys_mutex_unlock>
      } while(p!=NULL);
 800f4f0:	68bb      	ldr	r3, [r7, #8]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d1e4      	bne.n	800f4c0 <ethernetif_input+0x20>
    if (osSemaphoreWait(s_xSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800f4f6:	e7d9      	b.n	800f4ac <ethernetif_input+0xc>
 800f4f8:	2000034c 	.word	0x2000034c
 800f4fc:	20007df8 	.word	0x20007df8

0800f500 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800f500:	b580      	push	{r7, lr}
 800f502:	b082      	sub	sp, #8
 800f504:	af00      	add	r7, sp, #0
 800f506:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	2b00      	cmp	r3, #0
 800f50c:	d106      	bne.n	800f51c <ethernetif_init+0x1c>
 800f50e:	4b0e      	ldr	r3, [pc, #56]	; (800f548 <ethernetif_init+0x48>)
 800f510:	f240 2233 	movw	r2, #563	; 0x233
 800f514:	490d      	ldr	r1, [pc, #52]	; (800f54c <ethernetif_init+0x4c>)
 800f516:	480e      	ldr	r0, [pc, #56]	; (800f550 <ethernetif_init+0x50>)
 800f518:	f00e fdec 	bl	801e0f4 <iprintf>
#if LWIP_NETIF_HOSTNAME
  /* Initialize interface hostname */
  netif->hostname = "lwip";
#endif /* LWIP_NETIF_HOSTNAME */

  netif->name[0] = IFNAME0;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2273      	movs	r2, #115	; 0x73
 800f520:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
  netif->name[1] = IFNAME1;
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	2274      	movs	r2, #116	; 0x74
 800f528:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800f52c:	687b      	ldr	r3, [r7, #4]
 800f52e:	4a09      	ldr	r2, [pc, #36]	; (800f554 <ethernetif_init+0x54>)
 800f530:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800f532:	687b      	ldr	r3, [r7, #4]
 800f534:	4a08      	ldr	r2, [pc, #32]	; (800f558 <ethernetif_init+0x58>)
 800f536:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800f538:	6878      	ldr	r0, [r7, #4]
 800f53a:	f7ff fd8f 	bl	800f05c <low_level_init>

  return ERR_OK;
 800f53e:	2300      	movs	r3, #0
}
 800f540:	4618      	mov	r0, r3
 800f542:	3708      	adds	r7, #8
 800f544:	46bd      	mov	sp, r7
 800f546:	bd80      	pop	{r7, pc}
 800f548:	0801effc 	.word	0x0801effc
 800f54c:	0801f018 	.word	0x0801f018
 800f550:	0801f028 	.word	0x0801f028
 800f554:	0801c161 	.word	0x0801c161
 800f558:	0800f1fd 	.word	0x0800f1fd

0800f55c <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Time
*/
u32_t sys_now(void)
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800f560:	f7fa f8e6 	bl	8009730 <HAL_GetTick>
 800f564:	4603      	mov	r3, r0
}
 800f566:	4618      	mov	r0, r3
 800f568:	bd80      	pop	{r7, pc}
	...

0800f56c <ethernetif_set_link>:
  * @param  netif: the network interface
  * @retval None
  */
void ethernetif_set_link(void const *argument)

{
 800f56c:	b580      	push	{r7, lr}
 800f56e:	b084      	sub	sp, #16
 800f570:	af00      	add	r7, sp, #0
 800f572:	6078      	str	r0, [r7, #4]
  uint32_t regvalue = 0;
 800f574:	2300      	movs	r3, #0
 800f576:	60bb      	str	r3, [r7, #8]
  struct link_str *link_arg = (struct link_str *)argument;
 800f578:	687b      	ldr	r3, [r7, #4]
 800f57a:	60fb      	str	r3, [r7, #12]

  for(;;)
  {
    /* Read PHY_BSR*/
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f57c:	f107 0308 	add.w	r3, r7, #8
 800f580:	461a      	mov	r2, r3
 800f582:	2101      	movs	r1, #1
 800f584:	4816      	ldr	r0, [pc, #88]	; (800f5e0 <ethernetif_set_link+0x74>)
 800f586:	f7fb fa86 	bl	800aa96 <HAL_ETH_ReadPHYRegister>

    regvalue &= PHY_LINKED_STATUS;
 800f58a:	68bb      	ldr	r3, [r7, #8]
 800f58c:	f003 0304 	and.w	r3, r3, #4
 800f590:	60bb      	str	r3, [r7, #8]

    /* Check whether the netif link down and the PHY link is up */
    if(!netif_is_link_up(link_arg->netif) && (regvalue))
 800f592:	68fb      	ldr	r3, [r7, #12]
 800f594:	681b      	ldr	r3, [r3, #0]
 800f596:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f59a:	f003 0304 	and.w	r3, r3, #4
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d108      	bne.n	800f5b4 <ethernetif_set_link+0x48>
 800f5a2:	68bb      	ldr	r3, [r7, #8]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d005      	beq.n	800f5b4 <ethernetif_set_link+0x48>
    {
      /* network cable is connected */
      netif_set_link_up(link_arg->netif);
 800f5a8:	68fb      	ldr	r3, [r7, #12]
 800f5aa:	681b      	ldr	r3, [r3, #0]
 800f5ac:	4618      	mov	r0, r3
 800f5ae:	f004 ff4d 	bl	801444c <netif_set_link_up>
 800f5b2:	e011      	b.n	800f5d8 <ethernetif_set_link+0x6c>
    }
    else if(netif_is_link_up(link_arg->netif) && (!regvalue))
 800f5b4:	68fb      	ldr	r3, [r7, #12]
 800f5b6:	681b      	ldr	r3, [r3, #0]
 800f5b8:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f5bc:	089b      	lsrs	r3, r3, #2
 800f5be:	f003 0301 	and.w	r3, r3, #1
 800f5c2:	b2db      	uxtb	r3, r3
 800f5c4:	2b00      	cmp	r3, #0
 800f5c6:	d007      	beq.n	800f5d8 <ethernetif_set_link+0x6c>
 800f5c8:	68bb      	ldr	r3, [r7, #8]
 800f5ca:	2b00      	cmp	r3, #0
 800f5cc:	d104      	bne.n	800f5d8 <ethernetif_set_link+0x6c>
    {
      /* network cable is dis-connected */
      netif_set_link_down(link_arg->netif);
 800f5ce:	68fb      	ldr	r3, [r7, #12]
 800f5d0:	681b      	ldr	r3, [r3, #0]
 800f5d2:	4618      	mov	r0, r3
 800f5d4:	f004 ff6e 	bl	80144b4 <netif_set_link_down>
    }

    /* Suspend thread for 200 ms */
    osDelay(200);
 800f5d8:	20c8      	movs	r0, #200	; 0xc8
 800f5da:	f000 f916 	bl	800f80a <osDelay>
    HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f5de:	e7cd      	b.n	800f57c <ethernetif_set_link+0x10>
 800f5e0:	200065e0 	.word	0x200065e0

0800f5e4 <ethernetif_update_config>:
  *         to update low level driver configuration.
* @param  netif: The network interface
  * @retval None
  */
void ethernetif_update_config(struct netif *netif)
{
 800f5e4:	b580      	push	{r7, lr}
 800f5e6:	b084      	sub	sp, #16
 800f5e8:	af00      	add	r7, sp, #0
 800f5ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tickstart = 0;
 800f5ec:	2300      	movs	r3, #0
 800f5ee:	60fb      	str	r3, [r7, #12]
  uint32_t regvalue = 0;
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	60bb      	str	r3, [r7, #8]

  if(netif_is_link_up(netif))
 800f5f4:	687b      	ldr	r3, [r7, #4]
 800f5f6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800f5fa:	089b      	lsrs	r3, r3, #2
 800f5fc:	f003 0301 	and.w	r3, r3, #1
 800f600:	b2db      	uxtb	r3, r3
 800f602:	2b00      	cmp	r3, #0
 800f604:	d05d      	beq.n	800f6c2 <ethernetif_update_config+0xde>
  {
    /* Restart the auto-negotiation */
    if(heth.Init.AutoNegotiation != ETH_AUTONEGOTIATION_DISABLE)
 800f606:	4b34      	ldr	r3, [pc, #208]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f608:	685b      	ldr	r3, [r3, #4]
 800f60a:	2b00      	cmp	r3, #0
 800f60c:	d03f      	beq.n	800f68e <ethernetif_update_config+0xaa>
    {
      /* Enable Auto-Negotiation */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, PHY_AUTONEGOTIATION);
 800f60e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800f612:	2100      	movs	r1, #0
 800f614:	4830      	ldr	r0, [pc, #192]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f616:	f7fb faa6 	bl	800ab66 <HAL_ETH_WritePHYRegister>

      /* Get tick */
      tickstart = HAL_GetTick();
 800f61a:	f7fa f889 	bl	8009730 <HAL_GetTick>
 800f61e:	4603      	mov	r3, r0
 800f620:	60fb      	str	r3, [r7, #12]

      /* Wait until the auto-negotiation will be completed */
      do
      {
        HAL_ETH_ReadPHYRegister(&heth, PHY_BSR, &regvalue);
 800f622:	f107 0308 	add.w	r3, r7, #8
 800f626:	461a      	mov	r2, r3
 800f628:	2101      	movs	r1, #1
 800f62a:	482b      	ldr	r0, [pc, #172]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f62c:	f7fb fa33 	bl	800aa96 <HAL_ETH_ReadPHYRegister>

        /* Check for the Timeout ( 1s ) */
        if((HAL_GetTick() - tickstart ) > 1000)
 800f630:	f7fa f87e 	bl	8009730 <HAL_GetTick>
 800f634:	4602      	mov	r2, r0
 800f636:	68fb      	ldr	r3, [r7, #12]
 800f638:	1ad3      	subs	r3, r2, r3
 800f63a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800f63e:	d828      	bhi.n	800f692 <ethernetif_update_config+0xae>
        {
          /* In case of timeout */
          goto error;
        }
      } while (((regvalue & PHY_AUTONEGO_COMPLETE) != PHY_AUTONEGO_COMPLETE));
 800f640:	68bb      	ldr	r3, [r7, #8]
 800f642:	f003 0320 	and.w	r3, r3, #32
 800f646:	2b00      	cmp	r3, #0
 800f648:	d0eb      	beq.n	800f622 <ethernetif_update_config+0x3e>

      /* Read the result of the auto-negotiation */
      HAL_ETH_ReadPHYRegister(&heth, PHY_SR, &regvalue);
 800f64a:	f107 0308 	add.w	r3, r7, #8
 800f64e:	461a      	mov	r2, r3
 800f650:	211f      	movs	r1, #31
 800f652:	4821      	ldr	r0, [pc, #132]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f654:	f7fb fa1f 	bl	800aa96 <HAL_ETH_ReadPHYRegister>

      /* Configure the MAC with the Duplex Mode fixed by the auto-negotiation process */
      if((regvalue & PHY_DUPLEX_STATUS) != (uint32_t)RESET)
 800f658:	68bb      	ldr	r3, [r7, #8]
 800f65a:	f003 0310 	and.w	r3, r3, #16
 800f65e:	2b00      	cmp	r3, #0
 800f660:	d004      	beq.n	800f66c <ethernetif_update_config+0x88>
      {
        /* Set Ethernet duplex mode to Full-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_FULLDUPLEX;
 800f662:	4b1d      	ldr	r3, [pc, #116]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f664:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800f668:	60da      	str	r2, [r3, #12]
 800f66a:	e002      	b.n	800f672 <ethernetif_update_config+0x8e>
      }
      else
      {
        /* Set Ethernet duplex mode to Half-duplex following the auto-negotiation */
        heth.Init.DuplexMode = ETH_MODE_HALFDUPLEX;
 800f66c:	4b1a      	ldr	r3, [pc, #104]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f66e:	2200      	movs	r2, #0
 800f670:	60da      	str	r2, [r3, #12]
      }
      /* Configure the MAC with the speed fixed by the auto-negotiation process */
      if(regvalue & PHY_SPEED_STATUS)
 800f672:	68bb      	ldr	r3, [r7, #8]
 800f674:	f003 0304 	and.w	r3, r3, #4
 800f678:	2b00      	cmp	r3, #0
 800f67a:	d003      	beq.n	800f684 <ethernetif_update_config+0xa0>
      {
        /* Set Ethernet speed to 10M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_10M;
 800f67c:	4b16      	ldr	r3, [pc, #88]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f67e:	2200      	movs	r2, #0
 800f680:	609a      	str	r2, [r3, #8]
 800f682:	e016      	b.n	800f6b2 <ethernetif_update_config+0xce>
      }
      else
      {
        /* Set Ethernet speed to 100M following the auto-negotiation */
        heth.Init.Speed = ETH_SPEED_100M;
 800f684:	4b14      	ldr	r3, [pc, #80]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f686:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800f68a:	609a      	str	r2, [r3, #8]
 800f68c:	e011      	b.n	800f6b2 <ethernetif_update_config+0xce>
      }
    }
    else /* AutoNegotiation Disable */
    {
    error :
 800f68e:	bf00      	nop
 800f690:	e000      	b.n	800f694 <ethernetif_update_config+0xb0>
          goto error;
 800f692:	bf00      	nop
      /* Check parameters */
      assert_param(IS_ETH_SPEED(heth.Init.Speed));
      assert_param(IS_ETH_DUPLEX_MODE(heth.Init.DuplexMode));

      /* Set MAC Speed and Duplex Mode to PHY */
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800f694:	4b10      	ldr	r3, [pc, #64]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f696:	68db      	ldr	r3, [r3, #12]
 800f698:	08db      	lsrs	r3, r3, #3
 800f69a:	b29a      	uxth	r2, r3
                                                     (uint16_t)(heth.Init.Speed >> 1)));
 800f69c:	4b0e      	ldr	r3, [pc, #56]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f69e:	689b      	ldr	r3, [r3, #8]
 800f6a0:	085b      	lsrs	r3, r3, #1
 800f6a2:	b29b      	uxth	r3, r3
      HAL_ETH_WritePHYRegister(&heth, PHY_BCR, ((uint16_t)(heth.Init.DuplexMode >> 3) |
 800f6a4:	4313      	orrs	r3, r2
 800f6a6:	b29b      	uxth	r3, r3
 800f6a8:	461a      	mov	r2, r3
 800f6aa:	2100      	movs	r1, #0
 800f6ac:	480a      	ldr	r0, [pc, #40]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f6ae:	f7fb fa5a 	bl	800ab66 <HAL_ETH_WritePHYRegister>
    }

    /* ETHERNET MAC Re-Configuration */
    HAL_ETH_ConfigMAC(&heth, (ETH_MACInitTypeDef *) NULL);
 800f6b2:	2100      	movs	r1, #0
 800f6b4:	4808      	ldr	r0, [pc, #32]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f6b6:	f7fb fb1b 	bl	800acf0 <HAL_ETH_ConfigMAC>

    /* Restart MAC interface */
    HAL_ETH_Start(&heth);
 800f6ba:	4807      	ldr	r0, [pc, #28]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f6bc:	f7fb fab9 	bl	800ac32 <HAL_ETH_Start>
 800f6c0:	e002      	b.n	800f6c8 <ethernetif_update_config+0xe4>
  }
  else
  {
    /* Stop MAC interface */
    HAL_ETH_Stop(&heth);
 800f6c2:	4805      	ldr	r0, [pc, #20]	; (800f6d8 <ethernetif_update_config+0xf4>)
 800f6c4:	f7fb fae4 	bl	800ac90 <HAL_ETH_Stop>
  }

  ethernetif_notify_conn_changed(netif);
 800f6c8:	6878      	ldr	r0, [r7, #4]
 800f6ca:	f000 f807 	bl	800f6dc <ethernetif_notify_conn_changed>
}
 800f6ce:	bf00      	nop
 800f6d0:	3710      	adds	r7, #16
 800f6d2:	46bd      	mov	sp, r7
 800f6d4:	bd80      	pop	{r7, pc}
 800f6d6:	bf00      	nop
 800f6d8:	200065e0 	.word	0x200065e0

0800f6dc <ethernetif_notify_conn_changed>:
  * @brief  This function notify user about link status changement.
  * @param  netif: the network interface
  * @retval None
  */
__weak void ethernetif_notify_conn_changed(struct netif *netif)
{
 800f6dc:	b480      	push	{r7}
 800f6de:	b083      	sub	sp, #12
 800f6e0:	af00      	add	r7, sp, #0
 800f6e2:	6078      	str	r0, [r7, #4]
  /* NOTE : This is function could be implemented in user file 
            when the callback is needed,
  */

}
 800f6e4:	bf00      	nop
 800f6e6:	370c      	adds	r7, #12
 800f6e8:	46bd      	mov	sp, r7
 800f6ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f6ee:	4770      	bx	lr

0800f6f0 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f6f0:	b480      	push	{r7}
 800f6f2:	b085      	sub	sp, #20
 800f6f4:	af00      	add	r7, sp, #0
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f6fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f702:	2b84      	cmp	r3, #132	; 0x84
 800f704:	d005      	beq.n	800f712 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f706:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	4413      	add	r3, r2
 800f70e:	3303      	adds	r3, #3
 800f710:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f712:	68fb      	ldr	r3, [r7, #12]
}
 800f714:	4618      	mov	r0, r3
 800f716:	3714      	adds	r7, #20
 800f718:	46bd      	mov	sp, r7
 800f71a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f71e:	4770      	bx	lr

0800f720 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f720:	b480      	push	{r7}
 800f722:	b083      	sub	sp, #12
 800f724:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f726:	f3ef 8305 	mrs	r3, IPSR
 800f72a:	607b      	str	r3, [r7, #4]
  return(result);
 800f72c:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f72e:	2b00      	cmp	r3, #0
 800f730:	bf14      	ite	ne
 800f732:	2301      	movne	r3, #1
 800f734:	2300      	moveq	r3, #0
 800f736:	b2db      	uxtb	r3, r3
}
 800f738:	4618      	mov	r0, r3
 800f73a:	370c      	adds	r7, #12
 800f73c:	46bd      	mov	sp, r7
 800f73e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f742:	4770      	bx	lr

0800f744 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f744:	b580      	push	{r7, lr}
 800f746:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f748:	f001 fc88 	bl	801105c <vTaskStartScheduler>
  
  return osOK;
 800f74c:	2300      	movs	r3, #0
}
 800f74e:	4618      	mov	r0, r3
 800f750:	bd80      	pop	{r7, pc}

0800f752 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800f752:	b580      	push	{r7, lr}
 800f754:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800f756:	f7ff ffe3 	bl	800f720 <inHandlerMode>
 800f75a:	4603      	mov	r3, r0
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d003      	beq.n	800f768 <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800f760:	f001 fd9a 	bl	8011298 <xTaskGetTickCountFromISR>
 800f764:	4603      	mov	r3, r0
 800f766:	e002      	b.n	800f76e <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800f768:	f001 fd86 	bl	8011278 <xTaskGetTickCount>
 800f76c:	4603      	mov	r3, r0
  }
}
 800f76e:	4618      	mov	r0, r3
 800f770:	bd80      	pop	{r7, pc}

0800f772 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f772:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f774:	b089      	sub	sp, #36	; 0x24
 800f776:	af04      	add	r7, sp, #16
 800f778:	6078      	str	r0, [r7, #4]
 800f77a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	695b      	ldr	r3, [r3, #20]
 800f780:	2b00      	cmp	r3, #0
 800f782:	d020      	beq.n	800f7c6 <osThreadCreate+0x54>
 800f784:	687b      	ldr	r3, [r7, #4]
 800f786:	699b      	ldr	r3, [r3, #24]
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d01c      	beq.n	800f7c6 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f78c:	687b      	ldr	r3, [r7, #4]
 800f78e:	685c      	ldr	r4, [r3, #4]
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	681d      	ldr	r5, [r3, #0]
 800f794:	687b      	ldr	r3, [r7, #4]
 800f796:	691e      	ldr	r6, [r3, #16]
 800f798:	687b      	ldr	r3, [r7, #4]
 800f79a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f79e:	4618      	mov	r0, r3
 800f7a0:	f7ff ffa6 	bl	800f6f0 <makeFreeRtosPriority>
 800f7a4:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	695b      	ldr	r3, [r3, #20]
 800f7aa:	687a      	ldr	r2, [r7, #4]
 800f7ac:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f7ae:	9202      	str	r2, [sp, #8]
 800f7b0:	9301      	str	r3, [sp, #4]
 800f7b2:	9100      	str	r1, [sp, #0]
 800f7b4:	683b      	ldr	r3, [r7, #0]
 800f7b6:	4632      	mov	r2, r6
 800f7b8:	4629      	mov	r1, r5
 800f7ba:	4620      	mov	r0, r4
 800f7bc:	f001 fa81 	bl	8010cc2 <xTaskCreateStatic>
 800f7c0:	4603      	mov	r3, r0
 800f7c2:	60fb      	str	r3, [r7, #12]
 800f7c4:	e01c      	b.n	800f800 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	685c      	ldr	r4, [r3, #4]
 800f7ca:	687b      	ldr	r3, [r7, #4]
 800f7cc:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f7ce:	687b      	ldr	r3, [r7, #4]
 800f7d0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f7d2:	b29e      	uxth	r6, r3
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f7da:	4618      	mov	r0, r3
 800f7dc:	f7ff ff88 	bl	800f6f0 <makeFreeRtosPriority>
 800f7e0:	4602      	mov	r2, r0
 800f7e2:	f107 030c 	add.w	r3, r7, #12
 800f7e6:	9301      	str	r3, [sp, #4]
 800f7e8:	9200      	str	r2, [sp, #0]
 800f7ea:	683b      	ldr	r3, [r7, #0]
 800f7ec:	4632      	mov	r2, r6
 800f7ee:	4629      	mov	r1, r5
 800f7f0:	4620      	mov	r0, r4
 800f7f2:	f001 fac6 	bl	8010d82 <xTaskCreate>
 800f7f6:	4603      	mov	r3, r0
 800f7f8:	2b01      	cmp	r3, #1
 800f7fa:	d001      	beq.n	800f800 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f7fc:	2300      	movs	r3, #0
 800f7fe:	e000      	b.n	800f802 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f800:	68fb      	ldr	r3, [r7, #12]
}
 800f802:	4618      	mov	r0, r3
 800f804:	3714      	adds	r7, #20
 800f806:	46bd      	mov	sp, r7
 800f808:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f80a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f80a:	b580      	push	{r7, lr}
 800f80c:	b084      	sub	sp, #16
 800f80e:	af00      	add	r7, sp, #0
 800f810:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f816:	68fb      	ldr	r3, [r7, #12]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d001      	beq.n	800f820 <osDelay+0x16>
 800f81c:	68fb      	ldr	r3, [r7, #12]
 800f81e:	e000      	b.n	800f822 <osDelay+0x18>
 800f820:	2301      	movs	r3, #1
 800f822:	4618      	mov	r0, r3
 800f824:	f001 fbe4 	bl	8010ff0 <vTaskDelay>
  
  return osOK;
 800f828:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f82a:	4618      	mov	r0, r3
 800f82c:	3710      	adds	r7, #16
 800f82e:	46bd      	mov	sp, r7
 800f830:	bd80      	pop	{r7, pc}

0800f832 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f832:	b580      	push	{r7, lr}
 800f834:	b082      	sub	sp, #8
 800f836:	af00      	add	r7, sp, #0
 800f838:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f83a:	687b      	ldr	r3, [r7, #4]
 800f83c:	685b      	ldr	r3, [r3, #4]
 800f83e:	2b00      	cmp	r3, #0
 800f840:	d007      	beq.n	800f852 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f842:	687b      	ldr	r3, [r7, #4]
 800f844:	685b      	ldr	r3, [r3, #4]
 800f846:	4619      	mov	r1, r3
 800f848:	2001      	movs	r0, #1
 800f84a:	f000 fc52 	bl	80100f2 <xQueueCreateMutexStatic>
 800f84e:	4603      	mov	r3, r0
 800f850:	e003      	b.n	800f85a <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f852:	2001      	movs	r0, #1
 800f854:	f000 fc35 	bl	80100c2 <xQueueCreateMutex>
 800f858:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f85a:	4618      	mov	r0, r3
 800f85c:	3708      	adds	r7, #8
 800f85e:	46bd      	mov	sp, r7
 800f860:	bd80      	pop	{r7, pc}
	...

0800f864 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800f864:	b580      	push	{r7, lr}
 800f866:	b084      	sub	sp, #16
 800f868:	af00      	add	r7, sp, #0
 800f86a:	6078      	str	r0, [r7, #4]
 800f86c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f86e:	2300      	movs	r3, #0
 800f870:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	2b00      	cmp	r3, #0
 800f876:	d101      	bne.n	800f87c <osMutexWait+0x18>
    return osErrorParameter;
 800f878:	2380      	movs	r3, #128	; 0x80
 800f87a:	e03a      	b.n	800f8f2 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800f87c:	2300      	movs	r3, #0
 800f87e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f886:	d103      	bne.n	800f890 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800f888:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f88c:	60fb      	str	r3, [r7, #12]
 800f88e:	e009      	b.n	800f8a4 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	2b00      	cmp	r3, #0
 800f894:	d006      	beq.n	800f8a4 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d101      	bne.n	800f8a4 <osMutexWait+0x40>
      ticks = 1;
 800f8a0:	2301      	movs	r3, #1
 800f8a2:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f8a4:	f7ff ff3c 	bl	800f720 <inHandlerMode>
 800f8a8:	4603      	mov	r3, r0
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d017      	beq.n	800f8de <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f8ae:	f107 0308 	add.w	r3, r7, #8
 800f8b2:	461a      	mov	r2, r3
 800f8b4:	2100      	movs	r1, #0
 800f8b6:	6878      	ldr	r0, [r7, #4]
 800f8b8:	f001 f858 	bl	801096c <xQueueReceiveFromISR>
 800f8bc:	4603      	mov	r3, r0
 800f8be:	2b01      	cmp	r3, #1
 800f8c0:	d001      	beq.n	800f8c6 <osMutexWait+0x62>
      return osErrorOS;
 800f8c2:	23ff      	movs	r3, #255	; 0xff
 800f8c4:	e015      	b.n	800f8f2 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f8c6:	68bb      	ldr	r3, [r7, #8]
 800f8c8:	2b00      	cmp	r3, #0
 800f8ca:	d011      	beq.n	800f8f0 <osMutexWait+0x8c>
 800f8cc:	4b0b      	ldr	r3, [pc, #44]	; (800f8fc <osMutexWait+0x98>)
 800f8ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f8d2:	601a      	str	r2, [r3, #0]
 800f8d4:	f3bf 8f4f 	dsb	sy
 800f8d8:	f3bf 8f6f 	isb	sy
 800f8dc:	e008      	b.n	800f8f0 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800f8de:	68f9      	ldr	r1, [r7, #12]
 800f8e0:	6878      	ldr	r0, [r7, #4]
 800f8e2:	f000 ff33 	bl	801074c <xQueueSemaphoreTake>
 800f8e6:	4603      	mov	r3, r0
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	d001      	beq.n	800f8f0 <osMutexWait+0x8c>
    return osErrorOS;
 800f8ec:	23ff      	movs	r3, #255	; 0xff
 800f8ee:	e000      	b.n	800f8f2 <osMutexWait+0x8e>
  }
  
  return osOK;
 800f8f0:	2300      	movs	r3, #0
}
 800f8f2:	4618      	mov	r0, r3
 800f8f4:	3710      	adds	r7, #16
 800f8f6:	46bd      	mov	sp, r7
 800f8f8:	bd80      	pop	{r7, pc}
 800f8fa:	bf00      	nop
 800f8fc:	e000ed04 	.word	0xe000ed04

0800f900 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800f900:	b580      	push	{r7, lr}
 800f902:	b084      	sub	sp, #16
 800f904:	af00      	add	r7, sp, #0
 800f906:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f908:	2300      	movs	r3, #0
 800f90a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f90c:	2300      	movs	r3, #0
 800f90e:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800f910:	f7ff ff06 	bl	800f720 <inHandlerMode>
 800f914:	4603      	mov	r3, r0
 800f916:	2b00      	cmp	r3, #0
 800f918:	d016      	beq.n	800f948 <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f91a:	f107 0308 	add.w	r3, r7, #8
 800f91e:	4619      	mov	r1, r3
 800f920:	6878      	ldr	r0, [r7, #4]
 800f922:	f000 fd9f 	bl	8010464 <xQueueGiveFromISR>
 800f926:	4603      	mov	r3, r0
 800f928:	2b01      	cmp	r3, #1
 800f92a:	d001      	beq.n	800f930 <osMutexRelease+0x30>
      return osErrorOS;
 800f92c:	23ff      	movs	r3, #255	; 0xff
 800f92e:	e017      	b.n	800f960 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f930:	68bb      	ldr	r3, [r7, #8]
 800f932:	2b00      	cmp	r3, #0
 800f934:	d013      	beq.n	800f95e <osMutexRelease+0x5e>
 800f936:	4b0c      	ldr	r3, [pc, #48]	; (800f968 <osMutexRelease+0x68>)
 800f938:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800f93c:	601a      	str	r2, [r3, #0]
 800f93e:	f3bf 8f4f 	dsb	sy
 800f942:	f3bf 8f6f 	isb	sy
 800f946:	e00a      	b.n	800f95e <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800f948:	2300      	movs	r3, #0
 800f94a:	2200      	movs	r2, #0
 800f94c:	2100      	movs	r1, #0
 800f94e:	6878      	ldr	r0, [r7, #4]
 800f950:	f000 fbea 	bl	8010128 <xQueueGenericSend>
 800f954:	4603      	mov	r3, r0
 800f956:	2b01      	cmp	r3, #1
 800f958:	d001      	beq.n	800f95e <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800f95a:	23ff      	movs	r3, #255	; 0xff
 800f95c:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800f95e:	68fb      	ldr	r3, [r7, #12]
}
 800f960:	4618      	mov	r0, r3
 800f962:	3710      	adds	r7, #16
 800f964:	46bd      	mov	sp, r7
 800f966:	bd80      	pop	{r7, pc}
 800f968:	e000ed04 	.word	0xe000ed04

0800f96c <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f96c:	b580      	push	{r7, lr}
 800f96e:	b086      	sub	sp, #24
 800f970:	af02      	add	r7, sp, #8
 800f972:	6078      	str	r0, [r7, #4]
 800f974:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	685b      	ldr	r3, [r3, #4]
 800f97a:	2b00      	cmp	r3, #0
 800f97c:	d010      	beq.n	800f9a0 <osSemaphoreCreate+0x34>
    if (count == 1) {
 800f97e:	683b      	ldr	r3, [r7, #0]
 800f980:	2b01      	cmp	r3, #1
 800f982:	d10b      	bne.n	800f99c <osSemaphoreCreate+0x30>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	685a      	ldr	r2, [r3, #4]
 800f988:	2303      	movs	r3, #3
 800f98a:	9300      	str	r3, [sp, #0]
 800f98c:	4613      	mov	r3, r2
 800f98e:	2200      	movs	r2, #0
 800f990:	2100      	movs	r1, #0
 800f992:	2001      	movs	r0, #1
 800f994:	f000 fa9e 	bl	800fed4 <xQueueGenericCreateStatic>
 800f998:	4603      	mov	r3, r0
 800f99a:	e016      	b.n	800f9ca <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800f99c:	2300      	movs	r3, #0
 800f99e:	e014      	b.n	800f9ca <osSemaphoreCreate+0x5e>
#endif
    }
  }
  else {
    if (count == 1) {
 800f9a0:	683b      	ldr	r3, [r7, #0]
 800f9a2:	2b01      	cmp	r3, #1
 800f9a4:	d110      	bne.n	800f9c8 <osSemaphoreCreate+0x5c>
      vSemaphoreCreateBinary(sema);
 800f9a6:	2203      	movs	r2, #3
 800f9a8:	2100      	movs	r1, #0
 800f9aa:	2001      	movs	r0, #1
 800f9ac:	f000 fb0f 	bl	800ffce <xQueueGenericCreate>
 800f9b0:	60f8      	str	r0, [r7, #12]
 800f9b2:	68fb      	ldr	r3, [r7, #12]
 800f9b4:	2b00      	cmp	r3, #0
 800f9b6:	d005      	beq.n	800f9c4 <osSemaphoreCreate+0x58>
 800f9b8:	2300      	movs	r3, #0
 800f9ba:	2200      	movs	r2, #0
 800f9bc:	2100      	movs	r1, #0
 800f9be:	68f8      	ldr	r0, [r7, #12]
 800f9c0:	f000 fbb2 	bl	8010128 <xQueueGenericSend>
      return sema;
 800f9c4:	68fb      	ldr	r3, [r7, #12]
 800f9c6:	e000      	b.n	800f9ca <osSemaphoreCreate+0x5e>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800f9c8:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800f9ca:	4618      	mov	r0, r3
 800f9cc:	3710      	adds	r7, #16
 800f9ce:	46bd      	mov	sp, r7
 800f9d0:	bd80      	pop	{r7, pc}
	...

0800f9d4 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f9d4:	b580      	push	{r7, lr}
 800f9d6:	b084      	sub	sp, #16
 800f9d8:	af00      	add	r7, sp, #0
 800f9da:	6078      	str	r0, [r7, #4]
 800f9dc:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f9de:	2300      	movs	r3, #0
 800f9e0:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d101      	bne.n	800f9ec <osSemaphoreWait+0x18>
    return osErrorParameter;
 800f9e8:	2380      	movs	r3, #128	; 0x80
 800f9ea:	e03a      	b.n	800fa62 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800f9ec:	2300      	movs	r3, #0
 800f9ee:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800f9f6:	d103      	bne.n	800fa00 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800f9f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f9fc:	60fb      	str	r3, [r7, #12]
 800f9fe:	e009      	b.n	800fa14 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800fa00:	683b      	ldr	r3, [r7, #0]
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d006      	beq.n	800fa14 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800fa06:	683b      	ldr	r3, [r7, #0]
 800fa08:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	2b00      	cmp	r3, #0
 800fa0e:	d101      	bne.n	800fa14 <osSemaphoreWait+0x40>
      ticks = 1;
 800fa10:	2301      	movs	r3, #1
 800fa12:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800fa14:	f7ff fe84 	bl	800f720 <inHandlerMode>
 800fa18:	4603      	mov	r3, r0
 800fa1a:	2b00      	cmp	r3, #0
 800fa1c:	d017      	beq.n	800fa4e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800fa1e:	f107 0308 	add.w	r3, r7, #8
 800fa22:	461a      	mov	r2, r3
 800fa24:	2100      	movs	r1, #0
 800fa26:	6878      	ldr	r0, [r7, #4]
 800fa28:	f000 ffa0 	bl	801096c <xQueueReceiveFromISR>
 800fa2c:	4603      	mov	r3, r0
 800fa2e:	2b01      	cmp	r3, #1
 800fa30:	d001      	beq.n	800fa36 <osSemaphoreWait+0x62>
      return osErrorOS;
 800fa32:	23ff      	movs	r3, #255	; 0xff
 800fa34:	e015      	b.n	800fa62 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800fa36:	68bb      	ldr	r3, [r7, #8]
 800fa38:	2b00      	cmp	r3, #0
 800fa3a:	d011      	beq.n	800fa60 <osSemaphoreWait+0x8c>
 800fa3c:	4b0b      	ldr	r3, [pc, #44]	; (800fa6c <osSemaphoreWait+0x98>)
 800fa3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fa42:	601a      	str	r2, [r3, #0]
 800fa44:	f3bf 8f4f 	dsb	sy
 800fa48:	f3bf 8f6f 	isb	sy
 800fa4c:	e008      	b.n	800fa60 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800fa4e:	68f9      	ldr	r1, [r7, #12]
 800fa50:	6878      	ldr	r0, [r7, #4]
 800fa52:	f000 fe7b 	bl	801074c <xQueueSemaphoreTake>
 800fa56:	4603      	mov	r3, r0
 800fa58:	2b01      	cmp	r3, #1
 800fa5a:	d001      	beq.n	800fa60 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800fa5c:	23ff      	movs	r3, #255	; 0xff
 800fa5e:	e000      	b.n	800fa62 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800fa60:	2300      	movs	r3, #0
}
 800fa62:	4618      	mov	r0, r3
 800fa64:	3710      	adds	r7, #16
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	e000ed04 	.word	0xe000ed04

0800fa70 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800fa70:	b580      	push	{r7, lr}
 800fa72:	b084      	sub	sp, #16
 800fa74:	af00      	add	r7, sp, #0
 800fa76:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800fa78:	2300      	movs	r3, #0
 800fa7a:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800fa7c:	2300      	movs	r3, #0
 800fa7e:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800fa80:	f7ff fe4e 	bl	800f720 <inHandlerMode>
 800fa84:	4603      	mov	r3, r0
 800fa86:	2b00      	cmp	r3, #0
 800fa88:	d016      	beq.n	800fab8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800fa8a:	f107 0308 	add.w	r3, r7, #8
 800fa8e:	4619      	mov	r1, r3
 800fa90:	6878      	ldr	r0, [r7, #4]
 800fa92:	f000 fce7 	bl	8010464 <xQueueGiveFromISR>
 800fa96:	4603      	mov	r3, r0
 800fa98:	2b01      	cmp	r3, #1
 800fa9a:	d001      	beq.n	800faa0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800fa9c:	23ff      	movs	r3, #255	; 0xff
 800fa9e:	e017      	b.n	800fad0 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800faa0:	68bb      	ldr	r3, [r7, #8]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d013      	beq.n	800face <osSemaphoreRelease+0x5e>
 800faa6:	4b0c      	ldr	r3, [pc, #48]	; (800fad8 <osSemaphoreRelease+0x68>)
 800faa8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800faac:	601a      	str	r2, [r3, #0]
 800faae:	f3bf 8f4f 	dsb	sy
 800fab2:	f3bf 8f6f 	isb	sy
 800fab6:	e00a      	b.n	800face <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800fab8:	2300      	movs	r3, #0
 800faba:	2200      	movs	r2, #0
 800fabc:	2100      	movs	r1, #0
 800fabe:	6878      	ldr	r0, [r7, #4]
 800fac0:	f000 fb32 	bl	8010128 <xQueueGenericSend>
 800fac4:	4603      	mov	r3, r0
 800fac6:	2b01      	cmp	r3, #1
 800fac8:	d001      	beq.n	800face <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800faca:	23ff      	movs	r3, #255	; 0xff
 800facc:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800face:	68fb      	ldr	r3, [r7, #12]
}
 800fad0:	4618      	mov	r0, r3
 800fad2:	3710      	adds	r7, #16
 800fad4:	46bd      	mov	sp, r7
 800fad6:	bd80      	pop	{r7, pc}
 800fad8:	e000ed04 	.word	0xe000ed04

0800fadc <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800fadc:	b590      	push	{r4, r7, lr}
 800fade:	b085      	sub	sp, #20
 800fae0:	af02      	add	r7, sp, #8
 800fae2:	6078      	str	r0, [r7, #4]
 800fae4:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800fae6:	687b      	ldr	r3, [r7, #4]
 800fae8:	689b      	ldr	r3, [r3, #8]
 800faea:	2b00      	cmp	r3, #0
 800faec:	d012      	beq.n	800fb14 <osMessageCreate+0x38>
 800faee:	687b      	ldr	r3, [r7, #4]
 800faf0:	68db      	ldr	r3, [r3, #12]
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	d00e      	beq.n	800fb14 <osMessageCreate+0x38>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	6818      	ldr	r0, [r3, #0]
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	6859      	ldr	r1, [r3, #4]
 800fafe:	687b      	ldr	r3, [r7, #4]
 800fb00:	689a      	ldr	r2, [r3, #8]
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	68dc      	ldr	r4, [r3, #12]
 800fb06:	2300      	movs	r3, #0
 800fb08:	9300      	str	r3, [sp, #0]
 800fb0a:	4623      	mov	r3, r4
 800fb0c:	f000 f9e2 	bl	800fed4 <xQueueGenericCreateStatic>
 800fb10:	4603      	mov	r3, r0
 800fb12:	e008      	b.n	800fb26 <osMessageCreate+0x4a>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800fb14:	687b      	ldr	r3, [r7, #4]
 800fb16:	6818      	ldr	r0, [r3, #0]
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	685b      	ldr	r3, [r3, #4]
 800fb1c:	2200      	movs	r2, #0
 800fb1e:	4619      	mov	r1, r3
 800fb20:	f000 fa55 	bl	800ffce <xQueueGenericCreate>
 800fb24:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800fb26:	4618      	mov	r0, r3
 800fb28:	370c      	adds	r7, #12
 800fb2a:	46bd      	mov	sp, r7
 800fb2c:	bd90      	pop	{r4, r7, pc}
	...

0800fb30 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800fb30:	b580      	push	{r7, lr}
 800fb32:	b086      	sub	sp, #24
 800fb34:	af00      	add	r7, sp, #0
 800fb36:	60f8      	str	r0, [r7, #12]
 800fb38:	60b9      	str	r1, [r7, #8]
 800fb3a:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800fb3c:	2300      	movs	r3, #0
 800fb3e:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800fb44:	697b      	ldr	r3, [r7, #20]
 800fb46:	2b00      	cmp	r3, #0
 800fb48:	d101      	bne.n	800fb4e <osMessagePut+0x1e>
    ticks = 1;
 800fb4a:	2301      	movs	r3, #1
 800fb4c:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800fb4e:	f7ff fde7 	bl	800f720 <inHandlerMode>
 800fb52:	4603      	mov	r3, r0
 800fb54:	2b00      	cmp	r3, #0
 800fb56:	d018      	beq.n	800fb8a <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800fb58:	f107 0210 	add.w	r2, r7, #16
 800fb5c:	f107 0108 	add.w	r1, r7, #8
 800fb60:	2300      	movs	r3, #0
 800fb62:	68f8      	ldr	r0, [r7, #12]
 800fb64:	f000 fbe2 	bl	801032c <xQueueGenericSendFromISR>
 800fb68:	4603      	mov	r3, r0
 800fb6a:	2b01      	cmp	r3, #1
 800fb6c:	d001      	beq.n	800fb72 <osMessagePut+0x42>
      return osErrorOS;
 800fb6e:	23ff      	movs	r3, #255	; 0xff
 800fb70:	e018      	b.n	800fba4 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fb72:	693b      	ldr	r3, [r7, #16]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d014      	beq.n	800fba2 <osMessagePut+0x72>
 800fb78:	4b0c      	ldr	r3, [pc, #48]	; (800fbac <osMessagePut+0x7c>)
 800fb7a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fb7e:	601a      	str	r2, [r3, #0]
 800fb80:	f3bf 8f4f 	dsb	sy
 800fb84:	f3bf 8f6f 	isb	sy
 800fb88:	e00b      	b.n	800fba2 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800fb8a:	f107 0108 	add.w	r1, r7, #8
 800fb8e:	2300      	movs	r3, #0
 800fb90:	697a      	ldr	r2, [r7, #20]
 800fb92:	68f8      	ldr	r0, [r7, #12]
 800fb94:	f000 fac8 	bl	8010128 <xQueueGenericSend>
 800fb98:	4603      	mov	r3, r0
 800fb9a:	2b01      	cmp	r3, #1
 800fb9c:	d001      	beq.n	800fba2 <osMessagePut+0x72>
      return osErrorOS;
 800fb9e:	23ff      	movs	r3, #255	; 0xff
 800fba0:	e000      	b.n	800fba4 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800fba2:	2300      	movs	r3, #0
}
 800fba4:	4618      	mov	r0, r3
 800fba6:	3718      	adds	r7, #24
 800fba8:	46bd      	mov	sp, r7
 800fbaa:	bd80      	pop	{r7, pc}
 800fbac:	e000ed04 	.word	0xe000ed04

0800fbb0 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800fbb0:	b590      	push	{r4, r7, lr}
 800fbb2:	b08b      	sub	sp, #44	; 0x2c
 800fbb4:	af00      	add	r7, sp, #0
 800fbb6:	60f8      	str	r0, [r7, #12]
 800fbb8:	60b9      	str	r1, [r7, #8]
 800fbba:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800fbbc:	68bb      	ldr	r3, [r7, #8]
 800fbbe:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800fbc0:	2300      	movs	r3, #0
 800fbc2:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800fbc4:	68bb      	ldr	r3, [r7, #8]
 800fbc6:	2b00      	cmp	r3, #0
 800fbc8:	d10a      	bne.n	800fbe0 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800fbca:	2380      	movs	r3, #128	; 0x80
 800fbcc:	617b      	str	r3, [r7, #20]
    return event;
 800fbce:	68fb      	ldr	r3, [r7, #12]
 800fbd0:	461c      	mov	r4, r3
 800fbd2:	f107 0314 	add.w	r3, r7, #20
 800fbd6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fbda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800fbde:	e054      	b.n	800fc8a <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800fbe0:	2300      	movs	r3, #0
 800fbe2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800fbe4:	2300      	movs	r3, #0
 800fbe6:	627b      	str	r3, [r7, #36]	; 0x24
  if (millisec == osWaitForever) {
 800fbe8:	687b      	ldr	r3, [r7, #4]
 800fbea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fbee:	d103      	bne.n	800fbf8 <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800fbf0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800fbf4:	627b      	str	r3, [r7, #36]	; 0x24
 800fbf6:	e009      	b.n	800fc0c <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800fbf8:	687b      	ldr	r3, [r7, #4]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d006      	beq.n	800fc0c <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	627b      	str	r3, [r7, #36]	; 0x24
    if (ticks == 0) {
 800fc02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc04:	2b00      	cmp	r3, #0
 800fc06:	d101      	bne.n	800fc0c <osMessageGet+0x5c>
      ticks = 1;
 800fc08:	2301      	movs	r3, #1
 800fc0a:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }
  
  if (inHandlerMode()) {
 800fc0c:	f7ff fd88 	bl	800f720 <inHandlerMode>
 800fc10:	4603      	mov	r3, r0
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	d01c      	beq.n	800fc50 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800fc16:	f107 0220 	add.w	r2, r7, #32
 800fc1a:	f107 0314 	add.w	r3, r7, #20
 800fc1e:	3304      	adds	r3, #4
 800fc20:	4619      	mov	r1, r3
 800fc22:	68b8      	ldr	r0, [r7, #8]
 800fc24:	f000 fea2 	bl	801096c <xQueueReceiveFromISR>
 800fc28:	4603      	mov	r3, r0
 800fc2a:	2b01      	cmp	r3, #1
 800fc2c:	d102      	bne.n	800fc34 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800fc2e:	2310      	movs	r3, #16
 800fc30:	617b      	str	r3, [r7, #20]
 800fc32:	e001      	b.n	800fc38 <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800fc34:	2300      	movs	r3, #0
 800fc36:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800fc38:	6a3b      	ldr	r3, [r7, #32]
 800fc3a:	2b00      	cmp	r3, #0
 800fc3c:	d01d      	beq.n	800fc7a <osMessageGet+0xca>
 800fc3e:	4b15      	ldr	r3, [pc, #84]	; (800fc94 <osMessageGet+0xe4>)
 800fc40:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fc44:	601a      	str	r2, [r3, #0]
 800fc46:	f3bf 8f4f 	dsb	sy
 800fc4a:	f3bf 8f6f 	isb	sy
 800fc4e:	e014      	b.n	800fc7a <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800fc50:	f107 0314 	add.w	r3, r7, #20
 800fc54:	3304      	adds	r3, #4
 800fc56:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fc58:	4619      	mov	r1, r3
 800fc5a:	68b8      	ldr	r0, [r7, #8]
 800fc5c:	f000 fc94 	bl	8010588 <xQueueReceive>
 800fc60:	4603      	mov	r3, r0
 800fc62:	2b01      	cmp	r3, #1
 800fc64:	d102      	bne.n	800fc6c <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800fc66:	2310      	movs	r3, #16
 800fc68:	617b      	str	r3, [r7, #20]
 800fc6a:	e006      	b.n	800fc7a <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800fc6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fc6e:	2b00      	cmp	r3, #0
 800fc70:	d101      	bne.n	800fc76 <osMessageGet+0xc6>
 800fc72:	2300      	movs	r3, #0
 800fc74:	e000      	b.n	800fc78 <osMessageGet+0xc8>
 800fc76:	2340      	movs	r3, #64	; 0x40
 800fc78:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800fc7a:	68fb      	ldr	r3, [r7, #12]
 800fc7c:	461c      	mov	r4, r3
 800fc7e:	f107 0314 	add.w	r3, r7, #20
 800fc82:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800fc86:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800fc8a:	68f8      	ldr	r0, [r7, #12]
 800fc8c:	372c      	adds	r7, #44	; 0x2c
 800fc8e:	46bd      	mov	sp, r7
 800fc90:	bd90      	pop	{r4, r7, pc}
 800fc92:	bf00      	nop
 800fc94:	e000ed04 	.word	0xe000ed04

0800fc98 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800fc98:	b480      	push	{r7}
 800fc9a:	b083      	sub	sp, #12
 800fc9c:	af00      	add	r7, sp, #0
 800fc9e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fca0:	687b      	ldr	r3, [r7, #4]
 800fca2:	f103 0208 	add.w	r2, r3, #8
 800fca6:	687b      	ldr	r3, [r7, #4]
 800fca8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800fcb0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	f103 0208 	add.w	r2, r3, #8
 800fcb8:	687b      	ldr	r3, [r7, #4]
 800fcba:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fcbc:	687b      	ldr	r3, [r7, #4]
 800fcbe:	f103 0208 	add.w	r2, r3, #8
 800fcc2:	687b      	ldr	r3, [r7, #4]
 800fcc4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	2200      	movs	r2, #0
 800fcca:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fccc:	bf00      	nop
 800fcce:	370c      	adds	r7, #12
 800fcd0:	46bd      	mov	sp, r7
 800fcd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcd6:	4770      	bx	lr

0800fcd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fcd8:	b480      	push	{r7}
 800fcda:	b083      	sub	sp, #12
 800fcdc:	af00      	add	r7, sp, #0
 800fcde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	2200      	movs	r2, #0
 800fce4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fce6:	bf00      	nop
 800fce8:	370c      	adds	r7, #12
 800fcea:	46bd      	mov	sp, r7
 800fcec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf0:	4770      	bx	lr

0800fcf2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fcf2:	b480      	push	{r7}
 800fcf4:	b085      	sub	sp, #20
 800fcf6:	af00      	add	r7, sp, #0
 800fcf8:	6078      	str	r0, [r7, #4]
 800fcfa:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	685b      	ldr	r3, [r3, #4]
 800fd00:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	68fa      	ldr	r2, [r7, #12]
 800fd06:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fd08:	68fb      	ldr	r3, [r7, #12]
 800fd0a:	689a      	ldr	r2, [r3, #8]
 800fd0c:	683b      	ldr	r3, [r7, #0]
 800fd0e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fd10:	68fb      	ldr	r3, [r7, #12]
 800fd12:	689b      	ldr	r3, [r3, #8]
 800fd14:	683a      	ldr	r2, [r7, #0]
 800fd16:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fd18:	68fb      	ldr	r3, [r7, #12]
 800fd1a:	683a      	ldr	r2, [r7, #0]
 800fd1c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fd1e:	683b      	ldr	r3, [r7, #0]
 800fd20:	687a      	ldr	r2, [r7, #4]
 800fd22:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	681b      	ldr	r3, [r3, #0]
 800fd28:	1c5a      	adds	r2, r3, #1
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	601a      	str	r2, [r3, #0]
}
 800fd2e:	bf00      	nop
 800fd30:	3714      	adds	r7, #20
 800fd32:	46bd      	mov	sp, r7
 800fd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd38:	4770      	bx	lr

0800fd3a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fd3a:	b480      	push	{r7}
 800fd3c:	b085      	sub	sp, #20
 800fd3e:	af00      	add	r7, sp, #0
 800fd40:	6078      	str	r0, [r7, #4]
 800fd42:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fd4a:	68bb      	ldr	r3, [r7, #8]
 800fd4c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800fd50:	d103      	bne.n	800fd5a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fd52:	687b      	ldr	r3, [r7, #4]
 800fd54:	691b      	ldr	r3, [r3, #16]
 800fd56:	60fb      	str	r3, [r7, #12]
 800fd58:	e00c      	b.n	800fd74 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fd5a:	687b      	ldr	r3, [r7, #4]
 800fd5c:	3308      	adds	r3, #8
 800fd5e:	60fb      	str	r3, [r7, #12]
 800fd60:	e002      	b.n	800fd68 <vListInsert+0x2e>
 800fd62:	68fb      	ldr	r3, [r7, #12]
 800fd64:	685b      	ldr	r3, [r3, #4]
 800fd66:	60fb      	str	r3, [r7, #12]
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	685b      	ldr	r3, [r3, #4]
 800fd6c:	681b      	ldr	r3, [r3, #0]
 800fd6e:	68ba      	ldr	r2, [r7, #8]
 800fd70:	429a      	cmp	r2, r3
 800fd72:	d2f6      	bcs.n	800fd62 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fd74:	68fb      	ldr	r3, [r7, #12]
 800fd76:	685a      	ldr	r2, [r3, #4]
 800fd78:	683b      	ldr	r3, [r7, #0]
 800fd7a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fd7c:	683b      	ldr	r3, [r7, #0]
 800fd7e:	685b      	ldr	r3, [r3, #4]
 800fd80:	683a      	ldr	r2, [r7, #0]
 800fd82:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fd84:	683b      	ldr	r3, [r7, #0]
 800fd86:	68fa      	ldr	r2, [r7, #12]
 800fd88:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800fd8a:	68fb      	ldr	r3, [r7, #12]
 800fd8c:	683a      	ldr	r2, [r7, #0]
 800fd8e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fd90:	683b      	ldr	r3, [r7, #0]
 800fd92:	687a      	ldr	r2, [r7, #4]
 800fd94:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fd96:	687b      	ldr	r3, [r7, #4]
 800fd98:	681b      	ldr	r3, [r3, #0]
 800fd9a:	1c5a      	adds	r2, r3, #1
 800fd9c:	687b      	ldr	r3, [r7, #4]
 800fd9e:	601a      	str	r2, [r3, #0]
}
 800fda0:	bf00      	nop
 800fda2:	3714      	adds	r7, #20
 800fda4:	46bd      	mov	sp, r7
 800fda6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdaa:	4770      	bx	lr

0800fdac <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fdac:	b480      	push	{r7}
 800fdae:	b085      	sub	sp, #20
 800fdb0:	af00      	add	r7, sp, #0
 800fdb2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	691b      	ldr	r3, [r3, #16]
 800fdb8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fdba:	687b      	ldr	r3, [r7, #4]
 800fdbc:	685b      	ldr	r3, [r3, #4]
 800fdbe:	687a      	ldr	r2, [r7, #4]
 800fdc0:	6892      	ldr	r2, [r2, #8]
 800fdc2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fdc4:	687b      	ldr	r3, [r7, #4]
 800fdc6:	689b      	ldr	r3, [r3, #8]
 800fdc8:	687a      	ldr	r2, [r7, #4]
 800fdca:	6852      	ldr	r2, [r2, #4]
 800fdcc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fdce:	68fb      	ldr	r3, [r7, #12]
 800fdd0:	685b      	ldr	r3, [r3, #4]
 800fdd2:	687a      	ldr	r2, [r7, #4]
 800fdd4:	429a      	cmp	r2, r3
 800fdd6:	d103      	bne.n	800fde0 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fdd8:	687b      	ldr	r3, [r7, #4]
 800fdda:	689a      	ldr	r2, [r3, #8]
 800fddc:	68fb      	ldr	r3, [r7, #12]
 800fdde:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fde0:	687b      	ldr	r3, [r7, #4]
 800fde2:	2200      	movs	r2, #0
 800fde4:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fde6:	68fb      	ldr	r3, [r7, #12]
 800fde8:	681b      	ldr	r3, [r3, #0]
 800fdea:	1e5a      	subs	r2, r3, #1
 800fdec:	68fb      	ldr	r3, [r7, #12]
 800fdee:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fdf0:	68fb      	ldr	r3, [r7, #12]
 800fdf2:	681b      	ldr	r3, [r3, #0]
}
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	3714      	adds	r7, #20
 800fdf8:	46bd      	mov	sp, r7
 800fdfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdfe:	4770      	bx	lr

0800fe00 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fe00:	b580      	push	{r7, lr}
 800fe02:	b084      	sub	sp, #16
 800fe04:	af00      	add	r7, sp, #0
 800fe06:	6078      	str	r0, [r7, #4]
 800fe08:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fe0e:	68fb      	ldr	r3, [r7, #12]
 800fe10:	2b00      	cmp	r3, #0
 800fe12:	d10b      	bne.n	800fe2c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fe14:	f04f 0350 	mov.w	r3, #80	; 0x50
 800fe18:	b672      	cpsid	i
 800fe1a:	f383 8811 	msr	BASEPRI, r3
 800fe1e:	f3bf 8f6f 	isb	sy
 800fe22:	f3bf 8f4f 	dsb	sy
 800fe26:	b662      	cpsie	i
 800fe28:	60bb      	str	r3, [r7, #8]
 800fe2a:	e7fe      	b.n	800fe2a <xQueueGenericReset+0x2a>

	taskENTER_CRITICAL();
 800fe2c:	f002 f884 	bl	8011f38 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fe30:	68fb      	ldr	r3, [r7, #12]
 800fe32:	681a      	ldr	r2, [r3, #0]
 800fe34:	68fb      	ldr	r3, [r7, #12]
 800fe36:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe38:	68f9      	ldr	r1, [r7, #12]
 800fe3a:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fe3c:	fb01 f303 	mul.w	r3, r1, r3
 800fe40:	441a      	add	r2, r3
 800fe42:	68fb      	ldr	r3, [r7, #12]
 800fe44:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fe46:	68fb      	ldr	r3, [r7, #12]
 800fe48:	2200      	movs	r2, #0
 800fe4a:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fe4c:	68fb      	ldr	r3, [r7, #12]
 800fe4e:	681a      	ldr	r2, [r3, #0]
 800fe50:	68fb      	ldr	r3, [r7, #12]
 800fe52:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fe54:	68fb      	ldr	r3, [r7, #12]
 800fe56:	681a      	ldr	r2, [r3, #0]
 800fe58:	68fb      	ldr	r3, [r7, #12]
 800fe5a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800fe5c:	3b01      	subs	r3, #1
 800fe5e:	68f9      	ldr	r1, [r7, #12]
 800fe60:	6c09      	ldr	r1, [r1, #64]	; 0x40
 800fe62:	fb01 f303 	mul.w	r3, r1, r3
 800fe66:	441a      	add	r2, r3
 800fe68:	68fb      	ldr	r3, [r7, #12]
 800fe6a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fe6c:	68fb      	ldr	r3, [r7, #12]
 800fe6e:	22ff      	movs	r2, #255	; 0xff
 800fe70:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fe74:	68fb      	ldr	r3, [r7, #12]
 800fe76:	22ff      	movs	r2, #255	; 0xff
 800fe78:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 800fe7c:	683b      	ldr	r3, [r7, #0]
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d114      	bne.n	800feac <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fe82:	68fb      	ldr	r3, [r7, #12]
 800fe84:	691b      	ldr	r3, [r3, #16]
 800fe86:	2b00      	cmp	r3, #0
 800fe88:	d01a      	beq.n	800fec0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	3310      	adds	r3, #16
 800fe8e:	4618      	mov	r0, r3
 800fe90:	f001 fb50 	bl	8011534 <xTaskRemoveFromEventList>
 800fe94:	4603      	mov	r3, r0
 800fe96:	2b00      	cmp	r3, #0
 800fe98:	d012      	beq.n	800fec0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fe9a:	4b0d      	ldr	r3, [pc, #52]	; (800fed0 <xQueueGenericReset+0xd0>)
 800fe9c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800fea0:	601a      	str	r2, [r3, #0]
 800fea2:	f3bf 8f4f 	dsb	sy
 800fea6:	f3bf 8f6f 	isb	sy
 800feaa:	e009      	b.n	800fec0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800feac:	68fb      	ldr	r3, [r7, #12]
 800feae:	3310      	adds	r3, #16
 800feb0:	4618      	mov	r0, r3
 800feb2:	f7ff fef1 	bl	800fc98 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800feb6:	68fb      	ldr	r3, [r7, #12]
 800feb8:	3324      	adds	r3, #36	; 0x24
 800feba:	4618      	mov	r0, r3
 800febc:	f7ff feec 	bl	800fc98 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fec0:	f002 f86c 	bl	8011f9c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fec4:	2301      	movs	r3, #1
}
 800fec6:	4618      	mov	r0, r3
 800fec8:	3710      	adds	r7, #16
 800feca:	46bd      	mov	sp, r7
 800fecc:	bd80      	pop	{r7, pc}
 800fece:	bf00      	nop
 800fed0:	e000ed04 	.word	0xe000ed04

0800fed4 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fed4:	b580      	push	{r7, lr}
 800fed6:	b08e      	sub	sp, #56	; 0x38
 800fed8:	af02      	add	r7, sp, #8
 800feda:	60f8      	str	r0, [r7, #12]
 800fedc:	60b9      	str	r1, [r7, #8]
 800fede:	607a      	str	r2, [r7, #4]
 800fee0:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fee2:	68fb      	ldr	r3, [r7, #12]
 800fee4:	2b00      	cmp	r3, #0
 800fee6:	d10b      	bne.n	800ff00 <xQueueGenericCreateStatic+0x2c>
 800fee8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800feec:	b672      	cpsid	i
 800feee:	f383 8811 	msr	BASEPRI, r3
 800fef2:	f3bf 8f6f 	isb	sy
 800fef6:	f3bf 8f4f 	dsb	sy
 800fefa:	b662      	cpsie	i
 800fefc:	62bb      	str	r3, [r7, #40]	; 0x28
 800fefe:	e7fe      	b.n	800fefe <xQueueGenericCreateStatic+0x2a>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800ff00:	683b      	ldr	r3, [r7, #0]
 800ff02:	2b00      	cmp	r3, #0
 800ff04:	d10b      	bne.n	800ff1e <xQueueGenericCreateStatic+0x4a>
 800ff06:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff0a:	b672      	cpsid	i
 800ff0c:	f383 8811 	msr	BASEPRI, r3
 800ff10:	f3bf 8f6f 	isb	sy
 800ff14:	f3bf 8f4f 	dsb	sy
 800ff18:	b662      	cpsie	i
 800ff1a:	627b      	str	r3, [r7, #36]	; 0x24
 800ff1c:	e7fe      	b.n	800ff1c <xQueueGenericCreateStatic+0x48>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d002      	beq.n	800ff2a <xQueueGenericCreateStatic+0x56>
 800ff24:	68bb      	ldr	r3, [r7, #8]
 800ff26:	2b00      	cmp	r3, #0
 800ff28:	d001      	beq.n	800ff2e <xQueueGenericCreateStatic+0x5a>
 800ff2a:	2301      	movs	r3, #1
 800ff2c:	e000      	b.n	800ff30 <xQueueGenericCreateStatic+0x5c>
 800ff2e:	2300      	movs	r3, #0
 800ff30:	2b00      	cmp	r3, #0
 800ff32:	d10b      	bne.n	800ff4c <xQueueGenericCreateStatic+0x78>
 800ff34:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff38:	b672      	cpsid	i
 800ff3a:	f383 8811 	msr	BASEPRI, r3
 800ff3e:	f3bf 8f6f 	isb	sy
 800ff42:	f3bf 8f4f 	dsb	sy
 800ff46:	b662      	cpsie	i
 800ff48:	623b      	str	r3, [r7, #32]
 800ff4a:	e7fe      	b.n	800ff4a <xQueueGenericCreateStatic+0x76>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800ff4c:	687b      	ldr	r3, [r7, #4]
 800ff4e:	2b00      	cmp	r3, #0
 800ff50:	d102      	bne.n	800ff58 <xQueueGenericCreateStatic+0x84>
 800ff52:	68bb      	ldr	r3, [r7, #8]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d101      	bne.n	800ff5c <xQueueGenericCreateStatic+0x88>
 800ff58:	2301      	movs	r3, #1
 800ff5a:	e000      	b.n	800ff5e <xQueueGenericCreateStatic+0x8a>
 800ff5c:	2300      	movs	r3, #0
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d10b      	bne.n	800ff7a <xQueueGenericCreateStatic+0xa6>
 800ff62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff66:	b672      	cpsid	i
 800ff68:	f383 8811 	msr	BASEPRI, r3
 800ff6c:	f3bf 8f6f 	isb	sy
 800ff70:	f3bf 8f4f 	dsb	sy
 800ff74:	b662      	cpsie	i
 800ff76:	61fb      	str	r3, [r7, #28]
 800ff78:	e7fe      	b.n	800ff78 <xQueueGenericCreateStatic+0xa4>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800ff7a:	2348      	movs	r3, #72	; 0x48
 800ff7c:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800ff7e:	697b      	ldr	r3, [r7, #20]
 800ff80:	2b48      	cmp	r3, #72	; 0x48
 800ff82:	d00b      	beq.n	800ff9c <xQueueGenericCreateStatic+0xc8>
 800ff84:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ff88:	b672      	cpsid	i
 800ff8a:	f383 8811 	msr	BASEPRI, r3
 800ff8e:	f3bf 8f6f 	isb	sy
 800ff92:	f3bf 8f4f 	dsb	sy
 800ff96:	b662      	cpsie	i
 800ff98:	61bb      	str	r3, [r7, #24]
 800ff9a:	e7fe      	b.n	800ff9a <xQueueGenericCreateStatic+0xc6>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800ff9c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800ff9e:	683b      	ldr	r3, [r7, #0]
 800ffa0:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 800ffa2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffa4:	2b00      	cmp	r3, #0
 800ffa6:	d00d      	beq.n	800ffc4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800ffa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffaa:	2201      	movs	r2, #1
 800ffac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800ffb0:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 800ffb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ffb6:	9300      	str	r3, [sp, #0]
 800ffb8:	4613      	mov	r3, r2
 800ffba:	687a      	ldr	r2, [r7, #4]
 800ffbc:	68b9      	ldr	r1, [r7, #8]
 800ffbe:	68f8      	ldr	r0, [r7, #12]
 800ffc0:	f000 f846 	bl	8010050 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800ffc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 800ffc6:	4618      	mov	r0, r3
 800ffc8:	3730      	adds	r7, #48	; 0x30
 800ffca:	46bd      	mov	sp, r7
 800ffcc:	bd80      	pop	{r7, pc}

0800ffce <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800ffce:	b580      	push	{r7, lr}
 800ffd0:	b08a      	sub	sp, #40	; 0x28
 800ffd2:	af02      	add	r7, sp, #8
 800ffd4:	60f8      	str	r0, [r7, #12]
 800ffd6:	60b9      	str	r1, [r7, #8]
 800ffd8:	4613      	mov	r3, r2
 800ffda:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d10b      	bne.n	800fffa <xQueueGenericCreate+0x2c>
 800ffe2:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ffe6:	b672      	cpsid	i
 800ffe8:	f383 8811 	msr	BASEPRI, r3
 800ffec:	f3bf 8f6f 	isb	sy
 800fff0:	f3bf 8f4f 	dsb	sy
 800fff4:	b662      	cpsie	i
 800fff6:	613b      	str	r3, [r7, #16]
 800fff8:	e7fe      	b.n	800fff8 <xQueueGenericCreate+0x2a>

		if( uxItemSize == ( UBaseType_t ) 0 )
 800fffa:	68bb      	ldr	r3, [r7, #8]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d102      	bne.n	8010006 <xQueueGenericCreate+0x38>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8010000:	2300      	movs	r3, #0
 8010002:	61fb      	str	r3, [r7, #28]
 8010004:	e004      	b.n	8010010 <xQueueGenericCreate+0x42>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	68ba      	ldr	r2, [r7, #8]
 801000a:	fb02 f303 	mul.w	r3, r2, r3
 801000e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8010010:	69fb      	ldr	r3, [r7, #28]
 8010012:	3348      	adds	r3, #72	; 0x48
 8010014:	4618      	mov	r0, r3
 8010016:	f002 f8b1 	bl	801217c <pvPortMalloc>
 801001a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 801001c:	69bb      	ldr	r3, [r7, #24]
 801001e:	2b00      	cmp	r3, #0
 8010020:	d011      	beq.n	8010046 <xQueueGenericCreate+0x78>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010022:	69bb      	ldr	r3, [r7, #24]
 8010024:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010026:	697b      	ldr	r3, [r7, #20]
 8010028:	3348      	adds	r3, #72	; 0x48
 801002a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801002c:	69bb      	ldr	r3, [r7, #24]
 801002e:	2200      	movs	r2, #0
 8010030:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010034:	79fa      	ldrb	r2, [r7, #7]
 8010036:	69bb      	ldr	r3, [r7, #24]
 8010038:	9300      	str	r3, [sp, #0]
 801003a:	4613      	mov	r3, r2
 801003c:	697a      	ldr	r2, [r7, #20]
 801003e:	68b9      	ldr	r1, [r7, #8]
 8010040:	68f8      	ldr	r0, [r7, #12]
 8010042:	f000 f805 	bl	8010050 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010046:	69bb      	ldr	r3, [r7, #24]
	}
 8010048:	4618      	mov	r0, r3
 801004a:	3720      	adds	r7, #32
 801004c:	46bd      	mov	sp, r7
 801004e:	bd80      	pop	{r7, pc}

08010050 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010050:	b580      	push	{r7, lr}
 8010052:	b084      	sub	sp, #16
 8010054:	af00      	add	r7, sp, #0
 8010056:	60f8      	str	r0, [r7, #12]
 8010058:	60b9      	str	r1, [r7, #8]
 801005a:	607a      	str	r2, [r7, #4]
 801005c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801005e:	68bb      	ldr	r3, [r7, #8]
 8010060:	2b00      	cmp	r3, #0
 8010062:	d103      	bne.n	801006c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010064:	69bb      	ldr	r3, [r7, #24]
 8010066:	69ba      	ldr	r2, [r7, #24]
 8010068:	601a      	str	r2, [r3, #0]
 801006a:	e002      	b.n	8010072 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801006c:	69bb      	ldr	r3, [r7, #24]
 801006e:	687a      	ldr	r2, [r7, #4]
 8010070:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010072:	69bb      	ldr	r3, [r7, #24]
 8010074:	68fa      	ldr	r2, [r7, #12]
 8010076:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010078:	69bb      	ldr	r3, [r7, #24]
 801007a:	68ba      	ldr	r2, [r7, #8]
 801007c:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801007e:	2101      	movs	r1, #1
 8010080:	69b8      	ldr	r0, [r7, #24]
 8010082:	f7ff febd 	bl	800fe00 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8010086:	bf00      	nop
 8010088:	3710      	adds	r7, #16
 801008a:	46bd      	mov	sp, r7
 801008c:	bd80      	pop	{r7, pc}

0801008e <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 801008e:	b580      	push	{r7, lr}
 8010090:	b082      	sub	sp, #8
 8010092:	af00      	add	r7, sp, #0
 8010094:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	2b00      	cmp	r3, #0
 801009a:	d00e      	beq.n	80100ba <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 801009c:	687b      	ldr	r3, [r7, #4]
 801009e:	2200      	movs	r2, #0
 80100a0:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80100a2:	687b      	ldr	r3, [r7, #4]
 80100a4:	2200      	movs	r2, #0
 80100a6:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80100a8:	687b      	ldr	r3, [r7, #4]
 80100aa:	2200      	movs	r2, #0
 80100ac:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80100ae:	2300      	movs	r3, #0
 80100b0:	2200      	movs	r2, #0
 80100b2:	2100      	movs	r1, #0
 80100b4:	6878      	ldr	r0, [r7, #4]
 80100b6:	f000 f837 	bl	8010128 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80100ba:	bf00      	nop
 80100bc:	3708      	adds	r7, #8
 80100be:	46bd      	mov	sp, r7
 80100c0:	bd80      	pop	{r7, pc}

080100c2 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80100c2:	b580      	push	{r7, lr}
 80100c4:	b086      	sub	sp, #24
 80100c6:	af00      	add	r7, sp, #0
 80100c8:	4603      	mov	r3, r0
 80100ca:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80100cc:	2301      	movs	r3, #1
 80100ce:	617b      	str	r3, [r7, #20]
 80100d0:	2300      	movs	r3, #0
 80100d2:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80100d4:	79fb      	ldrb	r3, [r7, #7]
 80100d6:	461a      	mov	r2, r3
 80100d8:	6939      	ldr	r1, [r7, #16]
 80100da:	6978      	ldr	r0, [r7, #20]
 80100dc:	f7ff ff77 	bl	800ffce <xQueueGenericCreate>
 80100e0:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80100e2:	68f8      	ldr	r0, [r7, #12]
 80100e4:	f7ff ffd3 	bl	801008e <prvInitialiseMutex>

		return xNewQueue;
 80100e8:	68fb      	ldr	r3, [r7, #12]
	}
 80100ea:	4618      	mov	r0, r3
 80100ec:	3718      	adds	r7, #24
 80100ee:	46bd      	mov	sp, r7
 80100f0:	bd80      	pop	{r7, pc}

080100f2 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80100f2:	b580      	push	{r7, lr}
 80100f4:	b088      	sub	sp, #32
 80100f6:	af02      	add	r7, sp, #8
 80100f8:	4603      	mov	r3, r0
 80100fa:	6039      	str	r1, [r7, #0]
 80100fc:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80100fe:	2301      	movs	r3, #1
 8010100:	617b      	str	r3, [r7, #20]
 8010102:	2300      	movs	r3, #0
 8010104:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8010106:	79fb      	ldrb	r3, [r7, #7]
 8010108:	9300      	str	r3, [sp, #0]
 801010a:	683b      	ldr	r3, [r7, #0]
 801010c:	2200      	movs	r2, #0
 801010e:	6939      	ldr	r1, [r7, #16]
 8010110:	6978      	ldr	r0, [r7, #20]
 8010112:	f7ff fedf 	bl	800fed4 <xQueueGenericCreateStatic>
 8010116:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010118:	68f8      	ldr	r0, [r7, #12]
 801011a:	f7ff ffb8 	bl	801008e <prvInitialiseMutex>

		return xNewQueue;
 801011e:	68fb      	ldr	r3, [r7, #12]
	}
 8010120:	4618      	mov	r0, r3
 8010122:	3718      	adds	r7, #24
 8010124:	46bd      	mov	sp, r7
 8010126:	bd80      	pop	{r7, pc}

08010128 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8010128:	b580      	push	{r7, lr}
 801012a:	b08e      	sub	sp, #56	; 0x38
 801012c:	af00      	add	r7, sp, #0
 801012e:	60f8      	str	r0, [r7, #12]
 8010130:	60b9      	str	r1, [r7, #8]
 8010132:	607a      	str	r2, [r7, #4]
 8010134:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8010136:	2300      	movs	r3, #0
 8010138:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801013a:	68fb      	ldr	r3, [r7, #12]
 801013c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801013e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010140:	2b00      	cmp	r3, #0
 8010142:	d10b      	bne.n	801015c <xQueueGenericSend+0x34>
 8010144:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010148:	b672      	cpsid	i
 801014a:	f383 8811 	msr	BASEPRI, r3
 801014e:	f3bf 8f6f 	isb	sy
 8010152:	f3bf 8f4f 	dsb	sy
 8010156:	b662      	cpsie	i
 8010158:	62bb      	str	r3, [r7, #40]	; 0x28
 801015a:	e7fe      	b.n	801015a <xQueueGenericSend+0x32>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801015c:	68bb      	ldr	r3, [r7, #8]
 801015e:	2b00      	cmp	r3, #0
 8010160:	d103      	bne.n	801016a <xQueueGenericSend+0x42>
 8010162:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010164:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010166:	2b00      	cmp	r3, #0
 8010168:	d101      	bne.n	801016e <xQueueGenericSend+0x46>
 801016a:	2301      	movs	r3, #1
 801016c:	e000      	b.n	8010170 <xQueueGenericSend+0x48>
 801016e:	2300      	movs	r3, #0
 8010170:	2b00      	cmp	r3, #0
 8010172:	d10b      	bne.n	801018c <xQueueGenericSend+0x64>
 8010174:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010178:	b672      	cpsid	i
 801017a:	f383 8811 	msr	BASEPRI, r3
 801017e:	f3bf 8f6f 	isb	sy
 8010182:	f3bf 8f4f 	dsb	sy
 8010186:	b662      	cpsie	i
 8010188:	627b      	str	r3, [r7, #36]	; 0x24
 801018a:	e7fe      	b.n	801018a <xQueueGenericSend+0x62>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801018c:	683b      	ldr	r3, [r7, #0]
 801018e:	2b02      	cmp	r3, #2
 8010190:	d103      	bne.n	801019a <xQueueGenericSend+0x72>
 8010192:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010194:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010196:	2b01      	cmp	r3, #1
 8010198:	d101      	bne.n	801019e <xQueueGenericSend+0x76>
 801019a:	2301      	movs	r3, #1
 801019c:	e000      	b.n	80101a0 <xQueueGenericSend+0x78>
 801019e:	2300      	movs	r3, #0
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d10b      	bne.n	80101bc <xQueueGenericSend+0x94>
 80101a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101a8:	b672      	cpsid	i
 80101aa:	f383 8811 	msr	BASEPRI, r3
 80101ae:	f3bf 8f6f 	isb	sy
 80101b2:	f3bf 8f4f 	dsb	sy
 80101b6:	b662      	cpsie	i
 80101b8:	623b      	str	r3, [r7, #32]
 80101ba:	e7fe      	b.n	80101ba <xQueueGenericSend+0x92>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80101bc:	f001 fb78 	bl	80118b0 <xTaskGetSchedulerState>
 80101c0:	4603      	mov	r3, r0
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d102      	bne.n	80101cc <xQueueGenericSend+0xa4>
 80101c6:	687b      	ldr	r3, [r7, #4]
 80101c8:	2b00      	cmp	r3, #0
 80101ca:	d101      	bne.n	80101d0 <xQueueGenericSend+0xa8>
 80101cc:	2301      	movs	r3, #1
 80101ce:	e000      	b.n	80101d2 <xQueueGenericSend+0xaa>
 80101d0:	2300      	movs	r3, #0
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	d10b      	bne.n	80101ee <xQueueGenericSend+0xc6>
 80101d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80101da:	b672      	cpsid	i
 80101dc:	f383 8811 	msr	BASEPRI, r3
 80101e0:	f3bf 8f6f 	isb	sy
 80101e4:	f3bf 8f4f 	dsb	sy
 80101e8:	b662      	cpsie	i
 80101ea:	61fb      	str	r3, [r7, #28]
 80101ec:	e7fe      	b.n	80101ec <xQueueGenericSend+0xc4>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80101ee:	f001 fea3 	bl	8011f38 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80101f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101f4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80101f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80101f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80101fa:	429a      	cmp	r2, r3
 80101fc:	d302      	bcc.n	8010204 <xQueueGenericSend+0xdc>
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	2b02      	cmp	r3, #2
 8010202:	d129      	bne.n	8010258 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010204:	683a      	ldr	r2, [r7, #0]
 8010206:	68b9      	ldr	r1, [r7, #8]
 8010208:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801020a:	f000 fc4a 	bl	8010aa2 <prvCopyDataToQueue>
 801020e:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010210:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010212:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010214:	2b00      	cmp	r3, #0
 8010216:	d010      	beq.n	801023a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010218:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801021a:	3324      	adds	r3, #36	; 0x24
 801021c:	4618      	mov	r0, r3
 801021e:	f001 f989 	bl	8011534 <xTaskRemoveFromEventList>
 8010222:	4603      	mov	r3, r0
 8010224:	2b00      	cmp	r3, #0
 8010226:	d013      	beq.n	8010250 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8010228:	4b3f      	ldr	r3, [pc, #252]	; (8010328 <xQueueGenericSend+0x200>)
 801022a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801022e:	601a      	str	r2, [r3, #0]
 8010230:	f3bf 8f4f 	dsb	sy
 8010234:	f3bf 8f6f 	isb	sy
 8010238:	e00a      	b.n	8010250 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801023a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801023c:	2b00      	cmp	r3, #0
 801023e:	d007      	beq.n	8010250 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8010240:	4b39      	ldr	r3, [pc, #228]	; (8010328 <xQueueGenericSend+0x200>)
 8010242:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010246:	601a      	str	r2, [r3, #0]
 8010248:	f3bf 8f4f 	dsb	sy
 801024c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8010250:	f001 fea4 	bl	8011f9c <vPortExitCritical>
				return pdPASS;
 8010254:	2301      	movs	r3, #1
 8010256:	e063      	b.n	8010320 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010258:	687b      	ldr	r3, [r7, #4]
 801025a:	2b00      	cmp	r3, #0
 801025c:	d103      	bne.n	8010266 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 801025e:	f001 fe9d 	bl	8011f9c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8010262:	2300      	movs	r3, #0
 8010264:	e05c      	b.n	8010320 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010266:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010268:	2b00      	cmp	r3, #0
 801026a:	d106      	bne.n	801027a <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801026c:	f107 0314 	add.w	r3, r7, #20
 8010270:	4618      	mov	r0, r3
 8010272:	f001 f9c3 	bl	80115fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010276:	2301      	movs	r3, #1
 8010278:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801027a:	f001 fe8f 	bl	8011f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801027e:	f000 ff4f 	bl	8011120 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010282:	f001 fe59 	bl	8011f38 <vPortEnterCritical>
 8010286:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010288:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801028c:	b25b      	sxtb	r3, r3
 801028e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010292:	d103      	bne.n	801029c <xQueueGenericSend+0x174>
 8010294:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010296:	2200      	movs	r2, #0
 8010298:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801029c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801029e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80102a2:	b25b      	sxtb	r3, r3
 80102a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80102a8:	d103      	bne.n	80102b2 <xQueueGenericSend+0x18a>
 80102aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102ac:	2200      	movs	r2, #0
 80102ae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80102b2:	f001 fe73 	bl	8011f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80102b6:	1d3a      	adds	r2, r7, #4
 80102b8:	f107 0314 	add.w	r3, r7, #20
 80102bc:	4611      	mov	r1, r2
 80102be:	4618      	mov	r0, r3
 80102c0:	f001 f9b2 	bl	8011628 <xTaskCheckForTimeOut>
 80102c4:	4603      	mov	r3, r0
 80102c6:	2b00      	cmp	r3, #0
 80102c8:	d124      	bne.n	8010314 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80102ca:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102cc:	f000 fce1 	bl	8010c92 <prvIsQueueFull>
 80102d0:	4603      	mov	r3, r0
 80102d2:	2b00      	cmp	r3, #0
 80102d4:	d018      	beq.n	8010308 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80102d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80102d8:	3310      	adds	r3, #16
 80102da:	687a      	ldr	r2, [r7, #4]
 80102dc:	4611      	mov	r1, r2
 80102de:	4618      	mov	r0, r3
 80102e0:	f001 f902 	bl	80114e8 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80102e4:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80102e6:	f000 fc6c 	bl	8010bc2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80102ea:	f000 ff27 	bl	801113c <xTaskResumeAll>
 80102ee:	4603      	mov	r3, r0
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	f47f af7c 	bne.w	80101ee <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80102f6:	4b0c      	ldr	r3, [pc, #48]	; (8010328 <xQueueGenericSend+0x200>)
 80102f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80102fc:	601a      	str	r2, [r3, #0]
 80102fe:	f3bf 8f4f 	dsb	sy
 8010302:	f3bf 8f6f 	isb	sy
 8010306:	e772      	b.n	80101ee <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010308:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801030a:	f000 fc5a 	bl	8010bc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801030e:	f000 ff15 	bl	801113c <xTaskResumeAll>
 8010312:	e76c      	b.n	80101ee <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8010314:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010316:	f000 fc54 	bl	8010bc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801031a:	f000 ff0f 	bl	801113c <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 801031e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010320:	4618      	mov	r0, r3
 8010322:	3738      	adds	r7, #56	; 0x38
 8010324:	46bd      	mov	sp, r7
 8010326:	bd80      	pop	{r7, pc}
 8010328:	e000ed04 	.word	0xe000ed04

0801032c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 801032c:	b580      	push	{r7, lr}
 801032e:	b08e      	sub	sp, #56	; 0x38
 8010330:	af00      	add	r7, sp, #0
 8010332:	60f8      	str	r0, [r7, #12]
 8010334:	60b9      	str	r1, [r7, #8]
 8010336:	607a      	str	r2, [r7, #4]
 8010338:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801033a:	68fb      	ldr	r3, [r7, #12]
 801033c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801033e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010340:	2b00      	cmp	r3, #0
 8010342:	d10b      	bne.n	801035c <xQueueGenericSendFromISR+0x30>
 8010344:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010348:	b672      	cpsid	i
 801034a:	f383 8811 	msr	BASEPRI, r3
 801034e:	f3bf 8f6f 	isb	sy
 8010352:	f3bf 8f4f 	dsb	sy
 8010356:	b662      	cpsie	i
 8010358:	627b      	str	r3, [r7, #36]	; 0x24
 801035a:	e7fe      	b.n	801035a <xQueueGenericSendFromISR+0x2e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801035c:	68bb      	ldr	r3, [r7, #8]
 801035e:	2b00      	cmp	r3, #0
 8010360:	d103      	bne.n	801036a <xQueueGenericSendFromISR+0x3e>
 8010362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010366:	2b00      	cmp	r3, #0
 8010368:	d101      	bne.n	801036e <xQueueGenericSendFromISR+0x42>
 801036a:	2301      	movs	r3, #1
 801036c:	e000      	b.n	8010370 <xQueueGenericSendFromISR+0x44>
 801036e:	2300      	movs	r3, #0
 8010370:	2b00      	cmp	r3, #0
 8010372:	d10b      	bne.n	801038c <xQueueGenericSendFromISR+0x60>
 8010374:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010378:	b672      	cpsid	i
 801037a:	f383 8811 	msr	BASEPRI, r3
 801037e:	f3bf 8f6f 	isb	sy
 8010382:	f3bf 8f4f 	dsb	sy
 8010386:	b662      	cpsie	i
 8010388:	623b      	str	r3, [r7, #32]
 801038a:	e7fe      	b.n	801038a <xQueueGenericSendFromISR+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	2b02      	cmp	r3, #2
 8010390:	d103      	bne.n	801039a <xQueueGenericSendFromISR+0x6e>
 8010392:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010394:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010396:	2b01      	cmp	r3, #1
 8010398:	d101      	bne.n	801039e <xQueueGenericSendFromISR+0x72>
 801039a:	2301      	movs	r3, #1
 801039c:	e000      	b.n	80103a0 <xQueueGenericSendFromISR+0x74>
 801039e:	2300      	movs	r3, #0
 80103a0:	2b00      	cmp	r3, #0
 80103a2:	d10b      	bne.n	80103bc <xQueueGenericSendFromISR+0x90>
 80103a4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103a8:	b672      	cpsid	i
 80103aa:	f383 8811 	msr	BASEPRI, r3
 80103ae:	f3bf 8f6f 	isb	sy
 80103b2:	f3bf 8f4f 	dsb	sy
 80103b6:	b662      	cpsie	i
 80103b8:	61fb      	str	r3, [r7, #28]
 80103ba:	e7fe      	b.n	80103ba <xQueueGenericSendFromISR+0x8e>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80103bc:	f001 fe9c 	bl	80120f8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80103c0:	f3ef 8211 	mrs	r2, BASEPRI
 80103c4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80103c8:	b672      	cpsid	i
 80103ca:	f383 8811 	msr	BASEPRI, r3
 80103ce:	f3bf 8f6f 	isb	sy
 80103d2:	f3bf 8f4f 	dsb	sy
 80103d6:	b662      	cpsie	i
 80103d8:	61ba      	str	r2, [r7, #24]
 80103da:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80103dc:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80103de:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80103e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103e2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80103e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80103e8:	429a      	cmp	r2, r3
 80103ea:	d302      	bcc.n	80103f2 <xQueueGenericSendFromISR+0xc6>
 80103ec:	683b      	ldr	r3, [r7, #0]
 80103ee:	2b02      	cmp	r3, #2
 80103f0:	d12c      	bne.n	801044c <xQueueGenericSendFromISR+0x120>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80103f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80103f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80103f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80103fc:	683a      	ldr	r2, [r7, #0]
 80103fe:	68b9      	ldr	r1, [r7, #8]
 8010400:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010402:	f000 fb4e 	bl	8010aa2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010406:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801040a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801040e:	d112      	bne.n	8010436 <xQueueGenericSendFromISR+0x10a>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010410:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010414:	2b00      	cmp	r3, #0
 8010416:	d016      	beq.n	8010446 <xQueueGenericSendFromISR+0x11a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010418:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801041a:	3324      	adds	r3, #36	; 0x24
 801041c:	4618      	mov	r0, r3
 801041e:	f001 f889 	bl	8011534 <xTaskRemoveFromEventList>
 8010422:	4603      	mov	r3, r0
 8010424:	2b00      	cmp	r3, #0
 8010426:	d00e      	beq.n	8010446 <xQueueGenericSendFromISR+0x11a>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010428:	687b      	ldr	r3, [r7, #4]
 801042a:	2b00      	cmp	r3, #0
 801042c:	d00b      	beq.n	8010446 <xQueueGenericSendFromISR+0x11a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	2201      	movs	r2, #1
 8010432:	601a      	str	r2, [r3, #0]
 8010434:	e007      	b.n	8010446 <xQueueGenericSendFromISR+0x11a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010436:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 801043a:	3301      	adds	r3, #1
 801043c:	b2db      	uxtb	r3, r3
 801043e:	b25a      	sxtb	r2, r3
 8010440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010442:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010446:	2301      	movs	r3, #1
 8010448:	637b      	str	r3, [r7, #52]	; 0x34
		{
 801044a:	e001      	b.n	8010450 <xQueueGenericSendFromISR+0x124>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801044c:	2300      	movs	r3, #0
 801044e:	637b      	str	r3, [r7, #52]	; 0x34
 8010450:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010452:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8010454:	693b      	ldr	r3, [r7, #16]
 8010456:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801045a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801045c:	4618      	mov	r0, r3
 801045e:	3738      	adds	r7, #56	; 0x38
 8010460:	46bd      	mov	sp, r7
 8010462:	bd80      	pop	{r7, pc}

08010464 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010464:	b580      	push	{r7, lr}
 8010466:	b08e      	sub	sp, #56	; 0x38
 8010468:	af00      	add	r7, sp, #0
 801046a:	6078      	str	r0, [r7, #4]
 801046c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801046e:	687b      	ldr	r3, [r7, #4]
 8010470:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010474:	2b00      	cmp	r3, #0
 8010476:	d10b      	bne.n	8010490 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010478:	f04f 0350 	mov.w	r3, #80	; 0x50
 801047c:	b672      	cpsid	i
 801047e:	f383 8811 	msr	BASEPRI, r3
 8010482:	f3bf 8f6f 	isb	sy
 8010486:	f3bf 8f4f 	dsb	sy
 801048a:	b662      	cpsie	i
 801048c:	623b      	str	r3, [r7, #32]
 801048e:	e7fe      	b.n	801048e <xQueueGiveFromISR+0x2a>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010490:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010492:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010494:	2b00      	cmp	r3, #0
 8010496:	d00b      	beq.n	80104b0 <xQueueGiveFromISR+0x4c>
 8010498:	f04f 0350 	mov.w	r3, #80	; 0x50
 801049c:	b672      	cpsid	i
 801049e:	f383 8811 	msr	BASEPRI, r3
 80104a2:	f3bf 8f6f 	isb	sy
 80104a6:	f3bf 8f4f 	dsb	sy
 80104aa:	b662      	cpsie	i
 80104ac:	61fb      	str	r3, [r7, #28]
 80104ae:	e7fe      	b.n	80104ae <xQueueGiveFromISR+0x4a>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80104b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104b2:	681b      	ldr	r3, [r3, #0]
 80104b4:	2b00      	cmp	r3, #0
 80104b6:	d103      	bne.n	80104c0 <xQueueGiveFromISR+0x5c>
 80104b8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80104ba:	689b      	ldr	r3, [r3, #8]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d101      	bne.n	80104c4 <xQueueGiveFromISR+0x60>
 80104c0:	2301      	movs	r3, #1
 80104c2:	e000      	b.n	80104c6 <xQueueGiveFromISR+0x62>
 80104c4:	2300      	movs	r3, #0
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	d10b      	bne.n	80104e2 <xQueueGiveFromISR+0x7e>
 80104ca:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ce:	b672      	cpsid	i
 80104d0:	f383 8811 	msr	BASEPRI, r3
 80104d4:	f3bf 8f6f 	isb	sy
 80104d8:	f3bf 8f4f 	dsb	sy
 80104dc:	b662      	cpsie	i
 80104de:	61bb      	str	r3, [r7, #24]
 80104e0:	e7fe      	b.n	80104e0 <xQueueGiveFromISR+0x7c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80104e2:	f001 fe09 	bl	80120f8 <vPortValidateInterruptPriority>
	__asm volatile
 80104e6:	f3ef 8211 	mrs	r2, BASEPRI
 80104ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80104ee:	b672      	cpsid	i
 80104f0:	f383 8811 	msr	BASEPRI, r3
 80104f4:	f3bf 8f6f 	isb	sy
 80104f8:	f3bf 8f4f 	dsb	sy
 80104fc:	b662      	cpsie	i
 80104fe:	617a      	str	r2, [r7, #20]
 8010500:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8010502:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010504:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010506:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010508:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801050a:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 801050c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801050e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010510:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010512:	429a      	cmp	r2, r3
 8010514:	d22b      	bcs.n	801056e <xQueueGiveFromISR+0x10a>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010516:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010518:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801051c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010520:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010522:	1c5a      	adds	r2, r3, #1
 8010524:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010526:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010528:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801052c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010530:	d112      	bne.n	8010558 <xQueueGiveFromISR+0xf4>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010532:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010534:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010536:	2b00      	cmp	r3, #0
 8010538:	d016      	beq.n	8010568 <xQueueGiveFromISR+0x104>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801053a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801053c:	3324      	adds	r3, #36	; 0x24
 801053e:	4618      	mov	r0, r3
 8010540:	f000 fff8 	bl	8011534 <xTaskRemoveFromEventList>
 8010544:	4603      	mov	r3, r0
 8010546:	2b00      	cmp	r3, #0
 8010548:	d00e      	beq.n	8010568 <xQueueGiveFromISR+0x104>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801054a:	683b      	ldr	r3, [r7, #0]
 801054c:	2b00      	cmp	r3, #0
 801054e:	d00b      	beq.n	8010568 <xQueueGiveFromISR+0x104>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010550:	683b      	ldr	r3, [r7, #0]
 8010552:	2201      	movs	r2, #1
 8010554:	601a      	str	r2, [r3, #0]
 8010556:	e007      	b.n	8010568 <xQueueGiveFromISR+0x104>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010558:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801055c:	3301      	adds	r3, #1
 801055e:	b2db      	uxtb	r3, r3
 8010560:	b25a      	sxtb	r2, r3
 8010562:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010564:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8010568:	2301      	movs	r3, #1
 801056a:	637b      	str	r3, [r7, #52]	; 0x34
 801056c:	e001      	b.n	8010572 <xQueueGiveFromISR+0x10e>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801056e:	2300      	movs	r3, #0
 8010570:	637b      	str	r3, [r7, #52]	; 0x34
 8010572:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010574:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010576:	68fb      	ldr	r3, [r7, #12]
 8010578:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801057c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 801057e:	4618      	mov	r0, r3
 8010580:	3738      	adds	r7, #56	; 0x38
 8010582:	46bd      	mov	sp, r7
 8010584:	bd80      	pop	{r7, pc}
	...

08010588 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010588:	b580      	push	{r7, lr}
 801058a:	b08c      	sub	sp, #48	; 0x30
 801058c:	af00      	add	r7, sp, #0
 801058e:	60f8      	str	r0, [r7, #12]
 8010590:	60b9      	str	r1, [r7, #8]
 8010592:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010594:	2300      	movs	r3, #0
 8010596:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 801059c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801059e:	2b00      	cmp	r3, #0
 80105a0:	d10b      	bne.n	80105ba <xQueueReceive+0x32>
	__asm volatile
 80105a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105a6:	b672      	cpsid	i
 80105a8:	f383 8811 	msr	BASEPRI, r3
 80105ac:	f3bf 8f6f 	isb	sy
 80105b0:	f3bf 8f4f 	dsb	sy
 80105b4:	b662      	cpsie	i
 80105b6:	623b      	str	r3, [r7, #32]
 80105b8:	e7fe      	b.n	80105b8 <xQueueReceive+0x30>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80105ba:	68bb      	ldr	r3, [r7, #8]
 80105bc:	2b00      	cmp	r3, #0
 80105be:	d103      	bne.n	80105c8 <xQueueReceive+0x40>
 80105c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80105c4:	2b00      	cmp	r3, #0
 80105c6:	d101      	bne.n	80105cc <xQueueReceive+0x44>
 80105c8:	2301      	movs	r3, #1
 80105ca:	e000      	b.n	80105ce <xQueueReceive+0x46>
 80105cc:	2300      	movs	r3, #0
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d10b      	bne.n	80105ea <xQueueReceive+0x62>
 80105d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80105d6:	b672      	cpsid	i
 80105d8:	f383 8811 	msr	BASEPRI, r3
 80105dc:	f3bf 8f6f 	isb	sy
 80105e0:	f3bf 8f4f 	dsb	sy
 80105e4:	b662      	cpsie	i
 80105e6:	61fb      	str	r3, [r7, #28]
 80105e8:	e7fe      	b.n	80105e8 <xQueueReceive+0x60>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80105ea:	f001 f961 	bl	80118b0 <xTaskGetSchedulerState>
 80105ee:	4603      	mov	r3, r0
 80105f0:	2b00      	cmp	r3, #0
 80105f2:	d102      	bne.n	80105fa <xQueueReceive+0x72>
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d101      	bne.n	80105fe <xQueueReceive+0x76>
 80105fa:	2301      	movs	r3, #1
 80105fc:	e000      	b.n	8010600 <xQueueReceive+0x78>
 80105fe:	2300      	movs	r3, #0
 8010600:	2b00      	cmp	r3, #0
 8010602:	d10b      	bne.n	801061c <xQueueReceive+0x94>
 8010604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010608:	b672      	cpsid	i
 801060a:	f383 8811 	msr	BASEPRI, r3
 801060e:	f3bf 8f6f 	isb	sy
 8010612:	f3bf 8f4f 	dsb	sy
 8010616:	b662      	cpsie	i
 8010618:	61bb      	str	r3, [r7, #24]
 801061a:	e7fe      	b.n	801061a <xQueueReceive+0x92>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801061c:	f001 fc8c 	bl	8011f38 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010620:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010622:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010624:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010628:	2b00      	cmp	r3, #0
 801062a:	d01f      	beq.n	801066c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 801062c:	68b9      	ldr	r1, [r7, #8]
 801062e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010630:	f000 faa1 	bl	8010b76 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010636:	1e5a      	subs	r2, r3, #1
 8010638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801063a:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801063c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801063e:	691b      	ldr	r3, [r3, #16]
 8010640:	2b00      	cmp	r3, #0
 8010642:	d00f      	beq.n	8010664 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010644:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010646:	3310      	adds	r3, #16
 8010648:	4618      	mov	r0, r3
 801064a:	f000 ff73 	bl	8011534 <xTaskRemoveFromEventList>
 801064e:	4603      	mov	r3, r0
 8010650:	2b00      	cmp	r3, #0
 8010652:	d007      	beq.n	8010664 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010654:	4b3c      	ldr	r3, [pc, #240]	; (8010748 <xQueueReceive+0x1c0>)
 8010656:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801065a:	601a      	str	r2, [r3, #0]
 801065c:	f3bf 8f4f 	dsb	sy
 8010660:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010664:	f001 fc9a 	bl	8011f9c <vPortExitCritical>
				return pdPASS;
 8010668:	2301      	movs	r3, #1
 801066a:	e069      	b.n	8010740 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801066c:	687b      	ldr	r3, [r7, #4]
 801066e:	2b00      	cmp	r3, #0
 8010670:	d103      	bne.n	801067a <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010672:	f001 fc93 	bl	8011f9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010676:	2300      	movs	r3, #0
 8010678:	e062      	b.n	8010740 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801067a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801067c:	2b00      	cmp	r3, #0
 801067e:	d106      	bne.n	801068e <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010680:	f107 0310 	add.w	r3, r7, #16
 8010684:	4618      	mov	r0, r3
 8010686:	f000 ffb9 	bl	80115fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801068a:	2301      	movs	r3, #1
 801068c:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801068e:	f001 fc85 	bl	8011f9c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010692:	f000 fd45 	bl	8011120 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010696:	f001 fc4f 	bl	8011f38 <vPortEnterCritical>
 801069a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801069c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80106a0:	b25b      	sxtb	r3, r3
 80106a2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80106a6:	d103      	bne.n	80106b0 <xQueueReceive+0x128>
 80106a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106aa:	2200      	movs	r2, #0
 80106ac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80106b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106b2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80106b6:	b25b      	sxtb	r3, r3
 80106b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80106bc:	d103      	bne.n	80106c6 <xQueueReceive+0x13e>
 80106be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106c0:	2200      	movs	r2, #0
 80106c2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80106c6:	f001 fc69 	bl	8011f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80106ca:	1d3a      	adds	r2, r7, #4
 80106cc:	f107 0310 	add.w	r3, r7, #16
 80106d0:	4611      	mov	r1, r2
 80106d2:	4618      	mov	r0, r3
 80106d4:	f000 ffa8 	bl	8011628 <xTaskCheckForTimeOut>
 80106d8:	4603      	mov	r3, r0
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d123      	bne.n	8010726 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80106de:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106e0:	f000 fac1 	bl	8010c66 <prvIsQueueEmpty>
 80106e4:	4603      	mov	r3, r0
 80106e6:	2b00      	cmp	r3, #0
 80106e8:	d017      	beq.n	801071a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80106ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80106ec:	3324      	adds	r3, #36	; 0x24
 80106ee:	687a      	ldr	r2, [r7, #4]
 80106f0:	4611      	mov	r1, r2
 80106f2:	4618      	mov	r0, r3
 80106f4:	f000 fef8 	bl	80114e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80106f8:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80106fa:	f000 fa62 	bl	8010bc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80106fe:	f000 fd1d 	bl	801113c <xTaskResumeAll>
 8010702:	4603      	mov	r3, r0
 8010704:	2b00      	cmp	r3, #0
 8010706:	d189      	bne.n	801061c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010708:	4b0f      	ldr	r3, [pc, #60]	; (8010748 <xQueueReceive+0x1c0>)
 801070a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801070e:	601a      	str	r2, [r3, #0]
 8010710:	f3bf 8f4f 	dsb	sy
 8010714:	f3bf 8f6f 	isb	sy
 8010718:	e780      	b.n	801061c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 801071a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801071c:	f000 fa51 	bl	8010bc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010720:	f000 fd0c 	bl	801113c <xTaskResumeAll>
 8010724:	e77a      	b.n	801061c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010726:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010728:	f000 fa4b 	bl	8010bc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801072c:	f000 fd06 	bl	801113c <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010730:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8010732:	f000 fa98 	bl	8010c66 <prvIsQueueEmpty>
 8010736:	4603      	mov	r3, r0
 8010738:	2b00      	cmp	r3, #0
 801073a:	f43f af6f 	beq.w	801061c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801073e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010740:	4618      	mov	r0, r3
 8010742:	3730      	adds	r7, #48	; 0x30
 8010744:	46bd      	mov	sp, r7
 8010746:	bd80      	pop	{r7, pc}
 8010748:	e000ed04 	.word	0xe000ed04

0801074c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 801074c:	b580      	push	{r7, lr}
 801074e:	b08e      	sub	sp, #56	; 0x38
 8010750:	af00      	add	r7, sp, #0
 8010752:	6078      	str	r0, [r7, #4]
 8010754:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010756:	2300      	movs	r3, #0
 8010758:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801075a:	687b      	ldr	r3, [r7, #4]
 801075c:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 801075e:	2300      	movs	r3, #0
 8010760:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010762:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010764:	2b00      	cmp	r3, #0
 8010766:	d10b      	bne.n	8010780 <xQueueSemaphoreTake+0x34>
 8010768:	f04f 0350 	mov.w	r3, #80	; 0x50
 801076c:	b672      	cpsid	i
 801076e:	f383 8811 	msr	BASEPRI, r3
 8010772:	f3bf 8f6f 	isb	sy
 8010776:	f3bf 8f4f 	dsb	sy
 801077a:	b662      	cpsie	i
 801077c:	623b      	str	r3, [r7, #32]
 801077e:	e7fe      	b.n	801077e <xQueueSemaphoreTake+0x32>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010780:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010782:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010784:	2b00      	cmp	r3, #0
 8010786:	d00b      	beq.n	80107a0 <xQueueSemaphoreTake+0x54>
 8010788:	f04f 0350 	mov.w	r3, #80	; 0x50
 801078c:	b672      	cpsid	i
 801078e:	f383 8811 	msr	BASEPRI, r3
 8010792:	f3bf 8f6f 	isb	sy
 8010796:	f3bf 8f4f 	dsb	sy
 801079a:	b662      	cpsie	i
 801079c:	61fb      	str	r3, [r7, #28]
 801079e:	e7fe      	b.n	801079e <xQueueSemaphoreTake+0x52>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80107a0:	f001 f886 	bl	80118b0 <xTaskGetSchedulerState>
 80107a4:	4603      	mov	r3, r0
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d102      	bne.n	80107b0 <xQueueSemaphoreTake+0x64>
 80107aa:	683b      	ldr	r3, [r7, #0]
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d101      	bne.n	80107b4 <xQueueSemaphoreTake+0x68>
 80107b0:	2301      	movs	r3, #1
 80107b2:	e000      	b.n	80107b6 <xQueueSemaphoreTake+0x6a>
 80107b4:	2300      	movs	r3, #0
 80107b6:	2b00      	cmp	r3, #0
 80107b8:	d10b      	bne.n	80107d2 <xQueueSemaphoreTake+0x86>
 80107ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 80107be:	b672      	cpsid	i
 80107c0:	f383 8811 	msr	BASEPRI, r3
 80107c4:	f3bf 8f6f 	isb	sy
 80107c8:	f3bf 8f4f 	dsb	sy
 80107cc:	b662      	cpsie	i
 80107ce:	61bb      	str	r3, [r7, #24]
 80107d0:	e7fe      	b.n	80107d0 <xQueueSemaphoreTake+0x84>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80107d2:	f001 fbb1 	bl	8011f38 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80107d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80107da:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80107dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107de:	2b00      	cmp	r3, #0
 80107e0:	d024      	beq.n	801082c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80107e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80107e4:	1e5a      	subs	r2, r3, #1
 80107e6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107e8:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80107ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107ec:	681b      	ldr	r3, [r3, #0]
 80107ee:	2b00      	cmp	r3, #0
 80107f0:	d104      	bne.n	80107fc <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80107f2:	f001 fa1f 	bl	8011c34 <pvTaskIncrementMutexHeldCount>
 80107f6:	4602      	mov	r2, r0
 80107f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107fa:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80107fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80107fe:	691b      	ldr	r3, [r3, #16]
 8010800:	2b00      	cmp	r3, #0
 8010802:	d00f      	beq.n	8010824 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010804:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010806:	3310      	adds	r3, #16
 8010808:	4618      	mov	r0, r3
 801080a:	f000 fe93 	bl	8011534 <xTaskRemoveFromEventList>
 801080e:	4603      	mov	r3, r0
 8010810:	2b00      	cmp	r3, #0
 8010812:	d007      	beq.n	8010824 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010814:	4b54      	ldr	r3, [pc, #336]	; (8010968 <xQueueSemaphoreTake+0x21c>)
 8010816:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801081a:	601a      	str	r2, [r3, #0]
 801081c:	f3bf 8f4f 	dsb	sy
 8010820:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010824:	f001 fbba 	bl	8011f9c <vPortExitCritical>
				return pdPASS;
 8010828:	2301      	movs	r3, #1
 801082a:	e098      	b.n	801095e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801082c:	683b      	ldr	r3, [r7, #0]
 801082e:	2b00      	cmp	r3, #0
 8010830:	d112      	bne.n	8010858 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010832:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010834:	2b00      	cmp	r3, #0
 8010836:	d00b      	beq.n	8010850 <xQueueSemaphoreTake+0x104>
 8010838:	f04f 0350 	mov.w	r3, #80	; 0x50
 801083c:	b672      	cpsid	i
 801083e:	f383 8811 	msr	BASEPRI, r3
 8010842:	f3bf 8f6f 	isb	sy
 8010846:	f3bf 8f4f 	dsb	sy
 801084a:	b662      	cpsie	i
 801084c:	617b      	str	r3, [r7, #20]
 801084e:	e7fe      	b.n	801084e <xQueueSemaphoreTake+0x102>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010850:	f001 fba4 	bl	8011f9c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010854:	2300      	movs	r3, #0
 8010856:	e082      	b.n	801095e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801085a:	2b00      	cmp	r3, #0
 801085c:	d106      	bne.n	801086c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 801085e:	f107 030c 	add.w	r3, r7, #12
 8010862:	4618      	mov	r0, r3
 8010864:	f000 feca 	bl	80115fc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010868:	2301      	movs	r3, #1
 801086a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801086c:	f001 fb96 	bl	8011f9c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010870:	f000 fc56 	bl	8011120 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010874:	f001 fb60 	bl	8011f38 <vPortEnterCritical>
 8010878:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801087a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801087e:	b25b      	sxtb	r3, r3
 8010880:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010884:	d103      	bne.n	801088e <xQueueSemaphoreTake+0x142>
 8010886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010888:	2200      	movs	r2, #0
 801088a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801088e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010890:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010894:	b25b      	sxtb	r3, r3
 8010896:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801089a:	d103      	bne.n	80108a4 <xQueueSemaphoreTake+0x158>
 801089c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801089e:	2200      	movs	r2, #0
 80108a0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80108a4:	f001 fb7a 	bl	8011f9c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80108a8:	463a      	mov	r2, r7
 80108aa:	f107 030c 	add.w	r3, r7, #12
 80108ae:	4611      	mov	r1, r2
 80108b0:	4618      	mov	r0, r3
 80108b2:	f000 feb9 	bl	8011628 <xTaskCheckForTimeOut>
 80108b6:	4603      	mov	r3, r0
 80108b8:	2b00      	cmp	r3, #0
 80108ba:	d132      	bne.n	8010922 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80108bc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108be:	f000 f9d2 	bl	8010c66 <prvIsQueueEmpty>
 80108c2:	4603      	mov	r3, r0
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	d026      	beq.n	8010916 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80108c8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108ca:	681b      	ldr	r3, [r3, #0]
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d109      	bne.n	80108e4 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80108d0:	f001 fb32 	bl	8011f38 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80108d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108d6:	689b      	ldr	r3, [r3, #8]
 80108d8:	4618      	mov	r0, r3
 80108da:	f001 f807 	bl	80118ec <xTaskPriorityInherit>
 80108de:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 80108e0:	f001 fb5c 	bl	8011f9c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80108e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80108e6:	3324      	adds	r3, #36	; 0x24
 80108e8:	683a      	ldr	r2, [r7, #0]
 80108ea:	4611      	mov	r1, r2
 80108ec:	4618      	mov	r0, r3
 80108ee:	f000 fdfb 	bl	80114e8 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80108f2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80108f4:	f000 f965 	bl	8010bc2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80108f8:	f000 fc20 	bl	801113c <xTaskResumeAll>
 80108fc:	4603      	mov	r3, r0
 80108fe:	2b00      	cmp	r3, #0
 8010900:	f47f af67 	bne.w	80107d2 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010904:	4b18      	ldr	r3, [pc, #96]	; (8010968 <xQueueSemaphoreTake+0x21c>)
 8010906:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801090a:	601a      	str	r2, [r3, #0]
 801090c:	f3bf 8f4f 	dsb	sy
 8010910:	f3bf 8f6f 	isb	sy
 8010914:	e75d      	b.n	80107d2 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010916:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010918:	f000 f953 	bl	8010bc2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 801091c:	f000 fc0e 	bl	801113c <xTaskResumeAll>
 8010920:	e757      	b.n	80107d2 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010922:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010924:	f000 f94d 	bl	8010bc2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010928:	f000 fc08 	bl	801113c <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801092c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801092e:	f000 f99a 	bl	8010c66 <prvIsQueueEmpty>
 8010932:	4603      	mov	r3, r0
 8010934:	2b00      	cmp	r3, #0
 8010936:	f43f af4c 	beq.w	80107d2 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801093a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801093c:	2b00      	cmp	r3, #0
 801093e:	d00d      	beq.n	801095c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010940:	f001 fafa 	bl	8011f38 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010944:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8010946:	f000 f894 	bl	8010a72 <prvGetDisinheritPriorityAfterTimeout>
 801094a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801094c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801094e:	689b      	ldr	r3, [r3, #8]
 8010950:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010952:	4618      	mov	r0, r3
 8010954:	f001 f8d2 	bl	8011afc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010958:	f001 fb20 	bl	8011f9c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801095c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801095e:	4618      	mov	r0, r3
 8010960:	3738      	adds	r7, #56	; 0x38
 8010962:	46bd      	mov	sp, r7
 8010964:	bd80      	pop	{r7, pc}
 8010966:	bf00      	nop
 8010968:	e000ed04 	.word	0xe000ed04

0801096c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801096c:	b580      	push	{r7, lr}
 801096e:	b08e      	sub	sp, #56	; 0x38
 8010970:	af00      	add	r7, sp, #0
 8010972:	60f8      	str	r0, [r7, #12]
 8010974:	60b9      	str	r1, [r7, #8]
 8010976:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010978:	68fb      	ldr	r3, [r7, #12]
 801097a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801097c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801097e:	2b00      	cmp	r3, #0
 8010980:	d10b      	bne.n	801099a <xQueueReceiveFromISR+0x2e>
 8010982:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010986:	b672      	cpsid	i
 8010988:	f383 8811 	msr	BASEPRI, r3
 801098c:	f3bf 8f6f 	isb	sy
 8010990:	f3bf 8f4f 	dsb	sy
 8010994:	b662      	cpsie	i
 8010996:	623b      	str	r3, [r7, #32]
 8010998:	e7fe      	b.n	8010998 <xQueueReceiveFromISR+0x2c>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801099a:	68bb      	ldr	r3, [r7, #8]
 801099c:	2b00      	cmp	r3, #0
 801099e:	d103      	bne.n	80109a8 <xQueueReceiveFromISR+0x3c>
 80109a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80109a4:	2b00      	cmp	r3, #0
 80109a6:	d101      	bne.n	80109ac <xQueueReceiveFromISR+0x40>
 80109a8:	2301      	movs	r3, #1
 80109aa:	e000      	b.n	80109ae <xQueueReceiveFromISR+0x42>
 80109ac:	2300      	movs	r3, #0
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	d10b      	bne.n	80109ca <xQueueReceiveFromISR+0x5e>
 80109b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109b6:	b672      	cpsid	i
 80109b8:	f383 8811 	msr	BASEPRI, r3
 80109bc:	f3bf 8f6f 	isb	sy
 80109c0:	f3bf 8f4f 	dsb	sy
 80109c4:	b662      	cpsie	i
 80109c6:	61fb      	str	r3, [r7, #28]
 80109c8:	e7fe      	b.n	80109c8 <xQueueReceiveFromISR+0x5c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80109ca:	f001 fb95 	bl	80120f8 <vPortValidateInterruptPriority>
	__asm volatile
 80109ce:	f3ef 8211 	mrs	r2, BASEPRI
 80109d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80109d6:	b672      	cpsid	i
 80109d8:	f383 8811 	msr	BASEPRI, r3
 80109dc:	f3bf 8f6f 	isb	sy
 80109e0:	f3bf 8f4f 	dsb	sy
 80109e4:	b662      	cpsie	i
 80109e6:	61ba      	str	r2, [r7, #24]
 80109e8:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80109ea:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80109ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80109ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80109f2:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80109f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d02f      	beq.n	8010a5a <xQueueReceiveFromISR+0xee>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80109fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80109fc:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010a00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010a04:	68b9      	ldr	r1, [r7, #8]
 8010a06:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8010a08:	f000 f8b5 	bl	8010b76 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010a0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010a0e:	1e5a      	subs	r2, r3, #1
 8010a10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a12:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010a14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010a18:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8010a1c:	d112      	bne.n	8010a44 <xQueueReceiveFromISR+0xd8>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010a1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a20:	691b      	ldr	r3, [r3, #16]
 8010a22:	2b00      	cmp	r3, #0
 8010a24:	d016      	beq.n	8010a54 <xQueueReceiveFromISR+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010a26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a28:	3310      	adds	r3, #16
 8010a2a:	4618      	mov	r0, r3
 8010a2c:	f000 fd82 	bl	8011534 <xTaskRemoveFromEventList>
 8010a30:	4603      	mov	r3, r0
 8010a32:	2b00      	cmp	r3, #0
 8010a34:	d00e      	beq.n	8010a54 <xQueueReceiveFromISR+0xe8>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010a36:	687b      	ldr	r3, [r7, #4]
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d00b      	beq.n	8010a54 <xQueueReceiveFromISR+0xe8>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	2201      	movs	r2, #1
 8010a40:	601a      	str	r2, [r3, #0]
 8010a42:	e007      	b.n	8010a54 <xQueueReceiveFromISR+0xe8>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010a44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8010a48:	3301      	adds	r3, #1
 8010a4a:	b2db      	uxtb	r3, r3
 8010a4c:	b25a      	sxtb	r2, r3
 8010a4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010a50:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 8010a54:	2301      	movs	r3, #1
 8010a56:	637b      	str	r3, [r7, #52]	; 0x34
 8010a58:	e001      	b.n	8010a5e <xQueueReceiveFromISR+0xf2>
		}
		else
		{
			xReturn = pdFAIL;
 8010a5a:	2300      	movs	r3, #0
 8010a5c:	637b      	str	r3, [r7, #52]	; 0x34
 8010a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010a60:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010a62:	693b      	ldr	r3, [r7, #16]
 8010a64:	f383 8811 	msr	BASEPRI, r3
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010a68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8010a6a:	4618      	mov	r0, r3
 8010a6c:	3738      	adds	r7, #56	; 0x38
 8010a6e:	46bd      	mov	sp, r7
 8010a70:	bd80      	pop	{r7, pc}

08010a72 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010a72:	b480      	push	{r7}
 8010a74:	b085      	sub	sp, #20
 8010a76:	af00      	add	r7, sp, #0
 8010a78:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010a7a:	687b      	ldr	r3, [r7, #4]
 8010a7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d006      	beq.n	8010a90 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010a82:	687b      	ldr	r3, [r7, #4]
 8010a84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010a86:	681b      	ldr	r3, [r3, #0]
 8010a88:	f1c3 0307 	rsb	r3, r3, #7
 8010a8c:	60fb      	str	r3, [r7, #12]
 8010a8e:	e001      	b.n	8010a94 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010a90:	2300      	movs	r3, #0
 8010a92:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010a94:	68fb      	ldr	r3, [r7, #12]
	}
 8010a96:	4618      	mov	r0, r3
 8010a98:	3714      	adds	r7, #20
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr

08010aa2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010aa2:	b580      	push	{r7, lr}
 8010aa4:	b086      	sub	sp, #24
 8010aa6:	af00      	add	r7, sp, #0
 8010aa8:	60f8      	str	r0, [r7, #12]
 8010aaa:	60b9      	str	r1, [r7, #8]
 8010aac:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010aae:	2300      	movs	r3, #0
 8010ab0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010ab2:	68fb      	ldr	r3, [r7, #12]
 8010ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010ab6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010abc:	2b00      	cmp	r3, #0
 8010abe:	d10d      	bne.n	8010adc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ac0:	68fb      	ldr	r3, [r7, #12]
 8010ac2:	681b      	ldr	r3, [r3, #0]
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d14d      	bne.n	8010b64 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010ac8:	68fb      	ldr	r3, [r7, #12]
 8010aca:	689b      	ldr	r3, [r3, #8]
 8010acc:	4618      	mov	r0, r3
 8010ace:	f000 ff8d 	bl	80119ec <xTaskPriorityDisinherit>
 8010ad2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010ad4:	68fb      	ldr	r3, [r7, #12]
 8010ad6:	2200      	movs	r2, #0
 8010ad8:	609a      	str	r2, [r3, #8]
 8010ada:	e043      	b.n	8010b64 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010adc:	687b      	ldr	r3, [r7, #4]
 8010ade:	2b00      	cmp	r3, #0
 8010ae0:	d119      	bne.n	8010b16 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010ae2:	68fb      	ldr	r3, [r7, #12]
 8010ae4:	6858      	ldr	r0, [r3, #4]
 8010ae6:	68fb      	ldr	r3, [r7, #12]
 8010ae8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010aea:	461a      	mov	r2, r3
 8010aec:	68b9      	ldr	r1, [r7, #8]
 8010aee:	f00d faee 	bl	801e0ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010af2:	68fb      	ldr	r3, [r7, #12]
 8010af4:	685a      	ldr	r2, [r3, #4]
 8010af6:	68fb      	ldr	r3, [r7, #12]
 8010af8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010afa:	441a      	add	r2, r3
 8010afc:	68fb      	ldr	r3, [r7, #12]
 8010afe:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010b00:	68fb      	ldr	r3, [r7, #12]
 8010b02:	685a      	ldr	r2, [r3, #4]
 8010b04:	68fb      	ldr	r3, [r7, #12]
 8010b06:	689b      	ldr	r3, [r3, #8]
 8010b08:	429a      	cmp	r2, r3
 8010b0a:	d32b      	bcc.n	8010b64 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010b0c:	68fb      	ldr	r3, [r7, #12]
 8010b0e:	681a      	ldr	r2, [r3, #0]
 8010b10:	68fb      	ldr	r3, [r7, #12]
 8010b12:	605a      	str	r2, [r3, #4]
 8010b14:	e026      	b.n	8010b64 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	68d8      	ldr	r0, [r3, #12]
 8010b1a:	68fb      	ldr	r3, [r7, #12]
 8010b1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b1e:	461a      	mov	r2, r3
 8010b20:	68b9      	ldr	r1, [r7, #8]
 8010b22:	f00d fad4 	bl	801e0ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010b26:	68fb      	ldr	r3, [r7, #12]
 8010b28:	68da      	ldr	r2, [r3, #12]
 8010b2a:	68fb      	ldr	r3, [r7, #12]
 8010b2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b2e:	425b      	negs	r3, r3
 8010b30:	441a      	add	r2, r3
 8010b32:	68fb      	ldr	r3, [r7, #12]
 8010b34:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	68da      	ldr	r2, [r3, #12]
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	681b      	ldr	r3, [r3, #0]
 8010b3e:	429a      	cmp	r2, r3
 8010b40:	d207      	bcs.n	8010b52 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010b42:	68fb      	ldr	r3, [r7, #12]
 8010b44:	689a      	ldr	r2, [r3, #8]
 8010b46:	68fb      	ldr	r3, [r7, #12]
 8010b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b4a:	425b      	negs	r3, r3
 8010b4c:	441a      	add	r2, r3
 8010b4e:	68fb      	ldr	r3, [r7, #12]
 8010b50:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	2b02      	cmp	r3, #2
 8010b56:	d105      	bne.n	8010b64 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010b58:	693b      	ldr	r3, [r7, #16]
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d002      	beq.n	8010b64 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010b5e:	693b      	ldr	r3, [r7, #16]
 8010b60:	3b01      	subs	r3, #1
 8010b62:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010b64:	693b      	ldr	r3, [r7, #16]
 8010b66:	1c5a      	adds	r2, r3, #1
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8010b6c:	697b      	ldr	r3, [r7, #20]
}
 8010b6e:	4618      	mov	r0, r3
 8010b70:	3718      	adds	r7, #24
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}

08010b76 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010b76:	b580      	push	{r7, lr}
 8010b78:	b082      	sub	sp, #8
 8010b7a:	af00      	add	r7, sp, #0
 8010b7c:	6078      	str	r0, [r7, #4]
 8010b7e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010b80:	687b      	ldr	r3, [r7, #4]
 8010b82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d018      	beq.n	8010bba <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	68da      	ldr	r2, [r3, #12]
 8010b8c:	687b      	ldr	r3, [r7, #4]
 8010b8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010b90:	441a      	add	r2, r3
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010b96:	687b      	ldr	r3, [r7, #4]
 8010b98:	68da      	ldr	r2, [r3, #12]
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	689b      	ldr	r3, [r3, #8]
 8010b9e:	429a      	cmp	r2, r3
 8010ba0:	d303      	bcc.n	8010baa <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010ba2:	687b      	ldr	r3, [r7, #4]
 8010ba4:	681a      	ldr	r2, [r3, #0]
 8010ba6:	687b      	ldr	r3, [r7, #4]
 8010ba8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	68d9      	ldr	r1, [r3, #12]
 8010bae:	687b      	ldr	r3, [r7, #4]
 8010bb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8010bb2:	461a      	mov	r2, r3
 8010bb4:	6838      	ldr	r0, [r7, #0]
 8010bb6:	f00d fa8a 	bl	801e0ce <memcpy>
	}
}
 8010bba:	bf00      	nop
 8010bbc:	3708      	adds	r7, #8
 8010bbe:	46bd      	mov	sp, r7
 8010bc0:	bd80      	pop	{r7, pc}

08010bc2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010bc2:	b580      	push	{r7, lr}
 8010bc4:	b084      	sub	sp, #16
 8010bc6:	af00      	add	r7, sp, #0
 8010bc8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010bca:	f001 f9b5 	bl	8011f38 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8010bd4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010bd6:	e011      	b.n	8010bfc <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010bd8:	687b      	ldr	r3, [r7, #4]
 8010bda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d012      	beq.n	8010c06 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010be0:	687b      	ldr	r3, [r7, #4]
 8010be2:	3324      	adds	r3, #36	; 0x24
 8010be4:	4618      	mov	r0, r3
 8010be6:	f000 fca5 	bl	8011534 <xTaskRemoveFromEventList>
 8010bea:	4603      	mov	r3, r0
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d001      	beq.n	8010bf4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010bf0:	f000 fd7e 	bl	80116f0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010bf4:	7bfb      	ldrb	r3, [r7, #15]
 8010bf6:	3b01      	subs	r3, #1
 8010bf8:	b2db      	uxtb	r3, r3
 8010bfa:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010bfc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	dce9      	bgt.n	8010bd8 <prvUnlockQueue+0x16>
 8010c04:	e000      	b.n	8010c08 <prvUnlockQueue+0x46>
					break;
 8010c06:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	22ff      	movs	r2, #255	; 0xff
 8010c0c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8010c10:	f001 f9c4 	bl	8011f9c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010c14:	f001 f990 	bl	8011f38 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8010c1e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c20:	e011      	b.n	8010c46 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	691b      	ldr	r3, [r3, #16]
 8010c26:	2b00      	cmp	r3, #0
 8010c28:	d012      	beq.n	8010c50 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	3310      	adds	r3, #16
 8010c2e:	4618      	mov	r0, r3
 8010c30:	f000 fc80 	bl	8011534 <xTaskRemoveFromEventList>
 8010c34:	4603      	mov	r3, r0
 8010c36:	2b00      	cmp	r3, #0
 8010c38:	d001      	beq.n	8010c3e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8010c3a:	f000 fd59 	bl	80116f0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8010c3e:	7bbb      	ldrb	r3, [r7, #14]
 8010c40:	3b01      	subs	r3, #1
 8010c42:	b2db      	uxtb	r3, r3
 8010c44:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8010c46:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	dce9      	bgt.n	8010c22 <prvUnlockQueue+0x60>
 8010c4e:	e000      	b.n	8010c52 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8010c50:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8010c52:	687b      	ldr	r3, [r7, #4]
 8010c54:	22ff      	movs	r2, #255	; 0xff
 8010c56:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8010c5a:	f001 f99f 	bl	8011f9c <vPortExitCritical>
}
 8010c5e:	bf00      	nop
 8010c60:	3710      	adds	r7, #16
 8010c62:	46bd      	mov	sp, r7
 8010c64:	bd80      	pop	{r7, pc}

08010c66 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010c66:	b580      	push	{r7, lr}
 8010c68:	b084      	sub	sp, #16
 8010c6a:	af00      	add	r7, sp, #0
 8010c6c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010c6e:	f001 f963 	bl	8011f38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010c72:	687b      	ldr	r3, [r7, #4]
 8010c74:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8010c76:	2b00      	cmp	r3, #0
 8010c78:	d102      	bne.n	8010c80 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010c7a:	2301      	movs	r3, #1
 8010c7c:	60fb      	str	r3, [r7, #12]
 8010c7e:	e001      	b.n	8010c84 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010c80:	2300      	movs	r3, #0
 8010c82:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010c84:	f001 f98a 	bl	8011f9c <vPortExitCritical>

	return xReturn;
 8010c88:	68fb      	ldr	r3, [r7, #12]
}
 8010c8a:	4618      	mov	r0, r3
 8010c8c:	3710      	adds	r7, #16
 8010c8e:	46bd      	mov	sp, r7
 8010c90:	bd80      	pop	{r7, pc}

08010c92 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010c92:	b580      	push	{r7, lr}
 8010c94:	b084      	sub	sp, #16
 8010c96:	af00      	add	r7, sp, #0
 8010c98:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010c9a:	f001 f94d 	bl	8011f38 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010c9e:	687b      	ldr	r3, [r7, #4]
 8010ca0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8010ca2:	687b      	ldr	r3, [r7, #4]
 8010ca4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010ca6:	429a      	cmp	r2, r3
 8010ca8:	d102      	bne.n	8010cb0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010caa:	2301      	movs	r3, #1
 8010cac:	60fb      	str	r3, [r7, #12]
 8010cae:	e001      	b.n	8010cb4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010cb0:	2300      	movs	r3, #0
 8010cb2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010cb4:	f001 f972 	bl	8011f9c <vPortExitCritical>

	return xReturn;
 8010cb8:	68fb      	ldr	r3, [r7, #12]
}
 8010cba:	4618      	mov	r0, r3
 8010cbc:	3710      	adds	r7, #16
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}

08010cc2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010cc2:	b580      	push	{r7, lr}
 8010cc4:	b08e      	sub	sp, #56	; 0x38
 8010cc6:	af04      	add	r7, sp, #16
 8010cc8:	60f8      	str	r0, [r7, #12]
 8010cca:	60b9      	str	r1, [r7, #8]
 8010ccc:	607a      	str	r2, [r7, #4]
 8010cce:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010cd0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010cd2:	2b00      	cmp	r3, #0
 8010cd4:	d10b      	bne.n	8010cee <xTaskCreateStatic+0x2c>
	__asm volatile
 8010cd6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cda:	b672      	cpsid	i
 8010cdc:	f383 8811 	msr	BASEPRI, r3
 8010ce0:	f3bf 8f6f 	isb	sy
 8010ce4:	f3bf 8f4f 	dsb	sy
 8010ce8:	b662      	cpsie	i
 8010cea:	623b      	str	r3, [r7, #32]
 8010cec:	e7fe      	b.n	8010cec <xTaskCreateStatic+0x2a>
		configASSERT( pxTaskBuffer != NULL );
 8010cee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010cf0:	2b00      	cmp	r3, #0
 8010cf2:	d10b      	bne.n	8010d0c <xTaskCreateStatic+0x4a>
 8010cf4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010cf8:	b672      	cpsid	i
 8010cfa:	f383 8811 	msr	BASEPRI, r3
 8010cfe:	f3bf 8f6f 	isb	sy
 8010d02:	f3bf 8f4f 	dsb	sy
 8010d06:	b662      	cpsie	i
 8010d08:	61fb      	str	r3, [r7, #28]
 8010d0a:	e7fe      	b.n	8010d0a <xTaskCreateStatic+0x48>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010d0c:	2354      	movs	r3, #84	; 0x54
 8010d0e:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010d10:	693b      	ldr	r3, [r7, #16]
 8010d12:	2b54      	cmp	r3, #84	; 0x54
 8010d14:	d00b      	beq.n	8010d2e <xTaskCreateStatic+0x6c>
 8010d16:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010d1a:	b672      	cpsid	i
 8010d1c:	f383 8811 	msr	BASEPRI, r3
 8010d20:	f3bf 8f6f 	isb	sy
 8010d24:	f3bf 8f4f 	dsb	sy
 8010d28:	b662      	cpsie	i
 8010d2a:	61bb      	str	r3, [r7, #24]
 8010d2c:	e7fe      	b.n	8010d2c <xTaskCreateStatic+0x6a>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010d2e:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010d30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d32:	2b00      	cmp	r3, #0
 8010d34:	d01e      	beq.n	8010d74 <xTaskCreateStatic+0xb2>
 8010d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d01b      	beq.n	8010d74 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010d3e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d42:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010d44:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d48:	2202      	movs	r2, #2
 8010d4a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010d4e:	2300      	movs	r3, #0
 8010d50:	9303      	str	r3, [sp, #12]
 8010d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010d54:	9302      	str	r3, [sp, #8]
 8010d56:	f107 0314 	add.w	r3, r7, #20
 8010d5a:	9301      	str	r3, [sp, #4]
 8010d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010d5e:	9300      	str	r3, [sp, #0]
 8010d60:	683b      	ldr	r3, [r7, #0]
 8010d62:	687a      	ldr	r2, [r7, #4]
 8010d64:	68b9      	ldr	r1, [r7, #8]
 8010d66:	68f8      	ldr	r0, [r7, #12]
 8010d68:	f000 f850 	bl	8010e0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010d6c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010d6e:	f000 f8d5 	bl	8010f1c <prvAddNewTaskToReadyList>
 8010d72:	e001      	b.n	8010d78 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010d74:	2300      	movs	r3, #0
 8010d76:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010d78:	697b      	ldr	r3, [r7, #20]
	}
 8010d7a:	4618      	mov	r0, r3
 8010d7c:	3728      	adds	r7, #40	; 0x28
 8010d7e:	46bd      	mov	sp, r7
 8010d80:	bd80      	pop	{r7, pc}

08010d82 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010d82:	b580      	push	{r7, lr}
 8010d84:	b08c      	sub	sp, #48	; 0x30
 8010d86:	af04      	add	r7, sp, #16
 8010d88:	60f8      	str	r0, [r7, #12]
 8010d8a:	60b9      	str	r1, [r7, #8]
 8010d8c:	603b      	str	r3, [r7, #0]
 8010d8e:	4613      	mov	r3, r2
 8010d90:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010d92:	88fb      	ldrh	r3, [r7, #6]
 8010d94:	009b      	lsls	r3, r3, #2
 8010d96:	4618      	mov	r0, r3
 8010d98:	f001 f9f0 	bl	801217c <pvPortMalloc>
 8010d9c:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010d9e:	697b      	ldr	r3, [r7, #20]
 8010da0:	2b00      	cmp	r3, #0
 8010da2:	d00e      	beq.n	8010dc2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010da4:	2054      	movs	r0, #84	; 0x54
 8010da6:	f001 f9e9 	bl	801217c <pvPortMalloc>
 8010daa:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010dac:	69fb      	ldr	r3, [r7, #28]
 8010dae:	2b00      	cmp	r3, #0
 8010db0:	d003      	beq.n	8010dba <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010db2:	69fb      	ldr	r3, [r7, #28]
 8010db4:	697a      	ldr	r2, [r7, #20]
 8010db6:	631a      	str	r2, [r3, #48]	; 0x30
 8010db8:	e005      	b.n	8010dc6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010dba:	6978      	ldr	r0, [r7, #20]
 8010dbc:	f001 faa6 	bl	801230c <vPortFree>
 8010dc0:	e001      	b.n	8010dc6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010dc6:	69fb      	ldr	r3, [r7, #28]
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d017      	beq.n	8010dfc <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010dcc:	69fb      	ldr	r3, [r7, #28]
 8010dce:	2200      	movs	r2, #0
 8010dd0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010dd4:	88fa      	ldrh	r2, [r7, #6]
 8010dd6:	2300      	movs	r3, #0
 8010dd8:	9303      	str	r3, [sp, #12]
 8010dda:	69fb      	ldr	r3, [r7, #28]
 8010ddc:	9302      	str	r3, [sp, #8]
 8010dde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010de0:	9301      	str	r3, [sp, #4]
 8010de2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010de4:	9300      	str	r3, [sp, #0]
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	68b9      	ldr	r1, [r7, #8]
 8010dea:	68f8      	ldr	r0, [r7, #12]
 8010dec:	f000 f80e 	bl	8010e0c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010df0:	69f8      	ldr	r0, [r7, #28]
 8010df2:	f000 f893 	bl	8010f1c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010df6:	2301      	movs	r3, #1
 8010df8:	61bb      	str	r3, [r7, #24]
 8010dfa:	e002      	b.n	8010e02 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010dfc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010e00:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010e02:	69bb      	ldr	r3, [r7, #24]
	}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3720      	adds	r7, #32
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}

08010e0c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b088      	sub	sp, #32
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	60f8      	str	r0, [r7, #12]
 8010e14:	60b9      	str	r1, [r7, #8]
 8010e16:	607a      	str	r2, [r7, #4]
 8010e18:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010e1a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e1c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8010e1e:	6879      	ldr	r1, [r7, #4]
 8010e20:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8010e24:	440b      	add	r3, r1
 8010e26:	009b      	lsls	r3, r3, #2
 8010e28:	4413      	add	r3, r2
 8010e2a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010e2c:	69bb      	ldr	r3, [r7, #24]
 8010e2e:	f023 0307 	bic.w	r3, r3, #7
 8010e32:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010e34:	69bb      	ldr	r3, [r7, #24]
 8010e36:	f003 0307 	and.w	r3, r3, #7
 8010e3a:	2b00      	cmp	r3, #0
 8010e3c:	d00b      	beq.n	8010e56 <prvInitialiseNewTask+0x4a>
 8010e3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8010e42:	b672      	cpsid	i
 8010e44:	f383 8811 	msr	BASEPRI, r3
 8010e48:	f3bf 8f6f 	isb	sy
 8010e4c:	f3bf 8f4f 	dsb	sy
 8010e50:	b662      	cpsie	i
 8010e52:	617b      	str	r3, [r7, #20]
 8010e54:	e7fe      	b.n	8010e54 <prvInitialiseNewTask+0x48>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010e56:	68bb      	ldr	r3, [r7, #8]
 8010e58:	2b00      	cmp	r3, #0
 8010e5a:	d01f      	beq.n	8010e9c <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010e5c:	2300      	movs	r3, #0
 8010e5e:	61fb      	str	r3, [r7, #28]
 8010e60:	e012      	b.n	8010e88 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010e62:	68ba      	ldr	r2, [r7, #8]
 8010e64:	69fb      	ldr	r3, [r7, #28]
 8010e66:	4413      	add	r3, r2
 8010e68:	7819      	ldrb	r1, [r3, #0]
 8010e6a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010e6c:	69fb      	ldr	r3, [r7, #28]
 8010e6e:	4413      	add	r3, r2
 8010e70:	3334      	adds	r3, #52	; 0x34
 8010e72:	460a      	mov	r2, r1
 8010e74:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010e76:	68ba      	ldr	r2, [r7, #8]
 8010e78:	69fb      	ldr	r3, [r7, #28]
 8010e7a:	4413      	add	r3, r2
 8010e7c:	781b      	ldrb	r3, [r3, #0]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d006      	beq.n	8010e90 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010e82:	69fb      	ldr	r3, [r7, #28]
 8010e84:	3301      	adds	r3, #1
 8010e86:	61fb      	str	r3, [r7, #28]
 8010e88:	69fb      	ldr	r3, [r7, #28]
 8010e8a:	2b0f      	cmp	r3, #15
 8010e8c:	d9e9      	bls.n	8010e62 <prvInitialiseNewTask+0x56>
 8010e8e:	e000      	b.n	8010e92 <prvInitialiseNewTask+0x86>
			{
				break;
 8010e90:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010e92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e94:	2200      	movs	r2, #0
 8010e96:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8010e9a:	e003      	b.n	8010ea4 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010e9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010e9e:	2200      	movs	r2, #0
 8010ea0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010ea4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010ea6:	2b06      	cmp	r3, #6
 8010ea8:	d901      	bls.n	8010eae <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010eaa:	2306      	movs	r3, #6
 8010eac:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010eae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eb0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010eb2:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010eb4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eb6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010eb8:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010eba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ebc:	2200      	movs	r2, #0
 8010ebe:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010ec0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ec2:	3304      	adds	r3, #4
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	f7fe ff07 	bl	800fcd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010eca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ecc:	3318      	adds	r3, #24
 8010ece:	4618      	mov	r0, r3
 8010ed0:	f7fe ff02 	bl	800fcd8 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010ed4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ed6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010ed8:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010edc:	f1c3 0207 	rsb	r2, r3, #7
 8010ee0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ee2:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010ee4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ee6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010ee8:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010eea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010eec:	2200      	movs	r2, #0
 8010eee:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010ef0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010ef2:	2200      	movs	r2, #0
 8010ef4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010ef8:	683a      	ldr	r2, [r7, #0]
 8010efa:	68f9      	ldr	r1, [r7, #12]
 8010efc:	69b8      	ldr	r0, [r7, #24]
 8010efe:	f000 ff13 	bl	8011d28 <pxPortInitialiseStack>
 8010f02:	4602      	mov	r2, r0
 8010f04:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010f06:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010f08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f0a:	2b00      	cmp	r3, #0
 8010f0c:	d002      	beq.n	8010f14 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010f0e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010f10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010f12:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010f14:	bf00      	nop
 8010f16:	3720      	adds	r7, #32
 8010f18:	46bd      	mov	sp, r7
 8010f1a:	bd80      	pop	{r7, pc}

08010f1c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b082      	sub	sp, #8
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010f24:	f001 f808 	bl	8011f38 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010f28:	4b2a      	ldr	r3, [pc, #168]	; (8010fd4 <prvAddNewTaskToReadyList+0xb8>)
 8010f2a:	681b      	ldr	r3, [r3, #0]
 8010f2c:	3301      	adds	r3, #1
 8010f2e:	4a29      	ldr	r2, [pc, #164]	; (8010fd4 <prvAddNewTaskToReadyList+0xb8>)
 8010f30:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010f32:	4b29      	ldr	r3, [pc, #164]	; (8010fd8 <prvAddNewTaskToReadyList+0xbc>)
 8010f34:	681b      	ldr	r3, [r3, #0]
 8010f36:	2b00      	cmp	r3, #0
 8010f38:	d109      	bne.n	8010f4e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010f3a:	4a27      	ldr	r2, [pc, #156]	; (8010fd8 <prvAddNewTaskToReadyList+0xbc>)
 8010f3c:	687b      	ldr	r3, [r7, #4]
 8010f3e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010f40:	4b24      	ldr	r3, [pc, #144]	; (8010fd4 <prvAddNewTaskToReadyList+0xb8>)
 8010f42:	681b      	ldr	r3, [r3, #0]
 8010f44:	2b01      	cmp	r3, #1
 8010f46:	d110      	bne.n	8010f6a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010f48:	f000 fbf6 	bl	8011738 <prvInitialiseTaskLists>
 8010f4c:	e00d      	b.n	8010f6a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010f4e:	4b23      	ldr	r3, [pc, #140]	; (8010fdc <prvAddNewTaskToReadyList+0xc0>)
 8010f50:	681b      	ldr	r3, [r3, #0]
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d109      	bne.n	8010f6a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010f56:	4b20      	ldr	r3, [pc, #128]	; (8010fd8 <prvAddNewTaskToReadyList+0xbc>)
 8010f58:	681b      	ldr	r3, [r3, #0]
 8010f5a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f60:	429a      	cmp	r2, r3
 8010f62:	d802      	bhi.n	8010f6a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010f64:	4a1c      	ldr	r2, [pc, #112]	; (8010fd8 <prvAddNewTaskToReadyList+0xbc>)
 8010f66:	687b      	ldr	r3, [r7, #4]
 8010f68:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010f6a:	4b1d      	ldr	r3, [pc, #116]	; (8010fe0 <prvAddNewTaskToReadyList+0xc4>)
 8010f6c:	681b      	ldr	r3, [r3, #0]
 8010f6e:	3301      	adds	r3, #1
 8010f70:	4a1b      	ldr	r2, [pc, #108]	; (8010fe0 <prvAddNewTaskToReadyList+0xc4>)
 8010f72:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010f78:	2201      	movs	r2, #1
 8010f7a:	409a      	lsls	r2, r3
 8010f7c:	4b19      	ldr	r3, [pc, #100]	; (8010fe4 <prvAddNewTaskToReadyList+0xc8>)
 8010f7e:	681b      	ldr	r3, [r3, #0]
 8010f80:	4313      	orrs	r3, r2
 8010f82:	4a18      	ldr	r2, [pc, #96]	; (8010fe4 <prvAddNewTaskToReadyList+0xc8>)
 8010f84:	6013      	str	r3, [r2, #0]
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010f8a:	4613      	mov	r3, r2
 8010f8c:	009b      	lsls	r3, r3, #2
 8010f8e:	4413      	add	r3, r2
 8010f90:	009b      	lsls	r3, r3, #2
 8010f92:	4a15      	ldr	r2, [pc, #84]	; (8010fe8 <prvAddNewTaskToReadyList+0xcc>)
 8010f94:	441a      	add	r2, r3
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	3304      	adds	r3, #4
 8010f9a:	4619      	mov	r1, r3
 8010f9c:	4610      	mov	r0, r2
 8010f9e:	f7fe fea8 	bl	800fcf2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010fa2:	f000 fffb 	bl	8011f9c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010fa6:	4b0d      	ldr	r3, [pc, #52]	; (8010fdc <prvAddNewTaskToReadyList+0xc0>)
 8010fa8:	681b      	ldr	r3, [r3, #0]
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	d00e      	beq.n	8010fcc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010fae:	4b0a      	ldr	r3, [pc, #40]	; (8010fd8 <prvAddNewTaskToReadyList+0xbc>)
 8010fb0:	681b      	ldr	r3, [r3, #0]
 8010fb2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8010fb4:	687b      	ldr	r3, [r7, #4]
 8010fb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010fb8:	429a      	cmp	r2, r3
 8010fba:	d207      	bcs.n	8010fcc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010fbc:	4b0b      	ldr	r3, [pc, #44]	; (8010fec <prvAddNewTaskToReadyList+0xd0>)
 8010fbe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8010fc2:	601a      	str	r2, [r3, #0]
 8010fc4:	f3bf 8f4f 	dsb	sy
 8010fc8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010fcc:	bf00      	nop
 8010fce:	3708      	adds	r7, #8
 8010fd0:	46bd      	mov	sp, r7
 8010fd2:	bd80      	pop	{r7, pc}
 8010fd4:	20000450 	.word	0x20000450
 8010fd8:	20000350 	.word	0x20000350
 8010fdc:	2000045c 	.word	0x2000045c
 8010fe0:	2000046c 	.word	0x2000046c
 8010fe4:	20000458 	.word	0x20000458
 8010fe8:	20000354 	.word	0x20000354
 8010fec:	e000ed04 	.word	0xe000ed04

08010ff0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b084      	sub	sp, #16
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010ff8:	2300      	movs	r3, #0
 8010ffa:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010ffc:	687b      	ldr	r3, [r7, #4]
 8010ffe:	2b00      	cmp	r3, #0
 8011000:	d018      	beq.n	8011034 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011002:	4b14      	ldr	r3, [pc, #80]	; (8011054 <vTaskDelay+0x64>)
 8011004:	681b      	ldr	r3, [r3, #0]
 8011006:	2b00      	cmp	r3, #0
 8011008:	d00b      	beq.n	8011022 <vTaskDelay+0x32>
 801100a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801100e:	b672      	cpsid	i
 8011010:	f383 8811 	msr	BASEPRI, r3
 8011014:	f3bf 8f6f 	isb	sy
 8011018:	f3bf 8f4f 	dsb	sy
 801101c:	b662      	cpsie	i
 801101e:	60bb      	str	r3, [r7, #8]
 8011020:	e7fe      	b.n	8011020 <vTaskDelay+0x30>
			vTaskSuspendAll();
 8011022:	f000 f87d 	bl	8011120 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011026:	2100      	movs	r1, #0
 8011028:	6878      	ldr	r0, [r7, #4]
 801102a:	f000 fe17 	bl	8011c5c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801102e:	f000 f885 	bl	801113c <xTaskResumeAll>
 8011032:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011034:	68fb      	ldr	r3, [r7, #12]
 8011036:	2b00      	cmp	r3, #0
 8011038:	d107      	bne.n	801104a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801103a:	4b07      	ldr	r3, [pc, #28]	; (8011058 <vTaskDelay+0x68>)
 801103c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011040:	601a      	str	r2, [r3, #0]
 8011042:	f3bf 8f4f 	dsb	sy
 8011046:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801104a:	bf00      	nop
 801104c:	3710      	adds	r7, #16
 801104e:	46bd      	mov	sp, r7
 8011050:	bd80      	pop	{r7, pc}
 8011052:	bf00      	nop
 8011054:	20000478 	.word	0x20000478
 8011058:	e000ed04 	.word	0xe000ed04

0801105c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801105c:	b580      	push	{r7, lr}
 801105e:	b08a      	sub	sp, #40	; 0x28
 8011060:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8011062:	2300      	movs	r3, #0
 8011064:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8011066:	2300      	movs	r3, #0
 8011068:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 801106a:	463a      	mov	r2, r7
 801106c:	1d39      	adds	r1, r7, #4
 801106e:	f107 0308 	add.w	r3, r7, #8
 8011072:	4618      	mov	r0, r3
 8011074:	f7f7 fc56 	bl	8008924 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8011078:	6839      	ldr	r1, [r7, #0]
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	68ba      	ldr	r2, [r7, #8]
 801107e:	9202      	str	r2, [sp, #8]
 8011080:	9301      	str	r3, [sp, #4]
 8011082:	2300      	movs	r3, #0
 8011084:	9300      	str	r3, [sp, #0]
 8011086:	2300      	movs	r3, #0
 8011088:	460a      	mov	r2, r1
 801108a:	491f      	ldr	r1, [pc, #124]	; (8011108 <vTaskStartScheduler+0xac>)
 801108c:	481f      	ldr	r0, [pc, #124]	; (801110c <vTaskStartScheduler+0xb0>)
 801108e:	f7ff fe18 	bl	8010cc2 <xTaskCreateStatic>
 8011092:	4602      	mov	r2, r0
 8011094:	4b1e      	ldr	r3, [pc, #120]	; (8011110 <vTaskStartScheduler+0xb4>)
 8011096:	601a      	str	r2, [r3, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8011098:	4b1d      	ldr	r3, [pc, #116]	; (8011110 <vTaskStartScheduler+0xb4>)
 801109a:	681b      	ldr	r3, [r3, #0]
 801109c:	2b00      	cmp	r3, #0
 801109e:	d002      	beq.n	80110a6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80110a0:	2301      	movs	r3, #1
 80110a2:	617b      	str	r3, [r7, #20]
 80110a4:	e001      	b.n	80110aa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80110a6:	2300      	movs	r3, #0
 80110a8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80110aa:	697b      	ldr	r3, [r7, #20]
 80110ac:	2b01      	cmp	r3, #1
 80110ae:	d117      	bne.n	80110e0 <vTaskStartScheduler+0x84>
 80110b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110b4:	b672      	cpsid	i
 80110b6:	f383 8811 	msr	BASEPRI, r3
 80110ba:	f3bf 8f6f 	isb	sy
 80110be:	f3bf 8f4f 	dsb	sy
 80110c2:	b662      	cpsie	i
 80110c4:	613b      	str	r3, [r7, #16]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80110c6:	4b13      	ldr	r3, [pc, #76]	; (8011114 <vTaskStartScheduler+0xb8>)
 80110c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80110cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80110ce:	4b12      	ldr	r3, [pc, #72]	; (8011118 <vTaskStartScheduler+0xbc>)
 80110d0:	2201      	movs	r2, #1
 80110d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80110d4:	4b11      	ldr	r3, [pc, #68]	; (801111c <vTaskStartScheduler+0xc0>)
 80110d6:	2200      	movs	r2, #0
 80110d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80110da:	f000 feb1 	bl	8011e40 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80110de:	e00f      	b.n	8011100 <vTaskStartScheduler+0xa4>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80110e0:	697b      	ldr	r3, [r7, #20]
 80110e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80110e6:	d10b      	bne.n	8011100 <vTaskStartScheduler+0xa4>
 80110e8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80110ec:	b672      	cpsid	i
 80110ee:	f383 8811 	msr	BASEPRI, r3
 80110f2:	f3bf 8f6f 	isb	sy
 80110f6:	f3bf 8f4f 	dsb	sy
 80110fa:	b662      	cpsie	i
 80110fc:	60fb      	str	r3, [r7, #12]
 80110fe:	e7fe      	b.n	80110fe <vTaskStartScheduler+0xa2>
}
 8011100:	bf00      	nop
 8011102:	3718      	adds	r7, #24
 8011104:	46bd      	mov	sp, r7
 8011106:	bd80      	pop	{r7, pc}
 8011108:	0801f050 	.word	0x0801f050
 801110c:	08011709 	.word	0x08011709
 8011110:	20000474 	.word	0x20000474
 8011114:	20000470 	.word	0x20000470
 8011118:	2000045c 	.word	0x2000045c
 801111c:	20000454 	.word	0x20000454

08011120 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8011120:	b480      	push	{r7}
 8011122:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8011124:	4b04      	ldr	r3, [pc, #16]	; (8011138 <vTaskSuspendAll+0x18>)
 8011126:	681b      	ldr	r3, [r3, #0]
 8011128:	3301      	adds	r3, #1
 801112a:	4a03      	ldr	r2, [pc, #12]	; (8011138 <vTaskSuspendAll+0x18>)
 801112c:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 801112e:	bf00      	nop
 8011130:	46bd      	mov	sp, r7
 8011132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011136:	4770      	bx	lr
 8011138:	20000478 	.word	0x20000478

0801113c <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 801113c:	b580      	push	{r7, lr}
 801113e:	b084      	sub	sp, #16
 8011140:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8011142:	2300      	movs	r3, #0
 8011144:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8011146:	2300      	movs	r3, #0
 8011148:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 801114a:	4b42      	ldr	r3, [pc, #264]	; (8011254 <xTaskResumeAll+0x118>)
 801114c:	681b      	ldr	r3, [r3, #0]
 801114e:	2b00      	cmp	r3, #0
 8011150:	d10b      	bne.n	801116a <xTaskResumeAll+0x2e>
 8011152:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011156:	b672      	cpsid	i
 8011158:	f383 8811 	msr	BASEPRI, r3
 801115c:	f3bf 8f6f 	isb	sy
 8011160:	f3bf 8f4f 	dsb	sy
 8011164:	b662      	cpsie	i
 8011166:	603b      	str	r3, [r7, #0]
 8011168:	e7fe      	b.n	8011168 <xTaskResumeAll+0x2c>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801116a:	f000 fee5 	bl	8011f38 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801116e:	4b39      	ldr	r3, [pc, #228]	; (8011254 <xTaskResumeAll+0x118>)
 8011170:	681b      	ldr	r3, [r3, #0]
 8011172:	3b01      	subs	r3, #1
 8011174:	4a37      	ldr	r2, [pc, #220]	; (8011254 <xTaskResumeAll+0x118>)
 8011176:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011178:	4b36      	ldr	r3, [pc, #216]	; (8011254 <xTaskResumeAll+0x118>)
 801117a:	681b      	ldr	r3, [r3, #0]
 801117c:	2b00      	cmp	r3, #0
 801117e:	d161      	bne.n	8011244 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8011180:	4b35      	ldr	r3, [pc, #212]	; (8011258 <xTaskResumeAll+0x11c>)
 8011182:	681b      	ldr	r3, [r3, #0]
 8011184:	2b00      	cmp	r3, #0
 8011186:	d05d      	beq.n	8011244 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011188:	e02e      	b.n	80111e8 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801118a:	4b34      	ldr	r3, [pc, #208]	; (801125c <xTaskResumeAll+0x120>)
 801118c:	68db      	ldr	r3, [r3, #12]
 801118e:	68db      	ldr	r3, [r3, #12]
 8011190:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011192:	68fb      	ldr	r3, [r7, #12]
 8011194:	3318      	adds	r3, #24
 8011196:	4618      	mov	r0, r3
 8011198:	f7fe fe08 	bl	800fdac <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801119c:	68fb      	ldr	r3, [r7, #12]
 801119e:	3304      	adds	r3, #4
 80111a0:	4618      	mov	r0, r3
 80111a2:	f7fe fe03 	bl	800fdac <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80111a6:	68fb      	ldr	r3, [r7, #12]
 80111a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111aa:	2201      	movs	r2, #1
 80111ac:	409a      	lsls	r2, r3
 80111ae:	4b2c      	ldr	r3, [pc, #176]	; (8011260 <xTaskResumeAll+0x124>)
 80111b0:	681b      	ldr	r3, [r3, #0]
 80111b2:	4313      	orrs	r3, r2
 80111b4:	4a2a      	ldr	r2, [pc, #168]	; (8011260 <xTaskResumeAll+0x124>)
 80111b6:	6013      	str	r3, [r2, #0]
 80111b8:	68fb      	ldr	r3, [r7, #12]
 80111ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111bc:	4613      	mov	r3, r2
 80111be:	009b      	lsls	r3, r3, #2
 80111c0:	4413      	add	r3, r2
 80111c2:	009b      	lsls	r3, r3, #2
 80111c4:	4a27      	ldr	r2, [pc, #156]	; (8011264 <xTaskResumeAll+0x128>)
 80111c6:	441a      	add	r2, r3
 80111c8:	68fb      	ldr	r3, [r7, #12]
 80111ca:	3304      	adds	r3, #4
 80111cc:	4619      	mov	r1, r3
 80111ce:	4610      	mov	r0, r2
 80111d0:	f7fe fd8f 	bl	800fcf2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80111d8:	4b23      	ldr	r3, [pc, #140]	; (8011268 <xTaskResumeAll+0x12c>)
 80111da:	681b      	ldr	r3, [r3, #0]
 80111dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80111de:	429a      	cmp	r2, r3
 80111e0:	d302      	bcc.n	80111e8 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 80111e2:	4b22      	ldr	r3, [pc, #136]	; (801126c <xTaskResumeAll+0x130>)
 80111e4:	2201      	movs	r2, #1
 80111e6:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80111e8:	4b1c      	ldr	r3, [pc, #112]	; (801125c <xTaskResumeAll+0x120>)
 80111ea:	681b      	ldr	r3, [r3, #0]
 80111ec:	2b00      	cmp	r3, #0
 80111ee:	d1cc      	bne.n	801118a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	2b00      	cmp	r3, #0
 80111f4:	d001      	beq.n	80111fa <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80111f6:	f000 fb3b 	bl	8011870 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80111fa:	4b1d      	ldr	r3, [pc, #116]	; (8011270 <xTaskResumeAll+0x134>)
 80111fc:	681b      	ldr	r3, [r3, #0]
 80111fe:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8011200:	687b      	ldr	r3, [r7, #4]
 8011202:	2b00      	cmp	r3, #0
 8011204:	d010      	beq.n	8011228 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011206:	f000 f859 	bl	80112bc <xTaskIncrementTick>
 801120a:	4603      	mov	r3, r0
 801120c:	2b00      	cmp	r3, #0
 801120e:	d002      	beq.n	8011216 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011210:	4b16      	ldr	r3, [pc, #88]	; (801126c <xTaskResumeAll+0x130>)
 8011212:	2201      	movs	r2, #1
 8011214:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8011216:	687b      	ldr	r3, [r7, #4]
 8011218:	3b01      	subs	r3, #1
 801121a:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 801121c:	687b      	ldr	r3, [r7, #4]
 801121e:	2b00      	cmp	r3, #0
 8011220:	d1f1      	bne.n	8011206 <xTaskResumeAll+0xca>

						uxPendedTicks = 0;
 8011222:	4b13      	ldr	r3, [pc, #76]	; (8011270 <xTaskResumeAll+0x134>)
 8011224:	2200      	movs	r2, #0
 8011226:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011228:	4b10      	ldr	r3, [pc, #64]	; (801126c <xTaskResumeAll+0x130>)
 801122a:	681b      	ldr	r3, [r3, #0]
 801122c:	2b00      	cmp	r3, #0
 801122e:	d009      	beq.n	8011244 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011230:	2301      	movs	r3, #1
 8011232:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011234:	4b0f      	ldr	r3, [pc, #60]	; (8011274 <xTaskResumeAll+0x138>)
 8011236:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801123a:	601a      	str	r2, [r3, #0]
 801123c:	f3bf 8f4f 	dsb	sy
 8011240:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011244:	f000 feaa 	bl	8011f9c <vPortExitCritical>

	return xAlreadyYielded;
 8011248:	68bb      	ldr	r3, [r7, #8]
}
 801124a:	4618      	mov	r0, r3
 801124c:	3710      	adds	r7, #16
 801124e:	46bd      	mov	sp, r7
 8011250:	bd80      	pop	{r7, pc}
 8011252:	bf00      	nop
 8011254:	20000478 	.word	0x20000478
 8011258:	20000450 	.word	0x20000450
 801125c:	20000410 	.word	0x20000410
 8011260:	20000458 	.word	0x20000458
 8011264:	20000354 	.word	0x20000354
 8011268:	20000350 	.word	0x20000350
 801126c:	20000464 	.word	0x20000464
 8011270:	20000460 	.word	0x20000460
 8011274:	e000ed04 	.word	0xe000ed04

08011278 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8011278:	b480      	push	{r7}
 801127a:	b083      	sub	sp, #12
 801127c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801127e:	4b05      	ldr	r3, [pc, #20]	; (8011294 <xTaskGetTickCount+0x1c>)
 8011280:	681b      	ldr	r3, [r3, #0]
 8011282:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011284:	687b      	ldr	r3, [r7, #4]
}
 8011286:	4618      	mov	r0, r3
 8011288:	370c      	adds	r7, #12
 801128a:	46bd      	mov	sp, r7
 801128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011290:	4770      	bx	lr
 8011292:	bf00      	nop
 8011294:	20000454 	.word	0x20000454

08011298 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8011298:	b580      	push	{r7, lr}
 801129a:	b082      	sub	sp, #8
 801129c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801129e:	f000 ff2b 	bl	80120f8 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80112a2:	2300      	movs	r3, #0
 80112a4:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 80112a6:	4b04      	ldr	r3, [pc, #16]	; (80112b8 <xTaskGetTickCountFromISR+0x20>)
 80112a8:	681b      	ldr	r3, [r3, #0]
 80112aa:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80112ac:	683b      	ldr	r3, [r7, #0]
}
 80112ae:	4618      	mov	r0, r3
 80112b0:	3708      	adds	r7, #8
 80112b2:	46bd      	mov	sp, r7
 80112b4:	bd80      	pop	{r7, pc}
 80112b6:	bf00      	nop
 80112b8:	20000454 	.word	0x20000454

080112bc <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80112bc:	b580      	push	{r7, lr}
 80112be:	b086      	sub	sp, #24
 80112c0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80112c2:	2300      	movs	r3, #0
 80112c4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80112c6:	4b4f      	ldr	r3, [pc, #316]	; (8011404 <xTaskIncrementTick+0x148>)
 80112c8:	681b      	ldr	r3, [r3, #0]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	f040 8089 	bne.w	80113e2 <xTaskIncrementTick+0x126>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80112d0:	4b4d      	ldr	r3, [pc, #308]	; (8011408 <xTaskIncrementTick+0x14c>)
 80112d2:	681b      	ldr	r3, [r3, #0]
 80112d4:	3301      	adds	r3, #1
 80112d6:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80112d8:	4a4b      	ldr	r2, [pc, #300]	; (8011408 <xTaskIncrementTick+0x14c>)
 80112da:	693b      	ldr	r3, [r7, #16]
 80112dc:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80112de:	693b      	ldr	r3, [r7, #16]
 80112e0:	2b00      	cmp	r3, #0
 80112e2:	d121      	bne.n	8011328 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80112e4:	4b49      	ldr	r3, [pc, #292]	; (801140c <xTaskIncrementTick+0x150>)
 80112e6:	681b      	ldr	r3, [r3, #0]
 80112e8:	681b      	ldr	r3, [r3, #0]
 80112ea:	2b00      	cmp	r3, #0
 80112ec:	d00b      	beq.n	8011306 <xTaskIncrementTick+0x4a>
 80112ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80112f2:	b672      	cpsid	i
 80112f4:	f383 8811 	msr	BASEPRI, r3
 80112f8:	f3bf 8f6f 	isb	sy
 80112fc:	f3bf 8f4f 	dsb	sy
 8011300:	b662      	cpsie	i
 8011302:	603b      	str	r3, [r7, #0]
 8011304:	e7fe      	b.n	8011304 <xTaskIncrementTick+0x48>
 8011306:	4b41      	ldr	r3, [pc, #260]	; (801140c <xTaskIncrementTick+0x150>)
 8011308:	681b      	ldr	r3, [r3, #0]
 801130a:	60fb      	str	r3, [r7, #12]
 801130c:	4b40      	ldr	r3, [pc, #256]	; (8011410 <xTaskIncrementTick+0x154>)
 801130e:	681b      	ldr	r3, [r3, #0]
 8011310:	4a3e      	ldr	r2, [pc, #248]	; (801140c <xTaskIncrementTick+0x150>)
 8011312:	6013      	str	r3, [r2, #0]
 8011314:	4a3e      	ldr	r2, [pc, #248]	; (8011410 <xTaskIncrementTick+0x154>)
 8011316:	68fb      	ldr	r3, [r7, #12]
 8011318:	6013      	str	r3, [r2, #0]
 801131a:	4b3e      	ldr	r3, [pc, #248]	; (8011414 <xTaskIncrementTick+0x158>)
 801131c:	681b      	ldr	r3, [r3, #0]
 801131e:	3301      	adds	r3, #1
 8011320:	4a3c      	ldr	r2, [pc, #240]	; (8011414 <xTaskIncrementTick+0x158>)
 8011322:	6013      	str	r3, [r2, #0]
 8011324:	f000 faa4 	bl	8011870 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011328:	4b3b      	ldr	r3, [pc, #236]	; (8011418 <xTaskIncrementTick+0x15c>)
 801132a:	681b      	ldr	r3, [r3, #0]
 801132c:	693a      	ldr	r2, [r7, #16]
 801132e:	429a      	cmp	r2, r3
 8011330:	d348      	bcc.n	80113c4 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011332:	4b36      	ldr	r3, [pc, #216]	; (801140c <xTaskIncrementTick+0x150>)
 8011334:	681b      	ldr	r3, [r3, #0]
 8011336:	681b      	ldr	r3, [r3, #0]
 8011338:	2b00      	cmp	r3, #0
 801133a:	d104      	bne.n	8011346 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801133c:	4b36      	ldr	r3, [pc, #216]	; (8011418 <xTaskIncrementTick+0x15c>)
 801133e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011342:	601a      	str	r2, [r3, #0]
					break;
 8011344:	e03e      	b.n	80113c4 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011346:	4b31      	ldr	r3, [pc, #196]	; (801140c <xTaskIncrementTick+0x150>)
 8011348:	681b      	ldr	r3, [r3, #0]
 801134a:	68db      	ldr	r3, [r3, #12]
 801134c:	68db      	ldr	r3, [r3, #12]
 801134e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011350:	68bb      	ldr	r3, [r7, #8]
 8011352:	685b      	ldr	r3, [r3, #4]
 8011354:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8011356:	693a      	ldr	r2, [r7, #16]
 8011358:	687b      	ldr	r3, [r7, #4]
 801135a:	429a      	cmp	r2, r3
 801135c:	d203      	bcs.n	8011366 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 801135e:	4a2e      	ldr	r2, [pc, #184]	; (8011418 <xTaskIncrementTick+0x15c>)
 8011360:	687b      	ldr	r3, [r7, #4]
 8011362:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011364:	e02e      	b.n	80113c4 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011366:	68bb      	ldr	r3, [r7, #8]
 8011368:	3304      	adds	r3, #4
 801136a:	4618      	mov	r0, r3
 801136c:	f7fe fd1e 	bl	800fdac <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011370:	68bb      	ldr	r3, [r7, #8]
 8011372:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011374:	2b00      	cmp	r3, #0
 8011376:	d004      	beq.n	8011382 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8011378:	68bb      	ldr	r3, [r7, #8]
 801137a:	3318      	adds	r3, #24
 801137c:	4618      	mov	r0, r3
 801137e:	f7fe fd15 	bl	800fdac <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011382:	68bb      	ldr	r3, [r7, #8]
 8011384:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011386:	2201      	movs	r2, #1
 8011388:	409a      	lsls	r2, r3
 801138a:	4b24      	ldr	r3, [pc, #144]	; (801141c <xTaskIncrementTick+0x160>)
 801138c:	681b      	ldr	r3, [r3, #0]
 801138e:	4313      	orrs	r3, r2
 8011390:	4a22      	ldr	r2, [pc, #136]	; (801141c <xTaskIncrementTick+0x160>)
 8011392:	6013      	str	r3, [r2, #0]
 8011394:	68bb      	ldr	r3, [r7, #8]
 8011396:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011398:	4613      	mov	r3, r2
 801139a:	009b      	lsls	r3, r3, #2
 801139c:	4413      	add	r3, r2
 801139e:	009b      	lsls	r3, r3, #2
 80113a0:	4a1f      	ldr	r2, [pc, #124]	; (8011420 <xTaskIncrementTick+0x164>)
 80113a2:	441a      	add	r2, r3
 80113a4:	68bb      	ldr	r3, [r7, #8]
 80113a6:	3304      	adds	r3, #4
 80113a8:	4619      	mov	r1, r3
 80113aa:	4610      	mov	r0, r2
 80113ac:	f7fe fca1 	bl	800fcf2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80113b0:	68bb      	ldr	r3, [r7, #8]
 80113b2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113b4:	4b1b      	ldr	r3, [pc, #108]	; (8011424 <xTaskIncrementTick+0x168>)
 80113b6:	681b      	ldr	r3, [r3, #0]
 80113b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80113ba:	429a      	cmp	r2, r3
 80113bc:	d3b9      	bcc.n	8011332 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80113be:	2301      	movs	r3, #1
 80113c0:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80113c2:	e7b6      	b.n	8011332 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80113c4:	4b17      	ldr	r3, [pc, #92]	; (8011424 <xTaskIncrementTick+0x168>)
 80113c6:	681b      	ldr	r3, [r3, #0]
 80113c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80113ca:	4915      	ldr	r1, [pc, #84]	; (8011420 <xTaskIncrementTick+0x164>)
 80113cc:	4613      	mov	r3, r2
 80113ce:	009b      	lsls	r3, r3, #2
 80113d0:	4413      	add	r3, r2
 80113d2:	009b      	lsls	r3, r3, #2
 80113d4:	440b      	add	r3, r1
 80113d6:	681b      	ldr	r3, [r3, #0]
 80113d8:	2b01      	cmp	r3, #1
 80113da:	d907      	bls.n	80113ec <xTaskIncrementTick+0x130>
			{
				xSwitchRequired = pdTRUE;
 80113dc:	2301      	movs	r3, #1
 80113de:	617b      	str	r3, [r7, #20]
 80113e0:	e004      	b.n	80113ec <xTaskIncrementTick+0x130>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80113e2:	4b11      	ldr	r3, [pc, #68]	; (8011428 <xTaskIncrementTick+0x16c>)
 80113e4:	681b      	ldr	r3, [r3, #0]
 80113e6:	3301      	adds	r3, #1
 80113e8:	4a0f      	ldr	r2, [pc, #60]	; (8011428 <xTaskIncrementTick+0x16c>)
 80113ea:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80113ec:	4b0f      	ldr	r3, [pc, #60]	; (801142c <xTaskIncrementTick+0x170>)
 80113ee:	681b      	ldr	r3, [r3, #0]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d001      	beq.n	80113f8 <xTaskIncrementTick+0x13c>
		{
			xSwitchRequired = pdTRUE;
 80113f4:	2301      	movs	r3, #1
 80113f6:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80113f8:	697b      	ldr	r3, [r7, #20]
}
 80113fa:	4618      	mov	r0, r3
 80113fc:	3718      	adds	r7, #24
 80113fe:	46bd      	mov	sp, r7
 8011400:	bd80      	pop	{r7, pc}
 8011402:	bf00      	nop
 8011404:	20000478 	.word	0x20000478
 8011408:	20000454 	.word	0x20000454
 801140c:	20000408 	.word	0x20000408
 8011410:	2000040c 	.word	0x2000040c
 8011414:	20000468 	.word	0x20000468
 8011418:	20000470 	.word	0x20000470
 801141c:	20000458 	.word	0x20000458
 8011420:	20000354 	.word	0x20000354
 8011424:	20000350 	.word	0x20000350
 8011428:	20000460 	.word	0x20000460
 801142c:	20000464 	.word	0x20000464

08011430 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011430:	b480      	push	{r7}
 8011432:	b087      	sub	sp, #28
 8011434:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011436:	4b27      	ldr	r3, [pc, #156]	; (80114d4 <vTaskSwitchContext+0xa4>)
 8011438:	681b      	ldr	r3, [r3, #0]
 801143a:	2b00      	cmp	r3, #0
 801143c:	d003      	beq.n	8011446 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 801143e:	4b26      	ldr	r3, [pc, #152]	; (80114d8 <vTaskSwitchContext+0xa8>)
 8011440:	2201      	movs	r2, #1
 8011442:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011444:	e040      	b.n	80114c8 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8011446:	4b24      	ldr	r3, [pc, #144]	; (80114d8 <vTaskSwitchContext+0xa8>)
 8011448:	2200      	movs	r2, #0
 801144a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801144c:	4b23      	ldr	r3, [pc, #140]	; (80114dc <vTaskSwitchContext+0xac>)
 801144e:	681b      	ldr	r3, [r3, #0]
 8011450:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	fab3 f383 	clz	r3, r3
 8011458:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801145a:	7afb      	ldrb	r3, [r7, #11]
 801145c:	f1c3 031f 	rsb	r3, r3, #31
 8011460:	617b      	str	r3, [r7, #20]
 8011462:	491f      	ldr	r1, [pc, #124]	; (80114e0 <vTaskSwitchContext+0xb0>)
 8011464:	697a      	ldr	r2, [r7, #20]
 8011466:	4613      	mov	r3, r2
 8011468:	009b      	lsls	r3, r3, #2
 801146a:	4413      	add	r3, r2
 801146c:	009b      	lsls	r3, r3, #2
 801146e:	440b      	add	r3, r1
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	2b00      	cmp	r3, #0
 8011474:	d10b      	bne.n	801148e <vTaskSwitchContext+0x5e>
	__asm volatile
 8011476:	f04f 0350 	mov.w	r3, #80	; 0x50
 801147a:	b672      	cpsid	i
 801147c:	f383 8811 	msr	BASEPRI, r3
 8011480:	f3bf 8f6f 	isb	sy
 8011484:	f3bf 8f4f 	dsb	sy
 8011488:	b662      	cpsie	i
 801148a:	607b      	str	r3, [r7, #4]
 801148c:	e7fe      	b.n	801148c <vTaskSwitchContext+0x5c>
 801148e:	697a      	ldr	r2, [r7, #20]
 8011490:	4613      	mov	r3, r2
 8011492:	009b      	lsls	r3, r3, #2
 8011494:	4413      	add	r3, r2
 8011496:	009b      	lsls	r3, r3, #2
 8011498:	4a11      	ldr	r2, [pc, #68]	; (80114e0 <vTaskSwitchContext+0xb0>)
 801149a:	4413      	add	r3, r2
 801149c:	613b      	str	r3, [r7, #16]
 801149e:	693b      	ldr	r3, [r7, #16]
 80114a0:	685b      	ldr	r3, [r3, #4]
 80114a2:	685a      	ldr	r2, [r3, #4]
 80114a4:	693b      	ldr	r3, [r7, #16]
 80114a6:	605a      	str	r2, [r3, #4]
 80114a8:	693b      	ldr	r3, [r7, #16]
 80114aa:	685a      	ldr	r2, [r3, #4]
 80114ac:	693b      	ldr	r3, [r7, #16]
 80114ae:	3308      	adds	r3, #8
 80114b0:	429a      	cmp	r2, r3
 80114b2:	d104      	bne.n	80114be <vTaskSwitchContext+0x8e>
 80114b4:	693b      	ldr	r3, [r7, #16]
 80114b6:	685b      	ldr	r3, [r3, #4]
 80114b8:	685a      	ldr	r2, [r3, #4]
 80114ba:	693b      	ldr	r3, [r7, #16]
 80114bc:	605a      	str	r2, [r3, #4]
 80114be:	693b      	ldr	r3, [r7, #16]
 80114c0:	685b      	ldr	r3, [r3, #4]
 80114c2:	68db      	ldr	r3, [r3, #12]
 80114c4:	4a07      	ldr	r2, [pc, #28]	; (80114e4 <vTaskSwitchContext+0xb4>)
 80114c6:	6013      	str	r3, [r2, #0]
}
 80114c8:	bf00      	nop
 80114ca:	371c      	adds	r7, #28
 80114cc:	46bd      	mov	sp, r7
 80114ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d2:	4770      	bx	lr
 80114d4:	20000478 	.word	0x20000478
 80114d8:	20000464 	.word	0x20000464
 80114dc:	20000458 	.word	0x20000458
 80114e0:	20000354 	.word	0x20000354
 80114e4:	20000350 	.word	0x20000350

080114e8 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80114e8:	b580      	push	{r7, lr}
 80114ea:	b084      	sub	sp, #16
 80114ec:	af00      	add	r7, sp, #0
 80114ee:	6078      	str	r0, [r7, #4]
 80114f0:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	2b00      	cmp	r3, #0
 80114f6:	d10b      	bne.n	8011510 <vTaskPlaceOnEventList+0x28>
 80114f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114fc:	b672      	cpsid	i
 80114fe:	f383 8811 	msr	BASEPRI, r3
 8011502:	f3bf 8f6f 	isb	sy
 8011506:	f3bf 8f4f 	dsb	sy
 801150a:	b662      	cpsie	i
 801150c:	60fb      	str	r3, [r7, #12]
 801150e:	e7fe      	b.n	801150e <vTaskPlaceOnEventList+0x26>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011510:	4b07      	ldr	r3, [pc, #28]	; (8011530 <vTaskPlaceOnEventList+0x48>)
 8011512:	681b      	ldr	r3, [r3, #0]
 8011514:	3318      	adds	r3, #24
 8011516:	4619      	mov	r1, r3
 8011518:	6878      	ldr	r0, [r7, #4]
 801151a:	f7fe fc0e 	bl	800fd3a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 801151e:	2101      	movs	r1, #1
 8011520:	6838      	ldr	r0, [r7, #0]
 8011522:	f000 fb9b 	bl	8011c5c <prvAddCurrentTaskToDelayedList>
}
 8011526:	bf00      	nop
 8011528:	3710      	adds	r7, #16
 801152a:	46bd      	mov	sp, r7
 801152c:	bd80      	pop	{r7, pc}
 801152e:	bf00      	nop
 8011530:	20000350 	.word	0x20000350

08011534 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011534:	b580      	push	{r7, lr}
 8011536:	b086      	sub	sp, #24
 8011538:	af00      	add	r7, sp, #0
 801153a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801153c:	687b      	ldr	r3, [r7, #4]
 801153e:	68db      	ldr	r3, [r3, #12]
 8011540:	68db      	ldr	r3, [r3, #12]
 8011542:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011544:	693b      	ldr	r3, [r7, #16]
 8011546:	2b00      	cmp	r3, #0
 8011548:	d10b      	bne.n	8011562 <xTaskRemoveFromEventList+0x2e>
 801154a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801154e:	b672      	cpsid	i
 8011550:	f383 8811 	msr	BASEPRI, r3
 8011554:	f3bf 8f6f 	isb	sy
 8011558:	f3bf 8f4f 	dsb	sy
 801155c:	b662      	cpsie	i
 801155e:	60fb      	str	r3, [r7, #12]
 8011560:	e7fe      	b.n	8011560 <xTaskRemoveFromEventList+0x2c>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011562:	693b      	ldr	r3, [r7, #16]
 8011564:	3318      	adds	r3, #24
 8011566:	4618      	mov	r0, r3
 8011568:	f7fe fc20 	bl	800fdac <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 801156c:	4b1d      	ldr	r3, [pc, #116]	; (80115e4 <xTaskRemoveFromEventList+0xb0>)
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	2b00      	cmp	r3, #0
 8011572:	d11c      	bne.n	80115ae <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011574:	693b      	ldr	r3, [r7, #16]
 8011576:	3304      	adds	r3, #4
 8011578:	4618      	mov	r0, r3
 801157a:	f7fe fc17 	bl	800fdac <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 801157e:	693b      	ldr	r3, [r7, #16]
 8011580:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011582:	2201      	movs	r2, #1
 8011584:	409a      	lsls	r2, r3
 8011586:	4b18      	ldr	r3, [pc, #96]	; (80115e8 <xTaskRemoveFromEventList+0xb4>)
 8011588:	681b      	ldr	r3, [r3, #0]
 801158a:	4313      	orrs	r3, r2
 801158c:	4a16      	ldr	r2, [pc, #88]	; (80115e8 <xTaskRemoveFromEventList+0xb4>)
 801158e:	6013      	str	r3, [r2, #0]
 8011590:	693b      	ldr	r3, [r7, #16]
 8011592:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011594:	4613      	mov	r3, r2
 8011596:	009b      	lsls	r3, r3, #2
 8011598:	4413      	add	r3, r2
 801159a:	009b      	lsls	r3, r3, #2
 801159c:	4a13      	ldr	r2, [pc, #76]	; (80115ec <xTaskRemoveFromEventList+0xb8>)
 801159e:	441a      	add	r2, r3
 80115a0:	693b      	ldr	r3, [r7, #16]
 80115a2:	3304      	adds	r3, #4
 80115a4:	4619      	mov	r1, r3
 80115a6:	4610      	mov	r0, r2
 80115a8:	f7fe fba3 	bl	800fcf2 <vListInsertEnd>
 80115ac:	e005      	b.n	80115ba <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80115ae:	693b      	ldr	r3, [r7, #16]
 80115b0:	3318      	adds	r3, #24
 80115b2:	4619      	mov	r1, r3
 80115b4:	480e      	ldr	r0, [pc, #56]	; (80115f0 <xTaskRemoveFromEventList+0xbc>)
 80115b6:	f7fe fb9c 	bl	800fcf2 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80115ba:	693b      	ldr	r3, [r7, #16]
 80115bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80115be:	4b0d      	ldr	r3, [pc, #52]	; (80115f4 <xTaskRemoveFromEventList+0xc0>)
 80115c0:	681b      	ldr	r3, [r3, #0]
 80115c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80115c4:	429a      	cmp	r2, r3
 80115c6:	d905      	bls.n	80115d4 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80115c8:	2301      	movs	r3, #1
 80115ca:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80115cc:	4b0a      	ldr	r3, [pc, #40]	; (80115f8 <xTaskRemoveFromEventList+0xc4>)
 80115ce:	2201      	movs	r2, #1
 80115d0:	601a      	str	r2, [r3, #0]
 80115d2:	e001      	b.n	80115d8 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80115d4:	2300      	movs	r3, #0
 80115d6:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80115d8:	697b      	ldr	r3, [r7, #20]
}
 80115da:	4618      	mov	r0, r3
 80115dc:	3718      	adds	r7, #24
 80115de:	46bd      	mov	sp, r7
 80115e0:	bd80      	pop	{r7, pc}
 80115e2:	bf00      	nop
 80115e4:	20000478 	.word	0x20000478
 80115e8:	20000458 	.word	0x20000458
 80115ec:	20000354 	.word	0x20000354
 80115f0:	20000410 	.word	0x20000410
 80115f4:	20000350 	.word	0x20000350
 80115f8:	20000464 	.word	0x20000464

080115fc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80115fc:	b480      	push	{r7}
 80115fe:	b083      	sub	sp, #12
 8011600:	af00      	add	r7, sp, #0
 8011602:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011604:	4b06      	ldr	r3, [pc, #24]	; (8011620 <vTaskInternalSetTimeOutState+0x24>)
 8011606:	681a      	ldr	r2, [r3, #0]
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 801160c:	4b05      	ldr	r3, [pc, #20]	; (8011624 <vTaskInternalSetTimeOutState+0x28>)
 801160e:	681a      	ldr	r2, [r3, #0]
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	605a      	str	r2, [r3, #4]
}
 8011614:	bf00      	nop
 8011616:	370c      	adds	r7, #12
 8011618:	46bd      	mov	sp, r7
 801161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801161e:	4770      	bx	lr
 8011620:	20000468 	.word	0x20000468
 8011624:	20000454 	.word	0x20000454

08011628 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011628:	b580      	push	{r7, lr}
 801162a:	b088      	sub	sp, #32
 801162c:	af00      	add	r7, sp, #0
 801162e:	6078      	str	r0, [r7, #4]
 8011630:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	2b00      	cmp	r3, #0
 8011636:	d10b      	bne.n	8011650 <xTaskCheckForTimeOut+0x28>
 8011638:	f04f 0350 	mov.w	r3, #80	; 0x50
 801163c:	b672      	cpsid	i
 801163e:	f383 8811 	msr	BASEPRI, r3
 8011642:	f3bf 8f6f 	isb	sy
 8011646:	f3bf 8f4f 	dsb	sy
 801164a:	b662      	cpsie	i
 801164c:	613b      	str	r3, [r7, #16]
 801164e:	e7fe      	b.n	801164e <xTaskCheckForTimeOut+0x26>
	configASSERT( pxTicksToWait );
 8011650:	683b      	ldr	r3, [r7, #0]
 8011652:	2b00      	cmp	r3, #0
 8011654:	d10b      	bne.n	801166e <xTaskCheckForTimeOut+0x46>
 8011656:	f04f 0350 	mov.w	r3, #80	; 0x50
 801165a:	b672      	cpsid	i
 801165c:	f383 8811 	msr	BASEPRI, r3
 8011660:	f3bf 8f6f 	isb	sy
 8011664:	f3bf 8f4f 	dsb	sy
 8011668:	b662      	cpsie	i
 801166a:	60fb      	str	r3, [r7, #12]
 801166c:	e7fe      	b.n	801166c <xTaskCheckForTimeOut+0x44>

	taskENTER_CRITICAL();
 801166e:	f000 fc63 	bl	8011f38 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011672:	4b1d      	ldr	r3, [pc, #116]	; (80116e8 <xTaskCheckForTimeOut+0xc0>)
 8011674:	681b      	ldr	r3, [r3, #0]
 8011676:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011678:	687b      	ldr	r3, [r7, #4]
 801167a:	685b      	ldr	r3, [r3, #4]
 801167c:	69ba      	ldr	r2, [r7, #24]
 801167e:	1ad3      	subs	r3, r2, r3
 8011680:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011682:	683b      	ldr	r3, [r7, #0]
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801168a:	d102      	bne.n	8011692 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 801168c:	2300      	movs	r3, #0
 801168e:	61fb      	str	r3, [r7, #28]
 8011690:	e023      	b.n	80116da <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011692:	687b      	ldr	r3, [r7, #4]
 8011694:	681a      	ldr	r2, [r3, #0]
 8011696:	4b15      	ldr	r3, [pc, #84]	; (80116ec <xTaskCheckForTimeOut+0xc4>)
 8011698:	681b      	ldr	r3, [r3, #0]
 801169a:	429a      	cmp	r2, r3
 801169c:	d007      	beq.n	80116ae <xTaskCheckForTimeOut+0x86>
 801169e:	687b      	ldr	r3, [r7, #4]
 80116a0:	685b      	ldr	r3, [r3, #4]
 80116a2:	69ba      	ldr	r2, [r7, #24]
 80116a4:	429a      	cmp	r2, r3
 80116a6:	d302      	bcc.n	80116ae <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80116a8:	2301      	movs	r3, #1
 80116aa:	61fb      	str	r3, [r7, #28]
 80116ac:	e015      	b.n	80116da <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80116ae:	683b      	ldr	r3, [r7, #0]
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	697a      	ldr	r2, [r7, #20]
 80116b4:	429a      	cmp	r2, r3
 80116b6:	d20b      	bcs.n	80116d0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80116b8:	683b      	ldr	r3, [r7, #0]
 80116ba:	681a      	ldr	r2, [r3, #0]
 80116bc:	697b      	ldr	r3, [r7, #20]
 80116be:	1ad2      	subs	r2, r2, r3
 80116c0:	683b      	ldr	r3, [r7, #0]
 80116c2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80116c4:	6878      	ldr	r0, [r7, #4]
 80116c6:	f7ff ff99 	bl	80115fc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80116ca:	2300      	movs	r3, #0
 80116cc:	61fb      	str	r3, [r7, #28]
 80116ce:	e004      	b.n	80116da <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80116d0:	683b      	ldr	r3, [r7, #0]
 80116d2:	2200      	movs	r2, #0
 80116d4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80116d6:	2301      	movs	r3, #1
 80116d8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80116da:	f000 fc5f 	bl	8011f9c <vPortExitCritical>

	return xReturn;
 80116de:	69fb      	ldr	r3, [r7, #28]
}
 80116e0:	4618      	mov	r0, r3
 80116e2:	3720      	adds	r7, #32
 80116e4:	46bd      	mov	sp, r7
 80116e6:	bd80      	pop	{r7, pc}
 80116e8:	20000454 	.word	0x20000454
 80116ec:	20000468 	.word	0x20000468

080116f0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80116f0:	b480      	push	{r7}
 80116f2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80116f4:	4b03      	ldr	r3, [pc, #12]	; (8011704 <vTaskMissedYield+0x14>)
 80116f6:	2201      	movs	r2, #1
 80116f8:	601a      	str	r2, [r3, #0]
}
 80116fa:	bf00      	nop
 80116fc:	46bd      	mov	sp, r7
 80116fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011702:	4770      	bx	lr
 8011704:	20000464 	.word	0x20000464

08011708 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011708:	b580      	push	{r7, lr}
 801170a:	b082      	sub	sp, #8
 801170c:	af00      	add	r7, sp, #0
 801170e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011710:	f000 f852 	bl	80117b8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011714:	4b06      	ldr	r3, [pc, #24]	; (8011730 <prvIdleTask+0x28>)
 8011716:	681b      	ldr	r3, [r3, #0]
 8011718:	2b01      	cmp	r3, #1
 801171a:	d9f9      	bls.n	8011710 <prvIdleTask+0x8>
			{
				taskYIELD();
 801171c:	4b05      	ldr	r3, [pc, #20]	; (8011734 <prvIdleTask+0x2c>)
 801171e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011722:	601a      	str	r2, [r3, #0]
 8011724:	f3bf 8f4f 	dsb	sy
 8011728:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 801172c:	e7f0      	b.n	8011710 <prvIdleTask+0x8>
 801172e:	bf00      	nop
 8011730:	20000354 	.word	0x20000354
 8011734:	e000ed04 	.word	0xe000ed04

08011738 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011738:	b580      	push	{r7, lr}
 801173a:	b082      	sub	sp, #8
 801173c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801173e:	2300      	movs	r3, #0
 8011740:	607b      	str	r3, [r7, #4]
 8011742:	e00c      	b.n	801175e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011744:	687a      	ldr	r2, [r7, #4]
 8011746:	4613      	mov	r3, r2
 8011748:	009b      	lsls	r3, r3, #2
 801174a:	4413      	add	r3, r2
 801174c:	009b      	lsls	r3, r3, #2
 801174e:	4a12      	ldr	r2, [pc, #72]	; (8011798 <prvInitialiseTaskLists+0x60>)
 8011750:	4413      	add	r3, r2
 8011752:	4618      	mov	r0, r3
 8011754:	f7fe faa0 	bl	800fc98 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	3301      	adds	r3, #1
 801175c:	607b      	str	r3, [r7, #4]
 801175e:	687b      	ldr	r3, [r7, #4]
 8011760:	2b06      	cmp	r3, #6
 8011762:	d9ef      	bls.n	8011744 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011764:	480d      	ldr	r0, [pc, #52]	; (801179c <prvInitialiseTaskLists+0x64>)
 8011766:	f7fe fa97 	bl	800fc98 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801176a:	480d      	ldr	r0, [pc, #52]	; (80117a0 <prvInitialiseTaskLists+0x68>)
 801176c:	f7fe fa94 	bl	800fc98 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011770:	480c      	ldr	r0, [pc, #48]	; (80117a4 <prvInitialiseTaskLists+0x6c>)
 8011772:	f7fe fa91 	bl	800fc98 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011776:	480c      	ldr	r0, [pc, #48]	; (80117a8 <prvInitialiseTaskLists+0x70>)
 8011778:	f7fe fa8e 	bl	800fc98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 801177c:	480b      	ldr	r0, [pc, #44]	; (80117ac <prvInitialiseTaskLists+0x74>)
 801177e:	f7fe fa8b 	bl	800fc98 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011782:	4b0b      	ldr	r3, [pc, #44]	; (80117b0 <prvInitialiseTaskLists+0x78>)
 8011784:	4a05      	ldr	r2, [pc, #20]	; (801179c <prvInitialiseTaskLists+0x64>)
 8011786:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011788:	4b0a      	ldr	r3, [pc, #40]	; (80117b4 <prvInitialiseTaskLists+0x7c>)
 801178a:	4a05      	ldr	r2, [pc, #20]	; (80117a0 <prvInitialiseTaskLists+0x68>)
 801178c:	601a      	str	r2, [r3, #0]
}
 801178e:	bf00      	nop
 8011790:	3708      	adds	r7, #8
 8011792:	46bd      	mov	sp, r7
 8011794:	bd80      	pop	{r7, pc}
 8011796:	bf00      	nop
 8011798:	20000354 	.word	0x20000354
 801179c:	200003e0 	.word	0x200003e0
 80117a0:	200003f4 	.word	0x200003f4
 80117a4:	20000410 	.word	0x20000410
 80117a8:	20000424 	.word	0x20000424
 80117ac:	2000043c 	.word	0x2000043c
 80117b0:	20000408 	.word	0x20000408
 80117b4:	2000040c 	.word	0x2000040c

080117b8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80117b8:	b580      	push	{r7, lr}
 80117ba:	b082      	sub	sp, #8
 80117bc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80117be:	e019      	b.n	80117f4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80117c0:	f000 fbba 	bl	8011f38 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117c4:	4b0f      	ldr	r3, [pc, #60]	; (8011804 <prvCheckTasksWaitingTermination+0x4c>)
 80117c6:	68db      	ldr	r3, [r3, #12]
 80117c8:	68db      	ldr	r3, [r3, #12]
 80117ca:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80117cc:	687b      	ldr	r3, [r7, #4]
 80117ce:	3304      	adds	r3, #4
 80117d0:	4618      	mov	r0, r3
 80117d2:	f7fe faeb 	bl	800fdac <uxListRemove>
				--uxCurrentNumberOfTasks;
 80117d6:	4b0c      	ldr	r3, [pc, #48]	; (8011808 <prvCheckTasksWaitingTermination+0x50>)
 80117d8:	681b      	ldr	r3, [r3, #0]
 80117da:	3b01      	subs	r3, #1
 80117dc:	4a0a      	ldr	r2, [pc, #40]	; (8011808 <prvCheckTasksWaitingTermination+0x50>)
 80117de:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80117e0:	4b0a      	ldr	r3, [pc, #40]	; (801180c <prvCheckTasksWaitingTermination+0x54>)
 80117e2:	681b      	ldr	r3, [r3, #0]
 80117e4:	3b01      	subs	r3, #1
 80117e6:	4a09      	ldr	r2, [pc, #36]	; (801180c <prvCheckTasksWaitingTermination+0x54>)
 80117e8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80117ea:	f000 fbd7 	bl	8011f9c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80117ee:	6878      	ldr	r0, [r7, #4]
 80117f0:	f000 f80e 	bl	8011810 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80117f4:	4b05      	ldr	r3, [pc, #20]	; (801180c <prvCheckTasksWaitingTermination+0x54>)
 80117f6:	681b      	ldr	r3, [r3, #0]
 80117f8:	2b00      	cmp	r3, #0
 80117fa:	d1e1      	bne.n	80117c0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80117fc:	bf00      	nop
 80117fe:	3708      	adds	r7, #8
 8011800:	46bd      	mov	sp, r7
 8011802:	bd80      	pop	{r7, pc}
 8011804:	20000424 	.word	0x20000424
 8011808:	20000450 	.word	0x20000450
 801180c:	20000438 	.word	0x20000438

08011810 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011810:	b580      	push	{r7, lr}
 8011812:	b084      	sub	sp, #16
 8011814:	af00      	add	r7, sp, #0
 8011816:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011818:	687b      	ldr	r3, [r7, #4]
 801181a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801181e:	2b00      	cmp	r3, #0
 8011820:	d108      	bne.n	8011834 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011822:	687b      	ldr	r3, [r7, #4]
 8011824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8011826:	4618      	mov	r0, r3
 8011828:	f000 fd70 	bl	801230c <vPortFree>
				vPortFree( pxTCB );
 801182c:	6878      	ldr	r0, [r7, #4]
 801182e:	f000 fd6d 	bl	801230c <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011832:	e019      	b.n	8011868 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011834:	687b      	ldr	r3, [r7, #4]
 8011836:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801183a:	2b01      	cmp	r3, #1
 801183c:	d103      	bne.n	8011846 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 801183e:	6878      	ldr	r0, [r7, #4]
 8011840:	f000 fd64 	bl	801230c <vPortFree>
	}
 8011844:	e010      	b.n	8011868 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801184c:	2b02      	cmp	r3, #2
 801184e:	d00b      	beq.n	8011868 <prvDeleteTCB+0x58>
 8011850:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011854:	b672      	cpsid	i
 8011856:	f383 8811 	msr	BASEPRI, r3
 801185a:	f3bf 8f6f 	isb	sy
 801185e:	f3bf 8f4f 	dsb	sy
 8011862:	b662      	cpsie	i
 8011864:	60fb      	str	r3, [r7, #12]
 8011866:	e7fe      	b.n	8011866 <prvDeleteTCB+0x56>
	}
 8011868:	bf00      	nop
 801186a:	3710      	adds	r7, #16
 801186c:	46bd      	mov	sp, r7
 801186e:	bd80      	pop	{r7, pc}

08011870 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011870:	b480      	push	{r7}
 8011872:	b083      	sub	sp, #12
 8011874:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011876:	4b0c      	ldr	r3, [pc, #48]	; (80118a8 <prvResetNextTaskUnblockTime+0x38>)
 8011878:	681b      	ldr	r3, [r3, #0]
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d104      	bne.n	801188a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011880:	4b0a      	ldr	r3, [pc, #40]	; (80118ac <prvResetNextTaskUnblockTime+0x3c>)
 8011882:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011886:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011888:	e008      	b.n	801189c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801188a:	4b07      	ldr	r3, [pc, #28]	; (80118a8 <prvResetNextTaskUnblockTime+0x38>)
 801188c:	681b      	ldr	r3, [r3, #0]
 801188e:	68db      	ldr	r3, [r3, #12]
 8011890:	68db      	ldr	r3, [r3, #12]
 8011892:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011894:	687b      	ldr	r3, [r7, #4]
 8011896:	685b      	ldr	r3, [r3, #4]
 8011898:	4a04      	ldr	r2, [pc, #16]	; (80118ac <prvResetNextTaskUnblockTime+0x3c>)
 801189a:	6013      	str	r3, [r2, #0]
}
 801189c:	bf00      	nop
 801189e:	370c      	adds	r7, #12
 80118a0:	46bd      	mov	sp, r7
 80118a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118a6:	4770      	bx	lr
 80118a8:	20000408 	.word	0x20000408
 80118ac:	20000470 	.word	0x20000470

080118b0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80118b0:	b480      	push	{r7}
 80118b2:	b083      	sub	sp, #12
 80118b4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80118b6:	4b0b      	ldr	r3, [pc, #44]	; (80118e4 <xTaskGetSchedulerState+0x34>)
 80118b8:	681b      	ldr	r3, [r3, #0]
 80118ba:	2b00      	cmp	r3, #0
 80118bc:	d102      	bne.n	80118c4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80118be:	2301      	movs	r3, #1
 80118c0:	607b      	str	r3, [r7, #4]
 80118c2:	e008      	b.n	80118d6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80118c4:	4b08      	ldr	r3, [pc, #32]	; (80118e8 <xTaskGetSchedulerState+0x38>)
 80118c6:	681b      	ldr	r3, [r3, #0]
 80118c8:	2b00      	cmp	r3, #0
 80118ca:	d102      	bne.n	80118d2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80118cc:	2302      	movs	r3, #2
 80118ce:	607b      	str	r3, [r7, #4]
 80118d0:	e001      	b.n	80118d6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80118d2:	2300      	movs	r3, #0
 80118d4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80118d6:	687b      	ldr	r3, [r7, #4]
	}
 80118d8:	4618      	mov	r0, r3
 80118da:	370c      	adds	r7, #12
 80118dc:	46bd      	mov	sp, r7
 80118de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118e2:	4770      	bx	lr
 80118e4:	2000045c 	.word	0x2000045c
 80118e8:	20000478 	.word	0x20000478

080118ec <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80118ec:	b580      	push	{r7, lr}
 80118ee:	b084      	sub	sp, #16
 80118f0:	af00      	add	r7, sp, #0
 80118f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80118f8:	2300      	movs	r3, #0
 80118fa:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	2b00      	cmp	r3, #0
 8011900:	d069      	beq.n	80119d6 <xTaskPriorityInherit+0xea>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8011902:	68bb      	ldr	r3, [r7, #8]
 8011904:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011906:	4b36      	ldr	r3, [pc, #216]	; (80119e0 <xTaskPriorityInherit+0xf4>)
 8011908:	681b      	ldr	r3, [r3, #0]
 801190a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801190c:	429a      	cmp	r2, r3
 801190e:	d259      	bcs.n	80119c4 <xTaskPriorityInherit+0xd8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011910:	68bb      	ldr	r3, [r7, #8]
 8011912:	699b      	ldr	r3, [r3, #24]
 8011914:	2b00      	cmp	r3, #0
 8011916:	db06      	blt.n	8011926 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011918:	4b31      	ldr	r3, [pc, #196]	; (80119e0 <xTaskPriorityInherit+0xf4>)
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801191e:	f1c3 0207 	rsb	r2, r3, #7
 8011922:	68bb      	ldr	r3, [r7, #8]
 8011924:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8011926:	68bb      	ldr	r3, [r7, #8]
 8011928:	6959      	ldr	r1, [r3, #20]
 801192a:	68bb      	ldr	r3, [r7, #8]
 801192c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801192e:	4613      	mov	r3, r2
 8011930:	009b      	lsls	r3, r3, #2
 8011932:	4413      	add	r3, r2
 8011934:	009b      	lsls	r3, r3, #2
 8011936:	4a2b      	ldr	r2, [pc, #172]	; (80119e4 <xTaskPriorityInherit+0xf8>)
 8011938:	4413      	add	r3, r2
 801193a:	4299      	cmp	r1, r3
 801193c:	d13a      	bne.n	80119b4 <xTaskPriorityInherit+0xc8>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801193e:	68bb      	ldr	r3, [r7, #8]
 8011940:	3304      	adds	r3, #4
 8011942:	4618      	mov	r0, r3
 8011944:	f7fe fa32 	bl	800fdac <uxListRemove>
 8011948:	4603      	mov	r3, r0
 801194a:	2b00      	cmp	r3, #0
 801194c:	d115      	bne.n	801197a <xTaskPriorityInherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority );
 801194e:	68bb      	ldr	r3, [r7, #8]
 8011950:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011952:	4924      	ldr	r1, [pc, #144]	; (80119e4 <xTaskPriorityInherit+0xf8>)
 8011954:	4613      	mov	r3, r2
 8011956:	009b      	lsls	r3, r3, #2
 8011958:	4413      	add	r3, r2
 801195a:	009b      	lsls	r3, r3, #2
 801195c:	440b      	add	r3, r1
 801195e:	681b      	ldr	r3, [r3, #0]
 8011960:	2b00      	cmp	r3, #0
 8011962:	d10a      	bne.n	801197a <xTaskPriorityInherit+0x8e>
 8011964:	68bb      	ldr	r3, [r7, #8]
 8011966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011968:	2201      	movs	r2, #1
 801196a:	fa02 f303 	lsl.w	r3, r2, r3
 801196e:	43da      	mvns	r2, r3
 8011970:	4b1d      	ldr	r3, [pc, #116]	; (80119e8 <xTaskPriorityInherit+0xfc>)
 8011972:	681b      	ldr	r3, [r3, #0]
 8011974:	4013      	ands	r3, r2
 8011976:	4a1c      	ldr	r2, [pc, #112]	; (80119e8 <xTaskPriorityInherit+0xfc>)
 8011978:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801197a:	4b19      	ldr	r3, [pc, #100]	; (80119e0 <xTaskPriorityInherit+0xf4>)
 801197c:	681b      	ldr	r3, [r3, #0]
 801197e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011980:	68bb      	ldr	r3, [r7, #8]
 8011982:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011984:	68bb      	ldr	r3, [r7, #8]
 8011986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011988:	2201      	movs	r2, #1
 801198a:	409a      	lsls	r2, r3
 801198c:	4b16      	ldr	r3, [pc, #88]	; (80119e8 <xTaskPriorityInherit+0xfc>)
 801198e:	681b      	ldr	r3, [r3, #0]
 8011990:	4313      	orrs	r3, r2
 8011992:	4a15      	ldr	r2, [pc, #84]	; (80119e8 <xTaskPriorityInherit+0xfc>)
 8011994:	6013      	str	r3, [r2, #0]
 8011996:	68bb      	ldr	r3, [r7, #8]
 8011998:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801199a:	4613      	mov	r3, r2
 801199c:	009b      	lsls	r3, r3, #2
 801199e:	4413      	add	r3, r2
 80119a0:	009b      	lsls	r3, r3, #2
 80119a2:	4a10      	ldr	r2, [pc, #64]	; (80119e4 <xTaskPriorityInherit+0xf8>)
 80119a4:	441a      	add	r2, r3
 80119a6:	68bb      	ldr	r3, [r7, #8]
 80119a8:	3304      	adds	r3, #4
 80119aa:	4619      	mov	r1, r3
 80119ac:	4610      	mov	r0, r2
 80119ae:	f7fe f9a0 	bl	800fcf2 <vListInsertEnd>
 80119b2:	e004      	b.n	80119be <xTaskPriorityInherit+0xd2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80119b4:	4b0a      	ldr	r3, [pc, #40]	; (80119e0 <xTaskPriorityInherit+0xf4>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80119ba:	68bb      	ldr	r3, [r7, #8]
 80119bc:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80119be:	2301      	movs	r3, #1
 80119c0:	60fb      	str	r3, [r7, #12]
 80119c2:	e008      	b.n	80119d6 <xTaskPriorityInherit+0xea>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80119c4:	68bb      	ldr	r3, [r7, #8]
 80119c6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80119c8:	4b05      	ldr	r3, [pc, #20]	; (80119e0 <xTaskPriorityInherit+0xf4>)
 80119ca:	681b      	ldr	r3, [r3, #0]
 80119cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80119ce:	429a      	cmp	r2, r3
 80119d0:	d201      	bcs.n	80119d6 <xTaskPriorityInherit+0xea>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80119d2:	2301      	movs	r3, #1
 80119d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80119d6:	68fb      	ldr	r3, [r7, #12]
	}
 80119d8:	4618      	mov	r0, r3
 80119da:	3710      	adds	r7, #16
 80119dc:	46bd      	mov	sp, r7
 80119de:	bd80      	pop	{r7, pc}
 80119e0:	20000350 	.word	0x20000350
 80119e4:	20000354 	.word	0x20000354
 80119e8:	20000458 	.word	0x20000458

080119ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80119ec:	b580      	push	{r7, lr}
 80119ee:	b086      	sub	sp, #24
 80119f0:	af00      	add	r7, sp, #0
 80119f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80119f4:	687b      	ldr	r3, [r7, #4]
 80119f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80119f8:	2300      	movs	r3, #0
 80119fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80119fc:	687b      	ldr	r3, [r7, #4]
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d070      	beq.n	8011ae4 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8011a02:	4b3b      	ldr	r3, [pc, #236]	; (8011af0 <xTaskPriorityDisinherit+0x104>)
 8011a04:	681b      	ldr	r3, [r3, #0]
 8011a06:	693a      	ldr	r2, [r7, #16]
 8011a08:	429a      	cmp	r2, r3
 8011a0a:	d00b      	beq.n	8011a24 <xTaskPriorityDisinherit+0x38>
 8011a0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a10:	b672      	cpsid	i
 8011a12:	f383 8811 	msr	BASEPRI, r3
 8011a16:	f3bf 8f6f 	isb	sy
 8011a1a:	f3bf 8f4f 	dsb	sy
 8011a1e:	b662      	cpsie	i
 8011a20:	60fb      	str	r3, [r7, #12]
 8011a22:	e7fe      	b.n	8011a22 <xTaskPriorityDisinherit+0x36>
			configASSERT( pxTCB->uxMutexesHeld );
 8011a24:	693b      	ldr	r3, [r7, #16]
 8011a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011a28:	2b00      	cmp	r3, #0
 8011a2a:	d10b      	bne.n	8011a44 <xTaskPriorityDisinherit+0x58>
 8011a2c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a30:	b672      	cpsid	i
 8011a32:	f383 8811 	msr	BASEPRI, r3
 8011a36:	f3bf 8f6f 	isb	sy
 8011a3a:	f3bf 8f4f 	dsb	sy
 8011a3e:	b662      	cpsie	i
 8011a40:	60bb      	str	r3, [r7, #8]
 8011a42:	e7fe      	b.n	8011a42 <xTaskPriorityDisinherit+0x56>
			( pxTCB->uxMutexesHeld )--;
 8011a44:	693b      	ldr	r3, [r7, #16]
 8011a46:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011a48:	1e5a      	subs	r2, r3, #1
 8011a4a:	693b      	ldr	r3, [r7, #16]
 8011a4c:	649a      	str	r2, [r3, #72]	; 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011a4e:	693b      	ldr	r3, [r7, #16]
 8011a50:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a52:	693b      	ldr	r3, [r7, #16]
 8011a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011a56:	429a      	cmp	r2, r3
 8011a58:	d044      	beq.n	8011ae4 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8011a5a:	693b      	ldr	r3, [r7, #16]
 8011a5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d140      	bne.n	8011ae4 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a62:	693b      	ldr	r3, [r7, #16]
 8011a64:	3304      	adds	r3, #4
 8011a66:	4618      	mov	r0, r3
 8011a68:	f7fe f9a0 	bl	800fdac <uxListRemove>
 8011a6c:	4603      	mov	r3, r0
 8011a6e:	2b00      	cmp	r3, #0
 8011a70:	d115      	bne.n	8011a9e <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011a72:	693b      	ldr	r3, [r7, #16]
 8011a74:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011a76:	491f      	ldr	r1, [pc, #124]	; (8011af4 <xTaskPriorityDisinherit+0x108>)
 8011a78:	4613      	mov	r3, r2
 8011a7a:	009b      	lsls	r3, r3, #2
 8011a7c:	4413      	add	r3, r2
 8011a7e:	009b      	lsls	r3, r3, #2
 8011a80:	440b      	add	r3, r1
 8011a82:	681b      	ldr	r3, [r3, #0]
 8011a84:	2b00      	cmp	r3, #0
 8011a86:	d10a      	bne.n	8011a9e <xTaskPriorityDisinherit+0xb2>
 8011a88:	693b      	ldr	r3, [r7, #16]
 8011a8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011a8c:	2201      	movs	r2, #1
 8011a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8011a92:	43da      	mvns	r2, r3
 8011a94:	4b18      	ldr	r3, [pc, #96]	; (8011af8 <xTaskPriorityDisinherit+0x10c>)
 8011a96:	681b      	ldr	r3, [r3, #0]
 8011a98:	4013      	ands	r3, r2
 8011a9a:	4a17      	ldr	r2, [pc, #92]	; (8011af8 <xTaskPriorityDisinherit+0x10c>)
 8011a9c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011a9e:	693b      	ldr	r3, [r7, #16]
 8011aa0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8011aa2:	693b      	ldr	r3, [r7, #16]
 8011aa4:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011aa6:	693b      	ldr	r3, [r7, #16]
 8011aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011aaa:	f1c3 0207 	rsb	r2, r3, #7
 8011aae:	693b      	ldr	r3, [r7, #16]
 8011ab0:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011ab2:	693b      	ldr	r3, [r7, #16]
 8011ab4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011ab6:	2201      	movs	r2, #1
 8011ab8:	409a      	lsls	r2, r3
 8011aba:	4b0f      	ldr	r3, [pc, #60]	; (8011af8 <xTaskPriorityDisinherit+0x10c>)
 8011abc:	681b      	ldr	r3, [r3, #0]
 8011abe:	4313      	orrs	r3, r2
 8011ac0:	4a0d      	ldr	r2, [pc, #52]	; (8011af8 <xTaskPriorityDisinherit+0x10c>)
 8011ac2:	6013      	str	r3, [r2, #0]
 8011ac4:	693b      	ldr	r3, [r7, #16]
 8011ac6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011ac8:	4613      	mov	r3, r2
 8011aca:	009b      	lsls	r3, r3, #2
 8011acc:	4413      	add	r3, r2
 8011ace:	009b      	lsls	r3, r3, #2
 8011ad0:	4a08      	ldr	r2, [pc, #32]	; (8011af4 <xTaskPriorityDisinherit+0x108>)
 8011ad2:	441a      	add	r2, r3
 8011ad4:	693b      	ldr	r3, [r7, #16]
 8011ad6:	3304      	adds	r3, #4
 8011ad8:	4619      	mov	r1, r3
 8011ada:	4610      	mov	r0, r2
 8011adc:	f7fe f909 	bl	800fcf2 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8011ae0:	2301      	movs	r3, #1
 8011ae2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8011ae4:	697b      	ldr	r3, [r7, #20]
	}
 8011ae6:	4618      	mov	r0, r3
 8011ae8:	3718      	adds	r7, #24
 8011aea:	46bd      	mov	sp, r7
 8011aec:	bd80      	pop	{r7, pc}
 8011aee:	bf00      	nop
 8011af0:	20000350 	.word	0x20000350
 8011af4:	20000354 	.word	0x20000354
 8011af8:	20000458 	.word	0x20000458

08011afc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8011afc:	b580      	push	{r7, lr}
 8011afe:	b088      	sub	sp, #32
 8011b00:	af00      	add	r7, sp, #0
 8011b02:	6078      	str	r0, [r7, #4]
 8011b04:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8011b06:	687b      	ldr	r3, [r7, #4]
 8011b08:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8011b0e:	687b      	ldr	r3, [r7, #4]
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	f000 8085 	beq.w	8011c20 <vTaskPriorityDisinheritAfterTimeout+0x124>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8011b16:	69bb      	ldr	r3, [r7, #24]
 8011b18:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011b1a:	2b00      	cmp	r3, #0
 8011b1c:	d10b      	bne.n	8011b36 <vTaskPriorityDisinheritAfterTimeout+0x3a>
 8011b1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b22:	b672      	cpsid	i
 8011b24:	f383 8811 	msr	BASEPRI, r3
 8011b28:	f3bf 8f6f 	isb	sy
 8011b2c:	f3bf 8f4f 	dsb	sy
 8011b30:	b662      	cpsie	i
 8011b32:	60fb      	str	r3, [r7, #12]
 8011b34:	e7fe      	b.n	8011b34 <vTaskPriorityDisinheritAfterTimeout+0x38>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011b36:	69bb      	ldr	r3, [r7, #24]
 8011b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b3a:	683a      	ldr	r2, [r7, #0]
 8011b3c:	429a      	cmp	r2, r3
 8011b3e:	d902      	bls.n	8011b46 <vTaskPriorityDisinheritAfterTimeout+0x4a>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011b40:	683b      	ldr	r3, [r7, #0]
 8011b42:	61fb      	str	r3, [r7, #28]
 8011b44:	e002      	b.n	8011b4c <vTaskPriorityDisinheritAfterTimeout+0x50>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011b46:	69bb      	ldr	r3, [r7, #24]
 8011b48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8011b4a:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8011b4c:	69bb      	ldr	r3, [r7, #24]
 8011b4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b50:	69fa      	ldr	r2, [r7, #28]
 8011b52:	429a      	cmp	r2, r3
 8011b54:	d064      	beq.n	8011c20 <vTaskPriorityDisinheritAfterTimeout+0x124>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011b56:	69bb      	ldr	r3, [r7, #24]
 8011b58:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8011b5a:	697a      	ldr	r2, [r7, #20]
 8011b5c:	429a      	cmp	r2, r3
 8011b5e:	d15f      	bne.n	8011c20 <vTaskPriorityDisinheritAfterTimeout+0x124>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011b60:	4b31      	ldr	r3, [pc, #196]	; (8011c28 <vTaskPriorityDisinheritAfterTimeout+0x12c>)
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	69ba      	ldr	r2, [r7, #24]
 8011b66:	429a      	cmp	r2, r3
 8011b68:	d10b      	bne.n	8011b82 <vTaskPriorityDisinheritAfterTimeout+0x86>
 8011b6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b6e:	b672      	cpsid	i
 8011b70:	f383 8811 	msr	BASEPRI, r3
 8011b74:	f3bf 8f6f 	isb	sy
 8011b78:	f3bf 8f4f 	dsb	sy
 8011b7c:	b662      	cpsie	i
 8011b7e:	60bb      	str	r3, [r7, #8]
 8011b80:	e7fe      	b.n	8011b80 <vTaskPriorityDisinheritAfterTimeout+0x84>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011b82:	69bb      	ldr	r3, [r7, #24]
 8011b84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011b86:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8011b88:	69bb      	ldr	r3, [r7, #24]
 8011b8a:	69fa      	ldr	r2, [r7, #28]
 8011b8c:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011b8e:	69bb      	ldr	r3, [r7, #24]
 8011b90:	699b      	ldr	r3, [r3, #24]
 8011b92:	2b00      	cmp	r3, #0
 8011b94:	db04      	blt.n	8011ba0 <vTaskPriorityDisinheritAfterTimeout+0xa4>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011b96:	69fb      	ldr	r3, [r7, #28]
 8011b98:	f1c3 0207 	rsb	r2, r3, #7
 8011b9c:	69bb      	ldr	r3, [r7, #24]
 8011b9e:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011ba0:	69bb      	ldr	r3, [r7, #24]
 8011ba2:	6959      	ldr	r1, [r3, #20]
 8011ba4:	693a      	ldr	r2, [r7, #16]
 8011ba6:	4613      	mov	r3, r2
 8011ba8:	009b      	lsls	r3, r3, #2
 8011baa:	4413      	add	r3, r2
 8011bac:	009b      	lsls	r3, r3, #2
 8011bae:	4a1f      	ldr	r2, [pc, #124]	; (8011c2c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8011bb0:	4413      	add	r3, r2
 8011bb2:	4299      	cmp	r1, r3
 8011bb4:	d134      	bne.n	8011c20 <vTaskPriorityDisinheritAfterTimeout+0x124>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011bb6:	69bb      	ldr	r3, [r7, #24]
 8011bb8:	3304      	adds	r3, #4
 8011bba:	4618      	mov	r0, r3
 8011bbc:	f7fe f8f6 	bl	800fdac <uxListRemove>
 8011bc0:	4603      	mov	r3, r0
 8011bc2:	2b00      	cmp	r3, #0
 8011bc4:	d115      	bne.n	8011bf2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
						{
							taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011bc6:	69bb      	ldr	r3, [r7, #24]
 8011bc8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011bca:	4918      	ldr	r1, [pc, #96]	; (8011c2c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8011bcc:	4613      	mov	r3, r2
 8011bce:	009b      	lsls	r3, r3, #2
 8011bd0:	4413      	add	r3, r2
 8011bd2:	009b      	lsls	r3, r3, #2
 8011bd4:	440b      	add	r3, r1
 8011bd6:	681b      	ldr	r3, [r3, #0]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	d10a      	bne.n	8011bf2 <vTaskPriorityDisinheritAfterTimeout+0xf6>
 8011bdc:	69bb      	ldr	r3, [r7, #24]
 8011bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011be0:	2201      	movs	r2, #1
 8011be2:	fa02 f303 	lsl.w	r3, r2, r3
 8011be6:	43da      	mvns	r2, r3
 8011be8:	4b11      	ldr	r3, [pc, #68]	; (8011c30 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011bea:	681b      	ldr	r3, [r3, #0]
 8011bec:	4013      	ands	r3, r2
 8011bee:	4a10      	ldr	r2, [pc, #64]	; (8011c30 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011bf0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8011bf2:	69bb      	ldr	r3, [r7, #24]
 8011bf4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011bf6:	2201      	movs	r2, #1
 8011bf8:	409a      	lsls	r2, r3
 8011bfa:	4b0d      	ldr	r3, [pc, #52]	; (8011c30 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011bfc:	681b      	ldr	r3, [r3, #0]
 8011bfe:	4313      	orrs	r3, r2
 8011c00:	4a0b      	ldr	r2, [pc, #44]	; (8011c30 <vTaskPriorityDisinheritAfterTimeout+0x134>)
 8011c02:	6013      	str	r3, [r2, #0]
 8011c04:	69bb      	ldr	r3, [r7, #24]
 8011c06:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8011c08:	4613      	mov	r3, r2
 8011c0a:	009b      	lsls	r3, r3, #2
 8011c0c:	4413      	add	r3, r2
 8011c0e:	009b      	lsls	r3, r3, #2
 8011c10:	4a06      	ldr	r2, [pc, #24]	; (8011c2c <vTaskPriorityDisinheritAfterTimeout+0x130>)
 8011c12:	441a      	add	r2, r3
 8011c14:	69bb      	ldr	r3, [r7, #24]
 8011c16:	3304      	adds	r3, #4
 8011c18:	4619      	mov	r1, r3
 8011c1a:	4610      	mov	r0, r2
 8011c1c:	f7fe f869 	bl	800fcf2 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8011c20:	bf00      	nop
 8011c22:	3720      	adds	r7, #32
 8011c24:	46bd      	mov	sp, r7
 8011c26:	bd80      	pop	{r7, pc}
 8011c28:	20000350 	.word	0x20000350
 8011c2c:	20000354 	.word	0x20000354
 8011c30:	20000458 	.word	0x20000458

08011c34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011c34:	b480      	push	{r7}
 8011c36:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011c38:	4b07      	ldr	r3, [pc, #28]	; (8011c58 <pvTaskIncrementMutexHeldCount+0x24>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	2b00      	cmp	r3, #0
 8011c3e:	d004      	beq.n	8011c4a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011c40:	4b05      	ldr	r3, [pc, #20]	; (8011c58 <pvTaskIncrementMutexHeldCount+0x24>)
 8011c42:	681b      	ldr	r3, [r3, #0]
 8011c44:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8011c46:	3201      	adds	r2, #1
 8011c48:	649a      	str	r2, [r3, #72]	; 0x48
		}

		return pxCurrentTCB;
 8011c4a:	4b03      	ldr	r3, [pc, #12]	; (8011c58 <pvTaskIncrementMutexHeldCount+0x24>)
 8011c4c:	681b      	ldr	r3, [r3, #0]
	}
 8011c4e:	4618      	mov	r0, r3
 8011c50:	46bd      	mov	sp, r7
 8011c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011c56:	4770      	bx	lr
 8011c58:	20000350 	.word	0x20000350

08011c5c <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011c5c:	b580      	push	{r7, lr}
 8011c5e:	b084      	sub	sp, #16
 8011c60:	af00      	add	r7, sp, #0
 8011c62:	6078      	str	r0, [r7, #4]
 8011c64:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011c66:	4b29      	ldr	r3, [pc, #164]	; (8011d0c <prvAddCurrentTaskToDelayedList+0xb0>)
 8011c68:	681b      	ldr	r3, [r3, #0]
 8011c6a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011c6c:	4b28      	ldr	r3, [pc, #160]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c6e:	681b      	ldr	r3, [r3, #0]
 8011c70:	3304      	adds	r3, #4
 8011c72:	4618      	mov	r0, r3
 8011c74:	f7fe f89a 	bl	800fdac <uxListRemove>
 8011c78:	4603      	mov	r3, r0
 8011c7a:	2b00      	cmp	r3, #0
 8011c7c:	d10b      	bne.n	8011c96 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011c7e:	4b24      	ldr	r3, [pc, #144]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011c80:	681b      	ldr	r3, [r3, #0]
 8011c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011c84:	2201      	movs	r2, #1
 8011c86:	fa02 f303 	lsl.w	r3, r2, r3
 8011c8a:	43da      	mvns	r2, r3
 8011c8c:	4b21      	ldr	r3, [pc, #132]	; (8011d14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011c8e:	681b      	ldr	r3, [r3, #0]
 8011c90:	4013      	ands	r3, r2
 8011c92:	4a20      	ldr	r2, [pc, #128]	; (8011d14 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011c94:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011c96:	687b      	ldr	r3, [r7, #4]
 8011c98:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011c9c:	d10a      	bne.n	8011cb4 <prvAddCurrentTaskToDelayedList+0x58>
 8011c9e:	683b      	ldr	r3, [r7, #0]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d007      	beq.n	8011cb4 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011ca4:	4b1a      	ldr	r3, [pc, #104]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011ca6:	681b      	ldr	r3, [r3, #0]
 8011ca8:	3304      	adds	r3, #4
 8011caa:	4619      	mov	r1, r3
 8011cac:	481a      	ldr	r0, [pc, #104]	; (8011d18 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011cae:	f7fe f820 	bl	800fcf2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011cb2:	e026      	b.n	8011d02 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011cb4:	68fa      	ldr	r2, [r7, #12]
 8011cb6:	687b      	ldr	r3, [r7, #4]
 8011cb8:	4413      	add	r3, r2
 8011cba:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011cbc:	4b14      	ldr	r3, [pc, #80]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011cbe:	681b      	ldr	r3, [r3, #0]
 8011cc0:	68ba      	ldr	r2, [r7, #8]
 8011cc2:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011cc4:	68ba      	ldr	r2, [r7, #8]
 8011cc6:	68fb      	ldr	r3, [r7, #12]
 8011cc8:	429a      	cmp	r2, r3
 8011cca:	d209      	bcs.n	8011ce0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011ccc:	4b13      	ldr	r3, [pc, #76]	; (8011d1c <prvAddCurrentTaskToDelayedList+0xc0>)
 8011cce:	681a      	ldr	r2, [r3, #0]
 8011cd0:	4b0f      	ldr	r3, [pc, #60]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	3304      	adds	r3, #4
 8011cd6:	4619      	mov	r1, r3
 8011cd8:	4610      	mov	r0, r2
 8011cda:	f7fe f82e 	bl	800fd3a <vListInsert>
}
 8011cde:	e010      	b.n	8011d02 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011ce0:	4b0f      	ldr	r3, [pc, #60]	; (8011d20 <prvAddCurrentTaskToDelayedList+0xc4>)
 8011ce2:	681a      	ldr	r2, [r3, #0]
 8011ce4:	4b0a      	ldr	r3, [pc, #40]	; (8011d10 <prvAddCurrentTaskToDelayedList+0xb4>)
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	3304      	adds	r3, #4
 8011cea:	4619      	mov	r1, r3
 8011cec:	4610      	mov	r0, r2
 8011cee:	f7fe f824 	bl	800fd3a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011cf2:	4b0c      	ldr	r3, [pc, #48]	; (8011d24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	68ba      	ldr	r2, [r7, #8]
 8011cf8:	429a      	cmp	r2, r3
 8011cfa:	d202      	bcs.n	8011d02 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011cfc:	4a09      	ldr	r2, [pc, #36]	; (8011d24 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011cfe:	68bb      	ldr	r3, [r7, #8]
 8011d00:	6013      	str	r3, [r2, #0]
}
 8011d02:	bf00      	nop
 8011d04:	3710      	adds	r7, #16
 8011d06:	46bd      	mov	sp, r7
 8011d08:	bd80      	pop	{r7, pc}
 8011d0a:	bf00      	nop
 8011d0c:	20000454 	.word	0x20000454
 8011d10:	20000350 	.word	0x20000350
 8011d14:	20000458 	.word	0x20000458
 8011d18:	2000043c 	.word	0x2000043c
 8011d1c:	2000040c 	.word	0x2000040c
 8011d20:	20000408 	.word	0x20000408
 8011d24:	20000470 	.word	0x20000470

08011d28 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011d28:	b480      	push	{r7}
 8011d2a:	b085      	sub	sp, #20
 8011d2c:	af00      	add	r7, sp, #0
 8011d2e:	60f8      	str	r0, [r7, #12]
 8011d30:	60b9      	str	r1, [r7, #8]
 8011d32:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	3b04      	subs	r3, #4
 8011d38:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011d3a:	68fb      	ldr	r3, [r7, #12]
 8011d3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8011d40:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011d42:	68fb      	ldr	r3, [r7, #12]
 8011d44:	3b04      	subs	r3, #4
 8011d46:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011d48:	68bb      	ldr	r3, [r7, #8]
 8011d4a:	f023 0201 	bic.w	r2, r3, #1
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011d52:	68fb      	ldr	r3, [r7, #12]
 8011d54:	3b04      	subs	r3, #4
 8011d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011d58:	4a0c      	ldr	r2, [pc, #48]	; (8011d8c <pxPortInitialiseStack+0x64>)
 8011d5a:	68fb      	ldr	r3, [r7, #12]
 8011d5c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	3b14      	subs	r3, #20
 8011d62:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011d64:	687a      	ldr	r2, [r7, #4]
 8011d66:	68fb      	ldr	r3, [r7, #12]
 8011d68:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011d6a:	68fb      	ldr	r3, [r7, #12]
 8011d6c:	3b04      	subs	r3, #4
 8011d6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011d70:	68fb      	ldr	r3, [r7, #12]
 8011d72:	f06f 0202 	mvn.w	r2, #2
 8011d76:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011d78:	68fb      	ldr	r3, [r7, #12]
 8011d7a:	3b20      	subs	r3, #32
 8011d7c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011d7e:	68fb      	ldr	r3, [r7, #12]
}
 8011d80:	4618      	mov	r0, r3
 8011d82:	3714      	adds	r7, #20
 8011d84:	46bd      	mov	sp, r7
 8011d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d8a:	4770      	bx	lr
 8011d8c:	08011d91 	.word	0x08011d91

08011d90 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011d90:	b480      	push	{r7}
 8011d92:	b085      	sub	sp, #20
 8011d94:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011d96:	2300      	movs	r3, #0
 8011d98:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011d9a:	4b13      	ldr	r3, [pc, #76]	; (8011de8 <prvTaskExitError+0x58>)
 8011d9c:	681b      	ldr	r3, [r3, #0]
 8011d9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8011da2:	d00b      	beq.n	8011dbc <prvTaskExitError+0x2c>
 8011da4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011da8:	b672      	cpsid	i
 8011daa:	f383 8811 	msr	BASEPRI, r3
 8011dae:	f3bf 8f6f 	isb	sy
 8011db2:	f3bf 8f4f 	dsb	sy
 8011db6:	b662      	cpsie	i
 8011db8:	60fb      	str	r3, [r7, #12]
 8011dba:	e7fe      	b.n	8011dba <prvTaskExitError+0x2a>
 8011dbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011dc0:	b672      	cpsid	i
 8011dc2:	f383 8811 	msr	BASEPRI, r3
 8011dc6:	f3bf 8f6f 	isb	sy
 8011dca:	f3bf 8f4f 	dsb	sy
 8011dce:	b662      	cpsie	i
 8011dd0:	60bb      	str	r3, [r7, #8]
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011dd2:	bf00      	nop
 8011dd4:	687b      	ldr	r3, [r7, #4]
 8011dd6:	2b00      	cmp	r3, #0
 8011dd8:	d0fc      	beq.n	8011dd4 <prvTaskExitError+0x44>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011dda:	bf00      	nop
 8011ddc:	3714      	adds	r7, #20
 8011dde:	46bd      	mov	sp, r7
 8011de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011de4:	4770      	bx	lr
 8011de6:	bf00      	nop
 8011de8:	2000004c 	.word	0x2000004c
 8011dec:	00000000 	.word	0x00000000

08011df0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011df0:	4b07      	ldr	r3, [pc, #28]	; (8011e10 <pxCurrentTCBConst2>)
 8011df2:	6819      	ldr	r1, [r3, #0]
 8011df4:	6808      	ldr	r0, [r1, #0]
 8011df6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011dfa:	f380 8809 	msr	PSP, r0
 8011dfe:	f3bf 8f6f 	isb	sy
 8011e02:	f04f 0000 	mov.w	r0, #0
 8011e06:	f380 8811 	msr	BASEPRI, r0
 8011e0a:	4770      	bx	lr
 8011e0c:	f3af 8000 	nop.w

08011e10 <pxCurrentTCBConst2>:
 8011e10:	20000350 	.word	0x20000350
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011e14:	bf00      	nop
 8011e16:	bf00      	nop

08011e18 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011e18:	4808      	ldr	r0, [pc, #32]	; (8011e3c <prvPortStartFirstTask+0x24>)
 8011e1a:	6800      	ldr	r0, [r0, #0]
 8011e1c:	6800      	ldr	r0, [r0, #0]
 8011e1e:	f380 8808 	msr	MSP, r0
 8011e22:	f04f 0000 	mov.w	r0, #0
 8011e26:	f380 8814 	msr	CONTROL, r0
 8011e2a:	b662      	cpsie	i
 8011e2c:	b661      	cpsie	f
 8011e2e:	f3bf 8f4f 	dsb	sy
 8011e32:	f3bf 8f6f 	isb	sy
 8011e36:	df00      	svc	0
 8011e38:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011e3a:	bf00      	nop
 8011e3c:	e000ed08 	.word	0xe000ed08

08011e40 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011e40:	b580      	push	{r7, lr}
 8011e42:	b084      	sub	sp, #16
 8011e44:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011e46:	4b36      	ldr	r3, [pc, #216]	; (8011f20 <xPortStartScheduler+0xe0>)
 8011e48:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011e4a:	68fb      	ldr	r3, [r7, #12]
 8011e4c:	781b      	ldrb	r3, [r3, #0]
 8011e4e:	b2db      	uxtb	r3, r3
 8011e50:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011e52:	68fb      	ldr	r3, [r7, #12]
 8011e54:	22ff      	movs	r2, #255	; 0xff
 8011e56:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011e58:	68fb      	ldr	r3, [r7, #12]
 8011e5a:	781b      	ldrb	r3, [r3, #0]
 8011e5c:	b2db      	uxtb	r3, r3
 8011e5e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011e60:	78fb      	ldrb	r3, [r7, #3]
 8011e62:	b2db      	uxtb	r3, r3
 8011e64:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8011e68:	b2da      	uxtb	r2, r3
 8011e6a:	4b2e      	ldr	r3, [pc, #184]	; (8011f24 <xPortStartScheduler+0xe4>)
 8011e6c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011e6e:	4b2e      	ldr	r3, [pc, #184]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011e70:	2207      	movs	r2, #7
 8011e72:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e74:	e009      	b.n	8011e8a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 8011e76:	4b2c      	ldr	r3, [pc, #176]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011e78:	681b      	ldr	r3, [r3, #0]
 8011e7a:	3b01      	subs	r3, #1
 8011e7c:	4a2a      	ldr	r2, [pc, #168]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011e7e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011e80:	78fb      	ldrb	r3, [r7, #3]
 8011e82:	b2db      	uxtb	r3, r3
 8011e84:	005b      	lsls	r3, r3, #1
 8011e86:	b2db      	uxtb	r3, r3
 8011e88:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011e8a:	78fb      	ldrb	r3, [r7, #3]
 8011e8c:	b2db      	uxtb	r3, r3
 8011e8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8011e92:	2b80      	cmp	r3, #128	; 0x80
 8011e94:	d0ef      	beq.n	8011e76 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011e96:	4b24      	ldr	r3, [pc, #144]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011e98:	681b      	ldr	r3, [r3, #0]
 8011e9a:	f1c3 0307 	rsb	r3, r3, #7
 8011e9e:	2b04      	cmp	r3, #4
 8011ea0:	d00b      	beq.n	8011eba <xPortStartScheduler+0x7a>
 8011ea2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ea6:	b672      	cpsid	i
 8011ea8:	f383 8811 	msr	BASEPRI, r3
 8011eac:	f3bf 8f6f 	isb	sy
 8011eb0:	f3bf 8f4f 	dsb	sy
 8011eb4:	b662      	cpsie	i
 8011eb6:	60bb      	str	r3, [r7, #8]
 8011eb8:	e7fe      	b.n	8011eb8 <xPortStartScheduler+0x78>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011eba:	4b1b      	ldr	r3, [pc, #108]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011ebc:	681b      	ldr	r3, [r3, #0]
 8011ebe:	021b      	lsls	r3, r3, #8
 8011ec0:	4a19      	ldr	r2, [pc, #100]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011ec2:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011ec4:	4b18      	ldr	r3, [pc, #96]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011ec6:	681b      	ldr	r3, [r3, #0]
 8011ec8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8011ecc:	4a16      	ldr	r2, [pc, #88]	; (8011f28 <xPortStartScheduler+0xe8>)
 8011ece:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011ed0:	687b      	ldr	r3, [r7, #4]
 8011ed2:	b2da      	uxtb	r2, r3
 8011ed4:	68fb      	ldr	r3, [r7, #12]
 8011ed6:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011ed8:	4b14      	ldr	r3, [pc, #80]	; (8011f2c <xPortStartScheduler+0xec>)
 8011eda:	681b      	ldr	r3, [r3, #0]
 8011edc:	4a13      	ldr	r2, [pc, #76]	; (8011f2c <xPortStartScheduler+0xec>)
 8011ede:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8011ee2:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011ee4:	4b11      	ldr	r3, [pc, #68]	; (8011f2c <xPortStartScheduler+0xec>)
 8011ee6:	681b      	ldr	r3, [r3, #0]
 8011ee8:	4a10      	ldr	r2, [pc, #64]	; (8011f2c <xPortStartScheduler+0xec>)
 8011eea:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8011eee:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011ef0:	f000 f8d4 	bl	801209c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011ef4:	4b0e      	ldr	r3, [pc, #56]	; (8011f30 <xPortStartScheduler+0xf0>)
 8011ef6:	2200      	movs	r2, #0
 8011ef8:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011efa:	f000 f8f3 	bl	80120e4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011efe:	4b0d      	ldr	r3, [pc, #52]	; (8011f34 <xPortStartScheduler+0xf4>)
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	4a0c      	ldr	r2, [pc, #48]	; (8011f34 <xPortStartScheduler+0xf4>)
 8011f04:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8011f08:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011f0a:	f7ff ff85 	bl	8011e18 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011f0e:	f7ff fa8f 	bl	8011430 <vTaskSwitchContext>
	prvTaskExitError();
 8011f12:	f7ff ff3d 	bl	8011d90 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011f16:	2300      	movs	r3, #0
}
 8011f18:	4618      	mov	r0, r3
 8011f1a:	3710      	adds	r7, #16
 8011f1c:	46bd      	mov	sp, r7
 8011f1e:	bd80      	pop	{r7, pc}
 8011f20:	e000e400 	.word	0xe000e400
 8011f24:	2000047c 	.word	0x2000047c
 8011f28:	20000480 	.word	0x20000480
 8011f2c:	e000ed20 	.word	0xe000ed20
 8011f30:	2000004c 	.word	0x2000004c
 8011f34:	e000ef34 	.word	0xe000ef34

08011f38 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011f38:	b480      	push	{r7}
 8011f3a:	b083      	sub	sp, #12
 8011f3c:	af00      	add	r7, sp, #0
 8011f3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f42:	b672      	cpsid	i
 8011f44:	f383 8811 	msr	BASEPRI, r3
 8011f48:	f3bf 8f6f 	isb	sy
 8011f4c:	f3bf 8f4f 	dsb	sy
 8011f50:	b662      	cpsie	i
 8011f52:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011f54:	4b0f      	ldr	r3, [pc, #60]	; (8011f94 <vPortEnterCritical+0x5c>)
 8011f56:	681b      	ldr	r3, [r3, #0]
 8011f58:	3301      	adds	r3, #1
 8011f5a:	4a0e      	ldr	r2, [pc, #56]	; (8011f94 <vPortEnterCritical+0x5c>)
 8011f5c:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011f5e:	4b0d      	ldr	r3, [pc, #52]	; (8011f94 <vPortEnterCritical+0x5c>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	2b01      	cmp	r3, #1
 8011f64:	d110      	bne.n	8011f88 <vPortEnterCritical+0x50>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011f66:	4b0c      	ldr	r3, [pc, #48]	; (8011f98 <vPortEnterCritical+0x60>)
 8011f68:	681b      	ldr	r3, [r3, #0]
 8011f6a:	b2db      	uxtb	r3, r3
 8011f6c:	2b00      	cmp	r3, #0
 8011f6e:	d00b      	beq.n	8011f88 <vPortEnterCritical+0x50>
 8011f70:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f74:	b672      	cpsid	i
 8011f76:	f383 8811 	msr	BASEPRI, r3
 8011f7a:	f3bf 8f6f 	isb	sy
 8011f7e:	f3bf 8f4f 	dsb	sy
 8011f82:	b662      	cpsie	i
 8011f84:	603b      	str	r3, [r7, #0]
 8011f86:	e7fe      	b.n	8011f86 <vPortEnterCritical+0x4e>
	}
}
 8011f88:	bf00      	nop
 8011f8a:	370c      	adds	r7, #12
 8011f8c:	46bd      	mov	sp, r7
 8011f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f92:	4770      	bx	lr
 8011f94:	2000004c 	.word	0x2000004c
 8011f98:	e000ed04 	.word	0xe000ed04

08011f9c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011f9c:	b480      	push	{r7}
 8011f9e:	b083      	sub	sp, #12
 8011fa0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011fa2:	4b12      	ldr	r3, [pc, #72]	; (8011fec <vPortExitCritical+0x50>)
 8011fa4:	681b      	ldr	r3, [r3, #0]
 8011fa6:	2b00      	cmp	r3, #0
 8011fa8:	d10b      	bne.n	8011fc2 <vPortExitCritical+0x26>
 8011faa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011fae:	b672      	cpsid	i
 8011fb0:	f383 8811 	msr	BASEPRI, r3
 8011fb4:	f3bf 8f6f 	isb	sy
 8011fb8:	f3bf 8f4f 	dsb	sy
 8011fbc:	b662      	cpsie	i
 8011fbe:	607b      	str	r3, [r7, #4]
 8011fc0:	e7fe      	b.n	8011fc0 <vPortExitCritical+0x24>
	uxCriticalNesting--;
 8011fc2:	4b0a      	ldr	r3, [pc, #40]	; (8011fec <vPortExitCritical+0x50>)
 8011fc4:	681b      	ldr	r3, [r3, #0]
 8011fc6:	3b01      	subs	r3, #1
 8011fc8:	4a08      	ldr	r2, [pc, #32]	; (8011fec <vPortExitCritical+0x50>)
 8011fca:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011fcc:	4b07      	ldr	r3, [pc, #28]	; (8011fec <vPortExitCritical+0x50>)
 8011fce:	681b      	ldr	r3, [r3, #0]
 8011fd0:	2b00      	cmp	r3, #0
 8011fd2:	d104      	bne.n	8011fde <vPortExitCritical+0x42>
 8011fd4:	2300      	movs	r3, #0
 8011fd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011fd8:	683b      	ldr	r3, [r7, #0]
 8011fda:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8011fde:	bf00      	nop
 8011fe0:	370c      	adds	r7, #12
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe8:	4770      	bx	lr
 8011fea:	bf00      	nop
 8011fec:	2000004c 	.word	0x2000004c

08011ff0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011ff0:	f3ef 8009 	mrs	r0, PSP
 8011ff4:	f3bf 8f6f 	isb	sy
 8011ff8:	4b15      	ldr	r3, [pc, #84]	; (8012050 <pxCurrentTCBConst>)
 8011ffa:	681a      	ldr	r2, [r3, #0]
 8011ffc:	f01e 0f10 	tst.w	lr, #16
 8012000:	bf08      	it	eq
 8012002:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8012006:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801200a:	6010      	str	r0, [r2, #0]
 801200c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8012010:	f04f 0050 	mov.w	r0, #80	; 0x50
 8012014:	b672      	cpsid	i
 8012016:	f380 8811 	msr	BASEPRI, r0
 801201a:	f3bf 8f4f 	dsb	sy
 801201e:	f3bf 8f6f 	isb	sy
 8012022:	b662      	cpsie	i
 8012024:	f7ff fa04 	bl	8011430 <vTaskSwitchContext>
 8012028:	f04f 0000 	mov.w	r0, #0
 801202c:	f380 8811 	msr	BASEPRI, r0
 8012030:	bc09      	pop	{r0, r3}
 8012032:	6819      	ldr	r1, [r3, #0]
 8012034:	6808      	ldr	r0, [r1, #0]
 8012036:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801203a:	f01e 0f10 	tst.w	lr, #16
 801203e:	bf08      	it	eq
 8012040:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8012044:	f380 8809 	msr	PSP, r0
 8012048:	f3bf 8f6f 	isb	sy
 801204c:	4770      	bx	lr
 801204e:	bf00      	nop

08012050 <pxCurrentTCBConst>:
 8012050:	20000350 	.word	0x20000350
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8012054:	bf00      	nop
 8012056:	bf00      	nop

08012058 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8012058:	b580      	push	{r7, lr}
 801205a:	b082      	sub	sp, #8
 801205c:	af00      	add	r7, sp, #0
	__asm volatile
 801205e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012062:	b672      	cpsid	i
 8012064:	f383 8811 	msr	BASEPRI, r3
 8012068:	f3bf 8f6f 	isb	sy
 801206c:	f3bf 8f4f 	dsb	sy
 8012070:	b662      	cpsie	i
 8012072:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8012074:	f7ff f922 	bl	80112bc <xTaskIncrementTick>
 8012078:	4603      	mov	r3, r0
 801207a:	2b00      	cmp	r3, #0
 801207c:	d003      	beq.n	8012086 <xPortSysTickHandler+0x2e>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801207e:	4b06      	ldr	r3, [pc, #24]	; (8012098 <xPortSysTickHandler+0x40>)
 8012080:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012084:	601a      	str	r2, [r3, #0]
 8012086:	2300      	movs	r3, #0
 8012088:	603b      	str	r3, [r7, #0]
	__asm volatile
 801208a:	683b      	ldr	r3, [r7, #0]
 801208c:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 8012090:	bf00      	nop
 8012092:	3708      	adds	r7, #8
 8012094:	46bd      	mov	sp, r7
 8012096:	bd80      	pop	{r7, pc}
 8012098:	e000ed04 	.word	0xe000ed04

0801209c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801209c:	b480      	push	{r7}
 801209e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80120a0:	4b0b      	ldr	r3, [pc, #44]	; (80120d0 <vPortSetupTimerInterrupt+0x34>)
 80120a2:	2200      	movs	r2, #0
 80120a4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80120a6:	4b0b      	ldr	r3, [pc, #44]	; (80120d4 <vPortSetupTimerInterrupt+0x38>)
 80120a8:	2200      	movs	r2, #0
 80120aa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80120ac:	4b0a      	ldr	r3, [pc, #40]	; (80120d8 <vPortSetupTimerInterrupt+0x3c>)
 80120ae:	681b      	ldr	r3, [r3, #0]
 80120b0:	4a0a      	ldr	r2, [pc, #40]	; (80120dc <vPortSetupTimerInterrupt+0x40>)
 80120b2:	fba2 2303 	umull	r2, r3, r2, r3
 80120b6:	099b      	lsrs	r3, r3, #6
 80120b8:	4a09      	ldr	r2, [pc, #36]	; (80120e0 <vPortSetupTimerInterrupt+0x44>)
 80120ba:	3b01      	subs	r3, #1
 80120bc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80120be:	4b04      	ldr	r3, [pc, #16]	; (80120d0 <vPortSetupTimerInterrupt+0x34>)
 80120c0:	2207      	movs	r2, #7
 80120c2:	601a      	str	r2, [r3, #0]
}
 80120c4:	bf00      	nop
 80120c6:	46bd      	mov	sp, r7
 80120c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80120cc:	4770      	bx	lr
 80120ce:	bf00      	nop
 80120d0:	e000e010 	.word	0xe000e010
 80120d4:	e000e018 	.word	0xe000e018
 80120d8:	20000040 	.word	0x20000040
 80120dc:	10624dd3 	.word	0x10624dd3
 80120e0:	e000e014 	.word	0xe000e014

080120e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80120e4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80120f4 <vPortEnableVFP+0x10>
 80120e8:	6801      	ldr	r1, [r0, #0]
 80120ea:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80120ee:	6001      	str	r1, [r0, #0]
 80120f0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80120f2:	bf00      	nop
 80120f4:	e000ed88 	.word	0xe000ed88

080120f8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80120f8:	b480      	push	{r7}
 80120fa:	b085      	sub	sp, #20
 80120fc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80120fe:	f3ef 8305 	mrs	r3, IPSR
 8012102:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8012104:	68fb      	ldr	r3, [r7, #12]
 8012106:	2b0f      	cmp	r3, #15
 8012108:	d915      	bls.n	8012136 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801210a:	4a18      	ldr	r2, [pc, #96]	; (801216c <vPortValidateInterruptPriority+0x74>)
 801210c:	68fb      	ldr	r3, [r7, #12]
 801210e:	4413      	add	r3, r2
 8012110:	781b      	ldrb	r3, [r3, #0]
 8012112:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8012114:	4b16      	ldr	r3, [pc, #88]	; (8012170 <vPortValidateInterruptPriority+0x78>)
 8012116:	781b      	ldrb	r3, [r3, #0]
 8012118:	7afa      	ldrb	r2, [r7, #11]
 801211a:	429a      	cmp	r2, r3
 801211c:	d20b      	bcs.n	8012136 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801211e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012122:	b672      	cpsid	i
 8012124:	f383 8811 	msr	BASEPRI, r3
 8012128:	f3bf 8f6f 	isb	sy
 801212c:	f3bf 8f4f 	dsb	sy
 8012130:	b662      	cpsie	i
 8012132:	607b      	str	r3, [r7, #4]
 8012134:	e7fe      	b.n	8012134 <vPortValidateInterruptPriority+0x3c>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8012136:	4b0f      	ldr	r3, [pc, #60]	; (8012174 <vPortValidateInterruptPriority+0x7c>)
 8012138:	681b      	ldr	r3, [r3, #0]
 801213a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801213e:	4b0e      	ldr	r3, [pc, #56]	; (8012178 <vPortValidateInterruptPriority+0x80>)
 8012140:	681b      	ldr	r3, [r3, #0]
 8012142:	429a      	cmp	r2, r3
 8012144:	d90b      	bls.n	801215e <vPortValidateInterruptPriority+0x66>
 8012146:	f04f 0350 	mov.w	r3, #80	; 0x50
 801214a:	b672      	cpsid	i
 801214c:	f383 8811 	msr	BASEPRI, r3
 8012150:	f3bf 8f6f 	isb	sy
 8012154:	f3bf 8f4f 	dsb	sy
 8012158:	b662      	cpsie	i
 801215a:	603b      	str	r3, [r7, #0]
 801215c:	e7fe      	b.n	801215c <vPortValidateInterruptPriority+0x64>
	}
 801215e:	bf00      	nop
 8012160:	3714      	adds	r7, #20
 8012162:	46bd      	mov	sp, r7
 8012164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012168:	4770      	bx	lr
 801216a:	bf00      	nop
 801216c:	e000e3f0 	.word	0xe000e3f0
 8012170:	2000047c 	.word	0x2000047c
 8012174:	e000ed0c 	.word	0xe000ed0c
 8012178:	20000480 	.word	0x20000480

0801217c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 801217c:	b580      	push	{r7, lr}
 801217e:	b08a      	sub	sp, #40	; 0x28
 8012180:	af00      	add	r7, sp, #0
 8012182:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8012184:	2300      	movs	r3, #0
 8012186:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8012188:	f7fe ffca 	bl	8011120 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 801218c:	4b5a      	ldr	r3, [pc, #360]	; (80122f8 <pvPortMalloc+0x17c>)
 801218e:	681b      	ldr	r3, [r3, #0]
 8012190:	2b00      	cmp	r3, #0
 8012192:	d101      	bne.n	8012198 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8012194:	f000 f916 	bl	80123c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8012198:	4b58      	ldr	r3, [pc, #352]	; (80122fc <pvPortMalloc+0x180>)
 801219a:	681a      	ldr	r2, [r3, #0]
 801219c:	687b      	ldr	r3, [r7, #4]
 801219e:	4013      	ands	r3, r2
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	f040 8090 	bne.w	80122c6 <pvPortMalloc+0x14a>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80121a6:	687b      	ldr	r3, [r7, #4]
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d01e      	beq.n	80121ea <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80121ac:	2208      	movs	r2, #8
 80121ae:	687b      	ldr	r3, [r7, #4]
 80121b0:	4413      	add	r3, r2
 80121b2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80121b4:	687b      	ldr	r3, [r7, #4]
 80121b6:	f003 0307 	and.w	r3, r3, #7
 80121ba:	2b00      	cmp	r3, #0
 80121bc:	d015      	beq.n	80121ea <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80121be:	687b      	ldr	r3, [r7, #4]
 80121c0:	f023 0307 	bic.w	r3, r3, #7
 80121c4:	3308      	adds	r3, #8
 80121c6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80121c8:	687b      	ldr	r3, [r7, #4]
 80121ca:	f003 0307 	and.w	r3, r3, #7
 80121ce:	2b00      	cmp	r3, #0
 80121d0:	d00b      	beq.n	80121ea <pvPortMalloc+0x6e>
 80121d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80121d6:	b672      	cpsid	i
 80121d8:	f383 8811 	msr	BASEPRI, r3
 80121dc:	f3bf 8f6f 	isb	sy
 80121e0:	f3bf 8f4f 	dsb	sy
 80121e4:	b662      	cpsie	i
 80121e6:	617b      	str	r3, [r7, #20]
 80121e8:	e7fe      	b.n	80121e8 <pvPortMalloc+0x6c>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80121ea:	687b      	ldr	r3, [r7, #4]
 80121ec:	2b00      	cmp	r3, #0
 80121ee:	d06a      	beq.n	80122c6 <pvPortMalloc+0x14a>
 80121f0:	4b43      	ldr	r3, [pc, #268]	; (8012300 <pvPortMalloc+0x184>)
 80121f2:	681b      	ldr	r3, [r3, #0]
 80121f4:	687a      	ldr	r2, [r7, #4]
 80121f6:	429a      	cmp	r2, r3
 80121f8:	d865      	bhi.n	80122c6 <pvPortMalloc+0x14a>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80121fa:	4b42      	ldr	r3, [pc, #264]	; (8012304 <pvPortMalloc+0x188>)
 80121fc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80121fe:	4b41      	ldr	r3, [pc, #260]	; (8012304 <pvPortMalloc+0x188>)
 8012200:	681b      	ldr	r3, [r3, #0]
 8012202:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012204:	e004      	b.n	8012210 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8012206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012208:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801220a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801220c:	681b      	ldr	r3, [r3, #0]
 801220e:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012212:	685b      	ldr	r3, [r3, #4]
 8012214:	687a      	ldr	r2, [r7, #4]
 8012216:	429a      	cmp	r2, r3
 8012218:	d903      	bls.n	8012222 <pvPortMalloc+0xa6>
 801221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801221c:	681b      	ldr	r3, [r3, #0]
 801221e:	2b00      	cmp	r3, #0
 8012220:	d1f1      	bne.n	8012206 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012222:	4b35      	ldr	r3, [pc, #212]	; (80122f8 <pvPortMalloc+0x17c>)
 8012224:	681b      	ldr	r3, [r3, #0]
 8012226:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012228:	429a      	cmp	r2, r3
 801222a:	d04c      	beq.n	80122c6 <pvPortMalloc+0x14a>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801222c:	6a3b      	ldr	r3, [r7, #32]
 801222e:	681b      	ldr	r3, [r3, #0]
 8012230:	2208      	movs	r2, #8
 8012232:	4413      	add	r3, r2
 8012234:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012238:	681a      	ldr	r2, [r3, #0]
 801223a:	6a3b      	ldr	r3, [r7, #32]
 801223c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801223e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012240:	685a      	ldr	r2, [r3, #4]
 8012242:	687b      	ldr	r3, [r7, #4]
 8012244:	1ad2      	subs	r2, r2, r3
 8012246:	2308      	movs	r3, #8
 8012248:	005b      	lsls	r3, r3, #1
 801224a:	429a      	cmp	r2, r3
 801224c:	d920      	bls.n	8012290 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801224e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012250:	687b      	ldr	r3, [r7, #4]
 8012252:	4413      	add	r3, r2
 8012254:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012256:	69bb      	ldr	r3, [r7, #24]
 8012258:	f003 0307 	and.w	r3, r3, #7
 801225c:	2b00      	cmp	r3, #0
 801225e:	d00b      	beq.n	8012278 <pvPortMalloc+0xfc>
 8012260:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012264:	b672      	cpsid	i
 8012266:	f383 8811 	msr	BASEPRI, r3
 801226a:	f3bf 8f6f 	isb	sy
 801226e:	f3bf 8f4f 	dsb	sy
 8012272:	b662      	cpsie	i
 8012274:	613b      	str	r3, [r7, #16]
 8012276:	e7fe      	b.n	8012276 <pvPortMalloc+0xfa>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801227a:	685a      	ldr	r2, [r3, #4]
 801227c:	687b      	ldr	r3, [r7, #4]
 801227e:	1ad2      	subs	r2, r2, r3
 8012280:	69bb      	ldr	r3, [r7, #24]
 8012282:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8012284:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012286:	687a      	ldr	r2, [r7, #4]
 8012288:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 801228a:	69b8      	ldr	r0, [r7, #24]
 801228c:	f000 f8fc 	bl	8012488 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8012290:	4b1b      	ldr	r3, [pc, #108]	; (8012300 <pvPortMalloc+0x184>)
 8012292:	681a      	ldr	r2, [r3, #0]
 8012294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012296:	685b      	ldr	r3, [r3, #4]
 8012298:	1ad3      	subs	r3, r2, r3
 801229a:	4a19      	ldr	r2, [pc, #100]	; (8012300 <pvPortMalloc+0x184>)
 801229c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 801229e:	4b18      	ldr	r3, [pc, #96]	; (8012300 <pvPortMalloc+0x184>)
 80122a0:	681a      	ldr	r2, [r3, #0]
 80122a2:	4b19      	ldr	r3, [pc, #100]	; (8012308 <pvPortMalloc+0x18c>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	429a      	cmp	r2, r3
 80122a8:	d203      	bcs.n	80122b2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80122aa:	4b15      	ldr	r3, [pc, #84]	; (8012300 <pvPortMalloc+0x184>)
 80122ac:	681b      	ldr	r3, [r3, #0]
 80122ae:	4a16      	ldr	r2, [pc, #88]	; (8012308 <pvPortMalloc+0x18c>)
 80122b0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80122b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122b4:	685a      	ldr	r2, [r3, #4]
 80122b6:	4b11      	ldr	r3, [pc, #68]	; (80122fc <pvPortMalloc+0x180>)
 80122b8:	681b      	ldr	r3, [r3, #0]
 80122ba:	431a      	orrs	r2, r3
 80122bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122be:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80122c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80122c2:	2200      	movs	r2, #0
 80122c4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80122c6:	f7fe ff39 	bl	801113c <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80122ca:	69fb      	ldr	r3, [r7, #28]
 80122cc:	f003 0307 	and.w	r3, r3, #7
 80122d0:	2b00      	cmp	r3, #0
 80122d2:	d00b      	beq.n	80122ec <pvPortMalloc+0x170>
 80122d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80122d8:	b672      	cpsid	i
 80122da:	f383 8811 	msr	BASEPRI, r3
 80122de:	f3bf 8f6f 	isb	sy
 80122e2:	f3bf 8f4f 	dsb	sy
 80122e6:	b662      	cpsie	i
 80122e8:	60fb      	str	r3, [r7, #12]
 80122ea:	e7fe      	b.n	80122ea <pvPortMalloc+0x16e>
	return pvReturn;
 80122ec:	69fb      	ldr	r3, [r7, #28]
}
 80122ee:	4618      	mov	r0, r3
 80122f0:	3728      	adds	r7, #40	; 0x28
 80122f2:	46bd      	mov	sp, r7
 80122f4:	bd80      	pop	{r7, pc}
 80122f6:	bf00      	nop
 80122f8:	2000408c 	.word	0x2000408c
 80122fc:	20004098 	.word	0x20004098
 8012300:	20004090 	.word	0x20004090
 8012304:	20004084 	.word	0x20004084
 8012308:	20004094 	.word	0x20004094

0801230c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 801230c:	b580      	push	{r7, lr}
 801230e:	b086      	sub	sp, #24
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012314:	687b      	ldr	r3, [r7, #4]
 8012316:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012318:	687b      	ldr	r3, [r7, #4]
 801231a:	2b00      	cmp	r3, #0
 801231c:	d04a      	beq.n	80123b4 <vPortFree+0xa8>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801231e:	2308      	movs	r3, #8
 8012320:	425b      	negs	r3, r3
 8012322:	697a      	ldr	r2, [r7, #20]
 8012324:	4413      	add	r3, r2
 8012326:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012328:	697b      	ldr	r3, [r7, #20]
 801232a:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 801232c:	693b      	ldr	r3, [r7, #16]
 801232e:	685a      	ldr	r2, [r3, #4]
 8012330:	4b22      	ldr	r3, [pc, #136]	; (80123bc <vPortFree+0xb0>)
 8012332:	681b      	ldr	r3, [r3, #0]
 8012334:	4013      	ands	r3, r2
 8012336:	2b00      	cmp	r3, #0
 8012338:	d10b      	bne.n	8012352 <vPortFree+0x46>
 801233a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801233e:	b672      	cpsid	i
 8012340:	f383 8811 	msr	BASEPRI, r3
 8012344:	f3bf 8f6f 	isb	sy
 8012348:	f3bf 8f4f 	dsb	sy
 801234c:	b662      	cpsie	i
 801234e:	60fb      	str	r3, [r7, #12]
 8012350:	e7fe      	b.n	8012350 <vPortFree+0x44>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8012352:	693b      	ldr	r3, [r7, #16]
 8012354:	681b      	ldr	r3, [r3, #0]
 8012356:	2b00      	cmp	r3, #0
 8012358:	d00b      	beq.n	8012372 <vPortFree+0x66>
 801235a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801235e:	b672      	cpsid	i
 8012360:	f383 8811 	msr	BASEPRI, r3
 8012364:	f3bf 8f6f 	isb	sy
 8012368:	f3bf 8f4f 	dsb	sy
 801236c:	b662      	cpsie	i
 801236e:	60bb      	str	r3, [r7, #8]
 8012370:	e7fe      	b.n	8012370 <vPortFree+0x64>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8012372:	693b      	ldr	r3, [r7, #16]
 8012374:	685a      	ldr	r2, [r3, #4]
 8012376:	4b11      	ldr	r3, [pc, #68]	; (80123bc <vPortFree+0xb0>)
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	4013      	ands	r3, r2
 801237c:	2b00      	cmp	r3, #0
 801237e:	d019      	beq.n	80123b4 <vPortFree+0xa8>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8012380:	693b      	ldr	r3, [r7, #16]
 8012382:	681b      	ldr	r3, [r3, #0]
 8012384:	2b00      	cmp	r3, #0
 8012386:	d115      	bne.n	80123b4 <vPortFree+0xa8>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8012388:	693b      	ldr	r3, [r7, #16]
 801238a:	685a      	ldr	r2, [r3, #4]
 801238c:	4b0b      	ldr	r3, [pc, #44]	; (80123bc <vPortFree+0xb0>)
 801238e:	681b      	ldr	r3, [r3, #0]
 8012390:	43db      	mvns	r3, r3
 8012392:	401a      	ands	r2, r3
 8012394:	693b      	ldr	r3, [r7, #16]
 8012396:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8012398:	f7fe fec2 	bl	8011120 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801239c:	693b      	ldr	r3, [r7, #16]
 801239e:	685a      	ldr	r2, [r3, #4]
 80123a0:	4b07      	ldr	r3, [pc, #28]	; (80123c0 <vPortFree+0xb4>)
 80123a2:	681b      	ldr	r3, [r3, #0]
 80123a4:	4413      	add	r3, r2
 80123a6:	4a06      	ldr	r2, [pc, #24]	; (80123c0 <vPortFree+0xb4>)
 80123a8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80123aa:	6938      	ldr	r0, [r7, #16]
 80123ac:	f000 f86c 	bl	8012488 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80123b0:	f7fe fec4 	bl	801113c <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80123b4:	bf00      	nop
 80123b6:	3718      	adds	r7, #24
 80123b8:	46bd      	mov	sp, r7
 80123ba:	bd80      	pop	{r7, pc}
 80123bc:	20004098 	.word	0x20004098
 80123c0:	20004090 	.word	0x20004090

080123c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80123c4:	b480      	push	{r7}
 80123c6:	b085      	sub	sp, #20
 80123c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80123ca:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80123ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80123d0:	4b27      	ldr	r3, [pc, #156]	; (8012470 <prvHeapInit+0xac>)
 80123d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80123d4:	68fb      	ldr	r3, [r7, #12]
 80123d6:	f003 0307 	and.w	r3, r3, #7
 80123da:	2b00      	cmp	r3, #0
 80123dc:	d00c      	beq.n	80123f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80123de:	68fb      	ldr	r3, [r7, #12]
 80123e0:	3307      	adds	r3, #7
 80123e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80123e4:	68fb      	ldr	r3, [r7, #12]
 80123e6:	f023 0307 	bic.w	r3, r3, #7
 80123ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80123ec:	68ba      	ldr	r2, [r7, #8]
 80123ee:	68fb      	ldr	r3, [r7, #12]
 80123f0:	1ad3      	subs	r3, r2, r3
 80123f2:	4a1f      	ldr	r2, [pc, #124]	; (8012470 <prvHeapInit+0xac>)
 80123f4:	4413      	add	r3, r2
 80123f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80123f8:	68fb      	ldr	r3, [r7, #12]
 80123fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80123fc:	4a1d      	ldr	r2, [pc, #116]	; (8012474 <prvHeapInit+0xb0>)
 80123fe:	687b      	ldr	r3, [r7, #4]
 8012400:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8012402:	4b1c      	ldr	r3, [pc, #112]	; (8012474 <prvHeapInit+0xb0>)
 8012404:	2200      	movs	r2, #0
 8012406:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012408:	687b      	ldr	r3, [r7, #4]
 801240a:	68ba      	ldr	r2, [r7, #8]
 801240c:	4413      	add	r3, r2
 801240e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8012410:	2208      	movs	r2, #8
 8012412:	68fb      	ldr	r3, [r7, #12]
 8012414:	1a9b      	subs	r3, r3, r2
 8012416:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	f023 0307 	bic.w	r3, r3, #7
 801241e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8012420:	68fb      	ldr	r3, [r7, #12]
 8012422:	4a15      	ldr	r2, [pc, #84]	; (8012478 <prvHeapInit+0xb4>)
 8012424:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012426:	4b14      	ldr	r3, [pc, #80]	; (8012478 <prvHeapInit+0xb4>)
 8012428:	681b      	ldr	r3, [r3, #0]
 801242a:	2200      	movs	r2, #0
 801242c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801242e:	4b12      	ldr	r3, [pc, #72]	; (8012478 <prvHeapInit+0xb4>)
 8012430:	681b      	ldr	r3, [r3, #0]
 8012432:	2200      	movs	r2, #0
 8012434:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801243a:	683b      	ldr	r3, [r7, #0]
 801243c:	68fa      	ldr	r2, [r7, #12]
 801243e:	1ad2      	subs	r2, r2, r3
 8012440:	683b      	ldr	r3, [r7, #0]
 8012442:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012444:	4b0c      	ldr	r3, [pc, #48]	; (8012478 <prvHeapInit+0xb4>)
 8012446:	681a      	ldr	r2, [r3, #0]
 8012448:	683b      	ldr	r3, [r7, #0]
 801244a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801244c:	683b      	ldr	r3, [r7, #0]
 801244e:	685b      	ldr	r3, [r3, #4]
 8012450:	4a0a      	ldr	r2, [pc, #40]	; (801247c <prvHeapInit+0xb8>)
 8012452:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012454:	683b      	ldr	r3, [r7, #0]
 8012456:	685b      	ldr	r3, [r3, #4]
 8012458:	4a09      	ldr	r2, [pc, #36]	; (8012480 <prvHeapInit+0xbc>)
 801245a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801245c:	4b09      	ldr	r3, [pc, #36]	; (8012484 <prvHeapInit+0xc0>)
 801245e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8012462:	601a      	str	r2, [r3, #0]
}
 8012464:	bf00      	nop
 8012466:	3714      	adds	r7, #20
 8012468:	46bd      	mov	sp, r7
 801246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801246e:	4770      	bx	lr
 8012470:	20000484 	.word	0x20000484
 8012474:	20004084 	.word	0x20004084
 8012478:	2000408c 	.word	0x2000408c
 801247c:	20004094 	.word	0x20004094
 8012480:	20004090 	.word	0x20004090
 8012484:	20004098 	.word	0x20004098

08012488 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8012488:	b480      	push	{r7}
 801248a:	b085      	sub	sp, #20
 801248c:	af00      	add	r7, sp, #0
 801248e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8012490:	4b28      	ldr	r3, [pc, #160]	; (8012534 <prvInsertBlockIntoFreeList+0xac>)
 8012492:	60fb      	str	r3, [r7, #12]
 8012494:	e002      	b.n	801249c <prvInsertBlockIntoFreeList+0x14>
 8012496:	68fb      	ldr	r3, [r7, #12]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	60fb      	str	r3, [r7, #12]
 801249c:	68fb      	ldr	r3, [r7, #12]
 801249e:	681b      	ldr	r3, [r3, #0]
 80124a0:	687a      	ldr	r2, [r7, #4]
 80124a2:	429a      	cmp	r2, r3
 80124a4:	d8f7      	bhi.n	8012496 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80124a6:	68fb      	ldr	r3, [r7, #12]
 80124a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80124aa:	68fb      	ldr	r3, [r7, #12]
 80124ac:	685b      	ldr	r3, [r3, #4]
 80124ae:	68ba      	ldr	r2, [r7, #8]
 80124b0:	4413      	add	r3, r2
 80124b2:	687a      	ldr	r2, [r7, #4]
 80124b4:	429a      	cmp	r2, r3
 80124b6:	d108      	bne.n	80124ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80124b8:	68fb      	ldr	r3, [r7, #12]
 80124ba:	685a      	ldr	r2, [r3, #4]
 80124bc:	687b      	ldr	r3, [r7, #4]
 80124be:	685b      	ldr	r3, [r3, #4]
 80124c0:	441a      	add	r2, r3
 80124c2:	68fb      	ldr	r3, [r7, #12]
 80124c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80124c6:	68fb      	ldr	r3, [r7, #12]
 80124c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80124ca:	687b      	ldr	r3, [r7, #4]
 80124cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80124ce:	687b      	ldr	r3, [r7, #4]
 80124d0:	685b      	ldr	r3, [r3, #4]
 80124d2:	68ba      	ldr	r2, [r7, #8]
 80124d4:	441a      	add	r2, r3
 80124d6:	68fb      	ldr	r3, [r7, #12]
 80124d8:	681b      	ldr	r3, [r3, #0]
 80124da:	429a      	cmp	r2, r3
 80124dc:	d118      	bne.n	8012510 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80124de:	68fb      	ldr	r3, [r7, #12]
 80124e0:	681a      	ldr	r2, [r3, #0]
 80124e2:	4b15      	ldr	r3, [pc, #84]	; (8012538 <prvInsertBlockIntoFreeList+0xb0>)
 80124e4:	681b      	ldr	r3, [r3, #0]
 80124e6:	429a      	cmp	r2, r3
 80124e8:	d00d      	beq.n	8012506 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80124ea:	687b      	ldr	r3, [r7, #4]
 80124ec:	685a      	ldr	r2, [r3, #4]
 80124ee:	68fb      	ldr	r3, [r7, #12]
 80124f0:	681b      	ldr	r3, [r3, #0]
 80124f2:	685b      	ldr	r3, [r3, #4]
 80124f4:	441a      	add	r2, r3
 80124f6:	687b      	ldr	r3, [r7, #4]
 80124f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80124fa:	68fb      	ldr	r3, [r7, #12]
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	681a      	ldr	r2, [r3, #0]
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	601a      	str	r2, [r3, #0]
 8012504:	e008      	b.n	8012518 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012506:	4b0c      	ldr	r3, [pc, #48]	; (8012538 <prvInsertBlockIntoFreeList+0xb0>)
 8012508:	681a      	ldr	r2, [r3, #0]
 801250a:	687b      	ldr	r3, [r7, #4]
 801250c:	601a      	str	r2, [r3, #0]
 801250e:	e003      	b.n	8012518 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8012510:	68fb      	ldr	r3, [r7, #12]
 8012512:	681a      	ldr	r2, [r3, #0]
 8012514:	687b      	ldr	r3, [r7, #4]
 8012516:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012518:	68fa      	ldr	r2, [r7, #12]
 801251a:	687b      	ldr	r3, [r7, #4]
 801251c:	429a      	cmp	r2, r3
 801251e:	d002      	beq.n	8012526 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8012520:	68fb      	ldr	r3, [r7, #12]
 8012522:	687a      	ldr	r2, [r7, #4]
 8012524:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012526:	bf00      	nop
 8012528:	3714      	adds	r7, #20
 801252a:	46bd      	mov	sp, r7
 801252c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012530:	4770      	bx	lr
 8012532:	bf00      	nop
 8012534:	20004084 	.word	0x20004084
 8012538:	2000408c 	.word	0x2000408c

0801253c <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801253c:	b580      	push	{r7, lr}
 801253e:	b084      	sub	sp, #16
 8012540:	af00      	add	r7, sp, #0
 8012542:	6078      	str	r0, [r7, #4]
 8012544:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 8012546:	f008 ffcd 	bl	801b4e4 <sys_timeouts_sleeptime>
 801254a:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801254c:	68fb      	ldr	r3, [r7, #12]
 801254e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012552:	d10b      	bne.n	801256c <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 8012554:	4813      	ldr	r0, [pc, #76]	; (80125a4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012556:	f00b fd36 	bl	801dfc6 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801255a:	2200      	movs	r2, #0
 801255c:	6839      	ldr	r1, [r7, #0]
 801255e:	6878      	ldr	r0, [r7, #4]
 8012560:	f00b fca8 	bl	801deb4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 8012564:	480f      	ldr	r0, [pc, #60]	; (80125a4 <tcpip_timeouts_mbox_fetch+0x68>)
 8012566:	f00b fd1f 	bl	801dfa8 <sys_mutex_lock>
    return;
 801256a:	e018      	b.n	801259e <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801256c:	68fb      	ldr	r3, [r7, #12]
 801256e:	2b00      	cmp	r3, #0
 8012570:	d102      	bne.n	8012578 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 8012572:	f008 ff7d 	bl	801b470 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 8012576:	e7e6      	b.n	8012546 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 8012578:	480a      	ldr	r0, [pc, #40]	; (80125a4 <tcpip_timeouts_mbox_fetch+0x68>)
 801257a:	f00b fd24 	bl	801dfc6 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801257e:	68fa      	ldr	r2, [r7, #12]
 8012580:	6839      	ldr	r1, [r7, #0]
 8012582:	6878      	ldr	r0, [r7, #4]
 8012584:	f00b fc96 	bl	801deb4 <sys_arch_mbox_fetch>
 8012588:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801258a:	4806      	ldr	r0, [pc, #24]	; (80125a4 <tcpip_timeouts_mbox_fetch+0x68>)
 801258c:	f00b fd0c 	bl	801dfa8 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 8012590:	68bb      	ldr	r3, [r7, #8]
 8012592:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012596:	d102      	bne.n	801259e <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 8012598:	f008 ff6a 	bl	801b470 <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801259c:	e7d3      	b.n	8012546 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801259e:	3710      	adds	r7, #16
 80125a0:	46bd      	mov	sp, r7
 80125a2:	bd80      	pop	{r7, pc}
 80125a4:	20007df8 	.word	0x20007df8

080125a8 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 80125a8:	b580      	push	{r7, lr}
 80125aa:	b084      	sub	sp, #16
 80125ac:	af00      	add	r7, sp, #0
 80125ae:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 80125b0:	4810      	ldr	r0, [pc, #64]	; (80125f4 <tcpip_thread+0x4c>)
 80125b2:	f00b fcf9 	bl	801dfa8 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 80125b6:	4b10      	ldr	r3, [pc, #64]	; (80125f8 <tcpip_thread+0x50>)
 80125b8:	681b      	ldr	r3, [r3, #0]
 80125ba:	2b00      	cmp	r3, #0
 80125bc:	d005      	beq.n	80125ca <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 80125be:	4b0e      	ldr	r3, [pc, #56]	; (80125f8 <tcpip_thread+0x50>)
 80125c0:	681b      	ldr	r3, [r3, #0]
 80125c2:	4a0e      	ldr	r2, [pc, #56]	; (80125fc <tcpip_thread+0x54>)
 80125c4:	6812      	ldr	r2, [r2, #0]
 80125c6:	4610      	mov	r0, r2
 80125c8:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80125ca:	f107 030c 	add.w	r3, r7, #12
 80125ce:	4619      	mov	r1, r3
 80125d0:	480b      	ldr	r0, [pc, #44]	; (8012600 <tcpip_thread+0x58>)
 80125d2:	f7ff ffb3 	bl	801253c <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 80125d6:	68fb      	ldr	r3, [r7, #12]
 80125d8:	2b00      	cmp	r3, #0
 80125da:	d106      	bne.n	80125ea <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 80125dc:	4b09      	ldr	r3, [pc, #36]	; (8012604 <tcpip_thread+0x5c>)
 80125de:	2291      	movs	r2, #145	; 0x91
 80125e0:	4909      	ldr	r1, [pc, #36]	; (8012608 <tcpip_thread+0x60>)
 80125e2:	480a      	ldr	r0, [pc, #40]	; (801260c <tcpip_thread+0x64>)
 80125e4:	f00b fd86 	bl	801e0f4 <iprintf>
      continue;
 80125e8:	e003      	b.n	80125f2 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 80125ea:	68fb      	ldr	r3, [r7, #12]
 80125ec:	4618      	mov	r0, r3
 80125ee:	f000 f80f 	bl	8012610 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 80125f2:	e7ea      	b.n	80125ca <tcpip_thread+0x22>
 80125f4:	20007df8 	.word	0x20007df8
 80125f8:	2000409c 	.word	0x2000409c
 80125fc:	200040a0 	.word	0x200040a0
 8012600:	200040a4 	.word	0x200040a4
 8012604:	0801f058 	.word	0x0801f058
 8012608:	0801f088 	.word	0x0801f088
 801260c:	0801f0a8 	.word	0x0801f0a8

08012610 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 8012610:	b580      	push	{r7, lr}
 8012612:	b082      	sub	sp, #8
 8012614:	af00      	add	r7, sp, #0
 8012616:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 8012618:	687b      	ldr	r3, [r7, #4]
 801261a:	781b      	ldrb	r3, [r3, #0]
 801261c:	2b01      	cmp	r3, #1
 801261e:	d018      	beq.n	8012652 <tcpip_thread_handle_msg+0x42>
 8012620:	2b02      	cmp	r3, #2
 8012622:	d021      	beq.n	8012668 <tcpip_thread_handle_msg+0x58>
 8012624:	2b00      	cmp	r3, #0
 8012626:	d126      	bne.n	8012676 <tcpip_thread_handle_msg+0x66>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	68db      	ldr	r3, [r3, #12]
 801262c:	687a      	ldr	r2, [r7, #4]
 801262e:	6850      	ldr	r0, [r2, #4]
 8012630:	687a      	ldr	r2, [r7, #4]
 8012632:	6892      	ldr	r2, [r2, #8]
 8012634:	4611      	mov	r1, r2
 8012636:	4798      	blx	r3
 8012638:	4603      	mov	r3, r0
 801263a:	2b00      	cmp	r3, #0
 801263c:	d004      	beq.n	8012648 <tcpip_thread_handle_msg+0x38>
        pbuf_free(msg->msg.inp.p);
 801263e:	687b      	ldr	r3, [r7, #4]
 8012640:	685b      	ldr	r3, [r3, #4]
 8012642:	4618      	mov	r0, r3
 8012644:	f002 fb10 	bl	8014c68 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 8012648:	6879      	ldr	r1, [r7, #4]
 801264a:	2009      	movs	r0, #9
 801264c:	f001 fc6c 	bl	8013f28 <memp_free>
      break;
 8012650:	e018      	b.n	8012684 <tcpip_thread_handle_msg+0x74>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012652:	687b      	ldr	r3, [r7, #4]
 8012654:	685b      	ldr	r3, [r3, #4]
 8012656:	687a      	ldr	r2, [r7, #4]
 8012658:	6892      	ldr	r2, [r2, #8]
 801265a:	4610      	mov	r0, r2
 801265c:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801265e:	6879      	ldr	r1, [r7, #4]
 8012660:	2008      	movs	r0, #8
 8012662:	f001 fc61 	bl	8013f28 <memp_free>
      break;
 8012666:	e00d      	b.n	8012684 <tcpip_thread_handle_msg+0x74>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 8012668:	687b      	ldr	r3, [r7, #4]
 801266a:	685b      	ldr	r3, [r3, #4]
 801266c:	687a      	ldr	r2, [r7, #4]
 801266e:	6892      	ldr	r2, [r2, #8]
 8012670:	4610      	mov	r0, r2
 8012672:	4798      	blx	r3
      break;
 8012674:	e006      	b.n	8012684 <tcpip_thread_handle_msg+0x74>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 8012676:	4b05      	ldr	r3, [pc, #20]	; (801268c <tcpip_thread_handle_msg+0x7c>)
 8012678:	22cf      	movs	r2, #207	; 0xcf
 801267a:	4905      	ldr	r1, [pc, #20]	; (8012690 <tcpip_thread_handle_msg+0x80>)
 801267c:	4805      	ldr	r0, [pc, #20]	; (8012694 <tcpip_thread_handle_msg+0x84>)
 801267e:	f00b fd39 	bl	801e0f4 <iprintf>
      break;
 8012682:	bf00      	nop
  }
}
 8012684:	bf00      	nop
 8012686:	3708      	adds	r7, #8
 8012688:	46bd      	mov	sp, r7
 801268a:	bd80      	pop	{r7, pc}
 801268c:	0801f058 	.word	0x0801f058
 8012690:	0801f088 	.word	0x0801f088
 8012694:	0801f0a8 	.word	0x0801f0a8

08012698 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 8012698:	b580      	push	{r7, lr}
 801269a:	b086      	sub	sp, #24
 801269c:	af00      	add	r7, sp, #0
 801269e:	60f8      	str	r0, [r7, #12]
 80126a0:	60b9      	str	r1, [r7, #8]
 80126a2:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 80126a4:	481a      	ldr	r0, [pc, #104]	; (8012710 <tcpip_inpkt+0x78>)
 80126a6:	f00b fc44 	bl	801df32 <sys_mbox_valid>
 80126aa:	4603      	mov	r3, r0
 80126ac:	2b00      	cmp	r3, #0
 80126ae:	d105      	bne.n	80126bc <tcpip_inpkt+0x24>
 80126b0:	4b18      	ldr	r3, [pc, #96]	; (8012714 <tcpip_inpkt+0x7c>)
 80126b2:	22fc      	movs	r2, #252	; 0xfc
 80126b4:	4918      	ldr	r1, [pc, #96]	; (8012718 <tcpip_inpkt+0x80>)
 80126b6:	4819      	ldr	r0, [pc, #100]	; (801271c <tcpip_inpkt+0x84>)
 80126b8:	f00b fd1c 	bl	801e0f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 80126bc:	2009      	movs	r0, #9
 80126be:	f001 fbe1 	bl	8013e84 <memp_malloc>
 80126c2:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 80126c4:	697b      	ldr	r3, [r7, #20]
 80126c6:	2b00      	cmp	r3, #0
 80126c8:	d102      	bne.n	80126d0 <tcpip_inpkt+0x38>
    return ERR_MEM;
 80126ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80126ce:	e01a      	b.n	8012706 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 80126d0:	697b      	ldr	r3, [r7, #20]
 80126d2:	2200      	movs	r2, #0
 80126d4:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 80126d6:	697b      	ldr	r3, [r7, #20]
 80126d8:	68fa      	ldr	r2, [r7, #12]
 80126da:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 80126dc:	697b      	ldr	r3, [r7, #20]
 80126de:	68ba      	ldr	r2, [r7, #8]
 80126e0:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 80126e2:	697b      	ldr	r3, [r7, #20]
 80126e4:	687a      	ldr	r2, [r7, #4]
 80126e6:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80126e8:	6979      	ldr	r1, [r7, #20]
 80126ea:	4809      	ldr	r0, [pc, #36]	; (8012710 <tcpip_inpkt+0x78>)
 80126ec:	f00b fbc8 	bl	801de80 <sys_mbox_trypost>
 80126f0:	4603      	mov	r3, r0
 80126f2:	2b00      	cmp	r3, #0
 80126f4:	d006      	beq.n	8012704 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 80126f6:	6979      	ldr	r1, [r7, #20]
 80126f8:	2009      	movs	r0, #9
 80126fa:	f001 fc15 	bl	8013f28 <memp_free>
    return ERR_MEM;
 80126fe:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8012702:	e000      	b.n	8012706 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 8012704:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 8012706:	4618      	mov	r0, r3
 8012708:	3718      	adds	r7, #24
 801270a:	46bd      	mov	sp, r7
 801270c:	bd80      	pop	{r7, pc}
 801270e:	bf00      	nop
 8012710:	200040a4 	.word	0x200040a4
 8012714:	0801f058 	.word	0x0801f058
 8012718:	0801f0d0 	.word	0x0801f0d0
 801271c:	0801f0a8 	.word	0x0801f0a8

08012720 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 8012720:	b580      	push	{r7, lr}
 8012722:	b082      	sub	sp, #8
 8012724:	af00      	add	r7, sp, #0
 8012726:	6078      	str	r0, [r7, #4]
 8012728:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801272a:	683b      	ldr	r3, [r7, #0]
 801272c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8012730:	f003 0318 	and.w	r3, r3, #24
 8012734:	2b00      	cmp	r3, #0
 8012736:	d006      	beq.n	8012746 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 8012738:	4a08      	ldr	r2, [pc, #32]	; (801275c <tcpip_input+0x3c>)
 801273a:	6839      	ldr	r1, [r7, #0]
 801273c:	6878      	ldr	r0, [r7, #4]
 801273e:	f7ff ffab 	bl	8012698 <tcpip_inpkt>
 8012742:	4603      	mov	r3, r0
 8012744:	e005      	b.n	8012752 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 8012746:	4a06      	ldr	r2, [pc, #24]	; (8012760 <tcpip_input+0x40>)
 8012748:	6839      	ldr	r1, [r7, #0]
 801274a:	6878      	ldr	r0, [r7, #4]
 801274c:	f7ff ffa4 	bl	8012698 <tcpip_inpkt>
 8012750:	4603      	mov	r3, r0
}
 8012752:	4618      	mov	r0, r3
 8012754:	3708      	adds	r7, #8
 8012756:	46bd      	mov	sp, r7
 8012758:	bd80      	pop	{r7, pc}
 801275a:	bf00      	nop
 801275c:	0801dc91 	.word	0x0801dc91
 8012760:	0801cbb1 	.word	0x0801cbb1

08012764 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 8012764:	b580      	push	{r7, lr}
 8012766:	b084      	sub	sp, #16
 8012768:	af00      	add	r7, sp, #0
 801276a:	6078      	str	r0, [r7, #4]
 801276c:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801276e:	4819      	ldr	r0, [pc, #100]	; (80127d4 <tcpip_try_callback+0x70>)
 8012770:	f00b fbdf 	bl	801df32 <sys_mbox_valid>
 8012774:	4603      	mov	r3, r0
 8012776:	2b00      	cmp	r3, #0
 8012778:	d106      	bne.n	8012788 <tcpip_try_callback+0x24>
 801277a:	4b17      	ldr	r3, [pc, #92]	; (80127d8 <tcpip_try_callback+0x74>)
 801277c:	f240 125d 	movw	r2, #349	; 0x15d
 8012780:	4916      	ldr	r1, [pc, #88]	; (80127dc <tcpip_try_callback+0x78>)
 8012782:	4817      	ldr	r0, [pc, #92]	; (80127e0 <tcpip_try_callback+0x7c>)
 8012784:	f00b fcb6 	bl	801e0f4 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 8012788:	2008      	movs	r0, #8
 801278a:	f001 fb7b 	bl	8013e84 <memp_malloc>
 801278e:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 8012790:	68fb      	ldr	r3, [r7, #12]
 8012792:	2b00      	cmp	r3, #0
 8012794:	d102      	bne.n	801279c <tcpip_try_callback+0x38>
    return ERR_MEM;
 8012796:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801279a:	e017      	b.n	80127cc <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801279c:	68fb      	ldr	r3, [r7, #12]
 801279e:	2201      	movs	r2, #1
 80127a0:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 80127a2:	68fb      	ldr	r3, [r7, #12]
 80127a4:	687a      	ldr	r2, [r7, #4]
 80127a6:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 80127a8:	68fb      	ldr	r3, [r7, #12]
 80127aa:	683a      	ldr	r2, [r7, #0]
 80127ac:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 80127ae:	68f9      	ldr	r1, [r7, #12]
 80127b0:	4808      	ldr	r0, [pc, #32]	; (80127d4 <tcpip_try_callback+0x70>)
 80127b2:	f00b fb65 	bl	801de80 <sys_mbox_trypost>
 80127b6:	4603      	mov	r3, r0
 80127b8:	2b00      	cmp	r3, #0
 80127ba:	d006      	beq.n	80127ca <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 80127bc:	68f9      	ldr	r1, [r7, #12]
 80127be:	2008      	movs	r0, #8
 80127c0:	f001 fbb2 	bl	8013f28 <memp_free>
    return ERR_MEM;
 80127c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80127c8:	e000      	b.n	80127cc <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 80127ca:	2300      	movs	r3, #0
}
 80127cc:	4618      	mov	r0, r3
 80127ce:	3710      	adds	r7, #16
 80127d0:	46bd      	mov	sp, r7
 80127d2:	bd80      	pop	{r7, pc}
 80127d4:	200040a4 	.word	0x200040a4
 80127d8:	0801f058 	.word	0x0801f058
 80127dc:	0801f0d0 	.word	0x0801f0d0
 80127e0:	0801f0a8 	.word	0x0801f0a8

080127e4 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 80127e4:	b580      	push	{r7, lr}
 80127e6:	b084      	sub	sp, #16
 80127e8:	af02      	add	r7, sp, #8
 80127ea:	6078      	str	r0, [r7, #4]
 80127ec:	6039      	str	r1, [r7, #0]
  lwip_init();
 80127ee:	f000 fec1 	bl	8013574 <lwip_init>

  tcpip_init_done = initfunc;
 80127f2:	4a17      	ldr	r2, [pc, #92]	; (8012850 <tcpip_init+0x6c>)
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 80127f8:	4a16      	ldr	r2, [pc, #88]	; (8012854 <tcpip_init+0x70>)
 80127fa:	683b      	ldr	r3, [r7, #0]
 80127fc:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 80127fe:	2106      	movs	r1, #6
 8012800:	4815      	ldr	r0, [pc, #84]	; (8012858 <tcpip_init+0x74>)
 8012802:	f00b fb1b 	bl	801de3c <sys_mbox_new>
 8012806:	4603      	mov	r3, r0
 8012808:	2b00      	cmp	r3, #0
 801280a:	d006      	beq.n	801281a <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801280c:	4b13      	ldr	r3, [pc, #76]	; (801285c <tcpip_init+0x78>)
 801280e:	f240 2261 	movw	r2, #609	; 0x261
 8012812:	4913      	ldr	r1, [pc, #76]	; (8012860 <tcpip_init+0x7c>)
 8012814:	4813      	ldr	r0, [pc, #76]	; (8012864 <tcpip_init+0x80>)
 8012816:	f00b fc6d 	bl	801e0f4 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801281a:	4813      	ldr	r0, [pc, #76]	; (8012868 <tcpip_init+0x84>)
 801281c:	f00b fba8 	bl	801df70 <sys_mutex_new>
 8012820:	4603      	mov	r3, r0
 8012822:	2b00      	cmp	r3, #0
 8012824:	d006      	beq.n	8012834 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 8012826:	4b0d      	ldr	r3, [pc, #52]	; (801285c <tcpip_init+0x78>)
 8012828:	f240 2265 	movw	r2, #613	; 0x265
 801282c:	490f      	ldr	r1, [pc, #60]	; (801286c <tcpip_init+0x88>)
 801282e:	480d      	ldr	r0, [pc, #52]	; (8012864 <tcpip_init+0x80>)
 8012830:	f00b fc60 	bl	801e0f4 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 8012834:	2300      	movs	r3, #0
 8012836:	9300      	str	r3, [sp, #0]
 8012838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801283c:	2200      	movs	r2, #0
 801283e:	490c      	ldr	r1, [pc, #48]	; (8012870 <tcpip_init+0x8c>)
 8012840:	480c      	ldr	r0, [pc, #48]	; (8012874 <tcpip_init+0x90>)
 8012842:	f00b fbcd 	bl	801dfe0 <sys_thread_new>
}
 8012846:	bf00      	nop
 8012848:	3708      	adds	r7, #8
 801284a:	46bd      	mov	sp, r7
 801284c:	bd80      	pop	{r7, pc}
 801284e:	bf00      	nop
 8012850:	2000409c 	.word	0x2000409c
 8012854:	200040a0 	.word	0x200040a0
 8012858:	200040a4 	.word	0x200040a4
 801285c:	0801f058 	.word	0x0801f058
 8012860:	0801f0e0 	.word	0x0801f0e0
 8012864:	0801f0a8 	.word	0x0801f0a8
 8012868:	20007df8 	.word	0x20007df8
 801286c:	0801f104 	.word	0x0801f104
 8012870:	080125a9 	.word	0x080125a9
 8012874:	0801f128 	.word	0x0801f128

08012878 <fs_open>:
#endif /* LWIP_HTTPD_CUSTOM_FILES */

/*-----------------------------------------------------------------------------------*/
err_t
fs_open(struct fs_file *file, const char *name)
{
 8012878:	b580      	push	{r7, lr}
 801287a:	b084      	sub	sp, #16
 801287c:	af00      	add	r7, sp, #0
 801287e:	6078      	str	r0, [r7, #4]
 8012880:	6039      	str	r1, [r7, #0]
  const struct fsdata_file *f;

  if ((file == NULL) || (name == NULL)) {
 8012882:	687b      	ldr	r3, [r7, #4]
 8012884:	2b00      	cmp	r3, #0
 8012886:	d002      	beq.n	801288e <fs_open+0x16>
 8012888:	683b      	ldr	r3, [r7, #0]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d102      	bne.n	8012894 <fs_open+0x1c>
    return ERR_ARG;
 801288e:	f06f 030f 	mvn.w	r3, #15
 8012892:	e028      	b.n	80128e6 <fs_open+0x6e>
    return ERR_OK;
  }
  file->is_custom_file = 0;
#endif /* LWIP_HTTPD_CUSTOM_FILES */

  for (f = FS_ROOT; f != NULL; f = f->next) {
 8012894:	4b16      	ldr	r3, [pc, #88]	; (80128f0 <fs_open+0x78>)
 8012896:	60fb      	str	r3, [r7, #12]
 8012898:	e020      	b.n	80128dc <fs_open+0x64>
    if (!strcmp(name, (const char *)f->name)) {
 801289a:	68fb      	ldr	r3, [r7, #12]
 801289c:	685b      	ldr	r3, [r3, #4]
 801289e:	4619      	mov	r1, r3
 80128a0:	6838      	ldr	r0, [r7, #0]
 80128a2:	f7f5 fccd 	bl	8008240 <strcmp>
 80128a6:	4603      	mov	r3, r0
 80128a8:	2b00      	cmp	r3, #0
 80128aa:	d114      	bne.n	80128d6 <fs_open+0x5e>
      file->data = (const char *)f->data;
 80128ac:	68fb      	ldr	r3, [r7, #12]
 80128ae:	689a      	ldr	r2, [r3, #8]
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	601a      	str	r2, [r3, #0]
      file->len = f->len;
 80128b4:	68fb      	ldr	r3, [r7, #12]
 80128b6:	68da      	ldr	r2, [r3, #12]
 80128b8:	687b      	ldr	r3, [r7, #4]
 80128ba:	605a      	str	r2, [r3, #4]
      file->index = f->len;
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	68da      	ldr	r2, [r3, #12]
 80128c0:	687b      	ldr	r3, [r7, #4]
 80128c2:	609a      	str	r2, [r3, #8]
      file->pextension = NULL;
 80128c4:	687b      	ldr	r3, [r7, #4]
 80128c6:	2200      	movs	r2, #0
 80128c8:	60da      	str	r2, [r3, #12]
      file->flags = f->flags;
 80128ca:	68fb      	ldr	r3, [r7, #12]
 80128cc:	7c1a      	ldrb	r2, [r3, #16]
 80128ce:	687b      	ldr	r3, [r7, #4]
 80128d0:	741a      	strb	r2, [r3, #16]
      file->chksum = f->chksum;
#endif /* HTTPD_PRECALCULATED_CHECKSUM */
#if LWIP_HTTPD_FILE_STATE
      file->state = fs_state_init(file, name);
#endif /* #if LWIP_HTTPD_FILE_STATE */
      return ERR_OK;
 80128d2:	2300      	movs	r3, #0
 80128d4:	e007      	b.n	80128e6 <fs_open+0x6e>
  for (f = FS_ROOT; f != NULL; f = f->next) {
 80128d6:	68fb      	ldr	r3, [r7, #12]
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	60fb      	str	r3, [r7, #12]
 80128dc:	68fb      	ldr	r3, [r7, #12]
 80128de:	2b00      	cmp	r3, #0
 80128e0:	d1db      	bne.n	801289a <fs_open+0x22>
    }
  }
  /* file not found */
  return ERR_VAL;
 80128e2:	f06f 0305 	mvn.w	r3, #5
}
 80128e6:	4618      	mov	r0, r3
 80128e8:	3710      	adds	r7, #16
 80128ea:	46bd      	mov	sp, r7
 80128ec:	bd80      	pop	{r7, pc}
 80128ee:	bf00      	nop
 80128f0:	08032824 	.word	0x08032824

080128f4 <fs_close>:

/*-----------------------------------------------------------------------------------*/
void
fs_close(struct fs_file *file)
{
 80128f4:	b480      	push	{r7}
 80128f6:	b083      	sub	sp, #12
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	6078      	str	r0, [r7, #4]
#endif /* LWIP_HTTPD_CUSTOM_FILES */
#if LWIP_HTTPD_FILE_STATE
  fs_state_free(file, file->state);
#endif /* #if LWIP_HTTPD_FILE_STATE */
  LWIP_UNUSED_ARG(file);
}
 80128fc:	bf00      	nop
 80128fe:	370c      	adds	r7, #12
 8012900:	46bd      	mov	sp, r7
 8012902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012906:	4770      	bx	lr

08012908 <fs_bytes_left>:
}
#endif /* LWIP_HTTPD_FS_ASYNC_READ */
/*-----------------------------------------------------------------------------------*/
int
fs_bytes_left(struct fs_file *file)
{
 8012908:	b480      	push	{r7}
 801290a:	b083      	sub	sp, #12
 801290c:	af00      	add	r7, sp, #0
 801290e:	6078      	str	r0, [r7, #4]
  return file->len - file->index;
 8012910:	687b      	ldr	r3, [r7, #4]
 8012912:	685a      	ldr	r2, [r3, #4]
 8012914:	687b      	ldr	r3, [r7, #4]
 8012916:	689b      	ldr	r3, [r3, #8]
 8012918:	1ad3      	subs	r3, r2, r3
}
 801291a:	4618      	mov	r0, r3
 801291c:	370c      	adds	r7, #12
 801291e:	46bd      	mov	sp, r7
 8012920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012924:	4770      	bx	lr

08012926 <http_state_init>:

/** Initialize a struct http_state.
 */
static void
http_state_init(struct http_state *hs)
{
 8012926:	b580      	push	{r7, lr}
 8012928:	b082      	sub	sp, #8
 801292a:	af00      	add	r7, sp, #0
 801292c:	6078      	str	r0, [r7, #4]
  /* Initialize the structure. */
  memset(hs, 0, sizeof(struct http_state));
 801292e:	222c      	movs	r2, #44	; 0x2c
 8012930:	2100      	movs	r1, #0
 8012932:	6878      	ldr	r0, [r7, #4]
 8012934:	f00b fbd6 	bl	801e0e4 <memset>
#if LWIP_HTTPD_DYNAMIC_HEADERS
  /* Indicate that the headers are not yet valid */
  hs->hdr_index = NUM_FILE_HDR_STRINGS;
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */
}
 8012938:	bf00      	nop
 801293a:	3708      	adds	r7, #8
 801293c:	46bd      	mov	sp, r7
 801293e:	bd80      	pop	{r7, pc}

08012940 <http_state_alloc>:

/** Allocate a struct http_state. */
static struct http_state *
http_state_alloc(void)
{
 8012940:	b580      	push	{r7, lr}
 8012942:	b082      	sub	sp, #8
 8012944:	af00      	add	r7, sp, #0
  struct http_state *ret = HTTP_ALLOC_HTTP_STATE();
 8012946:	202c      	movs	r0, #44	; 0x2c
 8012948:	f001 f91a 	bl	8013b80 <mem_malloc>
 801294c:	6078      	str	r0, [r7, #4]
  if (ret == NULL) {
    http_kill_oldest_connection(0);
    ret = HTTP_ALLOC_HTTP_STATE();
  }
#endif /* LWIP_HTTPD_KILL_OLD_ON_CONNECTIONS_EXCEEDED */
  if (ret != NULL) {
 801294e:	687b      	ldr	r3, [r7, #4]
 8012950:	2b00      	cmp	r3, #0
 8012952:	d002      	beq.n	801295a <http_state_alloc+0x1a>
    http_state_init(ret);
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f7ff ffe6 	bl	8012926 <http_state_init>
    http_add_connection(ret);
  }
  return ret;
 801295a:	687b      	ldr	r3, [r7, #4]
}
 801295c:	4618      	mov	r0, r3
 801295e:	3708      	adds	r7, #8
 8012960:	46bd      	mov	sp, r7
 8012962:	bd80      	pop	{r7, pc}

08012964 <http_state_eof>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_eof(struct http_state *hs)
{
 8012964:	b580      	push	{r7, lr}
 8012966:	b082      	sub	sp, #8
 8012968:	af00      	add	r7, sp, #0
 801296a:	6078      	str	r0, [r7, #4]
  if (hs->handle) {
 801296c:	687b      	ldr	r3, [r7, #4]
 801296e:	695b      	ldr	r3, [r3, #20]
 8012970:	2b00      	cmp	r3, #0
 8012972:	d007      	beq.n	8012984 <http_state_eof+0x20>
    u32_t ms_needed = sys_now() - hs->time_started;
    u32_t needed = LWIP_MAX(1, (ms_needed / 100));
    LWIP_DEBUGF(HTTPD_DEBUG_TIMING, ("httpd: needed %"U32_F" ms to send file of %d bytes -> %"U32_F" bytes/sec\n",
                                     ms_needed, hs->handle->len, ((((u32_t)hs->handle->len) * 10) / needed)));
#endif /* LWIP_HTTPD_TIMING */
    fs_close(hs->handle);
 8012974:	687b      	ldr	r3, [r7, #4]
 8012976:	695b      	ldr	r3, [r3, #20]
 8012978:	4618      	mov	r0, r3
 801297a:	f7ff ffbb 	bl	80128f4 <fs_close>
    hs->handle = NULL;
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	2200      	movs	r2, #0
 8012982:	615a      	str	r2, [r3, #20]
    http_ssi_state_free(hs->ssi);
    hs->ssi = NULL;
  }
#endif /* LWIP_HTTPD_SSI */
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  if (hs->req) {
 8012984:	687b      	ldr	r3, [r7, #4]
 8012986:	6a1b      	ldr	r3, [r3, #32]
 8012988:	2b00      	cmp	r3, #0
 801298a:	d007      	beq.n	801299c <http_state_eof+0x38>
    pbuf_free(hs->req);
 801298c:	687b      	ldr	r3, [r7, #4]
 801298e:	6a1b      	ldr	r3, [r3, #32]
 8012990:	4618      	mov	r0, r3
 8012992:	f002 f969 	bl	8014c68 <pbuf_free>
    hs->req = NULL;
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	2200      	movs	r2, #0
 801299a:	621a      	str	r2, [r3, #32]
  }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
}
 801299c:	bf00      	nop
 801299e:	3708      	adds	r7, #8
 80129a0:	46bd      	mov	sp, r7
 80129a2:	bd80      	pop	{r7, pc}

080129a4 <http_state_free>:
/** Free a struct http_state.
 * Also frees the file data if dynamic.
 */
static void
http_state_free(struct http_state *hs)
{
 80129a4:	b580      	push	{r7, lr}
 80129a6:	b082      	sub	sp, #8
 80129a8:	af00      	add	r7, sp, #0
 80129aa:	6078      	str	r0, [r7, #4]
  if (hs != NULL) {
 80129ac:	687b      	ldr	r3, [r7, #4]
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d005      	beq.n	80129be <http_state_free+0x1a>
    http_state_eof(hs);
 80129b2:	6878      	ldr	r0, [r7, #4]
 80129b4:	f7ff ffd6 	bl	8012964 <http_state_eof>
    http_remove_connection(hs);
    HTTP_FREE_HTTP_STATE(hs);
 80129b8:	6878      	ldr	r0, [r7, #4]
 80129ba:	f000 ff47 	bl	801384c <mem_free>
  }
}
 80129be:	bf00      	nop
 80129c0:	3708      	adds	r7, #8
 80129c2:	46bd      	mov	sp, r7
 80129c4:	bd80      	pop	{r7, pc}
	...

080129c8 <http_write>:
 * @param apiflags directly passed to tcp_write
 * @return the return value of tcp_write
 */
static err_t
http_write(struct altcp_pcb *pcb, const void *ptr, u16_t *length, u8_t apiflags)
{
 80129c8:	b580      	push	{r7, lr}
 80129ca:	b086      	sub	sp, #24
 80129cc:	af00      	add	r7, sp, #0
 80129ce:	60f8      	str	r0, [r7, #12]
 80129d0:	60b9      	str	r1, [r7, #8]
 80129d2:	607a      	str	r2, [r7, #4]
 80129d4:	70fb      	strb	r3, [r7, #3]
  u16_t len, max_len;
  err_t err;
  LWIP_ASSERT("length != NULL", length != NULL);
 80129d6:	687b      	ldr	r3, [r7, #4]
 80129d8:	2b00      	cmp	r3, #0
 80129da:	d106      	bne.n	80129ea <http_write+0x22>
 80129dc:	4b2c      	ldr	r3, [pc, #176]	; (8012a90 <http_write+0xc8>)
 80129de:	f240 2219 	movw	r2, #537	; 0x219
 80129e2:	492c      	ldr	r1, [pc, #176]	; (8012a94 <http_write+0xcc>)
 80129e4:	482c      	ldr	r0, [pc, #176]	; (8012a98 <http_write+0xd0>)
 80129e6:	f00b fb85 	bl	801e0f4 <iprintf>
  len = *length;
 80129ea:	687b      	ldr	r3, [r7, #4]
 80129ec:	881b      	ldrh	r3, [r3, #0]
 80129ee:	82fb      	strh	r3, [r7, #22]
  if (len == 0) {
 80129f0:	8afb      	ldrh	r3, [r7, #22]
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	d101      	bne.n	80129fa <http_write+0x32>
    return ERR_OK;
 80129f6:	2300      	movs	r3, #0
 80129f8:	e045      	b.n	8012a86 <http_write+0xbe>
  }
  /* We cannot send more data than space available in the send buffer. */
  max_len = altcp_sndbuf(pcb);
 80129fa:	68fb      	ldr	r3, [r7, #12]
 80129fc:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8012a00:	82bb      	strh	r3, [r7, #20]
  if (max_len < len) {
 8012a02:	8aba      	ldrh	r2, [r7, #20]
 8012a04:	8afb      	ldrh	r3, [r7, #22]
 8012a06:	429a      	cmp	r2, r3
 8012a08:	d201      	bcs.n	8012a0e <http_write+0x46>
    len = max_len;
 8012a0a:	8abb      	ldrh	r3, [r7, #20]
 8012a0c:	82fb      	strh	r3, [r7, #22]
  }
#ifdef HTTPD_MAX_WRITE_LEN
  /* Additional limitation: e.g. don't enqueue more than 2*mss at once */
  max_len = HTTPD_MAX_WRITE_LEN(pcb);
 8012a0e:	68fb      	ldr	r3, [r7, #12]
 8012a10:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8012a12:	005b      	lsls	r3, r3, #1
 8012a14:	82bb      	strh	r3, [r7, #20]
  if (len > max_len) {
 8012a16:	8afa      	ldrh	r2, [r7, #22]
 8012a18:	8abb      	ldrh	r3, [r7, #20]
 8012a1a:	429a      	cmp	r2, r3
 8012a1c:	d901      	bls.n	8012a22 <http_write+0x5a>
    len = max_len;
 8012a1e:	8abb      	ldrh	r3, [r7, #20]
 8012a20:	82fb      	strh	r3, [r7, #22]
  }
#endif /* HTTPD_MAX_WRITE_LEN */
  do {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Trying to send %d bytes\n", len));
    err = altcp_write(pcb, ptr, len, apiflags);
 8012a22:	78fb      	ldrb	r3, [r7, #3]
 8012a24:	8afa      	ldrh	r2, [r7, #22]
 8012a26:	68b9      	ldr	r1, [r7, #8]
 8012a28:	68f8      	ldr	r0, [r7, #12]
 8012a2a:	f006 fea7 	bl	801977c <tcp_write>
 8012a2e:	4603      	mov	r3, r0
 8012a30:	74fb      	strb	r3, [r7, #19]
    if (err == ERR_MEM) {
 8012a32:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a36:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012a3a:	d10f      	bne.n	8012a5c <http_write+0x94>
      if ((altcp_sndbuf(pcb) == 0) ||
 8012a3c:	68fb      	ldr	r3, [r7, #12]
 8012a3e:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	d004      	beq.n	8012a50 <http_write+0x88>
          (altcp_sndqueuelen(pcb) >= TCP_SND_QUEUELEN)) {
 8012a46:	68fb      	ldr	r3, [r7, #12]
 8012a48:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
      if ((altcp_sndbuf(pcb) == 0) ||
 8012a4c:	2b08      	cmp	r3, #8
 8012a4e:	d902      	bls.n	8012a56 <http_write+0x8e>
        /* no need to try smaller sizes */
        len = 1;
 8012a50:	2301      	movs	r3, #1
 8012a52:	82fb      	strh	r3, [r7, #22]
 8012a54:	e002      	b.n	8012a5c <http_write+0x94>
      } else {
        len /= 2;
 8012a56:	8afb      	ldrh	r3, [r7, #22]
 8012a58:	085b      	lsrs	r3, r3, #1
 8012a5a:	82fb      	strh	r3, [r7, #22]
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE,
                  ("Send failed, trying less (%d bytes)\n", len));
    }
  } while ((err == ERR_MEM) && (len > 1));
 8012a5c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a60:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8012a64:	d102      	bne.n	8012a6c <http_write+0xa4>
 8012a66:	8afb      	ldrh	r3, [r7, #22]
 8012a68:	2b01      	cmp	r3, #1
 8012a6a:	d8da      	bhi.n	8012a22 <http_write+0x5a>

  if (err == ERR_OK) {
 8012a6c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8012a70:	2b00      	cmp	r3, #0
 8012a72:	d103      	bne.n	8012a7c <http_write+0xb4>
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Sent %d bytes\n", len));
    *length = len;
 8012a74:	687b      	ldr	r3, [r7, #4]
 8012a76:	8afa      	ldrh	r2, [r7, #22]
 8012a78:	801a      	strh	r2, [r3, #0]
 8012a7a:	e002      	b.n	8012a82 <http_write+0xba>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Send failed with err %d (\"%s\")\n", err, lwip_strerr(err)));
    *length = 0;
 8012a7c:	687b      	ldr	r3, [r7, #4]
 8012a7e:	2200      	movs	r2, #0
 8012a80:	801a      	strh	r2, [r3, #0]
     when all data has been enqueued but the connection stays open for the next
     request */
  altcp_nagle_enable(pcb);
#endif

  return err;
 8012a82:	f997 3013 	ldrsb.w	r3, [r7, #19]
}
 8012a86:	4618      	mov	r0, r3
 8012a88:	3718      	adds	r7, #24
 8012a8a:	46bd      	mov	sp, r7
 8012a8c:	bd80      	pop	{r7, pc}
 8012a8e:	bf00      	nop
 8012a90:	0801f178 	.word	0x0801f178
 8012a94:	0801f1b0 	.word	0x0801f1b0
 8012a98:	0801f1c0 	.word	0x0801f1c0

08012a9c <http_close_or_abort_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_or_abort_conn(struct altcp_pcb *pcb, struct http_state *hs, u8_t abort_conn)
{
 8012a9c:	b580      	push	{r7, lr}
 8012a9e:	b086      	sub	sp, #24
 8012aa0:	af00      	add	r7, sp, #0
 8012aa2:	60f8      	str	r0, [r7, #12]
 8012aa4:	60b9      	str	r1, [r7, #8]
 8012aa6:	4613      	mov	r3, r2
 8012aa8:	71fb      	strb	r3, [r7, #7]
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_POST*/


  altcp_arg(pcb, NULL);
 8012aaa:	2100      	movs	r1, #0
 8012aac:	68f8      	ldr	r0, [r7, #12]
 8012aae:	f003 ff29 	bl	8016904 <tcp_arg>
  altcp_recv(pcb, NULL);
 8012ab2:	2100      	movs	r1, #0
 8012ab4:	68f8      	ldr	r0, [r7, #12]
 8012ab6:	f003 ff37 	bl	8016928 <tcp_recv>
  altcp_err(pcb, NULL);
 8012aba:	2100      	movs	r1, #0
 8012abc:	68f8      	ldr	r0, [r7, #12]
 8012abe:	f003 ff77 	bl	80169b0 <tcp_err>
  altcp_poll(pcb, NULL, 0);
 8012ac2:	2200      	movs	r2, #0
 8012ac4:	2100      	movs	r1, #0
 8012ac6:	68f8      	ldr	r0, [r7, #12]
 8012ac8:	f003 ffac 	bl	8016a24 <tcp_poll>
  altcp_sent(pcb, NULL);
 8012acc:	2100      	movs	r1, #0
 8012ace:	68f8      	ldr	r0, [r7, #12]
 8012ad0:	f003 ff4c 	bl	801696c <tcp_sent>
  if (hs != NULL) {
 8012ad4:	68bb      	ldr	r3, [r7, #8]
 8012ad6:	2b00      	cmp	r3, #0
 8012ad8:	d002      	beq.n	8012ae0 <http_close_or_abort_conn+0x44>
    http_state_free(hs);
 8012ada:	68b8      	ldr	r0, [r7, #8]
 8012adc:	f7ff ff62 	bl	80129a4 <http_state_free>
  }

  if (abort_conn) {
 8012ae0:	79fb      	ldrb	r3, [r7, #7]
 8012ae2:	2b00      	cmp	r3, #0
 8012ae4:	d004      	beq.n	8012af0 <http_close_or_abort_conn+0x54>
    altcp_abort(pcb);
 8012ae6:	68f8      	ldr	r0, [r7, #12]
 8012ae8:	f002 fe4a 	bl	8015780 <tcp_abort>
    return ERR_OK;
 8012aec:	2300      	movs	r3, #0
 8012aee:	e00f      	b.n	8012b10 <http_close_or_abort_conn+0x74>
  }
  err = altcp_close(pcb);
 8012af0:	68f8      	ldr	r0, [r7, #12]
 8012af2:	f002 fd5b 	bl	80155ac <tcp_close>
 8012af6:	4603      	mov	r3, r0
 8012af8:	75fb      	strb	r3, [r7, #23]
  if (err != ERR_OK) {
 8012afa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012afe:	2b00      	cmp	r3, #0
 8012b00:	d004      	beq.n	8012b0c <http_close_or_abort_conn+0x70>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Error %d closing %p\n", err, (void *)pcb));
    /* error closing, try again later in poll */
    altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 8012b02:	2204      	movs	r2, #4
 8012b04:	4904      	ldr	r1, [pc, #16]	; (8012b18 <http_close_or_abort_conn+0x7c>)
 8012b06:	68f8      	ldr	r0, [r7, #12]
 8012b08:	f003 ff8c 	bl	8016a24 <tcp_poll>
  }
  return err;
 8012b0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012b10:	4618      	mov	r0, r3
 8012b12:	3718      	adds	r7, #24
 8012b14:	46bd      	mov	sp, r7
 8012b16:	bd80      	pop	{r7, pc}
 8012b18:	080131df 	.word	0x080131df

08012b1c <http_close_conn>:
 * @param pcb the tcp pcb to reset callbacks
 * @param hs connection state to free
 */
static err_t
http_close_conn(struct altcp_pcb *pcb, struct http_state *hs)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b082      	sub	sp, #8
 8012b20:	af00      	add	r7, sp, #0
 8012b22:	6078      	str	r0, [r7, #4]
 8012b24:	6039      	str	r1, [r7, #0]
  return http_close_or_abort_conn(pcb, hs, 0);
 8012b26:	2200      	movs	r2, #0
 8012b28:	6839      	ldr	r1, [r7, #0]
 8012b2a:	6878      	ldr	r0, [r7, #4]
 8012b2c:	f7ff ffb6 	bl	8012a9c <http_close_or_abort_conn>
 8012b30:	4603      	mov	r3, r0
}
 8012b32:	4618      	mov	r0, r3
 8012b34:	3708      	adds	r7, #8
 8012b36:	46bd      	mov	sp, r7
 8012b38:	bd80      	pop	{r7, pc}

08012b3a <http_eof>:
/** End of file: either close the connection (Connection: close) or
 * close the file (Connection: keep-alive)
 */
static void
http_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8012b3a:	b580      	push	{r7, lr}
 8012b3c:	b082      	sub	sp, #8
 8012b3e:	af00      	add	r7, sp, #0
 8012b40:	6078      	str	r0, [r7, #4]
 8012b42:	6039      	str	r1, [r7, #0]
    /* ensure nagle doesn't interfere with sending all data as fast as possible: */
    altcp_nagle_disable(pcb);
  } else
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  {
    http_close_conn(pcb, hs);
 8012b44:	6839      	ldr	r1, [r7, #0]
 8012b46:	6878      	ldr	r0, [r7, #4]
 8012b48:	f7ff ffe8 	bl	8012b1c <http_close_conn>
  }
}
 8012b4c:	bf00      	nop
 8012b4e:	3708      	adds	r7, #8
 8012b50:	46bd      	mov	sp, r7
 8012b52:	bd80      	pop	{r7, pc}

08012b54 <http_check_eof>:
 * @returns: 0 if the file is finished or no data has been read
 *           1 if the file is not finished and data has been read
 */
static u8_t
http_check_eof(struct altcp_pcb *pcb, struct http_state *hs)
{
 8012b54:	b580      	push	{r7, lr}
 8012b56:	b084      	sub	sp, #16
 8012b58:	af00      	add	r7, sp, #0
 8012b5a:	6078      	str	r0, [r7, #4]
 8012b5c:	6039      	str	r1, [r7, #0]
  int max_write_len;
#endif /* HTTPD_MAX_WRITE_LEN */
#endif /* LWIP_HTTPD_DYNAMIC_FILE_READ */

  /* Do we have a valid file handle? */
  if (hs->handle == NULL) {
 8012b5e:	683b      	ldr	r3, [r7, #0]
 8012b60:	695b      	ldr	r3, [r3, #20]
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d105      	bne.n	8012b72 <http_check_eof+0x1e>
    /* No - close the connection. */
    http_eof(pcb, hs);
 8012b66:	6839      	ldr	r1, [r7, #0]
 8012b68:	6878      	ldr	r0, [r7, #4]
 8012b6a:	f7ff ffe6 	bl	8012b3a <http_eof>
    return 0;
 8012b6e:	2300      	movs	r3, #0
 8012b70:	e016      	b.n	8012ba0 <http_check_eof+0x4c>
  }
  bytes_left = fs_bytes_left(hs->handle);
 8012b72:	683b      	ldr	r3, [r7, #0]
 8012b74:	695b      	ldr	r3, [r3, #20]
 8012b76:	4618      	mov	r0, r3
 8012b78:	f7ff fec6 	bl	8012908 <fs_bytes_left>
 8012b7c:	60f8      	str	r0, [r7, #12]
  if (bytes_left <= 0) {
 8012b7e:	68fb      	ldr	r3, [r7, #12]
 8012b80:	2b00      	cmp	r3, #0
 8012b82:	dc05      	bgt.n	8012b90 <http_check_eof+0x3c>
    /* We reached the end of the file so this request is done. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8012b84:	6839      	ldr	r1, [r7, #0]
 8012b86:	6878      	ldr	r0, [r7, #4]
 8012b88:	f7ff ffd7 	bl	8012b3a <http_eof>
    return 0;
 8012b8c:	2300      	movs	r3, #0
 8012b8e:	e007      	b.n	8012ba0 <http_check_eof+0x4c>
    hs->ssi->parse_left = count;
    hs->ssi->parsed = hs->buf;
  }
#endif /* LWIP_HTTPD_SSI */
#else /* LWIP_HTTPD_DYNAMIC_FILE_READ */
  LWIP_ASSERT("SSI and DYNAMIC_HEADERS turned off but eof not reached", 0);
 8012b90:	4b05      	ldr	r3, [pc, #20]	; (8012ba8 <http_check_eof+0x54>)
 8012b92:	f240 429d 	movw	r2, #1181	; 0x49d
 8012b96:	4905      	ldr	r1, [pc, #20]	; (8012bac <http_check_eof+0x58>)
 8012b98:	4805      	ldr	r0, [pc, #20]	; (8012bb0 <http_check_eof+0x5c>)
 8012b9a:	f00b faab 	bl	801e0f4 <iprintf>
#endif /* LWIP_HTTPD_SSI || LWIP_HTTPD_DYNAMIC_HEADERS */
  return 1;
 8012b9e:	2301      	movs	r3, #1
}
 8012ba0:	4618      	mov	r0, r3
 8012ba2:	3710      	adds	r7, #16
 8012ba4:	46bd      	mov	sp, r7
 8012ba6:	bd80      	pop	{r7, pc}
 8012ba8:	0801f178 	.word	0x0801f178
 8012bac:	0801f1e8 	.word	0x0801f1e8
 8012bb0:	0801f1c0 	.word	0x0801f1c0

08012bb4 <http_send_data_nonssi>:
 * @returns: - 1: data has been written (so call tcp_ouput)
 *           - 0: no data has been written (no need to call tcp_output)
 */
static u8_t
http_send_data_nonssi(struct altcp_pcb *pcb, struct http_state *hs)
{
 8012bb4:	b580      	push	{r7, lr}
 8012bb6:	b084      	sub	sp, #16
 8012bb8:	af00      	add	r7, sp, #0
 8012bba:	6078      	str	r0, [r7, #4]
 8012bbc:	6039      	str	r1, [r7, #0]
  err_t err;
  u16_t len;
  u8_t data_to_send = 0;
 8012bbe:	2300      	movs	r3, #0
 8012bc0:	73fb      	strb	r3, [r7, #15]

  /* We are not processing an SHTML file so no tag checking is necessary.
   * Just send the data as we received it from the file. */
  len = (u16_t)LWIP_MIN(hs->left, 0xffff);
 8012bc2:	683b      	ldr	r3, [r7, #0]
 8012bc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bc6:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8012bca:	4293      	cmp	r3, r2
 8012bcc:	d803      	bhi.n	8012bd6 <http_send_data_nonssi+0x22>
 8012bce:	683b      	ldr	r3, [r7, #0]
 8012bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012bd2:	b29b      	uxth	r3, r3
 8012bd4:	e001      	b.n	8012bda <http_send_data_nonssi+0x26>
 8012bd6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8012bda:	81bb      	strh	r3, [r7, #12]

  err = http_write(pcb, hs->file, &len, HTTP_IS_DATA_VOLATILE(hs));
 8012bdc:	683b      	ldr	r3, [r7, #0]
 8012bde:	6999      	ldr	r1, [r3, #24]
 8012be0:	f107 020c 	add.w	r2, r7, #12
 8012be4:	2300      	movs	r3, #0
 8012be6:	6878      	ldr	r0, [r7, #4]
 8012be8:	f7ff feee 	bl	80129c8 <http_write>
 8012bec:	4603      	mov	r3, r0
 8012bee:	73bb      	strb	r3, [r7, #14]
  if (err == ERR_OK) {
 8012bf0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8012bf4:	2b00      	cmp	r3, #0
 8012bf6:	d10d      	bne.n	8012c14 <http_send_data_nonssi+0x60>
    data_to_send = 1;
 8012bf8:	2301      	movs	r3, #1
 8012bfa:	73fb      	strb	r3, [r7, #15]
    hs->file += len;
 8012bfc:	683b      	ldr	r3, [r7, #0]
 8012bfe:	699b      	ldr	r3, [r3, #24]
 8012c00:	89ba      	ldrh	r2, [r7, #12]
 8012c02:	441a      	add	r2, r3
 8012c04:	683b      	ldr	r3, [r7, #0]
 8012c06:	619a      	str	r2, [r3, #24]
    hs->left -= len;
 8012c08:	683b      	ldr	r3, [r7, #0]
 8012c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c0c:	89ba      	ldrh	r2, [r7, #12]
 8012c0e:	1a9a      	subs	r2, r3, r2
 8012c10:	683b      	ldr	r3, [r7, #0]
 8012c12:	625a      	str	r2, [r3, #36]	; 0x24
  }

  return data_to_send;
 8012c14:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c16:	4618      	mov	r0, r3
 8012c18:	3710      	adds	r7, #16
 8012c1a:	46bd      	mov	sp, r7
 8012c1c:	bd80      	pop	{r7, pc}

08012c1e <http_send>:
 * @param pcb the pcb to send data
 * @param hs connection state
 */
static u8_t
http_send(struct altcp_pcb *pcb, struct http_state *hs)
{
 8012c1e:	b580      	push	{r7, lr}
 8012c20:	b084      	sub	sp, #16
 8012c22:	af00      	add	r7, sp, #0
 8012c24:	6078      	str	r0, [r7, #4]
 8012c26:	6039      	str	r1, [r7, #0]
  u8_t data_to_send = HTTP_NO_DATA_TO_SEND;
 8012c28:	2300      	movs	r3, #0
 8012c2a:	73fb      	strb	r3, [r7, #15]
    return 0;
  }
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */

  /* If we were passed a NULL state structure pointer, ignore the call. */
  if (hs == NULL) {
 8012c2c:	683b      	ldr	r3, [r7, #0]
 8012c2e:	2b00      	cmp	r3, #0
 8012c30:	d101      	bne.n	8012c36 <http_send+0x18>
    return 0;
 8012c32:	2300      	movs	r3, #0
 8012c34:	e025      	b.n	8012c82 <http_send+0x64>
  }
#endif /* LWIP_HTTPD_DYNAMIC_HEADERS */

  /* Have we run out of file data to send? If so, we need to read the next
   * block from the file. */
  if (hs->left == 0) {
 8012c36:	683b      	ldr	r3, [r7, #0]
 8012c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c3a:	2b00      	cmp	r3, #0
 8012c3c:	d108      	bne.n	8012c50 <http_send+0x32>
    if (!http_check_eof(pcb, hs)) {
 8012c3e:	6839      	ldr	r1, [r7, #0]
 8012c40:	6878      	ldr	r0, [r7, #4]
 8012c42:	f7ff ff87 	bl	8012b54 <http_check_eof>
 8012c46:	4603      	mov	r3, r0
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	d101      	bne.n	8012c50 <http_send+0x32>
      return 0;
 8012c4c:	2300      	movs	r3, #0
 8012c4e:	e018      	b.n	8012c82 <http_send+0x64>
  if (hs->ssi) {
    data_to_send = http_send_data_ssi(pcb, hs);
  } else
#endif /* LWIP_HTTPD_SSI */
  {
    data_to_send = http_send_data_nonssi(pcb, hs);
 8012c50:	6839      	ldr	r1, [r7, #0]
 8012c52:	6878      	ldr	r0, [r7, #4]
 8012c54:	f7ff ffae 	bl	8012bb4 <http_send_data_nonssi>
 8012c58:	4603      	mov	r3, r0
 8012c5a:	73fb      	strb	r3, [r7, #15]
  }

  if ((hs->left == 0) && (fs_bytes_left(hs->handle) <= 0)) {
 8012c5c:	683b      	ldr	r3, [r7, #0]
 8012c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012c60:	2b00      	cmp	r3, #0
 8012c62:	d10d      	bne.n	8012c80 <http_send+0x62>
 8012c64:	683b      	ldr	r3, [r7, #0]
 8012c66:	695b      	ldr	r3, [r3, #20]
 8012c68:	4618      	mov	r0, r3
 8012c6a:	f7ff fe4d 	bl	8012908 <fs_bytes_left>
 8012c6e:	4603      	mov	r3, r0
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	dc05      	bgt.n	8012c80 <http_send+0x62>
    /* We reached the end of the file so this request is done.
     * This adds the FIN flag right into the last data segment. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("End of file.\n"));
    http_eof(pcb, hs);
 8012c74:	6839      	ldr	r1, [r7, #0]
 8012c76:	6878      	ldr	r0, [r7, #4]
 8012c78:	f7ff ff5f 	bl	8012b3a <http_eof>
    return 0;
 8012c7c:	2300      	movs	r3, #0
 8012c7e:	e000      	b.n	8012c82 <http_send+0x64>
  }
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("send_data end.\n"));
  return data_to_send;
 8012c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c82:	4618      	mov	r0, r3
 8012c84:	3710      	adds	r7, #16
 8012c86:	46bd      	mov	sp, r7
 8012c88:	bd80      	pop	{r7, pc}
	...

08012c8c <http_get_404_file>:
 * @param uri pointer that receives the actual file name URI
 * @return file struct for the error page or NULL no matching file was found
 */
static struct fs_file *
http_get_404_file(struct http_state *hs, const char **uri)
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b084      	sub	sp, #16
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
 8012c94:	6039      	str	r1, [r7, #0]
  err_t err;

  *uri = "/404.html";
 8012c96:	683b      	ldr	r3, [r7, #0]
 8012c98:	4a1c      	ldr	r2, [pc, #112]	; (8012d0c <http_get_404_file+0x80>)
 8012c9a:	601a      	str	r2, [r3, #0]
  err = fs_open(&hs->file_handle, *uri);
 8012c9c:	687a      	ldr	r2, [r7, #4]
 8012c9e:	683b      	ldr	r3, [r7, #0]
 8012ca0:	681b      	ldr	r3, [r3, #0]
 8012ca2:	4619      	mov	r1, r3
 8012ca4:	4610      	mov	r0, r2
 8012ca6:	f7ff fde7 	bl	8012878 <fs_open>
 8012caa:	4603      	mov	r3, r0
 8012cac:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8012cae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cb2:	2b00      	cmp	r3, #0
 8012cb4:	d024      	beq.n	8012d00 <http_get_404_file+0x74>
    /* 404.html doesn't exist. Try 404.htm instead. */
    *uri = "/404.htm";
 8012cb6:	683b      	ldr	r3, [r7, #0]
 8012cb8:	4a15      	ldr	r2, [pc, #84]	; (8012d10 <http_get_404_file+0x84>)
 8012cba:	601a      	str	r2, [r3, #0]
    err = fs_open(&hs->file_handle, *uri);
 8012cbc:	687a      	ldr	r2, [r7, #4]
 8012cbe:	683b      	ldr	r3, [r7, #0]
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	4619      	mov	r1, r3
 8012cc4:	4610      	mov	r0, r2
 8012cc6:	f7ff fdd7 	bl	8012878 <fs_open>
 8012cca:	4603      	mov	r3, r0
 8012ccc:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 8012cce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d014      	beq.n	8012d00 <http_get_404_file+0x74>
      /* 404.htm doesn't exist either. Try 404.shtml instead. */
      *uri = "/404.shtml";
 8012cd6:	683b      	ldr	r3, [r7, #0]
 8012cd8:	4a0e      	ldr	r2, [pc, #56]	; (8012d14 <http_get_404_file+0x88>)
 8012cda:	601a      	str	r2, [r3, #0]
      err = fs_open(&hs->file_handle, *uri);
 8012cdc:	687a      	ldr	r2, [r7, #4]
 8012cde:	683b      	ldr	r3, [r7, #0]
 8012ce0:	681b      	ldr	r3, [r3, #0]
 8012ce2:	4619      	mov	r1, r3
 8012ce4:	4610      	mov	r0, r2
 8012ce6:	f7ff fdc7 	bl	8012878 <fs_open>
 8012cea:	4603      	mov	r3, r0
 8012cec:	73fb      	strb	r3, [r7, #15]
      if (err != ERR_OK) {
 8012cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012cf2:	2b00      	cmp	r3, #0
 8012cf4:	d004      	beq.n	8012d00 <http_get_404_file+0x74>
        /* 404.htm doesn't exist either. Indicate to the caller that it should
         * send back a default 404 page.
         */
        *uri = NULL;
 8012cf6:	683b      	ldr	r3, [r7, #0]
 8012cf8:	2200      	movs	r2, #0
 8012cfa:	601a      	str	r2, [r3, #0]
        return NULL;
 8012cfc:	2300      	movs	r3, #0
 8012cfe:	e000      	b.n	8012d02 <http_get_404_file+0x76>
      }
    }
  }

  return &hs->file_handle;
 8012d00:	687b      	ldr	r3, [r7, #4]
}
 8012d02:	4618      	mov	r0, r3
 8012d04:	3710      	adds	r7, #16
 8012d06:	46bd      	mov	sp, r7
 8012d08:	bd80      	pop	{r7, pc}
 8012d0a:	bf00      	nop
 8012d0c:	0801f220 	.word	0x0801f220
 8012d10:	0801f22c 	.word	0x0801f22c
 8012d14:	0801f238 	.word	0x0801f238

08012d18 <http_parse_request>:
 *         ERR_INPROGRESS if request was OK so far but not fully received
 *         another err_t otherwise
 */
static err_t
http_parse_request(struct pbuf *inp, struct http_state *hs, struct altcp_pcb *pcb)
{
 8012d18:	b580      	push	{r7, lr}
 8012d1a:	b08e      	sub	sp, #56	; 0x38
 8012d1c:	af00      	add	r7, sp, #0
 8012d1e:	60f8      	str	r0, [r7, #12]
 8012d20:	60b9      	str	r1, [r7, #8]
 8012d22:	607a      	str	r2, [r7, #4]
  char *data;
  char *crlf;
  u16_t data_len;
  struct pbuf *p = inp;
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	627b      	str	r3, [r7, #36]	; 0x24
#if LWIP_HTTPD_SUPPORT_POST
  err_t err;
#endif /* LWIP_HTTPD_SUPPORT_POST */

  LWIP_UNUSED_ARG(pcb); /* only used for post */
  LWIP_ASSERT("p != NULL", p != NULL);
 8012d28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012d2a:	2b00      	cmp	r3, #0
 8012d2c:	d106      	bne.n	8012d3c <http_parse_request+0x24>
 8012d2e:	4b65      	ldr	r3, [pc, #404]	; (8012ec4 <http_parse_request+0x1ac>)
 8012d30:	f240 72ae 	movw	r2, #1966	; 0x7ae
 8012d34:	4964      	ldr	r1, [pc, #400]	; (8012ec8 <http_parse_request+0x1b0>)
 8012d36:	4865      	ldr	r0, [pc, #404]	; (8012ecc <http_parse_request+0x1b4>)
 8012d38:	f00b f9dc 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("hs != NULL", hs != NULL);
 8012d3c:	68bb      	ldr	r3, [r7, #8]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d106      	bne.n	8012d50 <http_parse_request+0x38>
 8012d42:	4b60      	ldr	r3, [pc, #384]	; (8012ec4 <http_parse_request+0x1ac>)
 8012d44:	f240 72af 	movw	r2, #1967	; 0x7af
 8012d48:	4961      	ldr	r1, [pc, #388]	; (8012ed0 <http_parse_request+0x1b8>)
 8012d4a:	4860      	ldr	r0, [pc, #384]	; (8012ecc <http_parse_request+0x1b4>)
 8012d4c:	f00b f9d2 	bl	801e0f4 <iprintf>

  if ((hs->handle != NULL) || (hs->file != NULL)) {
 8012d50:	68bb      	ldr	r3, [r7, #8]
 8012d52:	695b      	ldr	r3, [r3, #20]
 8012d54:	2b00      	cmp	r3, #0
 8012d56:	d103      	bne.n	8012d60 <http_parse_request+0x48>
 8012d58:	68bb      	ldr	r3, [r7, #8]
 8012d5a:	699b      	ldr	r3, [r3, #24]
 8012d5c:	2b00      	cmp	r3, #0
 8012d5e:	d002      	beq.n	8012d66 <http_parse_request+0x4e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("Received data while sending a file\n"));
    /* already sending a file */
    /* @todo: abort? */
    return ERR_USE;
 8012d60:	f06f 0307 	mvn.w	r3, #7
 8012d64:	e0aa      	b.n	8012ebc <http_parse_request+0x1a4>
  LWIP_DEBUGF(HTTPD_DEBUG, ("Received %"U16_F" bytes\n", p->tot_len));

  /* first check allowed characters in this pbuf? */

  /* enqueue the pbuf */
  if (hs->req == NULL) {
 8012d66:	68bb      	ldr	r3, [r7, #8]
 8012d68:	6a1b      	ldr	r3, [r3, #32]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	d103      	bne.n	8012d76 <http_parse_request+0x5e>
    LWIP_DEBUGF(HTTPD_DEBUG, ("First pbuf\n"));
    hs->req = p;
 8012d6e:	68bb      	ldr	r3, [r7, #8]
 8012d70:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012d72:	621a      	str	r2, [r3, #32]
 8012d74:	e005      	b.n	8012d82 <http_parse_request+0x6a>
  } else {
    LWIP_DEBUGF(HTTPD_DEBUG, ("pbuf enqueued\n"));
    pbuf_cat(hs->req, p);
 8012d76:	68bb      	ldr	r3, [r7, #8]
 8012d78:	6a1b      	ldr	r3, [r3, #32]
 8012d7a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	f002 f841 	bl	8014e04 <pbuf_cat>
  }
  /* increase pbuf ref counter as it is freed when we return but we want to
     keep it on the req list */
  pbuf_ref(p);
 8012d82:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8012d84:	f002 f816 	bl	8014db4 <pbuf_ref>

  if (hs->req->next != NULL) {
 8012d88:	68bb      	ldr	r3, [r7, #8]
 8012d8a:	6a1b      	ldr	r3, [r3, #32]
 8012d8c:	681b      	ldr	r3, [r3, #0]
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d012      	beq.n	8012db8 <http_parse_request+0xa0>
    data_len = LWIP_MIN(hs->req->tot_len, LWIP_HTTPD_MAX_REQ_LENGTH);
 8012d92:	68bb      	ldr	r3, [r7, #8]
 8012d94:	6a1b      	ldr	r3, [r3, #32]
 8012d96:	891b      	ldrh	r3, [r3, #8]
 8012d98:	f240 32ff 	movw	r2, #1023	; 0x3ff
 8012d9c:	4293      	cmp	r3, r2
 8012d9e:	bf28      	it	cs
 8012da0:	4613      	movcs	r3, r2
 8012da2:	867b      	strh	r3, [r7, #50]	; 0x32
    pbuf_copy_partial(hs->req, httpd_req_buf, data_len, 0);
 8012da4:	68bb      	ldr	r3, [r7, #8]
 8012da6:	6a18      	ldr	r0, [r3, #32]
 8012da8:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8012daa:	2300      	movs	r3, #0
 8012dac:	4949      	ldr	r1, [pc, #292]	; (8012ed4 <http_parse_request+0x1bc>)
 8012dae:	f002 f951 	bl	8015054 <pbuf_copy_partial>
    data = httpd_req_buf;
 8012db2:	4b48      	ldr	r3, [pc, #288]	; (8012ed4 <http_parse_request+0x1bc>)
 8012db4:	637b      	str	r3, [r7, #52]	; 0x34
 8012db6:	e005      	b.n	8012dc4 <http_parse_request+0xac>
  } else
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
  {
    data = (char *)p->payload;
 8012db8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012dba:	685b      	ldr	r3, [r3, #4]
 8012dbc:	637b      	str	r3, [r7, #52]	; 0x34
    data_len = p->len;
 8012dbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012dc0:	895b      	ldrh	r3, [r3, #10]
 8012dc2:	867b      	strh	r3, [r7, #50]	; 0x32
      LWIP_DEBUGF(HTTPD_DEBUG, ("Warning: incomplete header due to chained pbufs\n"));
    }
  }

  /* received enough data for minimal request? */
  if (data_len >= MIN_REQ_LEN) {
 8012dc4:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012dc6:	2b06      	cmp	r3, #6
 8012dc8:	d963      	bls.n	8012e92 <http_parse_request+0x17a>
    /* wait for CRLF before parsing anything */
    crlf = lwip_strnstr(data, CRLF, data_len);
 8012dca:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012dcc:	461a      	mov	r2, r3
 8012dce:	4942      	ldr	r1, [pc, #264]	; (8012ed8 <http_parse_request+0x1c0>)
 8012dd0:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012dd2:	f000 fb99 	bl	8013508 <lwip_strnstr>
 8012dd6:	6238      	str	r0, [r7, #32]
    if (crlf != NULL) {
 8012dd8:	6a3b      	ldr	r3, [r7, #32]
 8012dda:	2b00      	cmp	r3, #0
 8012ddc:	d059      	beq.n	8012e92 <http_parse_request+0x17a>
#if LWIP_HTTPD_SUPPORT_POST
      int is_post = 0;
#endif /* LWIP_HTTPD_SUPPORT_POST */
      int is_09 = 0;
 8012dde:	2300      	movs	r3, #0
 8012de0:	62fb      	str	r3, [r7, #44]	; 0x2c
      char *sp1, *sp2;
      u16_t left_len, uri_len;
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("CRLF received, parsing request\n"));
      /* parse method */
      if (!strncmp(data, "GET ", 4)) {
 8012de2:	2204      	movs	r2, #4
 8012de4:	493d      	ldr	r1, [pc, #244]	; (8012edc <http_parse_request+0x1c4>)
 8012de6:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012de8:	f00b f9dd 	bl	801e1a6 <strncmp>
 8012dec:	4603      	mov	r3, r0
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	d117      	bne.n	8012e22 <http_parse_request+0x10a>
        sp1 = data + 3;
 8012df2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012df4:	3303      	adds	r3, #3
 8012df6:	61fb      	str	r3, [r7, #28]
        LWIP_DEBUGF(HTTPD_DEBUG, ("Unsupported request method (not implemented): \"%s\"\n",
                                  data));
        return http_find_error_file(hs, 501);
      }
      /* if we come here, method is OK, parse URI */
      left_len = (u16_t)(data_len - ((sp1 + 1) - data));
 8012df8:	69fb      	ldr	r3, [r7, #28]
 8012dfa:	3301      	adds	r3, #1
 8012dfc:	461a      	mov	r2, r3
 8012dfe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012e00:	1ad3      	subs	r3, r2, r3
 8012e02:	b29b      	uxth	r3, r3
 8012e04:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8012e06:	1ad3      	subs	r3, r2, r3
 8012e08:	837b      	strh	r3, [r7, #26]
      sp2 = lwip_strnstr(sp1 + 1, " ", left_len);
 8012e0a:	69fb      	ldr	r3, [r7, #28]
 8012e0c:	3301      	adds	r3, #1
 8012e0e:	8b7a      	ldrh	r2, [r7, #26]
 8012e10:	4933      	ldr	r1, [pc, #204]	; (8012ee0 <http_parse_request+0x1c8>)
 8012e12:	4618      	mov	r0, r3
 8012e14:	f000 fb78 	bl	8013508 <lwip_strnstr>
 8012e18:	62b8      	str	r0, [r7, #40]	; 0x28
#if LWIP_HTTPD_SUPPORT_V09
      if (sp2 == NULL) {
 8012e1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e1c:	2b00      	cmp	r3, #0
 8012e1e:	d111      	bne.n	8012e44 <http_parse_request+0x12c>
 8012e20:	e006      	b.n	8012e30 <http_parse_request+0x118>
        data[4] = 0;
 8012e22:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012e24:	3304      	adds	r3, #4
 8012e26:	2200      	movs	r2, #0
 8012e28:	701a      	strb	r2, [r3, #0]
        return http_find_error_file(hs, 501);
 8012e2a:	f06f 030f 	mvn.w	r3, #15
 8012e2e:	e045      	b.n	8012ebc <http_parse_request+0x1a4>
        /* HTTP 0.9: respond with correct protocol version */
        sp2 = lwip_strnstr(sp1 + 1, CRLF, left_len);
 8012e30:	69fb      	ldr	r3, [r7, #28]
 8012e32:	3301      	adds	r3, #1
 8012e34:	8b7a      	ldrh	r2, [r7, #26]
 8012e36:	4928      	ldr	r1, [pc, #160]	; (8012ed8 <http_parse_request+0x1c0>)
 8012e38:	4618      	mov	r0, r3
 8012e3a:	f000 fb65 	bl	8013508 <lwip_strnstr>
 8012e3e:	62b8      	str	r0, [r7, #40]	; 0x28
        is_09 = 1;
 8012e40:	2301      	movs	r3, #1
 8012e42:	62fb      	str	r3, [r7, #44]	; 0x2c
          goto badrequest;
        }
#endif /* LWIP_HTTPD_SUPPORT_POST */
      }
#endif /* LWIP_HTTPD_SUPPORT_V09 */
      uri_len = (u16_t)(sp2 - (sp1 + 1));
 8012e44:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e46:	69fa      	ldr	r2, [r7, #28]
 8012e48:	3201      	adds	r2, #1
 8012e4a:	1a9b      	subs	r3, r3, r2
 8012e4c:	833b      	strh	r3, [r7, #24]
      if ((sp2 != 0) && (sp2 > sp1)) {
 8012e4e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012e50:	2b00      	cmp	r3, #0
 8012e52:	d01e      	beq.n	8012e92 <http_parse_request+0x17a>
 8012e54:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8012e56:	69fb      	ldr	r3, [r7, #28]
 8012e58:	429a      	cmp	r2, r3
 8012e5a:	d91a      	bls.n	8012e92 <http_parse_request+0x17a>
        /* wait for CRLFCRLF (indicating end of HTTP headers) before parsing anything */
        if (lwip_strnstr(data, CRLF CRLF, data_len) != NULL) {
 8012e5c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8012e5e:	461a      	mov	r2, r3
 8012e60:	4920      	ldr	r1, [pc, #128]	; (8012ee4 <http_parse_request+0x1cc>)
 8012e62:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8012e64:	f000 fb50 	bl	8013508 <lwip_strnstr>
 8012e68:	4603      	mov	r3, r0
 8012e6a:	2b00      	cmp	r3, #0
 8012e6c:	d011      	beq.n	8012e92 <http_parse_request+0x17a>
          char *uri = sp1 + 1;
 8012e6e:	69fb      	ldr	r3, [r7, #28]
 8012e70:	3301      	adds	r3, #1
 8012e72:	617b      	str	r3, [r7, #20]
          } else {
            hs->keepalive = 0;
          }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
          /* null-terminate the METHOD (pbuf is freed anyway wen returning) */
          *sp1 = 0;
 8012e74:	69fb      	ldr	r3, [r7, #28]
 8012e76:	2200      	movs	r2, #0
 8012e78:	701a      	strb	r2, [r3, #0]
          uri[uri_len] = 0;
 8012e7a:	8b3b      	ldrh	r3, [r7, #24]
 8012e7c:	697a      	ldr	r2, [r7, #20]
 8012e7e:	4413      	add	r3, r2
 8012e80:	2200      	movs	r2, #0
 8012e82:	701a      	strb	r2, [r3, #0]
            }
            return err;
          } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
          {
            return http_find_file(hs, uri, is_09);
 8012e84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8012e86:	6979      	ldr	r1, [r7, #20]
 8012e88:	68b8      	ldr	r0, [r7, #8]
 8012e8a:	f000 f82d 	bl	8012ee8 <http_find_file>
 8012e8e:	4603      	mov	r3, r0
 8012e90:	e014      	b.n	8012ebc <http_parse_request+0x1a4>
      }
    }
  }

#if LWIP_HTTPD_SUPPORT_REQUESTLIST
  clen = pbuf_clen(hs->req);
 8012e92:	68bb      	ldr	r3, [r7, #8]
 8012e94:	6a1b      	ldr	r3, [r3, #32]
 8012e96:	4618      	mov	r0, r3
 8012e98:	f001 ff74 	bl	8014d84 <pbuf_clen>
 8012e9c:	4603      	mov	r3, r0
 8012e9e:	827b      	strh	r3, [r7, #18]
  if ((hs->req->tot_len <= LWIP_HTTPD_REQ_BUFSIZE) &&
 8012ea0:	68bb      	ldr	r3, [r7, #8]
 8012ea2:	6a1b      	ldr	r3, [r3, #32]
 8012ea4:	891b      	ldrh	r3, [r3, #8]
 8012ea6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012eaa:	d205      	bcs.n	8012eb8 <http_parse_request+0x1a0>
 8012eac:	8a7b      	ldrh	r3, [r7, #18]
 8012eae:	2b05      	cmp	r3, #5
 8012eb0:	d802      	bhi.n	8012eb8 <http_parse_request+0x1a0>
      (clen <= LWIP_HTTPD_REQ_QUEUELEN)) {
    /* request not fully received (too short or CRLF is missing) */
    return ERR_INPROGRESS;
 8012eb2:	f06f 0304 	mvn.w	r3, #4
 8012eb6:	e001      	b.n	8012ebc <http_parse_request+0x1a4>
#if LWIP_HTTPD_SUPPORT_POST
badrequest:
#endif /* LWIP_HTTPD_SUPPORT_POST */
    LWIP_DEBUGF(HTTPD_DEBUG, ("bad request\n"));
    /* could not parse request */
    return http_find_error_file(hs, 400);
 8012eb8:	f06f 030f 	mvn.w	r3, #15
  }
}
 8012ebc:	4618      	mov	r0, r3
 8012ebe:	3738      	adds	r7, #56	; 0x38
 8012ec0:	46bd      	mov	sp, r7
 8012ec2:	bd80      	pop	{r7, pc}
 8012ec4:	0801f178 	.word	0x0801f178
 8012ec8:	0801f244 	.word	0x0801f244
 8012ecc:	0801f1c0 	.word	0x0801f1c0
 8012ed0:	0801f250 	.word	0x0801f250
 8012ed4:	200040a8 	.word	0x200040a8
 8012ed8:	0801f25c 	.word	0x0801f25c
 8012edc:	0801f260 	.word	0x0801f260
 8012ee0:	0801f268 	.word	0x0801f268
 8012ee4:	0801f26c 	.word	0x0801f26c

08012ee8 <http_find_file>:
 * @return ERR_OK if file was found and hs has been initialized correctly
 *         another err_t otherwise
 */
static err_t
http_find_file(struct http_state *hs, const char *uri, int is_09)
{
 8012ee8:	b580      	push	{r7, lr}
 8012eea:	b092      	sub	sp, #72	; 0x48
 8012eec:	af02      	add	r7, sp, #8
 8012eee:	60f8      	str	r0, [r7, #12]
 8012ef0:	60b9      	str	r1, [r7, #8]
 8012ef2:	607a      	str	r2, [r7, #4]
  size_t loop;
  struct fs_file *file = NULL;
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	63bb      	str	r3, [r7, #56]	; 0x38
  char *params = NULL;
 8012ef8:	2300      	movs	r3, #0
 8012efa:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* LWIP_HTTPD_CGI */
#if !LWIP_HTTPD_SSI
  const
#endif /* !LWIP_HTTPD_SSI */
  /* By default, assume we will not be processing server-side-includes tags */
  u8_t tag_check = 0;
 8012efc:	2300      	movs	r3, #0
 8012efe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Have we been asked for the default file (in root or a directory) ? */
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
  size_t uri_len = strlen(uri);
 8012f02:	68bb      	ldr	r3, [r7, #8]
 8012f04:	4618      	mov	r0, r3
 8012f06:	f7f5 f9a5 	bl	8008254 <strlen>
 8012f0a:	62b8      	str	r0, [r7, #40]	; 0x28
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8012f0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f0e:	2b00      	cmp	r3, #0
 8012f10:	d06b      	beq.n	8012fea <http_find_file+0x102>
 8012f12:	68ba      	ldr	r2, [r7, #8]
 8012f14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f16:	3b01      	subs	r3, #1
 8012f18:	4413      	add	r3, r2
 8012f1a:	781b      	ldrb	r3, [r3, #0]
 8012f1c:	2b2f      	cmp	r3, #47	; 0x2f
 8012f1e:	d164      	bne.n	8012fea <http_find_file+0x102>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8012f20:	68bb      	ldr	r3, [r7, #8]
  if ((uri_len > 0) && (uri[uri_len - 1] == '/') &&
 8012f22:	4a53      	ldr	r2, [pc, #332]	; (8013070 <http_find_file+0x188>)
 8012f24:	4293      	cmp	r3, r2
 8012f26:	d102      	bne.n	8012f2e <http_find_file+0x46>
      ((uri != http_uri_buf) || (uri_len == 1))) {
 8012f28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f2a:	2b01      	cmp	r3, #1
 8012f2c:	d15d      	bne.n	8012fea <http_find_file+0x102>
    size_t copy_len = LWIP_MIN(sizeof(http_uri_buf) - 1, uri_len - 1);
 8012f2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012f30:	3b01      	subs	r3, #1
 8012f32:	2b3f      	cmp	r3, #63	; 0x3f
 8012f34:	bf28      	it	cs
 8012f36:	233f      	movcs	r3, #63	; 0x3f
 8012f38:	627b      	str	r3, [r7, #36]	; 0x24
    if (copy_len > 0) {
 8012f3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f3c:	2b00      	cmp	r3, #0
 8012f3e:	d00a      	beq.n	8012f56 <http_find_file+0x6e>
      MEMCPY(http_uri_buf, uri, copy_len);
 8012f40:	68bb      	ldr	r3, [r7, #8]
 8012f42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012f44:	4619      	mov	r1, r3
 8012f46:	484a      	ldr	r0, [pc, #296]	; (8013070 <http_find_file+0x188>)
 8012f48:	f00b f8c1 	bl	801e0ce <memcpy>
      http_uri_buf[copy_len] = 0;
 8012f4c:	4a48      	ldr	r2, [pc, #288]	; (8013070 <http_find_file+0x188>)
 8012f4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f50:	4413      	add	r3, r2
 8012f52:	2200      	movs	r2, #0
 8012f54:	701a      	strb	r2, [r3, #0]
#else /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
  if ((uri[0] == '/') &&  (uri[1] == 0)) {
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
    /* Try each of the configured default filenames until we find one
       that exists. */
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8012f56:	2300      	movs	r3, #0
 8012f58:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012f5a:	e043      	b.n	8012fe4 <http_find_file+0xfc>
      const char *file_name;
#if LWIP_HTTPD_MAX_REQUEST_URI_LEN
      if (copy_len > 0) {
 8012f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f5e:	2b00      	cmp	r3, #0
 8012f60:	d028      	beq.n	8012fb4 <http_find_file+0xcc>
        size_t len_left = sizeof(http_uri_buf) - copy_len - 1;
 8012f62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f64:	f1c3 033f 	rsb	r3, r3, #63	; 0x3f
 8012f68:	623b      	str	r3, [r7, #32]
        if (len_left > 0) {
 8012f6a:	6a3b      	ldr	r3, [r7, #32]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d01e      	beq.n	8012fae <http_find_file+0xc6>
          size_t name_len = strlen(httpd_default_filenames[loop].name);
 8012f70:	4a40      	ldr	r2, [pc, #256]	; (8013074 <http_find_file+0x18c>)
 8012f72:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f74:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012f78:	4618      	mov	r0, r3
 8012f7a:	f7f5 f96b 	bl	8008254 <strlen>
 8012f7e:	61f8      	str	r0, [r7, #28]
          size_t name_copy_len = LWIP_MIN(len_left, name_len);
 8012f80:	69fa      	ldr	r2, [r7, #28]
 8012f82:	6a3b      	ldr	r3, [r7, #32]
 8012f84:	4293      	cmp	r3, r2
 8012f86:	bf28      	it	cs
 8012f88:	4613      	movcs	r3, r2
 8012f8a:	61bb      	str	r3, [r7, #24]
          MEMCPY(&http_uri_buf[copy_len], httpd_default_filenames[loop].name, name_copy_len);
 8012f8c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012f8e:	4a38      	ldr	r2, [pc, #224]	; (8013070 <http_find_file+0x188>)
 8012f90:	1898      	adds	r0, r3, r2
 8012f92:	4a38      	ldr	r2, [pc, #224]	; (8013074 <http_find_file+0x18c>)
 8012f94:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012f96:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012f9a:	69ba      	ldr	r2, [r7, #24]
 8012f9c:	4619      	mov	r1, r3
 8012f9e:	f00b f896 	bl	801e0ce <memcpy>
          http_uri_buf[copy_len + name_copy_len] = 0;
 8012fa2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8012fa4:	69bb      	ldr	r3, [r7, #24]
 8012fa6:	4413      	add	r3, r2
 8012fa8:	4a31      	ldr	r2, [pc, #196]	; (8013070 <http_find_file+0x188>)
 8012faa:	2100      	movs	r1, #0
 8012fac:	54d1      	strb	r1, [r2, r3]
        }
        file_name = http_uri_buf;
 8012fae:	4b30      	ldr	r3, [pc, #192]	; (8013070 <http_find_file+0x188>)
 8012fb0:	633b      	str	r3, [r7, #48]	; 0x30
 8012fb2:	e004      	b.n	8012fbe <http_find_file+0xd6>
      } else
#endif /* LWIP_HTTPD_MAX_REQUEST_URI_LEN */
      {
        file_name = httpd_default_filenames[loop].name;
 8012fb4:	4a2f      	ldr	r2, [pc, #188]	; (8013074 <http_find_file+0x18c>)
 8012fb6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fb8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8012fbc:	633b      	str	r3, [r7, #48]	; 0x30
      }
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Looking for %s...\n", file_name));
      err = fs_open(&hs->file_handle, file_name);
 8012fbe:	68fb      	ldr	r3, [r7, #12]
 8012fc0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8012fc2:	4618      	mov	r0, r3
 8012fc4:	f7ff fc58 	bl	8012878 <fs_open>
 8012fc8:	4603      	mov	r3, r0
 8012fca:	75fb      	strb	r3, [r7, #23]
      if (err == ERR_OK) {
 8012fcc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	d104      	bne.n	8012fde <http_find_file+0xf6>
        uri = file_name;
 8012fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012fd6:	60bb      	str	r3, [r7, #8]
        file = &hs->file_handle;
 8012fd8:	68fb      	ldr	r3, [r7, #12]
 8012fda:	63bb      	str	r3, [r7, #56]	; 0x38
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opened.\n"));
#if LWIP_HTTPD_SSI
        tag_check = httpd_default_filenames[loop].shtml;
#endif /* LWIP_HTTPD_SSI */
        break;
 8012fdc:	e005      	b.n	8012fea <http_find_file+0x102>
    for (loop = 0; loop < NUM_DEFAULT_FILENAMES; loop++) {
 8012fde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fe0:	3301      	adds	r3, #1
 8012fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8012fe4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8012fe6:	2b04      	cmp	r3, #4
 8012fe8:	d9b8      	bls.n	8012f5c <http_find_file+0x74>
      }
    }
  }
  if (file == NULL) {
 8012fea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012fec:	2b00      	cmp	r3, #0
 8012fee:	d124      	bne.n	801303a <http_find_file+0x152>
    /* No - we've been asked for a specific file. */
    /* First, isolate the base URI (without any parameters) */
    params = (char *)strchr(uri, '?');
 8012ff0:	68bb      	ldr	r3, [r7, #8]
 8012ff2:	213f      	movs	r1, #63	; 0x3f
 8012ff4:	4618      	mov	r0, r3
 8012ff6:	f00b f8c9 	bl	801e18c <strchr>
 8012ffa:	6378      	str	r0, [r7, #52]	; 0x34
    if (params != NULL) {
 8012ffc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012ffe:	2b00      	cmp	r3, #0
 8013000:	d005      	beq.n	801300e <http_find_file+0x126>
      /* URI contains parameters. NULL-terminate the base URI */
      *params = '\0';
 8013002:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013004:	2200      	movs	r2, #0
 8013006:	701a      	strb	r2, [r3, #0]
      params++;
 8013008:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801300a:	3301      	adds	r3, #1
 801300c:	637b      	str	r3, [r7, #52]	; 0x34
    }
#endif /* LWIP_HTTPD_CGI */

    LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("Opening %s\n", uri));

    err = fs_open(&hs->file_handle, uri);
 801300e:	68fb      	ldr	r3, [r7, #12]
 8013010:	68ba      	ldr	r2, [r7, #8]
 8013012:	4611      	mov	r1, r2
 8013014:	4618      	mov	r0, r3
 8013016:	f7ff fc2f 	bl	8012878 <fs_open>
 801301a:	4603      	mov	r3, r0
 801301c:	75fb      	strb	r3, [r7, #23]
    if (err == ERR_OK) {
 801301e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8013022:	2b00      	cmp	r3, #0
 8013024:	d102      	bne.n	801302c <http_find_file+0x144>
      file = &hs->file_handle;
 8013026:	68fb      	ldr	r3, [r7, #12]
 8013028:	63bb      	str	r3, [r7, #56]	; 0x38
 801302a:	e006      	b.n	801303a <http_find_file+0x152>
    } else {
      file = http_get_404_file(hs, &uri);
 801302c:	f107 0308 	add.w	r3, r7, #8
 8013030:	4619      	mov	r1, r3
 8013032:	68f8      	ldr	r0, [r7, #12]
 8013034:	f7ff fe2a 	bl	8012c8c <http_get_404_file>
 8013038:	63b8      	str	r0, [r7, #56]	; 0x38
#endif /* LWIP_HTTPD_SSI_BY_FILE_EXTENSION */
      }
    }
#endif /* LWIP_HTTPD_SSI */
  }
  if (file == NULL) {
 801303a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801303c:	2b00      	cmp	r3, #0
 801303e:	d106      	bne.n	801304e <http_find_file+0x166>
    /* None of the default filenames exist so send back a 404 page */
    file = http_get_404_file(hs, &uri);
 8013040:	f107 0308 	add.w	r3, r7, #8
 8013044:	4619      	mov	r1, r3
 8013046:	68f8      	ldr	r0, [r7, #12]
 8013048:	f7ff fe20 	bl	8012c8c <http_get_404_file>
 801304c:	63b8      	str	r0, [r7, #56]	; 0x38
  }
  return http_init_file(hs, file, is_09, uri, tag_check, params);
 801304e:	68ba      	ldr	r2, [r7, #8]
 8013050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8013052:	9301      	str	r3, [sp, #4]
 8013054:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8013058:	9300      	str	r3, [sp, #0]
 801305a:	4613      	mov	r3, r2
 801305c:	687a      	ldr	r2, [r7, #4]
 801305e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8013060:	68f8      	ldr	r0, [r7, #12]
 8013062:	f000 f809 	bl	8013078 <http_init_file>
 8013066:	4603      	mov	r3, r0
}
 8013068:	4618      	mov	r0, r3
 801306a:	3740      	adds	r7, #64	; 0x40
 801306c:	46bd      	mov	sp, r7
 801306e:	bd80      	pop	{r7, pc}
 8013070:	200044a8 	.word	0x200044a8
 8013074:	08032838 	.word	0x08032838

08013078 <http_init_file>:
 *         another err_t otherwise
 */
static err_t
http_init_file(struct http_state *hs, struct fs_file *file, int is_09, const char *uri,
               u8_t tag_check, char *params)
{
 8013078:	b580      	push	{r7, lr}
 801307a:	b086      	sub	sp, #24
 801307c:	af00      	add	r7, sp, #0
 801307e:	60f8      	str	r0, [r7, #12]
 8013080:	60b9      	str	r1, [r7, #8]
 8013082:	607a      	str	r2, [r7, #4]
 8013084:	603b      	str	r3, [r7, #0]
#if !LWIP_HTTPD_SUPPORT_V09
  LWIP_UNUSED_ARG(is_09);
#endif
  if (file != NULL) {
 8013086:	68bb      	ldr	r3, [r7, #8]
 8013088:	2b00      	cmp	r3, #0
 801308a:	d05d      	beq.n	8013148 <http_init_file+0xd0>
    /* file opened, initialise struct http_state */
#if !LWIP_HTTPD_DYNAMIC_FILE_READ
    /* If dynamic read is disabled, file data must be in one piece and available now */
    LWIP_ASSERT("file->data != NULL", file->data != NULL);
 801308c:	68bb      	ldr	r3, [r7, #8]
 801308e:	681b      	ldr	r3, [r3, #0]
 8013090:	2b00      	cmp	r3, #0
 8013092:	d106      	bne.n	80130a2 <http_init_file+0x2a>
 8013094:	4b35      	ldr	r3, [pc, #212]	; (801316c <http_init_file+0xf4>)
 8013096:	f640 120b 	movw	r2, #2315	; 0x90b
 801309a:	4935      	ldr	r1, [pc, #212]	; (8013170 <http_init_file+0xf8>)
 801309c:	4835      	ldr	r0, [pc, #212]	; (8013174 <http_init_file+0xfc>)
 801309e:	f00b f829 	bl	801e0f4 <iprintf>
      }
    }
#else /* LWIP_HTTPD_SSI */
    LWIP_UNUSED_ARG(tag_check);
#endif /* LWIP_HTTPD_SSI */
    hs->handle = file;
 80130a2:	68fb      	ldr	r3, [r7, #12]
 80130a4:	68ba      	ldr	r2, [r7, #8]
 80130a6:	615a      	str	r2, [r3, #20]
                       );
    }
#else /* LWIP_HTTPD_CGI_SSI */
    LWIP_UNUSED_ARG(params);
#endif /* LWIP_HTTPD_CGI_SSI */
    hs->file = file->data;
 80130a8:	68bb      	ldr	r3, [r7, #8]
 80130aa:	681a      	ldr	r2, [r3, #0]
 80130ac:	68fb      	ldr	r3, [r7, #12]
 80130ae:	619a      	str	r2, [r3, #24]
    LWIP_ASSERT("File length must be positive!", (file->len >= 0));
 80130b0:	68bb      	ldr	r3, [r7, #8]
 80130b2:	685b      	ldr	r3, [r3, #4]
 80130b4:	2b00      	cmp	r3, #0
 80130b6:	da06      	bge.n	80130c6 <http_init_file+0x4e>
 80130b8:	4b2c      	ldr	r3, [pc, #176]	; (801316c <http_init_file+0xf4>)
 80130ba:	f640 1234 	movw	r2, #2356	; 0x934
 80130be:	492e      	ldr	r1, [pc, #184]	; (8013178 <http_init_file+0x100>)
 80130c0:	482c      	ldr	r0, [pc, #176]	; (8013174 <http_init_file+0xfc>)
 80130c2:	f00b f817 	bl	801e0f4 <iprintf>
      /* custom file, need to read data first (via fs_read_custom) */
      hs->left = 0;
    } else
#endif /* LWIP_HTTPD_CUSTOM_FILES */
    {
      hs->left = (u32_t)file->len;
 80130c6:	68bb      	ldr	r3, [r7, #8]
 80130c8:	685b      	ldr	r3, [r3, #4]
 80130ca:	461a      	mov	r2, r3
 80130cc:	68fb      	ldr	r3, [r7, #12]
 80130ce:	625a      	str	r2, [r3, #36]	; 0x24
    }
    hs->retries = 0;
 80130d0:	68fb      	ldr	r3, [r7, #12]
 80130d2:	2200      	movs	r2, #0
 80130d4:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
#if LWIP_HTTPD_TIMING
    hs->time_started = sys_now();
#endif /* LWIP_HTTPD_TIMING */
#if !LWIP_HTTPD_DYNAMIC_HEADERS
    LWIP_ASSERT("HTTP headers not included in file system",
 80130d8:	68fb      	ldr	r3, [r7, #12]
 80130da:	695b      	ldr	r3, [r3, #20]
 80130dc:	7c1b      	ldrb	r3, [r3, #16]
 80130de:	f003 0301 	and.w	r3, r3, #1
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d106      	bne.n	80130f4 <http_init_file+0x7c>
 80130e6:	4b21      	ldr	r3, [pc, #132]	; (801316c <http_init_file+0xf4>)
 80130e8:	f640 1244 	movw	r2, #2372	; 0x944
 80130ec:	4923      	ldr	r1, [pc, #140]	; (801317c <http_init_file+0x104>)
 80130ee:	4821      	ldr	r0, [pc, #132]	; (8013174 <http_init_file+0xfc>)
 80130f0:	f00b f800 	bl	801e0f4 <iprintf>
                (hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0);
#endif /* !LWIP_HTTPD_DYNAMIC_HEADERS */
#if LWIP_HTTPD_SUPPORT_V09
    if (is_09 && ((hs->handle->flags & FS_FILE_FLAGS_HEADER_INCLUDED) != 0)) {
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d033      	beq.n	8013162 <http_init_file+0xea>
 80130fa:	68fb      	ldr	r3, [r7, #12]
 80130fc:	695b      	ldr	r3, [r3, #20]
 80130fe:	7c1b      	ldrb	r3, [r3, #16]
 8013100:	f003 0301 	and.w	r3, r3, #1
 8013104:	2b00      	cmp	r3, #0
 8013106:	d02c      	beq.n	8013162 <http_init_file+0xea>
      /* HTTP/0.9 responses are sent without HTTP header,
         search for the end of the header. */
      char *file_start = lwip_strnstr(hs->file, CRLF CRLF, hs->left);
 8013108:	68fb      	ldr	r3, [r7, #12]
 801310a:	6998      	ldr	r0, [r3, #24]
 801310c:	68fb      	ldr	r3, [r7, #12]
 801310e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8013110:	461a      	mov	r2, r3
 8013112:	491b      	ldr	r1, [pc, #108]	; (8013180 <http_init_file+0x108>)
 8013114:	f000 f9f8 	bl	8013508 <lwip_strnstr>
 8013118:	6178      	str	r0, [r7, #20]
      if (file_start != NULL) {
 801311a:	697b      	ldr	r3, [r7, #20]
 801311c:	2b00      	cmp	r3, #0
 801311e:	d020      	beq.n	8013162 <http_init_file+0xea>
        int diff = file_start + 4 - hs->file;
 8013120:	697b      	ldr	r3, [r7, #20]
 8013122:	3304      	adds	r3, #4
 8013124:	461a      	mov	r2, r3
 8013126:	68fb      	ldr	r3, [r7, #12]
 8013128:	699b      	ldr	r3, [r3, #24]
 801312a:	1ad3      	subs	r3, r2, r3
 801312c:	613b      	str	r3, [r7, #16]
        hs->file += diff;
 801312e:	68fb      	ldr	r3, [r7, #12]
 8013130:	699a      	ldr	r2, [r3, #24]
 8013132:	693b      	ldr	r3, [r7, #16]
 8013134:	441a      	add	r2, r3
 8013136:	68fb      	ldr	r3, [r7, #12]
 8013138:	619a      	str	r2, [r3, #24]
        hs->left -= (u32_t)diff;
 801313a:	68fb      	ldr	r3, [r7, #12]
 801313c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801313e:	693b      	ldr	r3, [r7, #16]
 8013140:	1ad2      	subs	r2, r2, r3
 8013142:	68fb      	ldr	r3, [r7, #12]
 8013144:	625a      	str	r2, [r3, #36]	; 0x24
 8013146:	e00c      	b.n	8013162 <http_init_file+0xea>
      }
    }
#endif /* LWIP_HTTPD_SUPPORT_V09*/
  } else {
    hs->handle = NULL;
 8013148:	68fb      	ldr	r3, [r7, #12]
 801314a:	2200      	movs	r2, #0
 801314c:	615a      	str	r2, [r3, #20]
    hs->file = NULL;
 801314e:	68fb      	ldr	r3, [r7, #12]
 8013150:	2200      	movs	r2, #0
 8013152:	619a      	str	r2, [r3, #24]
    hs->left = 0;
 8013154:	68fb      	ldr	r3, [r7, #12]
 8013156:	2200      	movs	r2, #0
 8013158:	625a      	str	r2, [r3, #36]	; 0x24
    hs->retries = 0;
 801315a:	68fb      	ldr	r3, [r7, #12]
 801315c:	2200      	movs	r2, #0
 801315e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        hs->keepalive = 0;
      }
    }
  }
#endif /* LWIP_HTTPD_SUPPORT_11_KEEPALIVE */
  return ERR_OK;
 8013162:	2300      	movs	r3, #0
}
 8013164:	4618      	mov	r0, r3
 8013166:	3718      	adds	r7, #24
 8013168:	46bd      	mov	sp, r7
 801316a:	bd80      	pop	{r7, pc}
 801316c:	0801f178 	.word	0x0801f178
 8013170:	0801f274 	.word	0x0801f274
 8013174:	0801f1c0 	.word	0x0801f1c0
 8013178:	0801f288 	.word	0x0801f288
 801317c:	0801f2a8 	.word	0x0801f2a8
 8013180:	0801f26c 	.word	0x0801f26c

08013184 <http_err>:
 * The pcb had an error and is already deallocated.
 * The argument might still be valid (if != NULL).
 */
static void
http_err(void *arg, err_t err)
{
 8013184:	b580      	push	{r7, lr}
 8013186:	b084      	sub	sp, #16
 8013188:	af00      	add	r7, sp, #0
 801318a:	6078      	str	r0, [r7, #4]
 801318c:	460b      	mov	r3, r1
 801318e:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 8013190:	687b      	ldr	r3, [r7, #4]
 8013192:	60fb      	str	r3, [r7, #12]
  LWIP_UNUSED_ARG(err);

  LWIP_DEBUGF(HTTPD_DEBUG, ("http_err: %s", lwip_strerr(err)));

  if (hs != NULL) {
 8013194:	68fb      	ldr	r3, [r7, #12]
 8013196:	2b00      	cmp	r3, #0
 8013198:	d002      	beq.n	80131a0 <http_err+0x1c>
    http_state_free(hs);
 801319a:	68f8      	ldr	r0, [r7, #12]
 801319c:	f7ff fc02 	bl	80129a4 <http_state_free>
  }
}
 80131a0:	bf00      	nop
 80131a2:	3710      	adds	r7, #16
 80131a4:	46bd      	mov	sp, r7
 80131a6:	bd80      	pop	{r7, pc}

080131a8 <http_sent>:
 * Data has been sent and acknowledged by the remote host.
 * This means that more data can be sent.
 */
static err_t
http_sent(void *arg, struct altcp_pcb *pcb, u16_t len)
{
 80131a8:	b580      	push	{r7, lr}
 80131aa:	b086      	sub	sp, #24
 80131ac:	af00      	add	r7, sp, #0
 80131ae:	60f8      	str	r0, [r7, #12]
 80131b0:	60b9      	str	r1, [r7, #8]
 80131b2:	4613      	mov	r3, r2
 80131b4:	80fb      	strh	r3, [r7, #6]
  struct http_state *hs = (struct http_state *)arg;
 80131b6:	68fb      	ldr	r3, [r7, #12]
 80131b8:	617b      	str	r3, [r7, #20]

  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_sent %p\n", (void *)pcb));

  LWIP_UNUSED_ARG(len);

  if (hs == NULL) {
 80131ba:	697b      	ldr	r3, [r7, #20]
 80131bc:	2b00      	cmp	r3, #0
 80131be:	d101      	bne.n	80131c4 <http_sent+0x1c>
    return ERR_OK;
 80131c0:	2300      	movs	r3, #0
 80131c2:	e008      	b.n	80131d6 <http_sent+0x2e>
  }

  hs->retries = 0;
 80131c4:	697b      	ldr	r3, [r7, #20]
 80131c6:	2200      	movs	r2, #0
 80131c8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

  http_send(pcb, hs);
 80131cc:	6979      	ldr	r1, [r7, #20]
 80131ce:	68b8      	ldr	r0, [r7, #8]
 80131d0:	f7ff fd25 	bl	8012c1e <http_send>

  return ERR_OK;
 80131d4:	2300      	movs	r3, #0
}
 80131d6:	4618      	mov	r0, r3
 80131d8:	3718      	adds	r7, #24
 80131da:	46bd      	mov	sp, r7
 80131dc:	bd80      	pop	{r7, pc}

080131de <http_poll>:
 *
 * This could be increased, but we don't want to waste resources for bad connections.
 */
static err_t
http_poll(void *arg, struct altcp_pcb *pcb)
{
 80131de:	b580      	push	{r7, lr}
 80131e0:	b084      	sub	sp, #16
 80131e2:	af00      	add	r7, sp, #0
 80131e4:	6078      	str	r0, [r7, #4]
 80131e6:	6039      	str	r1, [r7, #0]
  struct http_state *hs = (struct http_state *)arg;
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	60fb      	str	r3, [r7, #12]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: pcb=%p hs=%p pcb_state=%s\n",
              (void *)pcb, (void *)hs, tcp_debug_state_str(altcp_dbg_get_tcp_state(pcb))));

  if (hs == NULL) {
 80131ec:	68fb      	ldr	r3, [r7, #12]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d107      	bne.n	8013202 <http_poll+0x24>
    err_t closed;
    /* arg is null, close. */
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: arg is NULL, close\n"));
    closed = http_close_conn(pcb, NULL);
 80131f2:	2100      	movs	r1, #0
 80131f4:	6838      	ldr	r0, [r7, #0]
 80131f6:	f7ff fc91 	bl	8012b1c <http_close_conn>
 80131fa:	4603      	mov	r3, r0
 80131fc:	72fb      	strb	r3, [r7, #11]
    if (closed == ERR_MEM) {
      altcp_abort(pcb);
      return ERR_ABRT;
    }
#endif /* LWIP_HTTPD_ABORT_ON_CLOSE_MEM_ERROR */
    return ERR_OK;
 80131fe:	2300      	movs	r3, #0
 8013200:	e021      	b.n	8013246 <http_poll+0x68>
  } else {
    hs->retries++;
 8013202:	68fb      	ldr	r3, [r7, #12]
 8013204:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013208:	3301      	adds	r3, #1
 801320a:	b2da      	uxtb	r2, r3
 801320c:	68fb      	ldr	r3, [r7, #12]
 801320e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
    if (hs->retries == HTTPD_MAX_RETRIES) {
 8013212:	68fb      	ldr	r3, [r7, #12]
 8013214:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013218:	2b04      	cmp	r3, #4
 801321a:	d105      	bne.n	8013228 <http_poll+0x4a>
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_poll: too many retries, close\n"));
      http_close_conn(pcb, hs);
 801321c:	68f9      	ldr	r1, [r7, #12]
 801321e:	6838      	ldr	r0, [r7, #0]
 8013220:	f7ff fc7c 	bl	8012b1c <http_close_conn>
      return ERR_OK;
 8013224:	2300      	movs	r3, #0
 8013226:	e00e      	b.n	8013246 <http_poll+0x68>
    }

    /* If this connection has a file open, try to send some more data. If
     * it has not yet received a GET request, don't do this since it will
     * cause the connection to close immediately. */
    if (hs->handle) {
 8013228:	68fb      	ldr	r3, [r7, #12]
 801322a:	695b      	ldr	r3, [r3, #20]
 801322c:	2b00      	cmp	r3, #0
 801322e:	d009      	beq.n	8013244 <http_poll+0x66>
      LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_poll: try to send more data\n"));
      if (http_send(pcb, hs)) {
 8013230:	68f9      	ldr	r1, [r7, #12]
 8013232:	6838      	ldr	r0, [r7, #0]
 8013234:	f7ff fcf3 	bl	8012c1e <http_send>
 8013238:	4603      	mov	r3, r0
 801323a:	2b00      	cmp	r3, #0
 801323c:	d002      	beq.n	8013244 <http_poll+0x66>
        /* If we wrote anything to be sent, go ahead and send it now. */
        LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("tcp_output\n"));
        altcp_output(pcb);
 801323e:	6838      	ldr	r0, [r7, #0]
 8013240:	f007 f888 	bl	801a354 <tcp_output>
      }
    }
  }

  return ERR_OK;
 8013244:	2300      	movs	r3, #0
}
 8013246:	4618      	mov	r0, r3
 8013248:	3710      	adds	r7, #16
 801324a:	46bd      	mov	sp, r7
 801324c:	bd80      	pop	{r7, pc}
	...

08013250 <http_recv>:
 * Data has been received on this pcb.
 * For HTTP 1.0, this should normally only happen once (if the request fits in one packet).
 */
static err_t
http_recv(void *arg, struct altcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8013250:	b580      	push	{r7, lr}
 8013252:	b086      	sub	sp, #24
 8013254:	af00      	add	r7, sp, #0
 8013256:	60f8      	str	r0, [r7, #12]
 8013258:	60b9      	str	r1, [r7, #8]
 801325a:	607a      	str	r2, [r7, #4]
 801325c:	70fb      	strb	r3, [r7, #3]
  struct http_state *hs = (struct http_state *)arg;
 801325e:	68fb      	ldr	r3, [r7, #12]
 8013260:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: pcb=%p pbuf=%p err=%s\n", (void *)pcb,
              (void *)p, lwip_strerr(err)));

  if ((err != ERR_OK) || (p == NULL) || (hs == NULL)) {
 8013262:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013266:	2b00      	cmp	r3, #0
 8013268:	d105      	bne.n	8013276 <http_recv+0x26>
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	2b00      	cmp	r3, #0
 801326e:	d002      	beq.n	8013276 <http_recv+0x26>
 8013270:	697b      	ldr	r3, [r7, #20]
 8013272:	2b00      	cmp	r3, #0
 8013274:	d111      	bne.n	801329a <http_recv+0x4a>
    /* error or closed by other side? */
    if (p != NULL) {
 8013276:	687b      	ldr	r3, [r7, #4]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d008      	beq.n	801328e <http_recv+0x3e>
      /* Inform TCP that we have taken the data. */
      altcp_recved(pcb, p->tot_len);
 801327c:	687b      	ldr	r3, [r7, #4]
 801327e:	891b      	ldrh	r3, [r3, #8]
 8013280:	4619      	mov	r1, r3
 8013282:	68b8      	ldr	r0, [r7, #8]
 8013284:	f002 fc56 	bl	8015b34 <tcp_recved>
      pbuf_free(p);
 8013288:	6878      	ldr	r0, [r7, #4]
 801328a:	f001 fced 	bl	8014c68 <pbuf_free>
    }
    if (hs == NULL) {
      /* this should not happen, only to be robust */
      LWIP_DEBUGF(HTTPD_DEBUG, ("Error, http_recv: hs is NULL, close\n"));
    }
    http_close_conn(pcb, hs);
 801328e:	6979      	ldr	r1, [r7, #20]
 8013290:	68b8      	ldr	r0, [r7, #8]
 8013292:	f7ff fc43 	bl	8012b1c <http_close_conn>
    return ERR_OK;
 8013296:	2300      	movs	r3, #0
 8013298:	e055      	b.n	8013346 <http_recv+0xf6>
    hs->unrecved_bytes += p->tot_len;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST && LWIP_HTTPD_POST_MANUAL_WND */
  {
    /* Inform TCP that we have taken the data. */
    altcp_recved(pcb, p->tot_len);
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	891b      	ldrh	r3, [r3, #8]
 801329e:	4619      	mov	r1, r3
 80132a0:	68b8      	ldr	r0, [r7, #8]
 80132a2:	f002 fc47 	bl	8015b34 <tcp_recved>
    }
    return ERR_OK;
  } else
#endif /* LWIP_HTTPD_SUPPORT_POST */
  {
    if (hs->handle == NULL) {
 80132a6:	697b      	ldr	r3, [r7, #20]
 80132a8:	695b      	ldr	r3, [r3, #20]
 80132aa:	2b00      	cmp	r3, #0
 80132ac:	d147      	bne.n	801333e <http_recv+0xee>
      err_t parsed = http_parse_request(p, hs, pcb);
 80132ae:	68ba      	ldr	r2, [r7, #8]
 80132b0:	6979      	ldr	r1, [r7, #20]
 80132b2:	6878      	ldr	r0, [r7, #4]
 80132b4:	f7ff fd30 	bl	8012d18 <http_parse_request>
 80132b8:	4603      	mov	r3, r0
 80132ba:	74fb      	strb	r3, [r7, #19]
      LWIP_ASSERT("http_parse_request: unexpected return value", parsed == ERR_OK
 80132bc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132c0:	2b00      	cmp	r3, #0
 80132c2:	d015      	beq.n	80132f0 <http_recv+0xa0>
 80132c4:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132c8:	f113 0f05 	cmn.w	r3, #5
 80132cc:	d010      	beq.n	80132f0 <http_recv+0xa0>
 80132ce:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132d2:	f113 0f10 	cmn.w	r3, #16
 80132d6:	d00b      	beq.n	80132f0 <http_recv+0xa0>
 80132d8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132dc:	f113 0f08 	cmn.w	r3, #8
 80132e0:	d006      	beq.n	80132f0 <http_recv+0xa0>
 80132e2:	4b1b      	ldr	r3, [pc, #108]	; (8013350 <http_recv+0x100>)
 80132e4:	f640 2205 	movw	r2, #2565	; 0xa05
 80132e8:	491a      	ldr	r1, [pc, #104]	; (8013354 <http_recv+0x104>)
 80132ea:	481b      	ldr	r0, [pc, #108]	; (8013358 <http_recv+0x108>)
 80132ec:	f00a ff02 	bl	801e0f4 <iprintf>
                  || parsed == ERR_INPROGRESS || parsed == ERR_ARG || parsed == ERR_USE);
#if LWIP_HTTPD_SUPPORT_REQUESTLIST
      if (parsed != ERR_INPROGRESS) {
 80132f0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80132f4:	f113 0f05 	cmn.w	r3, #5
 80132f8:	d00b      	beq.n	8013312 <http_recv+0xc2>
        /* request fully parsed or error */
        if (hs->req != NULL) {
 80132fa:	697b      	ldr	r3, [r7, #20]
 80132fc:	6a1b      	ldr	r3, [r3, #32]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	d007      	beq.n	8013312 <http_recv+0xc2>
          pbuf_free(hs->req);
 8013302:	697b      	ldr	r3, [r7, #20]
 8013304:	6a1b      	ldr	r3, [r3, #32]
 8013306:	4618      	mov	r0, r3
 8013308:	f001 fcae 	bl	8014c68 <pbuf_free>
          hs->req = NULL;
 801330c:	697b      	ldr	r3, [r7, #20]
 801330e:	2200      	movs	r2, #0
 8013310:	621a      	str	r2, [r3, #32]
        }
      }
#endif /* LWIP_HTTPD_SUPPORT_REQUESTLIST */
      pbuf_free(p);
 8013312:	6878      	ldr	r0, [r7, #4]
 8013314:	f001 fca8 	bl	8014c68 <pbuf_free>
      if (parsed == ERR_OK) {
 8013318:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801331c:	2b00      	cmp	r3, #0
 801331e:	d104      	bne.n	801332a <http_recv+0xda>
#if LWIP_HTTPD_SUPPORT_POST
        if (hs->post_content_len_left == 0)
#endif /* LWIP_HTTPD_SUPPORT_POST */
        {
          LWIP_DEBUGF(HTTPD_DEBUG | LWIP_DBG_TRACE, ("http_recv: data %p len %"S32_F"\n", (const void *)hs->file, hs->left));
          http_send(pcb, hs);
 8013320:	6979      	ldr	r1, [r7, #20]
 8013322:	68b8      	ldr	r0, [r7, #8]
 8013324:	f7ff fc7b 	bl	8012c1e <http_send>
 8013328:	e00c      	b.n	8013344 <http_recv+0xf4>
        }
      } else if (parsed == ERR_ARG) {
 801332a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801332e:	f113 0f10 	cmn.w	r3, #16
 8013332:	d107      	bne.n	8013344 <http_recv+0xf4>
        /* @todo: close on ERR_USE? */
        http_close_conn(pcb, hs);
 8013334:	6979      	ldr	r1, [r7, #20]
 8013336:	68b8      	ldr	r0, [r7, #8]
 8013338:	f7ff fbf0 	bl	8012b1c <http_close_conn>
 801333c:	e002      	b.n	8013344 <http_recv+0xf4>
      }
    } else {
      LWIP_DEBUGF(HTTPD_DEBUG, ("http_recv: already sending data\n"));
      /* already sending but still receiving data, we might want to RST here? */
      pbuf_free(p);
 801333e:	6878      	ldr	r0, [r7, #4]
 8013340:	f001 fc92 	bl	8014c68 <pbuf_free>
    }
  }
  return ERR_OK;
 8013344:	2300      	movs	r3, #0
}
 8013346:	4618      	mov	r0, r3
 8013348:	3718      	adds	r7, #24
 801334a:	46bd      	mov	sp, r7
 801334c:	bd80      	pop	{r7, pc}
 801334e:	bf00      	nop
 8013350:	0801f178 	.word	0x0801f178
 8013354:	0801f2d4 	.word	0x0801f2d4
 8013358:	0801f1c0 	.word	0x0801f1c0

0801335c <http_accept>:
/**
 * A new incoming connection has been accepted.
 */
static err_t
http_accept(void *arg, struct altcp_pcb *pcb, err_t err)
{
 801335c:	b580      	push	{r7, lr}
 801335e:	b086      	sub	sp, #24
 8013360:	af00      	add	r7, sp, #0
 8013362:	60f8      	str	r0, [r7, #12]
 8013364:	60b9      	str	r1, [r7, #8]
 8013366:	4613      	mov	r3, r2
 8013368:	71fb      	strb	r3, [r7, #7]
  struct http_state *hs;
  LWIP_UNUSED_ARG(err);
  LWIP_UNUSED_ARG(arg);
  LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept %p / %p\n", (void *)pcb, arg));

  if ((err != ERR_OK) || (pcb == NULL)) {
 801336a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801336e:	2b00      	cmp	r3, #0
 8013370:	d102      	bne.n	8013378 <http_accept+0x1c>
 8013372:	68bb      	ldr	r3, [r7, #8]
 8013374:	2b00      	cmp	r3, #0
 8013376:	d102      	bne.n	801337e <http_accept+0x22>
    return ERR_VAL;
 8013378:	f06f 0305 	mvn.w	r3, #5
 801337c:	e025      	b.n	80133ca <http_accept+0x6e>
  }

  /* Set priority */
  altcp_setprio(pcb, HTTPD_TCP_PRIO);
 801337e:	2101      	movs	r1, #1
 8013380:	68b8      	ldr	r0, [r7, #8]
 8013382:	f003 f8b7 	bl	80164f4 <tcp_setprio>

  /* Allocate memory for the structure that holds the state of the
     connection - initialized by that function. */
  hs = http_state_alloc();
 8013386:	f7ff fadb 	bl	8012940 <http_state_alloc>
 801338a:	6178      	str	r0, [r7, #20]
  if (hs == NULL) {
 801338c:	697b      	ldr	r3, [r7, #20]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d102      	bne.n	8013398 <http_accept+0x3c>
    LWIP_DEBUGF(HTTPD_DEBUG, ("http_accept: Out of memory, RST\n"));
    return ERR_MEM;
 8013392:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8013396:	e018      	b.n	80133ca <http_accept+0x6e>
  }
  hs->pcb = pcb;
 8013398:	697b      	ldr	r3, [r7, #20]
 801339a:	68ba      	ldr	r2, [r7, #8]
 801339c:	61da      	str	r2, [r3, #28]

  /* Tell TCP that this is the structure we wish to be passed for our
     callbacks. */
  altcp_arg(pcb, hs);
 801339e:	6979      	ldr	r1, [r7, #20]
 80133a0:	68b8      	ldr	r0, [r7, #8]
 80133a2:	f003 faaf 	bl	8016904 <tcp_arg>

  /* Set up the various callback functions */
  altcp_recv(pcb, http_recv);
 80133a6:	490b      	ldr	r1, [pc, #44]	; (80133d4 <http_accept+0x78>)
 80133a8:	68b8      	ldr	r0, [r7, #8]
 80133aa:	f003 fabd 	bl	8016928 <tcp_recv>
  altcp_err(pcb, http_err);
 80133ae:	490a      	ldr	r1, [pc, #40]	; (80133d8 <http_accept+0x7c>)
 80133b0:	68b8      	ldr	r0, [r7, #8]
 80133b2:	f003 fafd 	bl	80169b0 <tcp_err>
  altcp_poll(pcb, http_poll, HTTPD_POLL_INTERVAL);
 80133b6:	2204      	movs	r2, #4
 80133b8:	4908      	ldr	r1, [pc, #32]	; (80133dc <http_accept+0x80>)
 80133ba:	68b8      	ldr	r0, [r7, #8]
 80133bc:	f003 fb32 	bl	8016a24 <tcp_poll>
  altcp_sent(pcb, http_sent);
 80133c0:	4907      	ldr	r1, [pc, #28]	; (80133e0 <http_accept+0x84>)
 80133c2:	68b8      	ldr	r0, [r7, #8]
 80133c4:	f003 fad2 	bl	801696c <tcp_sent>

  return ERR_OK;
 80133c8:	2300      	movs	r3, #0
}
 80133ca:	4618      	mov	r0, r3
 80133cc:	3718      	adds	r7, #24
 80133ce:	46bd      	mov	sp, r7
 80133d0:	bd80      	pop	{r7, pc}
 80133d2:	bf00      	nop
 80133d4:	08013251 	.word	0x08013251
 80133d8:	08013185 	.word	0x08013185
 80133dc:	080131df 	.word	0x080131df
 80133e0:	080131a9 	.word	0x080131a9

080133e4 <httpd_init_pcb>:

static void
httpd_init_pcb(struct altcp_pcb *pcb, u16_t port)
{
 80133e4:	b580      	push	{r7, lr}
 80133e6:	b084      	sub	sp, #16
 80133e8:	af00      	add	r7, sp, #0
 80133ea:	6078      	str	r0, [r7, #4]
 80133ec:	460b      	mov	r3, r1
 80133ee:	807b      	strh	r3, [r7, #2]
  err_t err;

  if (pcb) {
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	2b00      	cmp	r3, #0
 80133f4:	d029      	beq.n	801344a <httpd_init_pcb+0x66>
    altcp_setprio(pcb, HTTPD_TCP_PRIO);
 80133f6:	2101      	movs	r1, #1
 80133f8:	6878      	ldr	r0, [r7, #4]
 80133fa:	f003 f87b 	bl	80164f4 <tcp_setprio>
    /* set SOF_REUSEADDR here to explicitly bind httpd to multiple interfaces */
    err = altcp_bind(pcb, IP_ANY_TYPE, port);
 80133fe:	887b      	ldrh	r3, [r7, #2]
 8013400:	461a      	mov	r2, r3
 8013402:	4914      	ldr	r1, [pc, #80]	; (8013454 <httpd_init_pcb+0x70>)
 8013404:	6878      	ldr	r0, [r7, #4]
 8013406:	f002 f9c7 	bl	8015798 <tcp_bind>
 801340a:	4603      	mov	r3, r0
 801340c:	73fb      	strb	r3, [r7, #15]
    LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
    LWIP_ASSERT("httpd_init: tcp_bind failed", err == ERR_OK);
 801340e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8013412:	2b00      	cmp	r3, #0
 8013414:	d006      	beq.n	8013424 <httpd_init_pcb+0x40>
 8013416:	4b10      	ldr	r3, [pc, #64]	; (8013458 <httpd_init_pcb+0x74>)
 8013418:	f640 2257 	movw	r2, #2647	; 0xa57
 801341c:	490f      	ldr	r1, [pc, #60]	; (801345c <httpd_init_pcb+0x78>)
 801341e:	4810      	ldr	r0, [pc, #64]	; (8013460 <httpd_init_pcb+0x7c>)
 8013420:	f00a fe68 	bl	801e0f4 <iprintf>
    pcb = altcp_listen(pcb);
 8013424:	21ff      	movs	r1, #255	; 0xff
 8013426:	6878      	ldr	r0, [r7, #4]
 8013428:	f002 fa6e 	bl	8015908 <tcp_listen_with_backlog>
 801342c:	6078      	str	r0, [r7, #4]
    LWIP_ASSERT("httpd_init: tcp_listen failed", pcb != NULL);
 801342e:	687b      	ldr	r3, [r7, #4]
 8013430:	2b00      	cmp	r3, #0
 8013432:	d106      	bne.n	8013442 <httpd_init_pcb+0x5e>
 8013434:	4b08      	ldr	r3, [pc, #32]	; (8013458 <httpd_init_pcb+0x74>)
 8013436:	f640 2259 	movw	r2, #2649	; 0xa59
 801343a:	490a      	ldr	r1, [pc, #40]	; (8013464 <httpd_init_pcb+0x80>)
 801343c:	4808      	ldr	r0, [pc, #32]	; (8013460 <httpd_init_pcb+0x7c>)
 801343e:	f00a fe59 	bl	801e0f4 <iprintf>
    altcp_accept(pcb, http_accept);
 8013442:	4909      	ldr	r1, [pc, #36]	; (8013468 <httpd_init_pcb+0x84>)
 8013444:	6878      	ldr	r0, [r7, #4]
 8013446:	f003 fad5 	bl	80169f4 <tcp_accept>
  }
}
 801344a:	bf00      	nop
 801344c:	3710      	adds	r7, #16
 801344e:	46bd      	mov	sp, r7
 8013450:	bd80      	pop	{r7, pc}
 8013452:	bf00      	nop
 8013454:	08032970 	.word	0x08032970
 8013458:	0801f178 	.word	0x0801f178
 801345c:	0801f300 	.word	0x0801f300
 8013460:	0801f1c0 	.word	0x0801f1c0
 8013464:	0801f31c 	.word	0x0801f31c
 8013468:	0801335d 	.word	0x0801335d

0801346c <httpd_init>:
 * @ingroup httpd
 * Initialize the httpd: set up a listening PCB and bind it to the defined port
 */
void
httpd_init(void)
{
 801346c:	b580      	push	{r7, lr}
 801346e:	b082      	sub	sp, #8
 8013470:	af00      	add	r7, sp, #0
#endif
  LWIP_DEBUGF(HTTPD_DEBUG, ("httpd_init\n"));

  /* LWIP_ASSERT_CORE_LOCKED(); is checked by tcp_new() */

  pcb = altcp_tcp_new_ip_type(IPADDR_TYPE_ANY);
 8013472:	202e      	movs	r0, #46	; 0x2e
 8013474:	f003 fa38 	bl	80168e8 <tcp_new_ip_type>
 8013478:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("httpd_init: tcp_new failed", pcb != NULL);
 801347a:	687b      	ldr	r3, [r7, #4]
 801347c:	2b00      	cmp	r3, #0
 801347e:	d106      	bne.n	801348e <httpd_init+0x22>
 8013480:	4b07      	ldr	r3, [pc, #28]	; (80134a0 <httpd_init+0x34>)
 8013482:	f640 2272 	movw	r2, #2674	; 0xa72
 8013486:	4907      	ldr	r1, [pc, #28]	; (80134a4 <httpd_init+0x38>)
 8013488:	4807      	ldr	r0, [pc, #28]	; (80134a8 <httpd_init+0x3c>)
 801348a:	f00a fe33 	bl	801e0f4 <iprintf>
  httpd_init_pcb(pcb, HTTPD_SERVER_PORT);
 801348e:	2150      	movs	r1, #80	; 0x50
 8013490:	6878      	ldr	r0, [r7, #4]
 8013492:	f7ff ffa7 	bl	80133e4 <httpd_init_pcb>
}
 8013496:	bf00      	nop
 8013498:	3708      	adds	r7, #8
 801349a:	46bd      	mov	sp, r7
 801349c:	bd80      	pop	{r7, pc}
 801349e:	bf00      	nop
 80134a0:	0801f178 	.word	0x0801f178
 80134a4:	0801f33c 	.word	0x0801f33c
 80134a8:	0801f1c0 	.word	0x0801f1c0

080134ac <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 80134ac:	b480      	push	{r7}
 80134ae:	b083      	sub	sp, #12
 80134b0:	af00      	add	r7, sp, #0
 80134b2:	4603      	mov	r3, r0
 80134b4:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 80134b6:	88fb      	ldrh	r3, [r7, #6]
 80134b8:	021b      	lsls	r3, r3, #8
 80134ba:	b21a      	sxth	r2, r3
 80134bc:	88fb      	ldrh	r3, [r7, #6]
 80134be:	0a1b      	lsrs	r3, r3, #8
 80134c0:	b29b      	uxth	r3, r3
 80134c2:	b21b      	sxth	r3, r3
 80134c4:	4313      	orrs	r3, r2
 80134c6:	b21b      	sxth	r3, r3
 80134c8:	b29b      	uxth	r3, r3
}
 80134ca:	4618      	mov	r0, r3
 80134cc:	370c      	adds	r7, #12
 80134ce:	46bd      	mov	sp, r7
 80134d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134d4:	4770      	bx	lr

080134d6 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 80134d6:	b480      	push	{r7}
 80134d8:	b083      	sub	sp, #12
 80134da:	af00      	add	r7, sp, #0
 80134dc:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	061a      	lsls	r2, r3, #24
 80134e2:	687b      	ldr	r3, [r7, #4]
 80134e4:	021b      	lsls	r3, r3, #8
 80134e6:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80134ea:	431a      	orrs	r2, r3
 80134ec:	687b      	ldr	r3, [r7, #4]
 80134ee:	0a1b      	lsrs	r3, r3, #8
 80134f0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80134f4:	431a      	orrs	r2, r3
 80134f6:	687b      	ldr	r3, [r7, #4]
 80134f8:	0e1b      	lsrs	r3, r3, #24
 80134fa:	4313      	orrs	r3, r2
}
 80134fc:	4618      	mov	r0, r3
 80134fe:	370c      	adds	r7, #12
 8013500:	46bd      	mov	sp, r7
 8013502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013506:	4770      	bx	lr

08013508 <lwip_strnstr>:
 * lwIP default implementation for strnstr() non-standard function.
 * This can be \#defined to strnstr() depending on your platform port.
 */
char *
lwip_strnstr(const char *buffer, const char *token, size_t n)
{
 8013508:	b580      	push	{r7, lr}
 801350a:	b086      	sub	sp, #24
 801350c:	af00      	add	r7, sp, #0
 801350e:	60f8      	str	r0, [r7, #12]
 8013510:	60b9      	str	r1, [r7, #8]
 8013512:	607a      	str	r2, [r7, #4]
  const char *p;
  size_t tokenlen = strlen(token);
 8013514:	68b8      	ldr	r0, [r7, #8]
 8013516:	f7f4 fe9d 	bl	8008254 <strlen>
 801351a:	6138      	str	r0, [r7, #16]
  if (tokenlen == 0) {
 801351c:	693b      	ldr	r3, [r7, #16]
 801351e:	2b00      	cmp	r3, #0
 8013520:	d101      	bne.n	8013526 <lwip_strnstr+0x1e>
    return LWIP_CONST_CAST(char *, buffer);
 8013522:	68fb      	ldr	r3, [r7, #12]
 8013524:	e022      	b.n	801356c <lwip_strnstr+0x64>
  }
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 8013526:	68fb      	ldr	r3, [r7, #12]
 8013528:	617b      	str	r3, [r7, #20]
 801352a:	e012      	b.n	8013552 <lwip_strnstr+0x4a>
    if ((*p == *token) && (strncmp(p, token, tokenlen) == 0)) {
 801352c:	697b      	ldr	r3, [r7, #20]
 801352e:	781a      	ldrb	r2, [r3, #0]
 8013530:	68bb      	ldr	r3, [r7, #8]
 8013532:	781b      	ldrb	r3, [r3, #0]
 8013534:	429a      	cmp	r2, r3
 8013536:	d109      	bne.n	801354c <lwip_strnstr+0x44>
 8013538:	693a      	ldr	r2, [r7, #16]
 801353a:	68b9      	ldr	r1, [r7, #8]
 801353c:	6978      	ldr	r0, [r7, #20]
 801353e:	f00a fe32 	bl	801e1a6 <strncmp>
 8013542:	4603      	mov	r3, r0
 8013544:	2b00      	cmp	r3, #0
 8013546:	d101      	bne.n	801354c <lwip_strnstr+0x44>
      return LWIP_CONST_CAST(char *, p);
 8013548:	697b      	ldr	r3, [r7, #20]
 801354a:	e00f      	b.n	801356c <lwip_strnstr+0x64>
  for (p = buffer; *p && (p + tokenlen <= buffer + n); p++) {
 801354c:	697b      	ldr	r3, [r7, #20]
 801354e:	3301      	adds	r3, #1
 8013550:	617b      	str	r3, [r7, #20]
 8013552:	697b      	ldr	r3, [r7, #20]
 8013554:	781b      	ldrb	r3, [r3, #0]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d007      	beq.n	801356a <lwip_strnstr+0x62>
 801355a:	697a      	ldr	r2, [r7, #20]
 801355c:	693b      	ldr	r3, [r7, #16]
 801355e:	441a      	add	r2, r3
 8013560:	68f9      	ldr	r1, [r7, #12]
 8013562:	687b      	ldr	r3, [r7, #4]
 8013564:	440b      	add	r3, r1
 8013566:	429a      	cmp	r2, r3
 8013568:	d9e0      	bls.n	801352c <lwip_strnstr+0x24>
    }
  }
  return NULL;
 801356a:	2300      	movs	r3, #0
}
 801356c:	4618      	mov	r0, r3
 801356e:	3718      	adds	r7, #24
 8013570:	46bd      	mov	sp, r7
 8013572:	bd80      	pop	{r7, pc}

08013574 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8013574:	b580      	push	{r7, lr}
 8013576:	b082      	sub	sp, #8
 8013578:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 801357a:	2300      	movs	r3, #0
 801357c:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801357e:	f00a fce9 	bl	801df54 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 8013582:	f000 f8d5 	bl	8013730 <mem_init>
  memp_init();
 8013586:	f000 fc31 	bl	8013dec <memp_init>
  pbuf_init();
  netif_init();
 801358a:	f000 fcf7 	bl	8013f7c <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801358e:	f007 ffe1 	bl	801b554 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 8013592:	f001 fe03 	bl	801519c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8013596:	f007 ff25 	bl	801b3e4 <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 801359a:	bf00      	nop
 801359c:	3708      	adds	r7, #8
 801359e:	46bd      	mov	sp, r7
 80135a0:	bd80      	pop	{r7, pc}
	...

080135a4 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80135a4:	b480      	push	{r7}
 80135a6:	b083      	sub	sp, #12
 80135a8:	af00      	add	r7, sp, #0
 80135aa:	4603      	mov	r3, r0
 80135ac:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80135ae:	4b05      	ldr	r3, [pc, #20]	; (80135c4 <ptr_to_mem+0x20>)
 80135b0:	681a      	ldr	r2, [r3, #0]
 80135b2:	88fb      	ldrh	r3, [r7, #6]
 80135b4:	4413      	add	r3, r2
}
 80135b6:	4618      	mov	r0, r3
 80135b8:	370c      	adds	r7, #12
 80135ba:	46bd      	mov	sp, r7
 80135bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135c0:	4770      	bx	lr
 80135c2:	bf00      	nop
 80135c4:	200044e8 	.word	0x200044e8

080135c8 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80135c8:	b480      	push	{r7}
 80135ca:	b083      	sub	sp, #12
 80135cc:	af00      	add	r7, sp, #0
 80135ce:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80135d0:	687b      	ldr	r3, [r7, #4]
 80135d2:	4a05      	ldr	r2, [pc, #20]	; (80135e8 <mem_to_ptr+0x20>)
 80135d4:	6812      	ldr	r2, [r2, #0]
 80135d6:	1a9b      	subs	r3, r3, r2
 80135d8:	b29b      	uxth	r3, r3
}
 80135da:	4618      	mov	r0, r3
 80135dc:	370c      	adds	r7, #12
 80135de:	46bd      	mov	sp, r7
 80135e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80135e4:	4770      	bx	lr
 80135e6:	bf00      	nop
 80135e8:	200044e8 	.word	0x200044e8

080135ec <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80135ec:	b590      	push	{r4, r7, lr}
 80135ee:	b085      	sub	sp, #20
 80135f0:	af00      	add	r7, sp, #0
 80135f2:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80135f4:	4b45      	ldr	r3, [pc, #276]	; (801370c <plug_holes+0x120>)
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	687a      	ldr	r2, [r7, #4]
 80135fa:	429a      	cmp	r2, r3
 80135fc:	d206      	bcs.n	801360c <plug_holes+0x20>
 80135fe:	4b44      	ldr	r3, [pc, #272]	; (8013710 <plug_holes+0x124>)
 8013600:	f240 12df 	movw	r2, #479	; 0x1df
 8013604:	4943      	ldr	r1, [pc, #268]	; (8013714 <plug_holes+0x128>)
 8013606:	4844      	ldr	r0, [pc, #272]	; (8013718 <plug_holes+0x12c>)
 8013608:	f00a fd74 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 801360c:	4b43      	ldr	r3, [pc, #268]	; (801371c <plug_holes+0x130>)
 801360e:	681b      	ldr	r3, [r3, #0]
 8013610:	687a      	ldr	r2, [r7, #4]
 8013612:	429a      	cmp	r2, r3
 8013614:	d306      	bcc.n	8013624 <plug_holes+0x38>
 8013616:	4b3e      	ldr	r3, [pc, #248]	; (8013710 <plug_holes+0x124>)
 8013618:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 801361c:	4940      	ldr	r1, [pc, #256]	; (8013720 <plug_holes+0x134>)
 801361e:	483e      	ldr	r0, [pc, #248]	; (8013718 <plug_holes+0x12c>)
 8013620:	f00a fd68 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 8013624:	687b      	ldr	r3, [r7, #4]
 8013626:	791b      	ldrb	r3, [r3, #4]
 8013628:	2b00      	cmp	r3, #0
 801362a:	d006      	beq.n	801363a <plug_holes+0x4e>
 801362c:	4b38      	ldr	r3, [pc, #224]	; (8013710 <plug_holes+0x124>)
 801362e:	f240 12e1 	movw	r2, #481	; 0x1e1
 8013632:	493c      	ldr	r1, [pc, #240]	; (8013724 <plug_holes+0x138>)
 8013634:	4838      	ldr	r0, [pc, #224]	; (8013718 <plug_holes+0x12c>)
 8013636:	f00a fd5d 	bl	801e0f4 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 801363a:	687b      	ldr	r3, [r7, #4]
 801363c:	881b      	ldrh	r3, [r3, #0]
 801363e:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013642:	d906      	bls.n	8013652 <plug_holes+0x66>
 8013644:	4b32      	ldr	r3, [pc, #200]	; (8013710 <plug_holes+0x124>)
 8013646:	f44f 72f2 	mov.w	r2, #484	; 0x1e4
 801364a:	4937      	ldr	r1, [pc, #220]	; (8013728 <plug_holes+0x13c>)
 801364c:	4832      	ldr	r0, [pc, #200]	; (8013718 <plug_holes+0x12c>)
 801364e:	f00a fd51 	bl	801e0f4 <iprintf>

  nmem = ptr_to_mem(mem->next);
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	881b      	ldrh	r3, [r3, #0]
 8013656:	4618      	mov	r0, r3
 8013658:	f7ff ffa4 	bl	80135a4 <ptr_to_mem>
 801365c:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 801365e:	687a      	ldr	r2, [r7, #4]
 8013660:	68fb      	ldr	r3, [r7, #12]
 8013662:	429a      	cmp	r2, r3
 8013664:	d024      	beq.n	80136b0 <plug_holes+0xc4>
 8013666:	68fb      	ldr	r3, [r7, #12]
 8013668:	791b      	ldrb	r3, [r3, #4]
 801366a:	2b00      	cmp	r3, #0
 801366c:	d120      	bne.n	80136b0 <plug_holes+0xc4>
 801366e:	4b2b      	ldr	r3, [pc, #172]	; (801371c <plug_holes+0x130>)
 8013670:	681b      	ldr	r3, [r3, #0]
 8013672:	68fa      	ldr	r2, [r7, #12]
 8013674:	429a      	cmp	r2, r3
 8013676:	d01b      	beq.n	80136b0 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8013678:	4b2c      	ldr	r3, [pc, #176]	; (801372c <plug_holes+0x140>)
 801367a:	681b      	ldr	r3, [r3, #0]
 801367c:	68fa      	ldr	r2, [r7, #12]
 801367e:	429a      	cmp	r2, r3
 8013680:	d102      	bne.n	8013688 <plug_holes+0x9c>
      lfree = mem;
 8013682:	4a2a      	ldr	r2, [pc, #168]	; (801372c <plug_holes+0x140>)
 8013684:	687b      	ldr	r3, [r7, #4]
 8013686:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	881a      	ldrh	r2, [r3, #0]
 801368c:	687b      	ldr	r3, [r7, #4]
 801368e:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8013690:	68fb      	ldr	r3, [r7, #12]
 8013692:	881b      	ldrh	r3, [r3, #0]
 8013694:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013698:	d00a      	beq.n	80136b0 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 801369a:	68fb      	ldr	r3, [r7, #12]
 801369c:	881b      	ldrh	r3, [r3, #0]
 801369e:	4618      	mov	r0, r3
 80136a0:	f7ff ff80 	bl	80135a4 <ptr_to_mem>
 80136a4:	4604      	mov	r4, r0
 80136a6:	6878      	ldr	r0, [r7, #4]
 80136a8:	f7ff ff8e 	bl	80135c8 <mem_to_ptr>
 80136ac:	4603      	mov	r3, r0
 80136ae:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80136b0:	687b      	ldr	r3, [r7, #4]
 80136b2:	885b      	ldrh	r3, [r3, #2]
 80136b4:	4618      	mov	r0, r3
 80136b6:	f7ff ff75 	bl	80135a4 <ptr_to_mem>
 80136ba:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80136bc:	68ba      	ldr	r2, [r7, #8]
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	429a      	cmp	r2, r3
 80136c2:	d01f      	beq.n	8013704 <plug_holes+0x118>
 80136c4:	68bb      	ldr	r3, [r7, #8]
 80136c6:	791b      	ldrb	r3, [r3, #4]
 80136c8:	2b00      	cmp	r3, #0
 80136ca:	d11b      	bne.n	8013704 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80136cc:	4b17      	ldr	r3, [pc, #92]	; (801372c <plug_holes+0x140>)
 80136ce:	681b      	ldr	r3, [r3, #0]
 80136d0:	687a      	ldr	r2, [r7, #4]
 80136d2:	429a      	cmp	r2, r3
 80136d4:	d102      	bne.n	80136dc <plug_holes+0xf0>
      lfree = pmem;
 80136d6:	4a15      	ldr	r2, [pc, #84]	; (801372c <plug_holes+0x140>)
 80136d8:	68bb      	ldr	r3, [r7, #8]
 80136da:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	881a      	ldrh	r2, [r3, #0]
 80136e0:	68bb      	ldr	r3, [r7, #8]
 80136e2:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	881b      	ldrh	r3, [r3, #0]
 80136e8:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 80136ec:	d00a      	beq.n	8013704 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80136ee:	687b      	ldr	r3, [r7, #4]
 80136f0:	881b      	ldrh	r3, [r3, #0]
 80136f2:	4618      	mov	r0, r3
 80136f4:	f7ff ff56 	bl	80135a4 <ptr_to_mem>
 80136f8:	4604      	mov	r4, r0
 80136fa:	68b8      	ldr	r0, [r7, #8]
 80136fc:	f7ff ff64 	bl	80135c8 <mem_to_ptr>
 8013700:	4603      	mov	r3, r0
 8013702:	8063      	strh	r3, [r4, #2]
    }
  }
}
 8013704:	bf00      	nop
 8013706:	3714      	adds	r7, #20
 8013708:	46bd      	mov	sp, r7
 801370a:	bd90      	pop	{r4, r7, pc}
 801370c:	200044e8 	.word	0x200044e8
 8013710:	0801f358 	.word	0x0801f358
 8013714:	0801f388 	.word	0x0801f388
 8013718:	0801f3a0 	.word	0x0801f3a0
 801371c:	200044ec 	.word	0x200044ec
 8013720:	0801f3c8 	.word	0x0801f3c8
 8013724:	0801f3e4 	.word	0x0801f3e4
 8013728:	0801f400 	.word	0x0801f400
 801372c:	200044f4 	.word	0x200044f4

08013730 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8013730:	b580      	push	{r7, lr}
 8013732:	b082      	sub	sp, #8
 8013734:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 8013736:	4b1f      	ldr	r3, [pc, #124]	; (80137b4 <mem_init+0x84>)
 8013738:	3303      	adds	r3, #3
 801373a:	f023 0303 	bic.w	r3, r3, #3
 801373e:	461a      	mov	r2, r3
 8013740:	4b1d      	ldr	r3, [pc, #116]	; (80137b8 <mem_init+0x88>)
 8013742:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8013744:	4b1c      	ldr	r3, [pc, #112]	; (80137b8 <mem_init+0x88>)
 8013746:	681b      	ldr	r3, [r3, #0]
 8013748:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801374a:	687b      	ldr	r3, [r7, #4]
 801374c:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8013750:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8013752:	687b      	ldr	r3, [r7, #4]
 8013754:	2200      	movs	r2, #0
 8013756:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8013758:	687b      	ldr	r3, [r7, #4]
 801375a:	2200      	movs	r2, #0
 801375c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801375e:	f44f 60c8 	mov.w	r0, #1600	; 0x640
 8013762:	f7ff ff1f 	bl	80135a4 <ptr_to_mem>
 8013766:	4602      	mov	r2, r0
 8013768:	4b14      	ldr	r3, [pc, #80]	; (80137bc <mem_init+0x8c>)
 801376a:	601a      	str	r2, [r3, #0]
  ram_end->used = 1;
 801376c:	4b13      	ldr	r3, [pc, #76]	; (80137bc <mem_init+0x8c>)
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	2201      	movs	r2, #1
 8013772:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8013774:	4b11      	ldr	r3, [pc, #68]	; (80137bc <mem_init+0x8c>)
 8013776:	681b      	ldr	r3, [r3, #0]
 8013778:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 801377c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801377e:	4b0f      	ldr	r3, [pc, #60]	; (80137bc <mem_init+0x8c>)
 8013780:	681b      	ldr	r3, [r3, #0]
 8013782:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8013786:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8013788:	4b0b      	ldr	r3, [pc, #44]	; (80137b8 <mem_init+0x88>)
 801378a:	681b      	ldr	r3, [r3, #0]
 801378c:	4a0c      	ldr	r2, [pc, #48]	; (80137c0 <mem_init+0x90>)
 801378e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8013790:	480c      	ldr	r0, [pc, #48]	; (80137c4 <mem_init+0x94>)
 8013792:	f00a fbed 	bl	801df70 <sys_mutex_new>
 8013796:	4603      	mov	r3, r0
 8013798:	2b00      	cmp	r3, #0
 801379a:	d006      	beq.n	80137aa <mem_init+0x7a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801379c:	4b0a      	ldr	r3, [pc, #40]	; (80137c8 <mem_init+0x98>)
 801379e:	f240 221f 	movw	r2, #543	; 0x21f
 80137a2:	490a      	ldr	r1, [pc, #40]	; (80137cc <mem_init+0x9c>)
 80137a4:	480a      	ldr	r0, [pc, #40]	; (80137d0 <mem_init+0xa0>)
 80137a6:	f00a fca5 	bl	801e0f4 <iprintf>
  }
}
 80137aa:	bf00      	nop
 80137ac:	3708      	adds	r7, #8
 80137ae:	46bd      	mov	sp, r7
 80137b0:	bd80      	pop	{r7, pc}
 80137b2:	bf00      	nop
 80137b4:	20007e14 	.word	0x20007e14
 80137b8:	200044e8 	.word	0x200044e8
 80137bc:	200044ec 	.word	0x200044ec
 80137c0:	200044f4 	.word	0x200044f4
 80137c4:	200044f0 	.word	0x200044f0
 80137c8:	0801f358 	.word	0x0801f358
 80137cc:	0801f42c 	.word	0x0801f42c
 80137d0:	0801f3a0 	.word	0x0801f3a0

080137d4 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80137d4:	b580      	push	{r7, lr}
 80137d6:	b086      	sub	sp, #24
 80137d8:	af00      	add	r7, sp, #0
 80137da:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80137dc:	6878      	ldr	r0, [r7, #4]
 80137de:	f7ff fef3 	bl	80135c8 <mem_to_ptr>
 80137e2:	4603      	mov	r3, r0
 80137e4:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80137e6:	687b      	ldr	r3, [r7, #4]
 80137e8:	881b      	ldrh	r3, [r3, #0]
 80137ea:	4618      	mov	r0, r3
 80137ec:	f7ff feda 	bl	80135a4 <ptr_to_mem>
 80137f0:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80137f2:	687b      	ldr	r3, [r7, #4]
 80137f4:	885b      	ldrh	r3, [r3, #2]
 80137f6:	4618      	mov	r0, r3
 80137f8:	f7ff fed4 	bl	80135a4 <ptr_to_mem>
 80137fc:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80137fe:	687b      	ldr	r3, [r7, #4]
 8013800:	881b      	ldrh	r3, [r3, #0]
 8013802:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013806:	d818      	bhi.n	801383a <mem_link_valid+0x66>
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	885b      	ldrh	r3, [r3, #2]
 801380c:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013810:	d813      	bhi.n	801383a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8013812:	687b      	ldr	r3, [r7, #4]
 8013814:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8013816:	8afa      	ldrh	r2, [r7, #22]
 8013818:	429a      	cmp	r2, r3
 801381a:	d004      	beq.n	8013826 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	881b      	ldrh	r3, [r3, #0]
 8013820:	8afa      	ldrh	r2, [r7, #22]
 8013822:	429a      	cmp	r2, r3
 8013824:	d109      	bne.n	801383a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013826:	4b08      	ldr	r3, [pc, #32]	; (8013848 <mem_link_valid+0x74>)
 8013828:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801382a:	693a      	ldr	r2, [r7, #16]
 801382c:	429a      	cmp	r2, r3
 801382e:	d006      	beq.n	801383e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8013830:	693b      	ldr	r3, [r7, #16]
 8013832:	885b      	ldrh	r3, [r3, #2]
 8013834:	8afa      	ldrh	r2, [r7, #22]
 8013836:	429a      	cmp	r2, r3
 8013838:	d001      	beq.n	801383e <mem_link_valid+0x6a>
    return 0;
 801383a:	2300      	movs	r3, #0
 801383c:	e000      	b.n	8013840 <mem_link_valid+0x6c>
  }
  return 1;
 801383e:	2301      	movs	r3, #1
}
 8013840:	4618      	mov	r0, r3
 8013842:	3718      	adds	r7, #24
 8013844:	46bd      	mov	sp, r7
 8013846:	bd80      	pop	{r7, pc}
 8013848:	200044ec 	.word	0x200044ec

0801384c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801384c:	b580      	push	{r7, lr}
 801384e:	b088      	sub	sp, #32
 8013850:	af00      	add	r7, sp, #0
 8013852:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8013854:	687b      	ldr	r3, [r7, #4]
 8013856:	2b00      	cmp	r3, #0
 8013858:	d070      	beq.n	801393c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801385a:	687b      	ldr	r3, [r7, #4]
 801385c:	f003 0303 	and.w	r3, r3, #3
 8013860:	2b00      	cmp	r3, #0
 8013862:	d00d      	beq.n	8013880 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8013864:	4b37      	ldr	r3, [pc, #220]	; (8013944 <mem_free+0xf8>)
 8013866:	f240 2273 	movw	r2, #627	; 0x273
 801386a:	4937      	ldr	r1, [pc, #220]	; (8013948 <mem_free+0xfc>)
 801386c:	4837      	ldr	r0, [pc, #220]	; (801394c <mem_free+0x100>)
 801386e:	f00a fc41 	bl	801e0f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8013872:	f00a fbdb 	bl	801e02c <sys_arch_protect>
 8013876:	60f8      	str	r0, [r7, #12]
 8013878:	68f8      	ldr	r0, [r7, #12]
 801387a:	f00a fbe5 	bl	801e048 <sys_arch_unprotect>
    return;
 801387e:	e05e      	b.n	801393e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8013880:	687b      	ldr	r3, [r7, #4]
 8013882:	3b08      	subs	r3, #8
 8013884:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8013886:	4b32      	ldr	r3, [pc, #200]	; (8013950 <mem_free+0x104>)
 8013888:	681b      	ldr	r3, [r3, #0]
 801388a:	69fa      	ldr	r2, [r7, #28]
 801388c:	429a      	cmp	r2, r3
 801388e:	d306      	bcc.n	801389e <mem_free+0x52>
 8013890:	687b      	ldr	r3, [r7, #4]
 8013892:	f103 020c 	add.w	r2, r3, #12
 8013896:	4b2f      	ldr	r3, [pc, #188]	; (8013954 <mem_free+0x108>)
 8013898:	681b      	ldr	r3, [r3, #0]
 801389a:	429a      	cmp	r2, r3
 801389c:	d90d      	bls.n	80138ba <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801389e:	4b29      	ldr	r3, [pc, #164]	; (8013944 <mem_free+0xf8>)
 80138a0:	f240 227f 	movw	r2, #639	; 0x27f
 80138a4:	492c      	ldr	r1, [pc, #176]	; (8013958 <mem_free+0x10c>)
 80138a6:	4829      	ldr	r0, [pc, #164]	; (801394c <mem_free+0x100>)
 80138a8:	f00a fc24 	bl	801e0f4 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80138ac:	f00a fbbe 	bl	801e02c <sys_arch_protect>
 80138b0:	6138      	str	r0, [r7, #16]
 80138b2:	6938      	ldr	r0, [r7, #16]
 80138b4:	f00a fbc8 	bl	801e048 <sys_arch_unprotect>
    return;
 80138b8:	e041      	b.n	801393e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80138ba:	4828      	ldr	r0, [pc, #160]	; (801395c <mem_free+0x110>)
 80138bc:	f00a fb74 	bl	801dfa8 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80138c0:	69fb      	ldr	r3, [r7, #28]
 80138c2:	791b      	ldrb	r3, [r3, #4]
 80138c4:	2b00      	cmp	r3, #0
 80138c6:	d110      	bne.n	80138ea <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80138c8:	4b1e      	ldr	r3, [pc, #120]	; (8013944 <mem_free+0xf8>)
 80138ca:	f44f 7223 	mov.w	r2, #652	; 0x28c
 80138ce:	4924      	ldr	r1, [pc, #144]	; (8013960 <mem_free+0x114>)
 80138d0:	481e      	ldr	r0, [pc, #120]	; (801394c <mem_free+0x100>)
 80138d2:	f00a fc0f 	bl	801e0f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80138d6:	4821      	ldr	r0, [pc, #132]	; (801395c <mem_free+0x110>)
 80138d8:	f00a fb75 	bl	801dfc6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80138dc:	f00a fba6 	bl	801e02c <sys_arch_protect>
 80138e0:	6178      	str	r0, [r7, #20]
 80138e2:	6978      	ldr	r0, [r7, #20]
 80138e4:	f00a fbb0 	bl	801e048 <sys_arch_unprotect>
    return;
 80138e8:	e029      	b.n	801393e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80138ea:	69f8      	ldr	r0, [r7, #28]
 80138ec:	f7ff ff72 	bl	80137d4 <mem_link_valid>
 80138f0:	4603      	mov	r3, r0
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d110      	bne.n	8013918 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80138f6:	4b13      	ldr	r3, [pc, #76]	; (8013944 <mem_free+0xf8>)
 80138f8:	f240 2295 	movw	r2, #661	; 0x295
 80138fc:	4919      	ldr	r1, [pc, #100]	; (8013964 <mem_free+0x118>)
 80138fe:	4813      	ldr	r0, [pc, #76]	; (801394c <mem_free+0x100>)
 8013900:	f00a fbf8 	bl	801e0f4 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8013904:	4815      	ldr	r0, [pc, #84]	; (801395c <mem_free+0x110>)
 8013906:	f00a fb5e 	bl	801dfc6 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801390a:	f00a fb8f 	bl	801e02c <sys_arch_protect>
 801390e:	61b8      	str	r0, [r7, #24]
 8013910:	69b8      	ldr	r0, [r7, #24]
 8013912:	f00a fb99 	bl	801e048 <sys_arch_unprotect>
    return;
 8013916:	e012      	b.n	801393e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8013918:	69fb      	ldr	r3, [r7, #28]
 801391a:	2200      	movs	r2, #0
 801391c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801391e:	4b12      	ldr	r3, [pc, #72]	; (8013968 <mem_free+0x11c>)
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	69fa      	ldr	r2, [r7, #28]
 8013924:	429a      	cmp	r2, r3
 8013926:	d202      	bcs.n	801392e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8013928:	4a0f      	ldr	r2, [pc, #60]	; (8013968 <mem_free+0x11c>)
 801392a:	69fb      	ldr	r3, [r7, #28]
 801392c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801392e:	69f8      	ldr	r0, [r7, #28]
 8013930:	f7ff fe5c 	bl	80135ec <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013934:	4809      	ldr	r0, [pc, #36]	; (801395c <mem_free+0x110>)
 8013936:	f00a fb46 	bl	801dfc6 <sys_mutex_unlock>
 801393a:	e000      	b.n	801393e <mem_free+0xf2>
    return;
 801393c:	bf00      	nop
}
 801393e:	3720      	adds	r7, #32
 8013940:	46bd      	mov	sp, r7
 8013942:	bd80      	pop	{r7, pc}
 8013944:	0801f358 	.word	0x0801f358
 8013948:	0801f448 	.word	0x0801f448
 801394c:	0801f3a0 	.word	0x0801f3a0
 8013950:	200044e8 	.word	0x200044e8
 8013954:	200044ec 	.word	0x200044ec
 8013958:	0801f46c 	.word	0x0801f46c
 801395c:	200044f0 	.word	0x200044f0
 8013960:	0801f488 	.word	0x0801f488
 8013964:	0801f4b0 	.word	0x0801f4b0
 8013968:	200044f4 	.word	0x200044f4

0801396c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801396c:	b580      	push	{r7, lr}
 801396e:	b088      	sub	sp, #32
 8013970:	af00      	add	r7, sp, #0
 8013972:	6078      	str	r0, [r7, #4]
 8013974:	460b      	mov	r3, r1
 8013976:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8013978:	887b      	ldrh	r3, [r7, #2]
 801397a:	3303      	adds	r3, #3
 801397c:	b29b      	uxth	r3, r3
 801397e:	f023 0303 	bic.w	r3, r3, #3
 8013982:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8013984:	8bfb      	ldrh	r3, [r7, #30]
 8013986:	2b0b      	cmp	r3, #11
 8013988:	d801      	bhi.n	801398e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801398a:	230c      	movs	r3, #12
 801398c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801398e:	8bfb      	ldrh	r3, [r7, #30]
 8013990:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013994:	d803      	bhi.n	801399e <mem_trim+0x32>
 8013996:	8bfa      	ldrh	r2, [r7, #30]
 8013998:	887b      	ldrh	r3, [r7, #2]
 801399a:	429a      	cmp	r2, r3
 801399c:	d201      	bcs.n	80139a2 <mem_trim+0x36>
    return NULL;
 801399e:	2300      	movs	r3, #0
 80139a0:	e0d8      	b.n	8013b54 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80139a2:	4b6e      	ldr	r3, [pc, #440]	; (8013b5c <mem_trim+0x1f0>)
 80139a4:	681b      	ldr	r3, [r3, #0]
 80139a6:	687a      	ldr	r2, [r7, #4]
 80139a8:	429a      	cmp	r2, r3
 80139aa:	d304      	bcc.n	80139b6 <mem_trim+0x4a>
 80139ac:	4b6c      	ldr	r3, [pc, #432]	; (8013b60 <mem_trim+0x1f4>)
 80139ae:	681b      	ldr	r3, [r3, #0]
 80139b0:	687a      	ldr	r2, [r7, #4]
 80139b2:	429a      	cmp	r2, r3
 80139b4:	d306      	bcc.n	80139c4 <mem_trim+0x58>
 80139b6:	4b6b      	ldr	r3, [pc, #428]	; (8013b64 <mem_trim+0x1f8>)
 80139b8:	f240 22d2 	movw	r2, #722	; 0x2d2
 80139bc:	496a      	ldr	r1, [pc, #424]	; (8013b68 <mem_trim+0x1fc>)
 80139be:	486b      	ldr	r0, [pc, #428]	; (8013b6c <mem_trim+0x200>)
 80139c0:	f00a fb98 	bl	801e0f4 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80139c4:	4b65      	ldr	r3, [pc, #404]	; (8013b5c <mem_trim+0x1f0>)
 80139c6:	681b      	ldr	r3, [r3, #0]
 80139c8:	687a      	ldr	r2, [r7, #4]
 80139ca:	429a      	cmp	r2, r3
 80139cc:	d304      	bcc.n	80139d8 <mem_trim+0x6c>
 80139ce:	4b64      	ldr	r3, [pc, #400]	; (8013b60 <mem_trim+0x1f4>)
 80139d0:	681b      	ldr	r3, [r3, #0]
 80139d2:	687a      	ldr	r2, [r7, #4]
 80139d4:	429a      	cmp	r2, r3
 80139d6:	d307      	bcc.n	80139e8 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80139d8:	f00a fb28 	bl	801e02c <sys_arch_protect>
 80139dc:	60b8      	str	r0, [r7, #8]
 80139de:	68b8      	ldr	r0, [r7, #8]
 80139e0:	f00a fb32 	bl	801e048 <sys_arch_unprotect>
    return rmem;
 80139e4:	687b      	ldr	r3, [r7, #4]
 80139e6:	e0b5      	b.n	8013b54 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80139e8:	687b      	ldr	r3, [r7, #4]
 80139ea:	3b08      	subs	r3, #8
 80139ec:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80139ee:	69b8      	ldr	r0, [r7, #24]
 80139f0:	f7ff fdea 	bl	80135c8 <mem_to_ptr>
 80139f4:	4603      	mov	r3, r0
 80139f6:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80139f8:	69bb      	ldr	r3, [r7, #24]
 80139fa:	881a      	ldrh	r2, [r3, #0]
 80139fc:	8afb      	ldrh	r3, [r7, #22]
 80139fe:	1ad3      	subs	r3, r2, r3
 8013a00:	b29b      	uxth	r3, r3
 8013a02:	3b08      	subs	r3, #8
 8013a04:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8013a06:	8bfa      	ldrh	r2, [r7, #30]
 8013a08:	8abb      	ldrh	r3, [r7, #20]
 8013a0a:	429a      	cmp	r2, r3
 8013a0c:	d906      	bls.n	8013a1c <mem_trim+0xb0>
 8013a0e:	4b55      	ldr	r3, [pc, #340]	; (8013b64 <mem_trim+0x1f8>)
 8013a10:	f44f 7239 	mov.w	r2, #740	; 0x2e4
 8013a14:	4956      	ldr	r1, [pc, #344]	; (8013b70 <mem_trim+0x204>)
 8013a16:	4855      	ldr	r0, [pc, #340]	; (8013b6c <mem_trim+0x200>)
 8013a18:	f00a fb6c 	bl	801e0f4 <iprintf>
  if (newsize > size) {
 8013a1c:	8bfa      	ldrh	r2, [r7, #30]
 8013a1e:	8abb      	ldrh	r3, [r7, #20]
 8013a20:	429a      	cmp	r2, r3
 8013a22:	d901      	bls.n	8013a28 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8013a24:	2300      	movs	r3, #0
 8013a26:	e095      	b.n	8013b54 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8013a28:	8bfa      	ldrh	r2, [r7, #30]
 8013a2a:	8abb      	ldrh	r3, [r7, #20]
 8013a2c:	429a      	cmp	r2, r3
 8013a2e:	d101      	bne.n	8013a34 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8013a30:	687b      	ldr	r3, [r7, #4]
 8013a32:	e08f      	b.n	8013b54 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8013a34:	484f      	ldr	r0, [pc, #316]	; (8013b74 <mem_trim+0x208>)
 8013a36:	f00a fab7 	bl	801dfa8 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 8013a3a:	69bb      	ldr	r3, [r7, #24]
 8013a3c:	881b      	ldrh	r3, [r3, #0]
 8013a3e:	4618      	mov	r0, r3
 8013a40:	f7ff fdb0 	bl	80135a4 <ptr_to_mem>
 8013a44:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8013a46:	693b      	ldr	r3, [r7, #16]
 8013a48:	791b      	ldrb	r3, [r3, #4]
 8013a4a:	2b00      	cmp	r3, #0
 8013a4c:	d13f      	bne.n	8013ace <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013a4e:	69bb      	ldr	r3, [r7, #24]
 8013a50:	881b      	ldrh	r3, [r3, #0]
 8013a52:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013a56:	d106      	bne.n	8013a66 <mem_trim+0xfa>
 8013a58:	4b42      	ldr	r3, [pc, #264]	; (8013b64 <mem_trim+0x1f8>)
 8013a5a:	f240 22f5 	movw	r2, #757	; 0x2f5
 8013a5e:	4946      	ldr	r1, [pc, #280]	; (8013b78 <mem_trim+0x20c>)
 8013a60:	4842      	ldr	r0, [pc, #264]	; (8013b6c <mem_trim+0x200>)
 8013a62:	f00a fb47 	bl	801e0f4 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8013a66:	693b      	ldr	r3, [r7, #16]
 8013a68:	881b      	ldrh	r3, [r3, #0]
 8013a6a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013a6c:	8afa      	ldrh	r2, [r7, #22]
 8013a6e:	8bfb      	ldrh	r3, [r7, #30]
 8013a70:	4413      	add	r3, r2
 8013a72:	b29b      	uxth	r3, r3
 8013a74:	3308      	adds	r3, #8
 8013a76:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8013a78:	4b40      	ldr	r3, [pc, #256]	; (8013b7c <mem_trim+0x210>)
 8013a7a:	681b      	ldr	r3, [r3, #0]
 8013a7c:	693a      	ldr	r2, [r7, #16]
 8013a7e:	429a      	cmp	r2, r3
 8013a80:	d106      	bne.n	8013a90 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8013a82:	89fb      	ldrh	r3, [r7, #14]
 8013a84:	4618      	mov	r0, r3
 8013a86:	f7ff fd8d 	bl	80135a4 <ptr_to_mem>
 8013a8a:	4602      	mov	r2, r0
 8013a8c:	4b3b      	ldr	r3, [pc, #236]	; (8013b7c <mem_trim+0x210>)
 8013a8e:	601a      	str	r2, [r3, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8013a90:	89fb      	ldrh	r3, [r7, #14]
 8013a92:	4618      	mov	r0, r3
 8013a94:	f7ff fd86 	bl	80135a4 <ptr_to_mem>
 8013a98:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 8013a9a:	693b      	ldr	r3, [r7, #16]
 8013a9c:	2200      	movs	r2, #0
 8013a9e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 8013aa0:	693b      	ldr	r3, [r7, #16]
 8013aa2:	89ba      	ldrh	r2, [r7, #12]
 8013aa4:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 8013aa6:	693b      	ldr	r3, [r7, #16]
 8013aa8:	8afa      	ldrh	r2, [r7, #22]
 8013aaa:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 8013aac:	69bb      	ldr	r3, [r7, #24]
 8013aae:	89fa      	ldrh	r2, [r7, #14]
 8013ab0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013ab2:	693b      	ldr	r3, [r7, #16]
 8013ab4:	881b      	ldrh	r3, [r3, #0]
 8013ab6:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013aba:	d047      	beq.n	8013b4c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013abc:	693b      	ldr	r3, [r7, #16]
 8013abe:	881b      	ldrh	r3, [r3, #0]
 8013ac0:	4618      	mov	r0, r3
 8013ac2:	f7ff fd6f 	bl	80135a4 <ptr_to_mem>
 8013ac6:	4602      	mov	r2, r0
 8013ac8:	89fb      	ldrh	r3, [r7, #14]
 8013aca:	8053      	strh	r3, [r2, #2]
 8013acc:	e03e      	b.n	8013b4c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 8013ace:	8bfb      	ldrh	r3, [r7, #30]
 8013ad0:	f103 0214 	add.w	r2, r3, #20
 8013ad4:	8abb      	ldrh	r3, [r7, #20]
 8013ad6:	429a      	cmp	r2, r3
 8013ad8:	d838      	bhi.n	8013b4c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 8013ada:	8afa      	ldrh	r2, [r7, #22]
 8013adc:	8bfb      	ldrh	r3, [r7, #30]
 8013ade:	4413      	add	r3, r2
 8013ae0:	b29b      	uxth	r3, r3
 8013ae2:	3308      	adds	r3, #8
 8013ae4:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 8013ae6:	69bb      	ldr	r3, [r7, #24]
 8013ae8:	881b      	ldrh	r3, [r3, #0]
 8013aea:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013aee:	d106      	bne.n	8013afe <mem_trim+0x192>
 8013af0:	4b1c      	ldr	r3, [pc, #112]	; (8013b64 <mem_trim+0x1f8>)
 8013af2:	f240 3216 	movw	r2, #790	; 0x316
 8013af6:	4920      	ldr	r1, [pc, #128]	; (8013b78 <mem_trim+0x20c>)
 8013af8:	481c      	ldr	r0, [pc, #112]	; (8013b6c <mem_trim+0x200>)
 8013afa:	f00a fafb 	bl	801e0f4 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 8013afe:	89fb      	ldrh	r3, [r7, #14]
 8013b00:	4618      	mov	r0, r3
 8013b02:	f7ff fd4f 	bl	80135a4 <ptr_to_mem>
 8013b06:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8013b08:	4b1c      	ldr	r3, [pc, #112]	; (8013b7c <mem_trim+0x210>)
 8013b0a:	681b      	ldr	r3, [r3, #0]
 8013b0c:	693a      	ldr	r2, [r7, #16]
 8013b0e:	429a      	cmp	r2, r3
 8013b10:	d202      	bcs.n	8013b18 <mem_trim+0x1ac>
      lfree = mem2;
 8013b12:	4a1a      	ldr	r2, [pc, #104]	; (8013b7c <mem_trim+0x210>)
 8013b14:	693b      	ldr	r3, [r7, #16]
 8013b16:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8013b18:	693b      	ldr	r3, [r7, #16]
 8013b1a:	2200      	movs	r2, #0
 8013b1c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 8013b1e:	69bb      	ldr	r3, [r7, #24]
 8013b20:	881a      	ldrh	r2, [r3, #0]
 8013b22:	693b      	ldr	r3, [r7, #16]
 8013b24:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8013b26:	693b      	ldr	r3, [r7, #16]
 8013b28:	8afa      	ldrh	r2, [r7, #22]
 8013b2a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 8013b2c:	69bb      	ldr	r3, [r7, #24]
 8013b2e:	89fa      	ldrh	r2, [r7, #14]
 8013b30:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8013b32:	693b      	ldr	r3, [r7, #16]
 8013b34:	881b      	ldrh	r3, [r3, #0]
 8013b36:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013b3a:	d007      	beq.n	8013b4c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 8013b3c:	693b      	ldr	r3, [r7, #16]
 8013b3e:	881b      	ldrh	r3, [r3, #0]
 8013b40:	4618      	mov	r0, r3
 8013b42:	f7ff fd2f 	bl	80135a4 <ptr_to_mem>
 8013b46:	4602      	mov	r2, r0
 8013b48:	89fb      	ldrh	r3, [r7, #14]
 8013b4a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8013b4c:	4809      	ldr	r0, [pc, #36]	; (8013b74 <mem_trim+0x208>)
 8013b4e:	f00a fa3a 	bl	801dfc6 <sys_mutex_unlock>
  return rmem;
 8013b52:	687b      	ldr	r3, [r7, #4]
}
 8013b54:	4618      	mov	r0, r3
 8013b56:	3720      	adds	r7, #32
 8013b58:	46bd      	mov	sp, r7
 8013b5a:	bd80      	pop	{r7, pc}
 8013b5c:	200044e8 	.word	0x200044e8
 8013b60:	200044ec 	.word	0x200044ec
 8013b64:	0801f358 	.word	0x0801f358
 8013b68:	0801f4e4 	.word	0x0801f4e4
 8013b6c:	0801f3a0 	.word	0x0801f3a0
 8013b70:	0801f4fc 	.word	0x0801f4fc
 8013b74:	200044f0 	.word	0x200044f0
 8013b78:	0801f51c 	.word	0x0801f51c
 8013b7c:	200044f4 	.word	0x200044f4

08013b80 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8013b80:	b580      	push	{r7, lr}
 8013b82:	b088      	sub	sp, #32
 8013b84:	af00      	add	r7, sp, #0
 8013b86:	4603      	mov	r3, r0
 8013b88:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 8013b8a:	88fb      	ldrh	r3, [r7, #6]
 8013b8c:	2b00      	cmp	r3, #0
 8013b8e:	d101      	bne.n	8013b94 <mem_malloc+0x14>
    return NULL;
 8013b90:	2300      	movs	r3, #0
 8013b92:	e0e2      	b.n	8013d5a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8013b94:	88fb      	ldrh	r3, [r7, #6]
 8013b96:	3303      	adds	r3, #3
 8013b98:	b29b      	uxth	r3, r3
 8013b9a:	f023 0303 	bic.w	r3, r3, #3
 8013b9e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 8013ba0:	8bbb      	ldrh	r3, [r7, #28]
 8013ba2:	2b0b      	cmp	r3, #11
 8013ba4:	d801      	bhi.n	8013baa <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 8013ba6:	230c      	movs	r3, #12
 8013ba8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 8013baa:	8bbb      	ldrh	r3, [r7, #28]
 8013bac:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013bb0:	d803      	bhi.n	8013bba <mem_malloc+0x3a>
 8013bb2:	8bba      	ldrh	r2, [r7, #28]
 8013bb4:	88fb      	ldrh	r3, [r7, #6]
 8013bb6:	429a      	cmp	r2, r3
 8013bb8:	d201      	bcs.n	8013bbe <mem_malloc+0x3e>
    return NULL;
 8013bba:	2300      	movs	r3, #0
 8013bbc:	e0cd      	b.n	8013d5a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 8013bbe:	4869      	ldr	r0, [pc, #420]	; (8013d64 <mem_malloc+0x1e4>)
 8013bc0:	f00a f9f2 	bl	801dfa8 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013bc4:	4b68      	ldr	r3, [pc, #416]	; (8013d68 <mem_malloc+0x1e8>)
 8013bc6:	681b      	ldr	r3, [r3, #0]
 8013bc8:	4618      	mov	r0, r3
 8013bca:	f7ff fcfd 	bl	80135c8 <mem_to_ptr>
 8013bce:	4603      	mov	r3, r0
 8013bd0:	83fb      	strh	r3, [r7, #30]
 8013bd2:	e0b7      	b.n	8013d44 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 8013bd4:	8bfb      	ldrh	r3, [r7, #30]
 8013bd6:	4618      	mov	r0, r3
 8013bd8:	f7ff fce4 	bl	80135a4 <ptr_to_mem>
 8013bdc:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 8013bde:	697b      	ldr	r3, [r7, #20]
 8013be0:	791b      	ldrb	r3, [r3, #4]
 8013be2:	2b00      	cmp	r3, #0
 8013be4:	f040 80a7 	bne.w	8013d36 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 8013be8:	697b      	ldr	r3, [r7, #20]
 8013bea:	881b      	ldrh	r3, [r3, #0]
 8013bec:	461a      	mov	r2, r3
 8013bee:	8bfb      	ldrh	r3, [r7, #30]
 8013bf0:	1ad3      	subs	r3, r2, r3
 8013bf2:	f1a3 0208 	sub.w	r2, r3, #8
 8013bf6:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 8013bf8:	429a      	cmp	r2, r3
 8013bfa:	f0c0 809c 	bcc.w	8013d36 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 8013bfe:	697b      	ldr	r3, [r7, #20]
 8013c00:	881b      	ldrh	r3, [r3, #0]
 8013c02:	461a      	mov	r2, r3
 8013c04:	8bfb      	ldrh	r3, [r7, #30]
 8013c06:	1ad3      	subs	r3, r2, r3
 8013c08:	f1a3 0208 	sub.w	r2, r3, #8
 8013c0c:	8bbb      	ldrh	r3, [r7, #28]
 8013c0e:	3314      	adds	r3, #20
 8013c10:	429a      	cmp	r2, r3
 8013c12:	d333      	bcc.n	8013c7c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8013c14:	8bfa      	ldrh	r2, [r7, #30]
 8013c16:	8bbb      	ldrh	r3, [r7, #28]
 8013c18:	4413      	add	r3, r2
 8013c1a:	b29b      	uxth	r3, r3
 8013c1c:	3308      	adds	r3, #8
 8013c1e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8013c20:	8a7b      	ldrh	r3, [r7, #18]
 8013c22:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013c26:	d106      	bne.n	8013c36 <mem_malloc+0xb6>
 8013c28:	4b50      	ldr	r3, [pc, #320]	; (8013d6c <mem_malloc+0x1ec>)
 8013c2a:	f240 3287 	movw	r2, #903	; 0x387
 8013c2e:	4950      	ldr	r1, [pc, #320]	; (8013d70 <mem_malloc+0x1f0>)
 8013c30:	4850      	ldr	r0, [pc, #320]	; (8013d74 <mem_malloc+0x1f4>)
 8013c32:	f00a fa5f 	bl	801e0f4 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8013c36:	8a7b      	ldrh	r3, [r7, #18]
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f7ff fcb3 	bl	80135a4 <ptr_to_mem>
 8013c3e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8013c40:	68fb      	ldr	r3, [r7, #12]
 8013c42:	2200      	movs	r2, #0
 8013c44:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8013c46:	697b      	ldr	r3, [r7, #20]
 8013c48:	881a      	ldrh	r2, [r3, #0]
 8013c4a:	68fb      	ldr	r3, [r7, #12]
 8013c4c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8013c4e:	68fb      	ldr	r3, [r7, #12]
 8013c50:	8bfa      	ldrh	r2, [r7, #30]
 8013c52:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8013c54:	697b      	ldr	r3, [r7, #20]
 8013c56:	8a7a      	ldrh	r2, [r7, #18]
 8013c58:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8013c5a:	697b      	ldr	r3, [r7, #20]
 8013c5c:	2201      	movs	r2, #1
 8013c5e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8013c60:	68fb      	ldr	r3, [r7, #12]
 8013c62:	881b      	ldrh	r3, [r3, #0]
 8013c64:	f5b3 6fc8 	cmp.w	r3, #1600	; 0x640
 8013c68:	d00b      	beq.n	8013c82 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	881b      	ldrh	r3, [r3, #0]
 8013c6e:	4618      	mov	r0, r3
 8013c70:	f7ff fc98 	bl	80135a4 <ptr_to_mem>
 8013c74:	4602      	mov	r2, r0
 8013c76:	8a7b      	ldrh	r3, [r7, #18]
 8013c78:	8053      	strh	r3, [r2, #2]
 8013c7a:	e002      	b.n	8013c82 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8013c7c:	697b      	ldr	r3, [r7, #20]
 8013c7e:	2201      	movs	r2, #1
 8013c80:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8013c82:	4b39      	ldr	r3, [pc, #228]	; (8013d68 <mem_malloc+0x1e8>)
 8013c84:	681b      	ldr	r3, [r3, #0]
 8013c86:	697a      	ldr	r2, [r7, #20]
 8013c88:	429a      	cmp	r2, r3
 8013c8a:	d127      	bne.n	8013cdc <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8013c8c:	4b36      	ldr	r3, [pc, #216]	; (8013d68 <mem_malloc+0x1e8>)
 8013c8e:	681b      	ldr	r3, [r3, #0]
 8013c90:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8013c92:	e005      	b.n	8013ca0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8013c94:	69bb      	ldr	r3, [r7, #24]
 8013c96:	881b      	ldrh	r3, [r3, #0]
 8013c98:	4618      	mov	r0, r3
 8013c9a:	f7ff fc83 	bl	80135a4 <ptr_to_mem>
 8013c9e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8013ca0:	69bb      	ldr	r3, [r7, #24]
 8013ca2:	791b      	ldrb	r3, [r3, #4]
 8013ca4:	2b00      	cmp	r3, #0
 8013ca6:	d004      	beq.n	8013cb2 <mem_malloc+0x132>
 8013ca8:	4b33      	ldr	r3, [pc, #204]	; (8013d78 <mem_malloc+0x1f8>)
 8013caa:	681b      	ldr	r3, [r3, #0]
 8013cac:	69ba      	ldr	r2, [r7, #24]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d1f0      	bne.n	8013c94 <mem_malloc+0x114>
          }
          lfree = cur;
 8013cb2:	4a2d      	ldr	r2, [pc, #180]	; (8013d68 <mem_malloc+0x1e8>)
 8013cb4:	69bb      	ldr	r3, [r7, #24]
 8013cb6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8013cb8:	4b2b      	ldr	r3, [pc, #172]	; (8013d68 <mem_malloc+0x1e8>)
 8013cba:	681a      	ldr	r2, [r3, #0]
 8013cbc:	4b2e      	ldr	r3, [pc, #184]	; (8013d78 <mem_malloc+0x1f8>)
 8013cbe:	681b      	ldr	r3, [r3, #0]
 8013cc0:	429a      	cmp	r2, r3
 8013cc2:	d00b      	beq.n	8013cdc <mem_malloc+0x15c>
 8013cc4:	4b28      	ldr	r3, [pc, #160]	; (8013d68 <mem_malloc+0x1e8>)
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	791b      	ldrb	r3, [r3, #4]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d006      	beq.n	8013cdc <mem_malloc+0x15c>
 8013cce:	4b27      	ldr	r3, [pc, #156]	; (8013d6c <mem_malloc+0x1ec>)
 8013cd0:	f240 32b5 	movw	r2, #949	; 0x3b5
 8013cd4:	4929      	ldr	r1, [pc, #164]	; (8013d7c <mem_malloc+0x1fc>)
 8013cd6:	4827      	ldr	r0, [pc, #156]	; (8013d74 <mem_malloc+0x1f4>)
 8013cd8:	f00a fa0c 	bl	801e0f4 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8013cdc:	4821      	ldr	r0, [pc, #132]	; (8013d64 <mem_malloc+0x1e4>)
 8013cde:	f00a f972 	bl	801dfc6 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8013ce2:	8bba      	ldrh	r2, [r7, #28]
 8013ce4:	697b      	ldr	r3, [r7, #20]
 8013ce6:	4413      	add	r3, r2
 8013ce8:	3308      	adds	r3, #8
 8013cea:	4a23      	ldr	r2, [pc, #140]	; (8013d78 <mem_malloc+0x1f8>)
 8013cec:	6812      	ldr	r2, [r2, #0]
 8013cee:	4293      	cmp	r3, r2
 8013cf0:	d906      	bls.n	8013d00 <mem_malloc+0x180>
 8013cf2:	4b1e      	ldr	r3, [pc, #120]	; (8013d6c <mem_malloc+0x1ec>)
 8013cf4:	f240 32ba 	movw	r2, #954	; 0x3ba
 8013cf8:	4921      	ldr	r1, [pc, #132]	; (8013d80 <mem_malloc+0x200>)
 8013cfa:	481e      	ldr	r0, [pc, #120]	; (8013d74 <mem_malloc+0x1f4>)
 8013cfc:	f00a f9fa 	bl	801e0f4 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8013d00:	697b      	ldr	r3, [r7, #20]
 8013d02:	f003 0303 	and.w	r3, r3, #3
 8013d06:	2b00      	cmp	r3, #0
 8013d08:	d006      	beq.n	8013d18 <mem_malloc+0x198>
 8013d0a:	4b18      	ldr	r3, [pc, #96]	; (8013d6c <mem_malloc+0x1ec>)
 8013d0c:	f44f 726f 	mov.w	r2, #956	; 0x3bc
 8013d10:	491c      	ldr	r1, [pc, #112]	; (8013d84 <mem_malloc+0x204>)
 8013d12:	4818      	ldr	r0, [pc, #96]	; (8013d74 <mem_malloc+0x1f4>)
 8013d14:	f00a f9ee 	bl	801e0f4 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8013d18:	697b      	ldr	r3, [r7, #20]
 8013d1a:	f003 0303 	and.w	r3, r3, #3
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	d006      	beq.n	8013d30 <mem_malloc+0x1b0>
 8013d22:	4b12      	ldr	r3, [pc, #72]	; (8013d6c <mem_malloc+0x1ec>)
 8013d24:	f240 32be 	movw	r2, #958	; 0x3be
 8013d28:	4917      	ldr	r1, [pc, #92]	; (8013d88 <mem_malloc+0x208>)
 8013d2a:	4812      	ldr	r0, [pc, #72]	; (8013d74 <mem_malloc+0x1f4>)
 8013d2c:	f00a f9e2 	bl	801e0f4 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	3308      	adds	r3, #8
 8013d34:	e011      	b.n	8013d5a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8013d36:	8bfb      	ldrh	r3, [r7, #30]
 8013d38:	4618      	mov	r0, r3
 8013d3a:	f7ff fc33 	bl	80135a4 <ptr_to_mem>
 8013d3e:	4603      	mov	r3, r0
 8013d40:	881b      	ldrh	r3, [r3, #0]
 8013d42:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8013d44:	8bfa      	ldrh	r2, [r7, #30]
 8013d46:	8bbb      	ldrh	r3, [r7, #28]
 8013d48:	f5c3 63c8 	rsb	r3, r3, #1600	; 0x640
 8013d4c:	429a      	cmp	r2, r3
 8013d4e:	f4ff af41 	bcc.w	8013bd4 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8013d52:	4804      	ldr	r0, [pc, #16]	; (8013d64 <mem_malloc+0x1e4>)
 8013d54:	f00a f937 	bl	801dfc6 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8013d58:	2300      	movs	r3, #0
}
 8013d5a:	4618      	mov	r0, r3
 8013d5c:	3720      	adds	r7, #32
 8013d5e:	46bd      	mov	sp, r7
 8013d60:	bd80      	pop	{r7, pc}
 8013d62:	bf00      	nop
 8013d64:	200044f0 	.word	0x200044f0
 8013d68:	200044f4 	.word	0x200044f4
 8013d6c:	0801f358 	.word	0x0801f358
 8013d70:	0801f51c 	.word	0x0801f51c
 8013d74:	0801f3a0 	.word	0x0801f3a0
 8013d78:	200044ec 	.word	0x200044ec
 8013d7c:	0801f530 	.word	0x0801f530
 8013d80:	0801f54c 	.word	0x0801f54c
 8013d84:	0801f57c 	.word	0x0801f57c
 8013d88:	0801f5ac 	.word	0x0801f5ac

08013d8c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8013d8c:	b480      	push	{r7}
 8013d8e:	b085      	sub	sp, #20
 8013d90:	af00      	add	r7, sp, #0
 8013d92:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8013d94:	687b      	ldr	r3, [r7, #4]
 8013d96:	689b      	ldr	r3, [r3, #8]
 8013d98:	2200      	movs	r2, #0
 8013d9a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8013d9c:	687b      	ldr	r3, [r7, #4]
 8013d9e:	685b      	ldr	r3, [r3, #4]
 8013da0:	3303      	adds	r3, #3
 8013da2:	f023 0303 	bic.w	r3, r3, #3
 8013da6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8013da8:	2300      	movs	r3, #0
 8013daa:	60fb      	str	r3, [r7, #12]
 8013dac:	e011      	b.n	8013dd2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8013dae:	687b      	ldr	r3, [r7, #4]
 8013db0:	689b      	ldr	r3, [r3, #8]
 8013db2:	681a      	ldr	r2, [r3, #0]
 8013db4:	68bb      	ldr	r3, [r7, #8]
 8013db6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8013db8:	687b      	ldr	r3, [r7, #4]
 8013dba:	689b      	ldr	r3, [r3, #8]
 8013dbc:	68ba      	ldr	r2, [r7, #8]
 8013dbe:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8013dc0:	687b      	ldr	r3, [r7, #4]
 8013dc2:	881b      	ldrh	r3, [r3, #0]
 8013dc4:	461a      	mov	r2, r3
 8013dc6:	68bb      	ldr	r3, [r7, #8]
 8013dc8:	4413      	add	r3, r2
 8013dca:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8013dcc:	68fb      	ldr	r3, [r7, #12]
 8013dce:	3301      	adds	r3, #1
 8013dd0:	60fb      	str	r3, [r7, #12]
 8013dd2:	687b      	ldr	r3, [r7, #4]
 8013dd4:	885b      	ldrh	r3, [r3, #2]
 8013dd6:	461a      	mov	r2, r3
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	4293      	cmp	r3, r2
 8013ddc:	dbe7      	blt.n	8013dae <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8013dde:	bf00      	nop
 8013de0:	3714      	adds	r7, #20
 8013de2:	46bd      	mov	sp, r7
 8013de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013de8:	4770      	bx	lr
	...

08013dec <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8013dec:	b580      	push	{r7, lr}
 8013dee:	b082      	sub	sp, #8
 8013df0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013df2:	2300      	movs	r3, #0
 8013df4:	80fb      	strh	r3, [r7, #6]
 8013df6:	e009      	b.n	8013e0c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8013df8:	88fb      	ldrh	r3, [r7, #6]
 8013dfa:	4a08      	ldr	r2, [pc, #32]	; (8013e1c <memp_init+0x30>)
 8013dfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013e00:	4618      	mov	r0, r3
 8013e02:	f7ff ffc3 	bl	8013d8c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8013e06:	88fb      	ldrh	r3, [r7, #6]
 8013e08:	3301      	adds	r3, #1
 8013e0a:	80fb      	strh	r3, [r7, #6]
 8013e0c:	88fb      	ldrh	r3, [r7, #6]
 8013e0e:	2b0c      	cmp	r3, #12
 8013e10:	d9f2      	bls.n	8013df8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8013e12:	bf00      	nop
 8013e14:	3708      	adds	r7, #8
 8013e16:	46bd      	mov	sp, r7
 8013e18:	bd80      	pop	{r7, pc}
 8013e1a:	bf00      	nop
 8013e1c:	080328fc 	.word	0x080328fc

08013e20 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8013e20:	b580      	push	{r7, lr}
 8013e22:	b084      	sub	sp, #16
 8013e24:	af00      	add	r7, sp, #0
 8013e26:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8013e28:	f00a f900 	bl	801e02c <sys_arch_protect>
 8013e2c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8013e2e:	687b      	ldr	r3, [r7, #4]
 8013e30:	689b      	ldr	r3, [r3, #8]
 8013e32:	681b      	ldr	r3, [r3, #0]
 8013e34:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8013e36:	68bb      	ldr	r3, [r7, #8]
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d015      	beq.n	8013e68 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8013e3c:	687b      	ldr	r3, [r7, #4]
 8013e3e:	689b      	ldr	r3, [r3, #8]
 8013e40:	68ba      	ldr	r2, [r7, #8]
 8013e42:	6812      	ldr	r2, [r2, #0]
 8013e44:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8013e46:	68bb      	ldr	r3, [r7, #8]
 8013e48:	f003 0303 	and.w	r3, r3, #3
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d006      	beq.n	8013e5e <do_memp_malloc_pool+0x3e>
 8013e50:	4b09      	ldr	r3, [pc, #36]	; (8013e78 <do_memp_malloc_pool+0x58>)
 8013e52:	f240 1219 	movw	r2, #281	; 0x119
 8013e56:	4909      	ldr	r1, [pc, #36]	; (8013e7c <do_memp_malloc_pool+0x5c>)
 8013e58:	4809      	ldr	r0, [pc, #36]	; (8013e80 <do_memp_malloc_pool+0x60>)
 8013e5a:	f00a f94b 	bl	801e0f4 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013e5e:	68f8      	ldr	r0, [r7, #12]
 8013e60:	f00a f8f2 	bl	801e048 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8013e64:	68bb      	ldr	r3, [r7, #8]
 8013e66:	e003      	b.n	8013e70 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8013e68:	68f8      	ldr	r0, [r7, #12]
 8013e6a:	f00a f8ed 	bl	801e048 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8013e6e:	2300      	movs	r3, #0
}
 8013e70:	4618      	mov	r0, r3
 8013e72:	3710      	adds	r7, #16
 8013e74:	46bd      	mov	sp, r7
 8013e76:	bd80      	pop	{r7, pc}
 8013e78:	0801f5d0 	.word	0x0801f5d0
 8013e7c:	0801f600 	.word	0x0801f600
 8013e80:	0801f624 	.word	0x0801f624

08013e84 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b084      	sub	sp, #16
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8013e8e:	79fb      	ldrb	r3, [r7, #7]
 8013e90:	2b0c      	cmp	r3, #12
 8013e92:	d908      	bls.n	8013ea6 <memp_malloc+0x22>
 8013e94:	4b0a      	ldr	r3, [pc, #40]	; (8013ec0 <memp_malloc+0x3c>)
 8013e96:	f240 1257 	movw	r2, #343	; 0x157
 8013e9a:	490a      	ldr	r1, [pc, #40]	; (8013ec4 <memp_malloc+0x40>)
 8013e9c:	480a      	ldr	r0, [pc, #40]	; (8013ec8 <memp_malloc+0x44>)
 8013e9e:	f00a f929 	bl	801e0f4 <iprintf>
 8013ea2:	2300      	movs	r3, #0
 8013ea4:	e008      	b.n	8013eb8 <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8013ea6:	79fb      	ldrb	r3, [r7, #7]
 8013ea8:	4a08      	ldr	r2, [pc, #32]	; (8013ecc <memp_malloc+0x48>)
 8013eaa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013eae:	4618      	mov	r0, r3
 8013eb0:	f7ff ffb6 	bl	8013e20 <do_memp_malloc_pool>
 8013eb4:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8013eb6:	68fb      	ldr	r3, [r7, #12]
}
 8013eb8:	4618      	mov	r0, r3
 8013eba:	3710      	adds	r7, #16
 8013ebc:	46bd      	mov	sp, r7
 8013ebe:	bd80      	pop	{r7, pc}
 8013ec0:	0801f5d0 	.word	0x0801f5d0
 8013ec4:	0801f660 	.word	0x0801f660
 8013ec8:	0801f624 	.word	0x0801f624
 8013ecc:	080328fc 	.word	0x080328fc

08013ed0 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b084      	sub	sp, #16
 8013ed4:	af00      	add	r7, sp, #0
 8013ed6:	6078      	str	r0, [r7, #4]
 8013ed8:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8013eda:	683b      	ldr	r3, [r7, #0]
 8013edc:	f003 0303 	and.w	r3, r3, #3
 8013ee0:	2b00      	cmp	r3, #0
 8013ee2:	d006      	beq.n	8013ef2 <do_memp_free_pool+0x22>
 8013ee4:	4b0d      	ldr	r3, [pc, #52]	; (8013f1c <do_memp_free_pool+0x4c>)
 8013ee6:	f240 126d 	movw	r2, #365	; 0x16d
 8013eea:	490d      	ldr	r1, [pc, #52]	; (8013f20 <do_memp_free_pool+0x50>)
 8013eec:	480d      	ldr	r0, [pc, #52]	; (8013f24 <do_memp_free_pool+0x54>)
 8013eee:	f00a f901 	bl	801e0f4 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8013ef2:	683b      	ldr	r3, [r7, #0]
 8013ef4:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8013ef6:	f00a f899 	bl	801e02c <sys_arch_protect>
 8013efa:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8013efc:	687b      	ldr	r3, [r7, #4]
 8013efe:	689b      	ldr	r3, [r3, #8]
 8013f00:	681a      	ldr	r2, [r3, #0]
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8013f06:	687b      	ldr	r3, [r7, #4]
 8013f08:	689b      	ldr	r3, [r3, #8]
 8013f0a:	68fa      	ldr	r2, [r7, #12]
 8013f0c:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8013f0e:	68b8      	ldr	r0, [r7, #8]
 8013f10:	f00a f89a 	bl	801e048 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8013f14:	bf00      	nop
 8013f16:	3710      	adds	r7, #16
 8013f18:	46bd      	mov	sp, r7
 8013f1a:	bd80      	pop	{r7, pc}
 8013f1c:	0801f5d0 	.word	0x0801f5d0
 8013f20:	0801f680 	.word	0x0801f680
 8013f24:	0801f624 	.word	0x0801f624

08013f28 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8013f28:	b580      	push	{r7, lr}
 8013f2a:	b082      	sub	sp, #8
 8013f2c:	af00      	add	r7, sp, #0
 8013f2e:	4603      	mov	r3, r0
 8013f30:	6039      	str	r1, [r7, #0]
 8013f32:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8013f34:	79fb      	ldrb	r3, [r7, #7]
 8013f36:	2b0c      	cmp	r3, #12
 8013f38:	d907      	bls.n	8013f4a <memp_free+0x22>
 8013f3a:	4b0c      	ldr	r3, [pc, #48]	; (8013f6c <memp_free+0x44>)
 8013f3c:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8013f40:	490b      	ldr	r1, [pc, #44]	; (8013f70 <memp_free+0x48>)
 8013f42:	480c      	ldr	r0, [pc, #48]	; (8013f74 <memp_free+0x4c>)
 8013f44:	f00a f8d6 	bl	801e0f4 <iprintf>
 8013f48:	e00c      	b.n	8013f64 <memp_free+0x3c>

  if (mem == NULL) {
 8013f4a:	683b      	ldr	r3, [r7, #0]
 8013f4c:	2b00      	cmp	r3, #0
 8013f4e:	d008      	beq.n	8013f62 <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8013f50:	79fb      	ldrb	r3, [r7, #7]
 8013f52:	4a09      	ldr	r2, [pc, #36]	; (8013f78 <memp_free+0x50>)
 8013f54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013f58:	6839      	ldr	r1, [r7, #0]
 8013f5a:	4618      	mov	r0, r3
 8013f5c:	f7ff ffb8 	bl	8013ed0 <do_memp_free_pool>
 8013f60:	e000      	b.n	8013f64 <memp_free+0x3c>
    return;
 8013f62:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8013f64:	3708      	adds	r7, #8
 8013f66:	46bd      	mov	sp, r7
 8013f68:	bd80      	pop	{r7, pc}
 8013f6a:	bf00      	nop
 8013f6c:	0801f5d0 	.word	0x0801f5d0
 8013f70:	0801f6a0 	.word	0x0801f6a0
 8013f74:	0801f624 	.word	0x0801f624
 8013f78:	080328fc 	.word	0x080328fc

08013f7c <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8013f7c:	b480      	push	{r7}
 8013f7e:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8013f80:	bf00      	nop
 8013f82:	46bd      	mov	sp, r7
 8013f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f88:	4770      	bx	lr
	...

08013f8c <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8013f8c:	b580      	push	{r7, lr}
 8013f8e:	b086      	sub	sp, #24
 8013f90:	af00      	add	r7, sp, #0
 8013f92:	60f8      	str	r0, [r7, #12]
 8013f94:	60b9      	str	r1, [r7, #8]
 8013f96:	607a      	str	r2, [r7, #4]
 8013f98:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8013f9a:	68fb      	ldr	r3, [r7, #12]
 8013f9c:	2b00      	cmp	r3, #0
 8013f9e:	d108      	bne.n	8013fb2 <netif_add+0x26>
 8013fa0:	4b57      	ldr	r3, [pc, #348]	; (8014100 <netif_add+0x174>)
 8013fa2:	f240 1227 	movw	r2, #295	; 0x127
 8013fa6:	4957      	ldr	r1, [pc, #348]	; (8014104 <netif_add+0x178>)
 8013fa8:	4857      	ldr	r0, [pc, #348]	; (8014108 <netif_add+0x17c>)
 8013faa:	f00a f8a3 	bl	801e0f4 <iprintf>
 8013fae:	2300      	movs	r3, #0
 8013fb0:	e0a2      	b.n	80140f8 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8013fb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013fb4:	2b00      	cmp	r3, #0
 8013fb6:	d108      	bne.n	8013fca <netif_add+0x3e>
 8013fb8:	4b51      	ldr	r3, [pc, #324]	; (8014100 <netif_add+0x174>)
 8013fba:	f44f 7294 	mov.w	r2, #296	; 0x128
 8013fbe:	4953      	ldr	r1, [pc, #332]	; (801410c <netif_add+0x180>)
 8013fc0:	4851      	ldr	r0, [pc, #324]	; (8014108 <netif_add+0x17c>)
 8013fc2:	f00a f897 	bl	801e0f4 <iprintf>
 8013fc6:	2300      	movs	r3, #0
 8013fc8:	e096      	b.n	80140f8 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8013fca:	68bb      	ldr	r3, [r7, #8]
 8013fcc:	2b00      	cmp	r3, #0
 8013fce:	d101      	bne.n	8013fd4 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8013fd0:	4b4f      	ldr	r3, [pc, #316]	; (8014110 <netif_add+0x184>)
 8013fd2:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8013fd4:	687b      	ldr	r3, [r7, #4]
 8013fd6:	2b00      	cmp	r3, #0
 8013fd8:	d101      	bne.n	8013fde <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8013fda:	4b4d      	ldr	r3, [pc, #308]	; (8014110 <netif_add+0x184>)
 8013fdc:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8013fde:	683b      	ldr	r3, [r7, #0]
 8013fe0:	2b00      	cmp	r3, #0
 8013fe2:	d101      	bne.n	8013fe8 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8013fe4:	4b4a      	ldr	r3, [pc, #296]	; (8014110 <netif_add+0x184>)
 8013fe6:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8013fe8:	68fb      	ldr	r3, [r7, #12]
 8013fea:	2200      	movs	r2, #0
 8013fec:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8013fee:	68fb      	ldr	r3, [r7, #12]
 8013ff0:	2200      	movs	r2, #0
 8013ff2:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8013ffa:	68fb      	ldr	r3, [r7, #12]
 8013ffc:	4a45      	ldr	r2, [pc, #276]	; (8014114 <netif_add+0x188>)
 8013ffe:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8014000:	68fb      	ldr	r3, [r7, #12]
 8014002:	2200      	movs	r2, #0
 8014004:	849a      	strh	r2, [r3, #36]	; 0x24
  netif->flags = 0;
 8014006:	68fb      	ldr	r3, [r7, #12]
 8014008:	2200      	movs	r2, #0
 801400a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 801400e:	68fb      	ldr	r3, [r7, #12]
 8014010:	2200      	movs	r2, #0
 8014012:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8014014:	68fb      	ldr	r3, [r7, #12]
 8014016:	6a3a      	ldr	r2, [r7, #32]
 8014018:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 801401a:	4b3f      	ldr	r3, [pc, #252]	; (8014118 <netif_add+0x18c>)
 801401c:	781a      	ldrb	r2, [r3, #0]
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  netif->input = input;
 8014024:	68fb      	ldr	r3, [r7, #12]
 8014026:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8014028:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 801402a:	683b      	ldr	r3, [r7, #0]
 801402c:	687a      	ldr	r2, [r7, #4]
 801402e:	68b9      	ldr	r1, [r7, #8]
 8014030:	68f8      	ldr	r0, [r7, #12]
 8014032:	f000 f913 	bl	801425c <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8014036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014038:	68f8      	ldr	r0, [r7, #12]
 801403a:	4798      	blx	r3
 801403c:	4603      	mov	r3, r0
 801403e:	2b00      	cmp	r3, #0
 8014040:	d001      	beq.n	8014046 <netif_add+0xba>
    return NULL;
 8014042:	2300      	movs	r3, #0
 8014044:	e058      	b.n	80140f8 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8014046:	68fb      	ldr	r3, [r7, #12]
 8014048:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801404c:	2bff      	cmp	r3, #255	; 0xff
 801404e:	d103      	bne.n	8014058 <netif_add+0xcc>
        netif->num = 0;
 8014050:	68fb      	ldr	r3, [r7, #12]
 8014052:	2200      	movs	r2, #0
 8014054:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
      }
      num_netifs = 0;
 8014058:	2300      	movs	r3, #0
 801405a:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 801405c:	4b2f      	ldr	r3, [pc, #188]	; (801411c <netif_add+0x190>)
 801405e:	681b      	ldr	r3, [r3, #0]
 8014060:	617b      	str	r3, [r7, #20]
 8014062:	e02b      	b.n	80140bc <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8014064:	697a      	ldr	r2, [r7, #20]
 8014066:	68fb      	ldr	r3, [r7, #12]
 8014068:	429a      	cmp	r2, r3
 801406a:	d106      	bne.n	801407a <netif_add+0xee>
 801406c:	4b24      	ldr	r3, [pc, #144]	; (8014100 <netif_add+0x174>)
 801406e:	f240 128b 	movw	r2, #395	; 0x18b
 8014072:	492b      	ldr	r1, [pc, #172]	; (8014120 <netif_add+0x194>)
 8014074:	4824      	ldr	r0, [pc, #144]	; (8014108 <netif_add+0x17c>)
 8014076:	f00a f83d 	bl	801e0f4 <iprintf>
        num_netifs++;
 801407a:	693b      	ldr	r3, [r7, #16]
 801407c:	3301      	adds	r3, #1
 801407e:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8014080:	693b      	ldr	r3, [r7, #16]
 8014082:	2bff      	cmp	r3, #255	; 0xff
 8014084:	dd06      	ble.n	8014094 <netif_add+0x108>
 8014086:	4b1e      	ldr	r3, [pc, #120]	; (8014100 <netif_add+0x174>)
 8014088:	f240 128d 	movw	r2, #397	; 0x18d
 801408c:	4925      	ldr	r1, [pc, #148]	; (8014124 <netif_add+0x198>)
 801408e:	481e      	ldr	r0, [pc, #120]	; (8014108 <netif_add+0x17c>)
 8014090:	f00a f830 	bl	801e0f4 <iprintf>
        if (netif2->num == netif->num) {
 8014094:	697b      	ldr	r3, [r7, #20]
 8014096:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80140a0:	429a      	cmp	r2, r3
 80140a2:	d108      	bne.n	80140b6 <netif_add+0x12a>
          netif->num++;
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80140aa:	3301      	adds	r3, #1
 80140ac:	b2da      	uxtb	r2, r3
 80140ae:	68fb      	ldr	r3, [r7, #12]
 80140b0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
          break;
 80140b4:	e005      	b.n	80140c2 <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 80140b6:	697b      	ldr	r3, [r7, #20]
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	617b      	str	r3, [r7, #20]
 80140bc:	697b      	ldr	r3, [r7, #20]
 80140be:	2b00      	cmp	r3, #0
 80140c0:	d1d0      	bne.n	8014064 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 80140c2:	697b      	ldr	r3, [r7, #20]
 80140c4:	2b00      	cmp	r3, #0
 80140c6:	d1be      	bne.n	8014046 <netif_add+0xba>
  }
  if (netif->num == 254) {
 80140c8:	68fb      	ldr	r3, [r7, #12]
 80140ca:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80140ce:	2bfe      	cmp	r3, #254	; 0xfe
 80140d0:	d103      	bne.n	80140da <netif_add+0x14e>
    netif_num = 0;
 80140d2:	4b11      	ldr	r3, [pc, #68]	; (8014118 <netif_add+0x18c>)
 80140d4:	2200      	movs	r2, #0
 80140d6:	701a      	strb	r2, [r3, #0]
 80140d8:	e006      	b.n	80140e8 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 80140da:	68fb      	ldr	r3, [r7, #12]
 80140dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80140e0:	3301      	adds	r3, #1
 80140e2:	b2da      	uxtb	r2, r3
 80140e4:	4b0c      	ldr	r3, [pc, #48]	; (8014118 <netif_add+0x18c>)
 80140e6:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 80140e8:	4b0c      	ldr	r3, [pc, #48]	; (801411c <netif_add+0x190>)
 80140ea:	681a      	ldr	r2, [r3, #0]
 80140ec:	68fb      	ldr	r3, [r7, #12]
 80140ee:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 80140f0:	4a0a      	ldr	r2, [pc, #40]	; (801411c <netif_add+0x190>)
 80140f2:	68fb      	ldr	r3, [r7, #12]
 80140f4:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 80140f6:	68fb      	ldr	r3, [r7, #12]
}
 80140f8:	4618      	mov	r0, r3
 80140fa:	3718      	adds	r7, #24
 80140fc:	46bd      	mov	sp, r7
 80140fe:	bd80      	pop	{r7, pc}
 8014100:	0801f6bc 	.word	0x0801f6bc
 8014104:	0801f750 	.word	0x0801f750
 8014108:	0801f70c 	.word	0x0801f70c
 801410c:	0801f76c 	.word	0x0801f76c
 8014110:	08032970 	.word	0x08032970
 8014114:	08014537 	.word	0x08014537
 8014118:	2000452c 	.word	0x2000452c
 801411c:	2000b500 	.word	0x2000b500
 8014120:	0801f790 	.word	0x0801f790
 8014124:	0801f7a4 	.word	0x0801f7a4

08014128 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8014128:	b580      	push	{r7, lr}
 801412a:	b082      	sub	sp, #8
 801412c:	af00      	add	r7, sp, #0
 801412e:	6078      	str	r0, [r7, #4]
 8014130:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8014132:	6839      	ldr	r1, [r7, #0]
 8014134:	6878      	ldr	r0, [r7, #4]
 8014136:	f002 fe1b 	bl	8016d70 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 801413a:	6839      	ldr	r1, [r7, #0]
 801413c:	6878      	ldr	r0, [r7, #4]
 801413e:	f007 fb93 	bl	801b868 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8014142:	bf00      	nop
 8014144:	3708      	adds	r7, #8
 8014146:	46bd      	mov	sp, r7
 8014148:	bd80      	pop	{r7, pc}
	...

0801414c <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 801414c:	b580      	push	{r7, lr}
 801414e:	b086      	sub	sp, #24
 8014150:	af00      	add	r7, sp, #0
 8014152:	60f8      	str	r0, [r7, #12]
 8014154:	60b9      	str	r1, [r7, #8]
 8014156:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8014158:	68bb      	ldr	r3, [r7, #8]
 801415a:	2b00      	cmp	r3, #0
 801415c:	d106      	bne.n	801416c <netif_do_set_ipaddr+0x20>
 801415e:	4b1d      	ldr	r3, [pc, #116]	; (80141d4 <netif_do_set_ipaddr+0x88>)
 8014160:	f240 12cb 	movw	r2, #459	; 0x1cb
 8014164:	491c      	ldr	r1, [pc, #112]	; (80141d8 <netif_do_set_ipaddr+0x8c>)
 8014166:	481d      	ldr	r0, [pc, #116]	; (80141dc <netif_do_set_ipaddr+0x90>)
 8014168:	f009 ffc4 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 801416c:	687b      	ldr	r3, [r7, #4]
 801416e:	2b00      	cmp	r3, #0
 8014170:	d106      	bne.n	8014180 <netif_do_set_ipaddr+0x34>
 8014172:	4b18      	ldr	r3, [pc, #96]	; (80141d4 <netif_do_set_ipaddr+0x88>)
 8014174:	f44f 72e6 	mov.w	r2, #460	; 0x1cc
 8014178:	4917      	ldr	r1, [pc, #92]	; (80141d8 <netif_do_set_ipaddr+0x8c>)
 801417a:	4818      	ldr	r0, [pc, #96]	; (80141dc <netif_do_set_ipaddr+0x90>)
 801417c:	f009 ffba 	bl	801e0f4 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 8014180:	68bb      	ldr	r3, [r7, #8]
 8014182:	681a      	ldr	r2, [r3, #0]
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	3304      	adds	r3, #4
 8014188:	681b      	ldr	r3, [r3, #0]
 801418a:	429a      	cmp	r2, r3
 801418c:	d01c      	beq.n	80141c8 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801418e:	68bb      	ldr	r3, [r7, #8]
 8014190:	681b      	ldr	r3, [r3, #0]
 8014192:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8014194:	68fb      	ldr	r3, [r7, #12]
 8014196:	3304      	adds	r3, #4
 8014198:	681a      	ldr	r2, [r3, #0]
 801419a:	687b      	ldr	r3, [r7, #4]
 801419c:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801419e:	f107 0314 	add.w	r3, r7, #20
 80141a2:	4619      	mov	r1, r3
 80141a4:	6878      	ldr	r0, [r7, #4]
 80141a6:	f7ff ffbf 	bl	8014128 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 80141aa:	68bb      	ldr	r3, [r7, #8]
 80141ac:	2b00      	cmp	r3, #0
 80141ae:	d002      	beq.n	80141b6 <netif_do_set_ipaddr+0x6a>
 80141b0:	68bb      	ldr	r3, [r7, #8]
 80141b2:	681b      	ldr	r3, [r3, #0]
 80141b4:	e000      	b.n	80141b8 <netif_do_set_ipaddr+0x6c>
 80141b6:	2300      	movs	r3, #0
 80141b8:	68fa      	ldr	r2, [r7, #12]
 80141ba:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 80141bc:	2101      	movs	r1, #1
 80141be:	68f8      	ldr	r0, [r7, #12]
 80141c0:	f000 f8d2 	bl	8014368 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 80141c4:	2301      	movs	r3, #1
 80141c6:	e000      	b.n	80141ca <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 80141c8:	2300      	movs	r3, #0
}
 80141ca:	4618      	mov	r0, r3
 80141cc:	3718      	adds	r7, #24
 80141ce:	46bd      	mov	sp, r7
 80141d0:	bd80      	pop	{r7, pc}
 80141d2:	bf00      	nop
 80141d4:	0801f6bc 	.word	0x0801f6bc
 80141d8:	0801f7d4 	.word	0x0801f7d4
 80141dc:	0801f70c 	.word	0x0801f70c

080141e0 <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 80141e0:	b480      	push	{r7}
 80141e2:	b085      	sub	sp, #20
 80141e4:	af00      	add	r7, sp, #0
 80141e6:	60f8      	str	r0, [r7, #12]
 80141e8:	60b9      	str	r1, [r7, #8]
 80141ea:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 80141ec:	68bb      	ldr	r3, [r7, #8]
 80141ee:	681a      	ldr	r2, [r3, #0]
 80141f0:	68fb      	ldr	r3, [r7, #12]
 80141f2:	3308      	adds	r3, #8
 80141f4:	681b      	ldr	r3, [r3, #0]
 80141f6:	429a      	cmp	r2, r3
 80141f8:	d00a      	beq.n	8014210 <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 80141fa:	68bb      	ldr	r3, [r7, #8]
 80141fc:	2b00      	cmp	r3, #0
 80141fe:	d002      	beq.n	8014206 <netif_do_set_netmask+0x26>
 8014200:	68bb      	ldr	r3, [r7, #8]
 8014202:	681b      	ldr	r3, [r3, #0]
 8014204:	e000      	b.n	8014208 <netif_do_set_netmask+0x28>
 8014206:	2300      	movs	r3, #0
 8014208:	68fa      	ldr	r2, [r7, #12]
 801420a:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 801420c:	2301      	movs	r3, #1
 801420e:	e000      	b.n	8014212 <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 8014210:	2300      	movs	r3, #0
}
 8014212:	4618      	mov	r0, r3
 8014214:	3714      	adds	r7, #20
 8014216:	46bd      	mov	sp, r7
 8014218:	f85d 7b04 	ldr.w	r7, [sp], #4
 801421c:	4770      	bx	lr

0801421e <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 801421e:	b480      	push	{r7}
 8014220:	b085      	sub	sp, #20
 8014222:	af00      	add	r7, sp, #0
 8014224:	60f8      	str	r0, [r7, #12]
 8014226:	60b9      	str	r1, [r7, #8]
 8014228:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 801422a:	68bb      	ldr	r3, [r7, #8]
 801422c:	681a      	ldr	r2, [r3, #0]
 801422e:	68fb      	ldr	r3, [r7, #12]
 8014230:	330c      	adds	r3, #12
 8014232:	681b      	ldr	r3, [r3, #0]
 8014234:	429a      	cmp	r2, r3
 8014236:	d00a      	beq.n	801424e <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 8014238:	68bb      	ldr	r3, [r7, #8]
 801423a:	2b00      	cmp	r3, #0
 801423c:	d002      	beq.n	8014244 <netif_do_set_gw+0x26>
 801423e:	68bb      	ldr	r3, [r7, #8]
 8014240:	681b      	ldr	r3, [r3, #0]
 8014242:	e000      	b.n	8014246 <netif_do_set_gw+0x28>
 8014244:	2300      	movs	r3, #0
 8014246:	68fa      	ldr	r2, [r7, #12]
 8014248:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 801424a:	2301      	movs	r3, #1
 801424c:	e000      	b.n	8014250 <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 801424e:	2300      	movs	r3, #0
}
 8014250:	4618      	mov	r0, r3
 8014252:	3714      	adds	r7, #20
 8014254:	46bd      	mov	sp, r7
 8014256:	f85d 7b04 	ldr.w	r7, [sp], #4
 801425a:	4770      	bx	lr

0801425c <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 801425c:	b580      	push	{r7, lr}
 801425e:	b088      	sub	sp, #32
 8014260:	af00      	add	r7, sp, #0
 8014262:	60f8      	str	r0, [r7, #12]
 8014264:	60b9      	str	r1, [r7, #8]
 8014266:	607a      	str	r2, [r7, #4]
 8014268:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 801426a:	2300      	movs	r3, #0
 801426c:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 801426e:	2300      	movs	r3, #0
 8014270:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 8014272:	68bb      	ldr	r3, [r7, #8]
 8014274:	2b00      	cmp	r3, #0
 8014276:	d101      	bne.n	801427c <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8014278:	4b1c      	ldr	r3, [pc, #112]	; (80142ec <netif_set_addr+0x90>)
 801427a:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 801427c:	687b      	ldr	r3, [r7, #4]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d101      	bne.n	8014286 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 8014282:	4b1a      	ldr	r3, [pc, #104]	; (80142ec <netif_set_addr+0x90>)
 8014284:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8014286:	683b      	ldr	r3, [r7, #0]
 8014288:	2b00      	cmp	r3, #0
 801428a:	d101      	bne.n	8014290 <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 801428c:	4b17      	ldr	r3, [pc, #92]	; (80142ec <netif_set_addr+0x90>)
 801428e:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 8014290:	68bb      	ldr	r3, [r7, #8]
 8014292:	2b00      	cmp	r3, #0
 8014294:	d003      	beq.n	801429e <netif_set_addr+0x42>
 8014296:	68bb      	ldr	r3, [r7, #8]
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	2b00      	cmp	r3, #0
 801429c:	d101      	bne.n	80142a2 <netif_set_addr+0x46>
 801429e:	2301      	movs	r3, #1
 80142a0:	e000      	b.n	80142a4 <netif_set_addr+0x48>
 80142a2:	2300      	movs	r3, #0
 80142a4:	617b      	str	r3, [r7, #20]
  if (remove) {
 80142a6:	697b      	ldr	r3, [r7, #20]
 80142a8:	2b00      	cmp	r3, #0
 80142aa:	d006      	beq.n	80142ba <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80142ac:	f107 0310 	add.w	r3, r7, #16
 80142b0:	461a      	mov	r2, r3
 80142b2:	68b9      	ldr	r1, [r7, #8]
 80142b4:	68f8      	ldr	r0, [r7, #12]
 80142b6:	f7ff ff49 	bl	801414c <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 80142ba:	69fa      	ldr	r2, [r7, #28]
 80142bc:	6879      	ldr	r1, [r7, #4]
 80142be:	68f8      	ldr	r0, [r7, #12]
 80142c0:	f7ff ff8e 	bl	80141e0 <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 80142c4:	69ba      	ldr	r2, [r7, #24]
 80142c6:	6839      	ldr	r1, [r7, #0]
 80142c8:	68f8      	ldr	r0, [r7, #12]
 80142ca:	f7ff ffa8 	bl	801421e <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 80142ce:	697b      	ldr	r3, [r7, #20]
 80142d0:	2b00      	cmp	r3, #0
 80142d2:	d106      	bne.n	80142e2 <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 80142d4:	f107 0310 	add.w	r3, r7, #16
 80142d8:	461a      	mov	r2, r3
 80142da:	68b9      	ldr	r1, [r7, #8]
 80142dc:	68f8      	ldr	r0, [r7, #12]
 80142de:	f7ff ff35 	bl	801414c <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 80142e2:	bf00      	nop
 80142e4:	3720      	adds	r7, #32
 80142e6:	46bd      	mov	sp, r7
 80142e8:	bd80      	pop	{r7, pc}
 80142ea:	bf00      	nop
 80142ec:	08032970 	.word	0x08032970

080142f0 <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 80142f0:	b480      	push	{r7}
 80142f2:	b083      	sub	sp, #12
 80142f4:	af00      	add	r7, sp, #0
 80142f6:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 80142f8:	4a04      	ldr	r2, [pc, #16]	; (801430c <netif_set_default+0x1c>)
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 80142fe:	bf00      	nop
 8014300:	370c      	adds	r7, #12
 8014302:	46bd      	mov	sp, r7
 8014304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014308:	4770      	bx	lr
 801430a:	bf00      	nop
 801430c:	2000b504 	.word	0x2000b504

08014310 <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 8014310:	b580      	push	{r7, lr}
 8014312:	b082      	sub	sp, #8
 8014314:	af00      	add	r7, sp, #0
 8014316:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	2b00      	cmp	r3, #0
 801431c:	d107      	bne.n	801432e <netif_set_up+0x1e>
 801431e:	4b0f      	ldr	r3, [pc, #60]	; (801435c <netif_set_up+0x4c>)
 8014320:	f44f 7254 	mov.w	r2, #848	; 0x350
 8014324:	490e      	ldr	r1, [pc, #56]	; (8014360 <netif_set_up+0x50>)
 8014326:	480f      	ldr	r0, [pc, #60]	; (8014364 <netif_set_up+0x54>)
 8014328:	f009 fee4 	bl	801e0f4 <iprintf>
 801432c:	e013      	b.n	8014356 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 801432e:	687b      	ldr	r3, [r7, #4]
 8014330:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014334:	f003 0301 	and.w	r3, r3, #1
 8014338:	2b00      	cmp	r3, #0
 801433a:	d10c      	bne.n	8014356 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 801433c:	687b      	ldr	r3, [r7, #4]
 801433e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014342:	f043 0301 	orr.w	r3, r3, #1
 8014346:	b2da      	uxtb	r2, r3
 8014348:	687b      	ldr	r3, [r7, #4]
 801434a:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801434e:	2103      	movs	r1, #3
 8014350:	6878      	ldr	r0, [r7, #4]
 8014352:	f000 f809 	bl	8014368 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 8014356:	3708      	adds	r7, #8
 8014358:	46bd      	mov	sp, r7
 801435a:	bd80      	pop	{r7, pc}
 801435c:	0801f6bc 	.word	0x0801f6bc
 8014360:	0801f844 	.word	0x0801f844
 8014364:	0801f70c 	.word	0x0801f70c

08014368 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b082      	sub	sp, #8
 801436c:	af00      	add	r7, sp, #0
 801436e:	6078      	str	r0, [r7, #4]
 8014370:	460b      	mov	r3, r1
 8014372:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8014374:	687b      	ldr	r3, [r7, #4]
 8014376:	2b00      	cmp	r3, #0
 8014378:	d106      	bne.n	8014388 <netif_issue_reports+0x20>
 801437a:	4b18      	ldr	r3, [pc, #96]	; (80143dc <netif_issue_reports+0x74>)
 801437c:	f240 326d 	movw	r2, #877	; 0x36d
 8014380:	4917      	ldr	r1, [pc, #92]	; (80143e0 <netif_issue_reports+0x78>)
 8014382:	4818      	ldr	r0, [pc, #96]	; (80143e4 <netif_issue_reports+0x7c>)
 8014384:	f009 feb6 	bl	801e0f4 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801438e:	f003 0304 	and.w	r3, r3, #4
 8014392:	2b00      	cmp	r3, #0
 8014394:	d01e      	beq.n	80143d4 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8014396:	687b      	ldr	r3, [r7, #4]
 8014398:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801439c:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d017      	beq.n	80143d4 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80143a4:	78fb      	ldrb	r3, [r7, #3]
 80143a6:	f003 0301 	and.w	r3, r3, #1
 80143aa:	2b00      	cmp	r3, #0
 80143ac:	d013      	beq.n	80143d6 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80143ae:	687b      	ldr	r3, [r7, #4]
 80143b0:	3304      	adds	r3, #4
 80143b2:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 80143b4:	2b00      	cmp	r3, #0
 80143b6:	d00e      	beq.n	80143d6 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 80143b8:	687b      	ldr	r3, [r7, #4]
 80143ba:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80143be:	f003 0308 	and.w	r3, r3, #8
 80143c2:	2b00      	cmp	r3, #0
 80143c4:	d007      	beq.n	80143d6 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 80143c6:	687b      	ldr	r3, [r7, #4]
 80143c8:	3304      	adds	r3, #4
 80143ca:	4619      	mov	r1, r3
 80143cc:	6878      	ldr	r0, [r7, #4]
 80143ce:	f008 f9b5 	bl	801c73c <etharp_request>
 80143d2:	e000      	b.n	80143d6 <netif_issue_reports+0x6e>
    return;
 80143d4:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 80143d6:	3708      	adds	r7, #8
 80143d8:	46bd      	mov	sp, r7
 80143da:	bd80      	pop	{r7, pc}
 80143dc:	0801f6bc 	.word	0x0801f6bc
 80143e0:	0801f860 	.word	0x0801f860
 80143e4:	0801f70c 	.word	0x0801f70c

080143e8 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 80143e8:	b580      	push	{r7, lr}
 80143ea:	b082      	sub	sp, #8
 80143ec:	af00      	add	r7, sp, #0
 80143ee:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 80143f0:	687b      	ldr	r3, [r7, #4]
 80143f2:	2b00      	cmp	r3, #0
 80143f4:	d107      	bne.n	8014406 <netif_set_down+0x1e>
 80143f6:	4b12      	ldr	r3, [pc, #72]	; (8014440 <netif_set_down+0x58>)
 80143f8:	f240 329b 	movw	r2, #923	; 0x39b
 80143fc:	4911      	ldr	r1, [pc, #68]	; (8014444 <netif_set_down+0x5c>)
 80143fe:	4812      	ldr	r0, [pc, #72]	; (8014448 <netif_set_down+0x60>)
 8014400:	f009 fe78 	bl	801e0f4 <iprintf>
 8014404:	e019      	b.n	801443a <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 8014406:	687b      	ldr	r3, [r7, #4]
 8014408:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801440c:	f003 0301 	and.w	r3, r3, #1
 8014410:	2b00      	cmp	r3, #0
 8014412:	d012      	beq.n	801443a <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 8014414:	687b      	ldr	r3, [r7, #4]
 8014416:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801441a:	f023 0301 	bic.w	r3, r3, #1
 801441e:	b2da      	uxtb	r2, r3
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 8014426:	687b      	ldr	r3, [r7, #4]
 8014428:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801442c:	f003 0308 	and.w	r3, r3, #8
 8014430:	2b00      	cmp	r3, #0
 8014432:	d002      	beq.n	801443a <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 8014434:	6878      	ldr	r0, [r7, #4]
 8014436:	f007 fd3f 	bl	801beb8 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 801443a:	3708      	adds	r7, #8
 801443c:	46bd      	mov	sp, r7
 801443e:	bd80      	pop	{r7, pc}
 8014440:	0801f6bc 	.word	0x0801f6bc
 8014444:	0801f884 	.word	0x0801f884
 8014448:	0801f70c 	.word	0x0801f70c

0801444c <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 801444c:	b580      	push	{r7, lr}
 801444e:	b082      	sub	sp, #8
 8014450:	af00      	add	r7, sp, #0
 8014452:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	2b00      	cmp	r3, #0
 8014458:	d107      	bne.n	801446a <netif_set_link_up+0x1e>
 801445a:	4b13      	ldr	r3, [pc, #76]	; (80144a8 <netif_set_link_up+0x5c>)
 801445c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8014460:	4912      	ldr	r1, [pc, #72]	; (80144ac <netif_set_link_up+0x60>)
 8014462:	4813      	ldr	r0, [pc, #76]	; (80144b0 <netif_set_link_up+0x64>)
 8014464:	f009 fe46 	bl	801e0f4 <iprintf>
 8014468:	e01b      	b.n	80144a2 <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 801446a:	687b      	ldr	r3, [r7, #4]
 801446c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 8014470:	f003 0304 	and.w	r3, r3, #4
 8014474:	2b00      	cmp	r3, #0
 8014476:	d114      	bne.n	80144a2 <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 8014478:	687b      	ldr	r3, [r7, #4]
 801447a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801447e:	f043 0304 	orr.w	r3, r3, #4
 8014482:	b2da      	uxtb	r2, r3
 8014484:	687b      	ldr	r3, [r7, #4]
 8014486:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 801448a:	2103      	movs	r1, #3
 801448c:	6878      	ldr	r0, [r7, #4]
 801448e:	f7ff ff6b 	bl	8014368 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 8014492:	687b      	ldr	r3, [r7, #4]
 8014494:	69db      	ldr	r3, [r3, #28]
 8014496:	2b00      	cmp	r3, #0
 8014498:	d003      	beq.n	80144a2 <netif_set_link_up+0x56>
 801449a:	687b      	ldr	r3, [r7, #4]
 801449c:	69db      	ldr	r3, [r3, #28]
 801449e:	6878      	ldr	r0, [r7, #4]
 80144a0:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 80144a2:	3708      	adds	r7, #8
 80144a4:	46bd      	mov	sp, r7
 80144a6:	bd80      	pop	{r7, pc}
 80144a8:	0801f6bc 	.word	0x0801f6bc
 80144ac:	0801f8a4 	.word	0x0801f8a4
 80144b0:	0801f70c 	.word	0x0801f70c

080144b4 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 80144b4:	b580      	push	{r7, lr}
 80144b6:	b082      	sub	sp, #8
 80144b8:	af00      	add	r7, sp, #0
 80144ba:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 80144bc:	687b      	ldr	r3, [r7, #4]
 80144be:	2b00      	cmp	r3, #0
 80144c0:	d107      	bne.n	80144d2 <netif_set_link_down+0x1e>
 80144c2:	4b11      	ldr	r3, [pc, #68]	; (8014508 <netif_set_link_down+0x54>)
 80144c4:	f240 4206 	movw	r2, #1030	; 0x406
 80144c8:	4910      	ldr	r1, [pc, #64]	; (801450c <netif_set_link_down+0x58>)
 80144ca:	4811      	ldr	r0, [pc, #68]	; (8014510 <netif_set_link_down+0x5c>)
 80144cc:	f009 fe12 	bl	801e0f4 <iprintf>
 80144d0:	e017      	b.n	8014502 <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 80144d2:	687b      	ldr	r3, [r7, #4]
 80144d4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80144d8:	f003 0304 	and.w	r3, r3, #4
 80144dc:	2b00      	cmp	r3, #0
 80144de:	d010      	beq.n	8014502 <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 80144e0:	687b      	ldr	r3, [r7, #4]
 80144e2:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80144e6:	f023 0304 	bic.w	r3, r3, #4
 80144ea:	b2da      	uxtb	r2, r3
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    NETIF_LINK_CALLBACK(netif);
 80144f2:	687b      	ldr	r3, [r7, #4]
 80144f4:	69db      	ldr	r3, [r3, #28]
 80144f6:	2b00      	cmp	r3, #0
 80144f8:	d003      	beq.n	8014502 <netif_set_link_down+0x4e>
 80144fa:	687b      	ldr	r3, [r7, #4]
 80144fc:	69db      	ldr	r3, [r3, #28]
 80144fe:	6878      	ldr	r0, [r7, #4]
 8014500:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 8014502:	3708      	adds	r7, #8
 8014504:	46bd      	mov	sp, r7
 8014506:	bd80      	pop	{r7, pc}
 8014508:	0801f6bc 	.word	0x0801f6bc
 801450c:	0801f8c8 	.word	0x0801f8c8
 8014510:	0801f70c 	.word	0x0801f70c

08014514 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8014514:	b480      	push	{r7}
 8014516:	b083      	sub	sp, #12
 8014518:	af00      	add	r7, sp, #0
 801451a:	6078      	str	r0, [r7, #4]
 801451c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801451e:	687b      	ldr	r3, [r7, #4]
 8014520:	2b00      	cmp	r3, #0
 8014522:	d002      	beq.n	801452a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	683a      	ldr	r2, [r7, #0]
 8014528:	61da      	str	r2, [r3, #28]
  }
}
 801452a:	bf00      	nop
 801452c:	370c      	adds	r7, #12
 801452e:	46bd      	mov	sp, r7
 8014530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014534:	4770      	bx	lr

08014536 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8014536:	b480      	push	{r7}
 8014538:	b085      	sub	sp, #20
 801453a:	af00      	add	r7, sp, #0
 801453c:	60f8      	str	r0, [r7, #12]
 801453e:	60b9      	str	r1, [r7, #8]
 8014540:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 8014542:	f06f 030b 	mvn.w	r3, #11
}
 8014546:	4618      	mov	r0, r3
 8014548:	3714      	adds	r7, #20
 801454a:	46bd      	mov	sp, r7
 801454c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014550:	4770      	bx	lr
	...

08014554 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 8014554:	b480      	push	{r7}
 8014556:	b085      	sub	sp, #20
 8014558:	af00      	add	r7, sp, #0
 801455a:	4603      	mov	r3, r0
 801455c:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 801455e:	79fb      	ldrb	r3, [r7, #7]
 8014560:	2b00      	cmp	r3, #0
 8014562:	d013      	beq.n	801458c <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 8014564:	4b0d      	ldr	r3, [pc, #52]	; (801459c <netif_get_by_index+0x48>)
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	60fb      	str	r3, [r7, #12]
 801456a:	e00c      	b.n	8014586 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8014572:	3301      	adds	r3, #1
 8014574:	b2db      	uxtb	r3, r3
 8014576:	79fa      	ldrb	r2, [r7, #7]
 8014578:	429a      	cmp	r2, r3
 801457a:	d101      	bne.n	8014580 <netif_get_by_index+0x2c>
        return netif; /* found! */
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	e006      	b.n	801458e <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 8014580:	68fb      	ldr	r3, [r7, #12]
 8014582:	681b      	ldr	r3, [r3, #0]
 8014584:	60fb      	str	r3, [r7, #12]
 8014586:	68fb      	ldr	r3, [r7, #12]
 8014588:	2b00      	cmp	r3, #0
 801458a:	d1ef      	bne.n	801456c <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 801458c:	2300      	movs	r3, #0
}
 801458e:	4618      	mov	r0, r3
 8014590:	3714      	adds	r7, #20
 8014592:	46bd      	mov	sp, r7
 8014594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014598:	4770      	bx	lr
 801459a:	bf00      	nop
 801459c:	2000b500 	.word	0x2000b500

080145a0 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 80145a0:	b580      	push	{r7, lr}
 80145a2:	b082      	sub	sp, #8
 80145a4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 80145a6:	f009 fd41 	bl	801e02c <sys_arch_protect>
 80145aa:	6038      	str	r0, [r7, #0]
 80145ac:	4b0d      	ldr	r3, [pc, #52]	; (80145e4 <pbuf_free_ooseq+0x44>)
 80145ae:	2200      	movs	r2, #0
 80145b0:	701a      	strb	r2, [r3, #0]
 80145b2:	6838      	ldr	r0, [r7, #0]
 80145b4:	f009 fd48 	bl	801e048 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80145b8:	4b0b      	ldr	r3, [pc, #44]	; (80145e8 <pbuf_free_ooseq+0x48>)
 80145ba:	681b      	ldr	r3, [r3, #0]
 80145bc:	607b      	str	r3, [r7, #4]
 80145be:	e00a      	b.n	80145d6 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 80145c0:	687b      	ldr	r3, [r7, #4]
 80145c2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80145c4:	2b00      	cmp	r3, #0
 80145c6:	d003      	beq.n	80145d0 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 80145c8:	6878      	ldr	r0, [r7, #4]
 80145ca:	f002 fc0f 	bl	8016dec <tcp_free_ooseq>
      return;
 80145ce:	e005      	b.n	80145dc <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 80145d0:	687b      	ldr	r3, [r7, #4]
 80145d2:	68db      	ldr	r3, [r3, #12]
 80145d4:	607b      	str	r3, [r7, #4]
 80145d6:	687b      	ldr	r3, [r7, #4]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d1f1      	bne.n	80145c0 <pbuf_free_ooseq+0x20>
    }
  }
}
 80145dc:	3708      	adds	r7, #8
 80145de:	46bd      	mov	sp, r7
 80145e0:	bd80      	pop	{r7, pc}
 80145e2:	bf00      	nop
 80145e4:	2000b508 	.word	0x2000b508
 80145e8:	2000b510 	.word	0x2000b510

080145ec <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 80145ec:	b580      	push	{r7, lr}
 80145ee:	b082      	sub	sp, #8
 80145f0:	af00      	add	r7, sp, #0
 80145f2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 80145f4:	f7ff ffd4 	bl	80145a0 <pbuf_free_ooseq>
}
 80145f8:	bf00      	nop
 80145fa:	3708      	adds	r7, #8
 80145fc:	46bd      	mov	sp, r7
 80145fe:	bd80      	pop	{r7, pc}

08014600 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8014600:	b580      	push	{r7, lr}
 8014602:	b082      	sub	sp, #8
 8014604:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8014606:	f009 fd11 	bl	801e02c <sys_arch_protect>
 801460a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801460c:	4b0f      	ldr	r3, [pc, #60]	; (801464c <pbuf_pool_is_empty+0x4c>)
 801460e:	781b      	ldrb	r3, [r3, #0]
 8014610:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8014612:	4b0e      	ldr	r3, [pc, #56]	; (801464c <pbuf_pool_is_empty+0x4c>)
 8014614:	2201      	movs	r2, #1
 8014616:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8014618:	6878      	ldr	r0, [r7, #4]
 801461a:	f009 fd15 	bl	801e048 <sys_arch_unprotect>

  if (!queued) {
 801461e:	78fb      	ldrb	r3, [r7, #3]
 8014620:	2b00      	cmp	r3, #0
 8014622:	d10f      	bne.n	8014644 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8014624:	2100      	movs	r1, #0
 8014626:	480a      	ldr	r0, [pc, #40]	; (8014650 <pbuf_pool_is_empty+0x50>)
 8014628:	f7fe f89c 	bl	8012764 <tcpip_try_callback>
 801462c:	4603      	mov	r3, r0
 801462e:	2b00      	cmp	r3, #0
 8014630:	d008      	beq.n	8014644 <pbuf_pool_is_empty+0x44>
 8014632:	f009 fcfb 	bl	801e02c <sys_arch_protect>
 8014636:	6078      	str	r0, [r7, #4]
 8014638:	4b04      	ldr	r3, [pc, #16]	; (801464c <pbuf_pool_is_empty+0x4c>)
 801463a:	2200      	movs	r2, #0
 801463c:	701a      	strb	r2, [r3, #0]
 801463e:	6878      	ldr	r0, [r7, #4]
 8014640:	f009 fd02 	bl	801e048 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 8014644:	bf00      	nop
 8014646:	3708      	adds	r7, #8
 8014648:	46bd      	mov	sp, r7
 801464a:	bd80      	pop	{r7, pc}
 801464c:	2000b508 	.word	0x2000b508
 8014650:	080145ed 	.word	0x080145ed

08014654 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 8014654:	b480      	push	{r7}
 8014656:	b085      	sub	sp, #20
 8014658:	af00      	add	r7, sp, #0
 801465a:	60f8      	str	r0, [r7, #12]
 801465c:	60b9      	str	r1, [r7, #8]
 801465e:	4611      	mov	r1, r2
 8014660:	461a      	mov	r2, r3
 8014662:	460b      	mov	r3, r1
 8014664:	80fb      	strh	r3, [r7, #6]
 8014666:	4613      	mov	r3, r2
 8014668:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 801466a:	68fb      	ldr	r3, [r7, #12]
 801466c:	2200      	movs	r2, #0
 801466e:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 8014670:	68fb      	ldr	r3, [r7, #12]
 8014672:	68ba      	ldr	r2, [r7, #8]
 8014674:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 8014676:	68fb      	ldr	r3, [r7, #12]
 8014678:	88fa      	ldrh	r2, [r7, #6]
 801467a:	811a      	strh	r2, [r3, #8]
  p->len = len;
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	88ba      	ldrh	r2, [r7, #4]
 8014680:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 8014682:	8b3b      	ldrh	r3, [r7, #24]
 8014684:	b2da      	uxtb	r2, r3
 8014686:	68fb      	ldr	r3, [r7, #12]
 8014688:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 801468a:	68fb      	ldr	r3, [r7, #12]
 801468c:	7f3a      	ldrb	r2, [r7, #28]
 801468e:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 8014690:	68fb      	ldr	r3, [r7, #12]
 8014692:	2201      	movs	r2, #1
 8014694:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	2200      	movs	r2, #0
 801469a:	73da      	strb	r2, [r3, #15]
}
 801469c:	bf00      	nop
 801469e:	3714      	adds	r7, #20
 80146a0:	46bd      	mov	sp, r7
 80146a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80146a6:	4770      	bx	lr

080146a8 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 80146a8:	b580      	push	{r7, lr}
 80146aa:	b08c      	sub	sp, #48	; 0x30
 80146ac:	af02      	add	r7, sp, #8
 80146ae:	4603      	mov	r3, r0
 80146b0:	71fb      	strb	r3, [r7, #7]
 80146b2:	460b      	mov	r3, r1
 80146b4:	80bb      	strh	r3, [r7, #4]
 80146b6:	4613      	mov	r3, r2
 80146b8:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 80146ba:	79fb      	ldrb	r3, [r7, #7]
 80146bc:	847b      	strh	r3, [r7, #34]	; 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 80146be:	887b      	ldrh	r3, [r7, #2]
 80146c0:	2b41      	cmp	r3, #65	; 0x41
 80146c2:	d00b      	beq.n	80146dc <pbuf_alloc+0x34>
 80146c4:	2b41      	cmp	r3, #65	; 0x41
 80146c6:	dc02      	bgt.n	80146ce <pbuf_alloc+0x26>
 80146c8:	2b01      	cmp	r3, #1
 80146ca:	d007      	beq.n	80146dc <pbuf_alloc+0x34>
 80146cc:	e0c2      	b.n	8014854 <pbuf_alloc+0x1ac>
 80146ce:	f5b3 7fc1 	cmp.w	r3, #386	; 0x182
 80146d2:	d00b      	beq.n	80146ec <pbuf_alloc+0x44>
 80146d4:	f5b3 7f20 	cmp.w	r3, #640	; 0x280
 80146d8:	d070      	beq.n	80147bc <pbuf_alloc+0x114>
 80146da:	e0bb      	b.n	8014854 <pbuf_alloc+0x1ac>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 80146dc:	887a      	ldrh	r2, [r7, #2]
 80146de:	88bb      	ldrh	r3, [r7, #4]
 80146e0:	4619      	mov	r1, r3
 80146e2:	2000      	movs	r0, #0
 80146e4:	f000 f8d2 	bl	801488c <pbuf_alloc_reference>
 80146e8:	6278      	str	r0, [r7, #36]	; 0x24
      break;
 80146ea:	e0bd      	b.n	8014868 <pbuf_alloc+0x1c0>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 80146ec:	2300      	movs	r3, #0
 80146ee:	627b      	str	r3, [r7, #36]	; 0x24
      last = NULL;
 80146f0:	2300      	movs	r3, #0
 80146f2:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 80146f4:	88bb      	ldrh	r3, [r7, #4]
 80146f6:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 80146f8:	200c      	movs	r0, #12
 80146fa:	f7ff fbc3 	bl	8013e84 <memp_malloc>
 80146fe:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 8014700:	693b      	ldr	r3, [r7, #16]
 8014702:	2b00      	cmp	r3, #0
 8014704:	d109      	bne.n	801471a <pbuf_alloc+0x72>
          PBUF_POOL_IS_EMPTY();
 8014706:	f7ff ff7b 	bl	8014600 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 801470a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801470c:	2b00      	cmp	r3, #0
 801470e:	d002      	beq.n	8014716 <pbuf_alloc+0x6e>
            pbuf_free(p);
 8014710:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014712:	f000 faa9 	bl	8014c68 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8014716:	2300      	movs	r3, #0
 8014718:	e0a7      	b.n	801486a <pbuf_alloc+0x1c2>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 801471a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801471c:	3303      	adds	r3, #3
 801471e:	b29b      	uxth	r3, r3
 8014720:	f023 0303 	bic.w	r3, r3, #3
 8014724:	b29b      	uxth	r3, r3
 8014726:	f5c3 7314 	rsb	r3, r3, #592	; 0x250
 801472a:	b29b      	uxth	r3, r3
 801472c:	8b7a      	ldrh	r2, [r7, #26]
 801472e:	4293      	cmp	r3, r2
 8014730:	bf28      	it	cs
 8014732:	4613      	movcs	r3, r2
 8014734:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 8014736:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014738:	3310      	adds	r3, #16
 801473a:	693a      	ldr	r2, [r7, #16]
 801473c:	4413      	add	r3, r2
 801473e:	3303      	adds	r3, #3
 8014740:	f023 0303 	bic.w	r3, r3, #3
 8014744:	4618      	mov	r0, r3
 8014746:	89f9      	ldrh	r1, [r7, #14]
 8014748:	8b7a      	ldrh	r2, [r7, #26]
 801474a:	2300      	movs	r3, #0
 801474c:	9301      	str	r3, [sp, #4]
 801474e:	887b      	ldrh	r3, [r7, #2]
 8014750:	9300      	str	r3, [sp, #0]
 8014752:	460b      	mov	r3, r1
 8014754:	4601      	mov	r1, r0
 8014756:	6938      	ldr	r0, [r7, #16]
 8014758:	f7ff ff7c 	bl	8014654 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 801475c:	693b      	ldr	r3, [r7, #16]
 801475e:	685b      	ldr	r3, [r3, #4]
 8014760:	f003 0303 	and.w	r3, r3, #3
 8014764:	2b00      	cmp	r3, #0
 8014766:	d006      	beq.n	8014776 <pbuf_alloc+0xce>
 8014768:	4b42      	ldr	r3, [pc, #264]	; (8014874 <pbuf_alloc+0x1cc>)
 801476a:	f240 1201 	movw	r2, #257	; 0x101
 801476e:	4942      	ldr	r1, [pc, #264]	; (8014878 <pbuf_alloc+0x1d0>)
 8014770:	4842      	ldr	r0, [pc, #264]	; (801487c <pbuf_alloc+0x1d4>)
 8014772:	f009 fcbf 	bl	801e0f4 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 8014776:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014778:	3303      	adds	r3, #3
 801477a:	f023 0303 	bic.w	r3, r3, #3
 801477e:	f5b3 7f14 	cmp.w	r3, #592	; 0x250
 8014782:	d106      	bne.n	8014792 <pbuf_alloc+0xea>
 8014784:	4b3b      	ldr	r3, [pc, #236]	; (8014874 <pbuf_alloc+0x1cc>)
 8014786:	f240 1203 	movw	r2, #259	; 0x103
 801478a:	493d      	ldr	r1, [pc, #244]	; (8014880 <pbuf_alloc+0x1d8>)
 801478c:	483b      	ldr	r0, [pc, #236]	; (801487c <pbuf_alloc+0x1d4>)
 801478e:	f009 fcb1 	bl	801e0f4 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 8014792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014794:	2b00      	cmp	r3, #0
 8014796:	d102      	bne.n	801479e <pbuf_alloc+0xf6>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8014798:	693b      	ldr	r3, [r7, #16]
 801479a:	627b      	str	r3, [r7, #36]	; 0x24
 801479c:	e002      	b.n	80147a4 <pbuf_alloc+0xfc>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 801479e:	69fb      	ldr	r3, [r7, #28]
 80147a0:	693a      	ldr	r2, [r7, #16]
 80147a2:	601a      	str	r2, [r3, #0]
        }
        last = q;
 80147a4:	693b      	ldr	r3, [r7, #16]
 80147a6:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 80147a8:	8b7a      	ldrh	r2, [r7, #26]
 80147aa:	89fb      	ldrh	r3, [r7, #14]
 80147ac:	1ad3      	subs	r3, r2, r3
 80147ae:	837b      	strh	r3, [r7, #26]
        offset = 0;
 80147b0:	2300      	movs	r3, #0
 80147b2:	847b      	strh	r3, [r7, #34]	; 0x22
      } while (rem_len > 0);
 80147b4:	8b7b      	ldrh	r3, [r7, #26]
 80147b6:	2b00      	cmp	r3, #0
 80147b8:	d19e      	bne.n	80146f8 <pbuf_alloc+0x50>
      break;
 80147ba:	e055      	b.n	8014868 <pbuf_alloc+0x1c0>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 80147bc:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80147be:	3303      	adds	r3, #3
 80147c0:	b29b      	uxth	r3, r3
 80147c2:	f023 0303 	bic.w	r3, r3, #3
 80147c6:	b29a      	uxth	r2, r3
 80147c8:	88bb      	ldrh	r3, [r7, #4]
 80147ca:	3303      	adds	r3, #3
 80147cc:	b29b      	uxth	r3, r3
 80147ce:	f023 0303 	bic.w	r3, r3, #3
 80147d2:	b29b      	uxth	r3, r3
 80147d4:	4413      	add	r3, r2
 80147d6:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 80147d8:	8b3b      	ldrh	r3, [r7, #24]
 80147da:	3310      	adds	r3, #16
 80147dc:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80147de:	8b3a      	ldrh	r2, [r7, #24]
 80147e0:	88bb      	ldrh	r3, [r7, #4]
 80147e2:	3303      	adds	r3, #3
 80147e4:	f023 0303 	bic.w	r3, r3, #3
 80147e8:	429a      	cmp	r2, r3
 80147ea:	d306      	bcc.n	80147fa <pbuf_alloc+0x152>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 80147ec:	8afa      	ldrh	r2, [r7, #22]
 80147ee:	88bb      	ldrh	r3, [r7, #4]
 80147f0:	3303      	adds	r3, #3
 80147f2:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 80147f6:	429a      	cmp	r2, r3
 80147f8:	d201      	bcs.n	80147fe <pbuf_alloc+0x156>
        return NULL;
 80147fa:	2300      	movs	r3, #0
 80147fc:	e035      	b.n	801486a <pbuf_alloc+0x1c2>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 80147fe:	8afb      	ldrh	r3, [r7, #22]
 8014800:	4618      	mov	r0, r3
 8014802:	f7ff f9bd 	bl	8013b80 <mem_malloc>
 8014806:	6278      	str	r0, [r7, #36]	; 0x24
      if (p == NULL) {
 8014808:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801480a:	2b00      	cmp	r3, #0
 801480c:	d101      	bne.n	8014812 <pbuf_alloc+0x16a>
        return NULL;
 801480e:	2300      	movs	r3, #0
 8014810:	e02b      	b.n	801486a <pbuf_alloc+0x1c2>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 8014812:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8014814:	3310      	adds	r3, #16
 8014816:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014818:	4413      	add	r3, r2
 801481a:	3303      	adds	r3, #3
 801481c:	f023 0303 	bic.w	r3, r3, #3
 8014820:	4618      	mov	r0, r3
 8014822:	88b9      	ldrh	r1, [r7, #4]
 8014824:	88ba      	ldrh	r2, [r7, #4]
 8014826:	2300      	movs	r3, #0
 8014828:	9301      	str	r3, [sp, #4]
 801482a:	887b      	ldrh	r3, [r7, #2]
 801482c:	9300      	str	r3, [sp, #0]
 801482e:	460b      	mov	r3, r1
 8014830:	4601      	mov	r1, r0
 8014832:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8014834:	f7ff ff0e 	bl	8014654 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 8014838:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801483a:	685b      	ldr	r3, [r3, #4]
 801483c:	f003 0303 	and.w	r3, r3, #3
 8014840:	2b00      	cmp	r3, #0
 8014842:	d010      	beq.n	8014866 <pbuf_alloc+0x1be>
 8014844:	4b0b      	ldr	r3, [pc, #44]	; (8014874 <pbuf_alloc+0x1cc>)
 8014846:	f240 1223 	movw	r2, #291	; 0x123
 801484a:	490e      	ldr	r1, [pc, #56]	; (8014884 <pbuf_alloc+0x1dc>)
 801484c:	480b      	ldr	r0, [pc, #44]	; (801487c <pbuf_alloc+0x1d4>)
 801484e:	f009 fc51 	bl	801e0f4 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 8014852:	e008      	b.n	8014866 <pbuf_alloc+0x1be>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 8014854:	4b07      	ldr	r3, [pc, #28]	; (8014874 <pbuf_alloc+0x1cc>)
 8014856:	f240 1227 	movw	r2, #295	; 0x127
 801485a:	490b      	ldr	r1, [pc, #44]	; (8014888 <pbuf_alloc+0x1e0>)
 801485c:	4807      	ldr	r0, [pc, #28]	; (801487c <pbuf_alloc+0x1d4>)
 801485e:	f009 fc49 	bl	801e0f4 <iprintf>
      return NULL;
 8014862:	2300      	movs	r3, #0
 8014864:	e001      	b.n	801486a <pbuf_alloc+0x1c2>
      break;
 8014866:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 8014868:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801486a:	4618      	mov	r0, r3
 801486c:	3728      	adds	r7, #40	; 0x28
 801486e:	46bd      	mov	sp, r7
 8014870:	bd80      	pop	{r7, pc}
 8014872:	bf00      	nop
 8014874:	0801f8ec 	.word	0x0801f8ec
 8014878:	0801f91c 	.word	0x0801f91c
 801487c:	0801f94c 	.word	0x0801f94c
 8014880:	0801f974 	.word	0x0801f974
 8014884:	0801f9a8 	.word	0x0801f9a8
 8014888:	0801f9d4 	.word	0x0801f9d4

0801488c <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 801488c:	b580      	push	{r7, lr}
 801488e:	b086      	sub	sp, #24
 8014890:	af02      	add	r7, sp, #8
 8014892:	6078      	str	r0, [r7, #4]
 8014894:	460b      	mov	r3, r1
 8014896:	807b      	strh	r3, [r7, #2]
 8014898:	4613      	mov	r3, r2
 801489a:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 801489c:	883b      	ldrh	r3, [r7, #0]
 801489e:	2b41      	cmp	r3, #65	; 0x41
 80148a0:	d009      	beq.n	80148b6 <pbuf_alloc_reference+0x2a>
 80148a2:	883b      	ldrh	r3, [r7, #0]
 80148a4:	2b01      	cmp	r3, #1
 80148a6:	d006      	beq.n	80148b6 <pbuf_alloc_reference+0x2a>
 80148a8:	4b0f      	ldr	r3, [pc, #60]	; (80148e8 <pbuf_alloc_reference+0x5c>)
 80148aa:	f44f 72a5 	mov.w	r2, #330	; 0x14a
 80148ae:	490f      	ldr	r1, [pc, #60]	; (80148ec <pbuf_alloc_reference+0x60>)
 80148b0:	480f      	ldr	r0, [pc, #60]	; (80148f0 <pbuf_alloc_reference+0x64>)
 80148b2:	f009 fc1f 	bl	801e0f4 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 80148b6:	200b      	movs	r0, #11
 80148b8:	f7ff fae4 	bl	8013e84 <memp_malloc>
 80148bc:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 80148be:	68fb      	ldr	r3, [r7, #12]
 80148c0:	2b00      	cmp	r3, #0
 80148c2:	d101      	bne.n	80148c8 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 80148c4:	2300      	movs	r3, #0
 80148c6:	e00b      	b.n	80148e0 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 80148c8:	8879      	ldrh	r1, [r7, #2]
 80148ca:	887a      	ldrh	r2, [r7, #2]
 80148cc:	2300      	movs	r3, #0
 80148ce:	9301      	str	r3, [sp, #4]
 80148d0:	883b      	ldrh	r3, [r7, #0]
 80148d2:	9300      	str	r3, [sp, #0]
 80148d4:	460b      	mov	r3, r1
 80148d6:	6879      	ldr	r1, [r7, #4]
 80148d8:	68f8      	ldr	r0, [r7, #12]
 80148da:	f7ff febb 	bl	8014654 <pbuf_init_alloced_pbuf>
  return p;
 80148de:	68fb      	ldr	r3, [r7, #12]
}
 80148e0:	4618      	mov	r0, r3
 80148e2:	3710      	adds	r7, #16
 80148e4:	46bd      	mov	sp, r7
 80148e6:	bd80      	pop	{r7, pc}
 80148e8:	0801f8ec 	.word	0x0801f8ec
 80148ec:	0801f9f0 	.word	0x0801f9f0
 80148f0:	0801f94c 	.word	0x0801f94c

080148f4 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 80148f4:	b580      	push	{r7, lr}
 80148f6:	b088      	sub	sp, #32
 80148f8:	af02      	add	r7, sp, #8
 80148fa:	607b      	str	r3, [r7, #4]
 80148fc:	4603      	mov	r3, r0
 80148fe:	73fb      	strb	r3, [r7, #15]
 8014900:	460b      	mov	r3, r1
 8014902:	81bb      	strh	r3, [r7, #12]
 8014904:	4613      	mov	r3, r2
 8014906:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8014908:	7bfb      	ldrb	r3, [r7, #15]
 801490a:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 801490c:	8a7b      	ldrh	r3, [r7, #18]
 801490e:	3303      	adds	r3, #3
 8014910:	f023 0203 	bic.w	r2, r3, #3
 8014914:	89bb      	ldrh	r3, [r7, #12]
 8014916:	441a      	add	r2, r3
 8014918:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801491a:	429a      	cmp	r2, r3
 801491c:	d901      	bls.n	8014922 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 801491e:	2300      	movs	r3, #0
 8014920:	e018      	b.n	8014954 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 8014922:	6a3b      	ldr	r3, [r7, #32]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d007      	beq.n	8014938 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8014928:	8a7b      	ldrh	r3, [r7, #18]
 801492a:	3303      	adds	r3, #3
 801492c:	f023 0303 	bic.w	r3, r3, #3
 8014930:	6a3a      	ldr	r2, [r7, #32]
 8014932:	4413      	add	r3, r2
 8014934:	617b      	str	r3, [r7, #20]
 8014936:	e001      	b.n	801493c <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 8014938:	2300      	movs	r3, #0
 801493a:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 801493c:	6878      	ldr	r0, [r7, #4]
 801493e:	89b9      	ldrh	r1, [r7, #12]
 8014940:	89ba      	ldrh	r2, [r7, #12]
 8014942:	2302      	movs	r3, #2
 8014944:	9301      	str	r3, [sp, #4]
 8014946:	897b      	ldrh	r3, [r7, #10]
 8014948:	9300      	str	r3, [sp, #0]
 801494a:	460b      	mov	r3, r1
 801494c:	6979      	ldr	r1, [r7, #20]
 801494e:	f7ff fe81 	bl	8014654 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 8014952:	687b      	ldr	r3, [r7, #4]
}
 8014954:	4618      	mov	r0, r3
 8014956:	3718      	adds	r7, #24
 8014958:	46bd      	mov	sp, r7
 801495a:	bd80      	pop	{r7, pc}

0801495c <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 801495c:	b580      	push	{r7, lr}
 801495e:	b084      	sub	sp, #16
 8014960:	af00      	add	r7, sp, #0
 8014962:	6078      	str	r0, [r7, #4]
 8014964:	460b      	mov	r3, r1
 8014966:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 8014968:	687b      	ldr	r3, [r7, #4]
 801496a:	2b00      	cmp	r3, #0
 801496c:	d106      	bne.n	801497c <pbuf_realloc+0x20>
 801496e:	4b3a      	ldr	r3, [pc, #232]	; (8014a58 <pbuf_realloc+0xfc>)
 8014970:	f44f 72cc 	mov.w	r2, #408	; 0x198
 8014974:	4939      	ldr	r1, [pc, #228]	; (8014a5c <pbuf_realloc+0x100>)
 8014976:	483a      	ldr	r0, [pc, #232]	; (8014a60 <pbuf_realloc+0x104>)
 8014978:	f009 fbbc 	bl	801e0f4 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	891b      	ldrh	r3, [r3, #8]
 8014980:	887a      	ldrh	r2, [r7, #2]
 8014982:	429a      	cmp	r2, r3
 8014984:	d264      	bcs.n	8014a50 <pbuf_realloc+0xf4>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 8014986:	687b      	ldr	r3, [r7, #4]
 8014988:	891a      	ldrh	r2, [r3, #8]
 801498a:	887b      	ldrh	r3, [r7, #2]
 801498c:	1ad3      	subs	r3, r2, r3
 801498e:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 8014990:	887b      	ldrh	r3, [r7, #2]
 8014992:	817b      	strh	r3, [r7, #10]
  q = p;
 8014994:	687b      	ldr	r3, [r7, #4]
 8014996:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8014998:	e018      	b.n	80149cc <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 801499a:	68fb      	ldr	r3, [r7, #12]
 801499c:	895b      	ldrh	r3, [r3, #10]
 801499e:	897a      	ldrh	r2, [r7, #10]
 80149a0:	1ad3      	subs	r3, r2, r3
 80149a2:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 80149a4:	68fb      	ldr	r3, [r7, #12]
 80149a6:	891a      	ldrh	r2, [r3, #8]
 80149a8:	893b      	ldrh	r3, [r7, #8]
 80149aa:	1ad3      	subs	r3, r2, r3
 80149ac:	b29a      	uxth	r2, r3
 80149ae:	68fb      	ldr	r3, [r7, #12]
 80149b0:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 80149b2:	68fb      	ldr	r3, [r7, #12]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 80149b8:	68fb      	ldr	r3, [r7, #12]
 80149ba:	2b00      	cmp	r3, #0
 80149bc:	d106      	bne.n	80149cc <pbuf_realloc+0x70>
 80149be:	4b26      	ldr	r3, [pc, #152]	; (8014a58 <pbuf_realloc+0xfc>)
 80149c0:	f240 12af 	movw	r2, #431	; 0x1af
 80149c4:	4927      	ldr	r1, [pc, #156]	; (8014a64 <pbuf_realloc+0x108>)
 80149c6:	4826      	ldr	r0, [pc, #152]	; (8014a60 <pbuf_realloc+0x104>)
 80149c8:	f009 fb94 	bl	801e0f4 <iprintf>
  while (rem_len > q->len) {
 80149cc:	68fb      	ldr	r3, [r7, #12]
 80149ce:	895b      	ldrh	r3, [r3, #10]
 80149d0:	897a      	ldrh	r2, [r7, #10]
 80149d2:	429a      	cmp	r2, r3
 80149d4:	d8e1      	bhi.n	801499a <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 80149d6:	68fb      	ldr	r3, [r7, #12]
 80149d8:	7b1b      	ldrb	r3, [r3, #12]
 80149da:	f003 030f 	and.w	r3, r3, #15
 80149de:	2b00      	cmp	r3, #0
 80149e0:	d122      	bne.n	8014a28 <pbuf_realloc+0xcc>
 80149e2:	68fb      	ldr	r3, [r7, #12]
 80149e4:	895b      	ldrh	r3, [r3, #10]
 80149e6:	897a      	ldrh	r2, [r7, #10]
 80149e8:	429a      	cmp	r2, r3
 80149ea:	d01d      	beq.n	8014a28 <pbuf_realloc+0xcc>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	7b5b      	ldrb	r3, [r3, #13]
 80149f0:	f003 0302 	and.w	r3, r3, #2
 80149f4:	2b00      	cmp	r3, #0
 80149f6:	d117      	bne.n	8014a28 <pbuf_realloc+0xcc>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 80149f8:	68fb      	ldr	r3, [r7, #12]
 80149fa:	685b      	ldr	r3, [r3, #4]
 80149fc:	461a      	mov	r2, r3
 80149fe:	68fb      	ldr	r3, [r7, #12]
 8014a00:	1ad3      	subs	r3, r2, r3
 8014a02:	b29a      	uxth	r2, r3
 8014a04:	897b      	ldrh	r3, [r7, #10]
 8014a06:	4413      	add	r3, r2
 8014a08:	b29b      	uxth	r3, r3
 8014a0a:	4619      	mov	r1, r3
 8014a0c:	68f8      	ldr	r0, [r7, #12]
 8014a0e:	f7fe ffad 	bl	801396c <mem_trim>
 8014a12:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 8014a14:	68fb      	ldr	r3, [r7, #12]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d106      	bne.n	8014a28 <pbuf_realloc+0xcc>
 8014a1a:	4b0f      	ldr	r3, [pc, #60]	; (8014a58 <pbuf_realloc+0xfc>)
 8014a1c:	f240 12bd 	movw	r2, #445	; 0x1bd
 8014a20:	4911      	ldr	r1, [pc, #68]	; (8014a68 <pbuf_realloc+0x10c>)
 8014a22:	480f      	ldr	r0, [pc, #60]	; (8014a60 <pbuf_realloc+0x104>)
 8014a24:	f009 fb66 	bl	801e0f4 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 8014a28:	68fb      	ldr	r3, [r7, #12]
 8014a2a:	897a      	ldrh	r2, [r7, #10]
 8014a2c:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8014a2e:	68fb      	ldr	r3, [r7, #12]
 8014a30:	895a      	ldrh	r2, [r3, #10]
 8014a32:	68fb      	ldr	r3, [r7, #12]
 8014a34:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 8014a36:	68fb      	ldr	r3, [r7, #12]
 8014a38:	681b      	ldr	r3, [r3, #0]
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d004      	beq.n	8014a48 <pbuf_realloc+0xec>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 8014a3e:	68fb      	ldr	r3, [r7, #12]
 8014a40:	681b      	ldr	r3, [r3, #0]
 8014a42:	4618      	mov	r0, r3
 8014a44:	f000 f910 	bl	8014c68 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 8014a48:	68fb      	ldr	r3, [r7, #12]
 8014a4a:	2200      	movs	r2, #0
 8014a4c:	601a      	str	r2, [r3, #0]
 8014a4e:	e000      	b.n	8014a52 <pbuf_realloc+0xf6>
    return;
 8014a50:	bf00      	nop

}
 8014a52:	3710      	adds	r7, #16
 8014a54:	46bd      	mov	sp, r7
 8014a56:	bd80      	pop	{r7, pc}
 8014a58:	0801f8ec 	.word	0x0801f8ec
 8014a5c:	0801fa04 	.word	0x0801fa04
 8014a60:	0801f94c 	.word	0x0801f94c
 8014a64:	0801fa1c 	.word	0x0801fa1c
 8014a68:	0801fa34 	.word	0x0801fa34

08014a6c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 8014a6c:	b580      	push	{r7, lr}
 8014a6e:	b086      	sub	sp, #24
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	60f8      	str	r0, [r7, #12]
 8014a74:	60b9      	str	r1, [r7, #8]
 8014a76:	4613      	mov	r3, r2
 8014a78:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014a7a:	68fb      	ldr	r3, [r7, #12]
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d106      	bne.n	8014a8e <pbuf_add_header_impl+0x22>
 8014a80:	4b2b      	ldr	r3, [pc, #172]	; (8014b30 <pbuf_add_header_impl+0xc4>)
 8014a82:	f240 12df 	movw	r2, #479	; 0x1df
 8014a86:	492b      	ldr	r1, [pc, #172]	; (8014b34 <pbuf_add_header_impl+0xc8>)
 8014a88:	482b      	ldr	r0, [pc, #172]	; (8014b38 <pbuf_add_header_impl+0xcc>)
 8014a8a:	f009 fb33 	bl	801e0f4 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 8014a8e:	68fb      	ldr	r3, [r7, #12]
 8014a90:	2b00      	cmp	r3, #0
 8014a92:	d003      	beq.n	8014a9c <pbuf_add_header_impl+0x30>
 8014a94:	68bb      	ldr	r3, [r7, #8]
 8014a96:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014a9a:	d301      	bcc.n	8014aa0 <pbuf_add_header_impl+0x34>
    return 1;
 8014a9c:	2301      	movs	r3, #1
 8014a9e:	e043      	b.n	8014b28 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8014aa0:	68bb      	ldr	r3, [r7, #8]
 8014aa2:	2b00      	cmp	r3, #0
 8014aa4:	d101      	bne.n	8014aaa <pbuf_add_header_impl+0x3e>
    return 0;
 8014aa6:	2300      	movs	r3, #0
 8014aa8:	e03e      	b.n	8014b28 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8014aaa:	68bb      	ldr	r3, [r7, #8]
 8014aac:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8014aae:	68fb      	ldr	r3, [r7, #12]
 8014ab0:	891a      	ldrh	r2, [r3, #8]
 8014ab2:	8a7b      	ldrh	r3, [r7, #18]
 8014ab4:	4413      	add	r3, r2
 8014ab6:	b29b      	uxth	r3, r3
 8014ab8:	8a7a      	ldrh	r2, [r7, #18]
 8014aba:	429a      	cmp	r2, r3
 8014abc:	d901      	bls.n	8014ac2 <pbuf_add_header_impl+0x56>
    return 1;
 8014abe:	2301      	movs	r3, #1
 8014ac0:	e032      	b.n	8014b28 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 8014ac2:	68fb      	ldr	r3, [r7, #12]
 8014ac4:	7b1b      	ldrb	r3, [r3, #12]
 8014ac6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8014ac8:	8a3b      	ldrh	r3, [r7, #16]
 8014aca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014ace:	2b00      	cmp	r3, #0
 8014ad0:	d00c      	beq.n	8014aec <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 8014ad2:	68fb      	ldr	r3, [r7, #12]
 8014ad4:	685a      	ldr	r2, [r3, #4]
 8014ad6:	68bb      	ldr	r3, [r7, #8]
 8014ad8:	425b      	negs	r3, r3
 8014ada:	4413      	add	r3, r2
 8014adc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8014ade:	68fb      	ldr	r3, [r7, #12]
 8014ae0:	3310      	adds	r3, #16
 8014ae2:	697a      	ldr	r2, [r7, #20]
 8014ae4:	429a      	cmp	r2, r3
 8014ae6:	d20d      	bcs.n	8014b04 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8014ae8:	2301      	movs	r3, #1
 8014aea:	e01d      	b.n	8014b28 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8014aec:	79fb      	ldrb	r3, [r7, #7]
 8014aee:	2b00      	cmp	r3, #0
 8014af0:	d006      	beq.n	8014b00 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 8014af2:	68fb      	ldr	r3, [r7, #12]
 8014af4:	685a      	ldr	r2, [r3, #4]
 8014af6:	68bb      	ldr	r3, [r7, #8]
 8014af8:	425b      	negs	r3, r3
 8014afa:	4413      	add	r3, r2
 8014afc:	617b      	str	r3, [r7, #20]
 8014afe:	e001      	b.n	8014b04 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8014b00:	2301      	movs	r3, #1
 8014b02:	e011      	b.n	8014b28 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 8014b04:	68fb      	ldr	r3, [r7, #12]
 8014b06:	697a      	ldr	r2, [r7, #20]
 8014b08:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	895a      	ldrh	r2, [r3, #10]
 8014b0e:	8a7b      	ldrh	r3, [r7, #18]
 8014b10:	4413      	add	r3, r2
 8014b12:	b29a      	uxth	r2, r3
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8014b18:	68fb      	ldr	r3, [r7, #12]
 8014b1a:	891a      	ldrh	r2, [r3, #8]
 8014b1c:	8a7b      	ldrh	r3, [r7, #18]
 8014b1e:	4413      	add	r3, r2
 8014b20:	b29a      	uxth	r2, r3
 8014b22:	68fb      	ldr	r3, [r7, #12]
 8014b24:	811a      	strh	r2, [r3, #8]


  return 0;
 8014b26:	2300      	movs	r3, #0
}
 8014b28:	4618      	mov	r0, r3
 8014b2a:	3718      	adds	r7, #24
 8014b2c:	46bd      	mov	sp, r7
 8014b2e:	bd80      	pop	{r7, pc}
 8014b30:	0801f8ec 	.word	0x0801f8ec
 8014b34:	0801fa50 	.word	0x0801fa50
 8014b38:	0801f94c 	.word	0x0801f94c

08014b3c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 8014b3c:	b580      	push	{r7, lr}
 8014b3e:	b082      	sub	sp, #8
 8014b40:	af00      	add	r7, sp, #0
 8014b42:	6078      	str	r0, [r7, #4]
 8014b44:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 8014b46:	2200      	movs	r2, #0
 8014b48:	6839      	ldr	r1, [r7, #0]
 8014b4a:	6878      	ldr	r0, [r7, #4]
 8014b4c:	f7ff ff8e 	bl	8014a6c <pbuf_add_header_impl>
 8014b50:	4603      	mov	r3, r0
}
 8014b52:	4618      	mov	r0, r3
 8014b54:	3708      	adds	r7, #8
 8014b56:	46bd      	mov	sp, r7
 8014b58:	bd80      	pop	{r7, pc}
	...

08014b5c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 8014b5c:	b580      	push	{r7, lr}
 8014b5e:	b084      	sub	sp, #16
 8014b60:	af00      	add	r7, sp, #0
 8014b62:	6078      	str	r0, [r7, #4]
 8014b64:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 8014b66:	687b      	ldr	r3, [r7, #4]
 8014b68:	2b00      	cmp	r3, #0
 8014b6a:	d106      	bne.n	8014b7a <pbuf_remove_header+0x1e>
 8014b6c:	4b20      	ldr	r3, [pc, #128]	; (8014bf0 <pbuf_remove_header+0x94>)
 8014b6e:	f240 224b 	movw	r2, #587	; 0x24b
 8014b72:	4920      	ldr	r1, [pc, #128]	; (8014bf4 <pbuf_remove_header+0x98>)
 8014b74:	4820      	ldr	r0, [pc, #128]	; (8014bf8 <pbuf_remove_header+0x9c>)
 8014b76:	f009 fabd 	bl	801e0f4 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d003      	beq.n	8014b88 <pbuf_remove_header+0x2c>
 8014b80:	683b      	ldr	r3, [r7, #0]
 8014b82:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8014b86:	d301      	bcc.n	8014b8c <pbuf_remove_header+0x30>
    return 1;
 8014b88:	2301      	movs	r3, #1
 8014b8a:	e02c      	b.n	8014be6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 8014b8c:	683b      	ldr	r3, [r7, #0]
 8014b8e:	2b00      	cmp	r3, #0
 8014b90:	d101      	bne.n	8014b96 <pbuf_remove_header+0x3a>
    return 0;
 8014b92:	2300      	movs	r3, #0
 8014b94:	e027      	b.n	8014be6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 8014b96:	683b      	ldr	r3, [r7, #0]
 8014b98:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8014b9a:	687b      	ldr	r3, [r7, #4]
 8014b9c:	895b      	ldrh	r3, [r3, #10]
 8014b9e:	89fa      	ldrh	r2, [r7, #14]
 8014ba0:	429a      	cmp	r2, r3
 8014ba2:	d908      	bls.n	8014bb6 <pbuf_remove_header+0x5a>
 8014ba4:	4b12      	ldr	r3, [pc, #72]	; (8014bf0 <pbuf_remove_header+0x94>)
 8014ba6:	f240 2255 	movw	r2, #597	; 0x255
 8014baa:	4914      	ldr	r1, [pc, #80]	; (8014bfc <pbuf_remove_header+0xa0>)
 8014bac:	4812      	ldr	r0, [pc, #72]	; (8014bf8 <pbuf_remove_header+0x9c>)
 8014bae:	f009 faa1 	bl	801e0f4 <iprintf>
 8014bb2:	2301      	movs	r3, #1
 8014bb4:	e017      	b.n	8014be6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 8014bb6:	687b      	ldr	r3, [r7, #4]
 8014bb8:	685b      	ldr	r3, [r3, #4]
 8014bba:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	685a      	ldr	r2, [r3, #4]
 8014bc0:	683b      	ldr	r3, [r7, #0]
 8014bc2:	441a      	add	r2, r3
 8014bc4:	687b      	ldr	r3, [r7, #4]
 8014bc6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8014bc8:	687b      	ldr	r3, [r7, #4]
 8014bca:	895a      	ldrh	r2, [r3, #10]
 8014bcc:	89fb      	ldrh	r3, [r7, #14]
 8014bce:	1ad3      	subs	r3, r2, r3
 8014bd0:	b29a      	uxth	r2, r3
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 8014bd6:	687b      	ldr	r3, [r7, #4]
 8014bd8:	891a      	ldrh	r2, [r3, #8]
 8014bda:	89fb      	ldrh	r3, [r7, #14]
 8014bdc:	1ad3      	subs	r3, r2, r3
 8014bde:	b29a      	uxth	r2, r3
 8014be0:	687b      	ldr	r3, [r7, #4]
 8014be2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 8014be4:	2300      	movs	r3, #0
}
 8014be6:	4618      	mov	r0, r3
 8014be8:	3710      	adds	r7, #16
 8014bea:	46bd      	mov	sp, r7
 8014bec:	bd80      	pop	{r7, pc}
 8014bee:	bf00      	nop
 8014bf0:	0801f8ec 	.word	0x0801f8ec
 8014bf4:	0801fa50 	.word	0x0801fa50
 8014bf8:	0801f94c 	.word	0x0801f94c
 8014bfc:	0801fa5c 	.word	0x0801fa5c

08014c00 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8014c00:	b580      	push	{r7, lr}
 8014c02:	b082      	sub	sp, #8
 8014c04:	af00      	add	r7, sp, #0
 8014c06:	6078      	str	r0, [r7, #4]
 8014c08:	460b      	mov	r3, r1
 8014c0a:	807b      	strh	r3, [r7, #2]
 8014c0c:	4613      	mov	r3, r2
 8014c0e:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8014c10:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014c14:	2b00      	cmp	r3, #0
 8014c16:	da08      	bge.n	8014c2a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8014c18:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014c1c:	425b      	negs	r3, r3
 8014c1e:	4619      	mov	r1, r3
 8014c20:	6878      	ldr	r0, [r7, #4]
 8014c22:	f7ff ff9b 	bl	8014b5c <pbuf_remove_header>
 8014c26:	4603      	mov	r3, r0
 8014c28:	e007      	b.n	8014c3a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8014c2a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014c2e:	787a      	ldrb	r2, [r7, #1]
 8014c30:	4619      	mov	r1, r3
 8014c32:	6878      	ldr	r0, [r7, #4]
 8014c34:	f7ff ff1a 	bl	8014a6c <pbuf_add_header_impl>
 8014c38:	4603      	mov	r3, r0
  }
}
 8014c3a:	4618      	mov	r0, r3
 8014c3c:	3708      	adds	r7, #8
 8014c3e:	46bd      	mov	sp, r7
 8014c40:	bd80      	pop	{r7, pc}

08014c42 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 8014c42:	b580      	push	{r7, lr}
 8014c44:	b082      	sub	sp, #8
 8014c46:	af00      	add	r7, sp, #0
 8014c48:	6078      	str	r0, [r7, #4]
 8014c4a:	460b      	mov	r3, r1
 8014c4c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 8014c4e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8014c52:	2201      	movs	r2, #1
 8014c54:	4619      	mov	r1, r3
 8014c56:	6878      	ldr	r0, [r7, #4]
 8014c58:	f7ff ffd2 	bl	8014c00 <pbuf_header_impl>
 8014c5c:	4603      	mov	r3, r0
}
 8014c5e:	4618      	mov	r0, r3
 8014c60:	3708      	adds	r7, #8
 8014c62:	46bd      	mov	sp, r7
 8014c64:	bd80      	pop	{r7, pc}
	...

08014c68 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 8014c68:	b580      	push	{r7, lr}
 8014c6a:	b088      	sub	sp, #32
 8014c6c:	af00      	add	r7, sp, #0
 8014c6e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 8014c70:	687b      	ldr	r3, [r7, #4]
 8014c72:	2b00      	cmp	r3, #0
 8014c74:	d10b      	bne.n	8014c8e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 8014c76:	687b      	ldr	r3, [r7, #4]
 8014c78:	2b00      	cmp	r3, #0
 8014c7a:	d106      	bne.n	8014c8a <pbuf_free+0x22>
 8014c7c:	4b3b      	ldr	r3, [pc, #236]	; (8014d6c <pbuf_free+0x104>)
 8014c7e:	f44f 7237 	mov.w	r2, #732	; 0x2dc
 8014c82:	493b      	ldr	r1, [pc, #236]	; (8014d70 <pbuf_free+0x108>)
 8014c84:	483b      	ldr	r0, [pc, #236]	; (8014d74 <pbuf_free+0x10c>)
 8014c86:	f009 fa35 	bl	801e0f4 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 8014c8a:	2300      	movs	r3, #0
 8014c8c:	e069      	b.n	8014d62 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 8014c8e:	2300      	movs	r3, #0
 8014c90:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 8014c92:	e062      	b.n	8014d5a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 8014c94:	f009 f9ca 	bl	801e02c <sys_arch_protect>
 8014c98:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8014c9a:	687b      	ldr	r3, [r7, #4]
 8014c9c:	7b9b      	ldrb	r3, [r3, #14]
 8014c9e:	2b00      	cmp	r3, #0
 8014ca0:	d106      	bne.n	8014cb0 <pbuf_free+0x48>
 8014ca2:	4b32      	ldr	r3, [pc, #200]	; (8014d6c <pbuf_free+0x104>)
 8014ca4:	f240 22f1 	movw	r2, #753	; 0x2f1
 8014ca8:	4933      	ldr	r1, [pc, #204]	; (8014d78 <pbuf_free+0x110>)
 8014caa:	4832      	ldr	r0, [pc, #200]	; (8014d74 <pbuf_free+0x10c>)
 8014cac:	f009 fa22 	bl	801e0f4 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8014cb0:	687b      	ldr	r3, [r7, #4]
 8014cb2:	7b9b      	ldrb	r3, [r3, #14]
 8014cb4:	3b01      	subs	r3, #1
 8014cb6:	b2da      	uxtb	r2, r3
 8014cb8:	687b      	ldr	r3, [r7, #4]
 8014cba:	739a      	strb	r2, [r3, #14]
 8014cbc:	687b      	ldr	r3, [r7, #4]
 8014cbe:	7b9b      	ldrb	r3, [r3, #14]
 8014cc0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8014cc2:	69b8      	ldr	r0, [r7, #24]
 8014cc4:	f009 f9c0 	bl	801e048 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8014cc8:	7dfb      	ldrb	r3, [r7, #23]
 8014cca:	2b00      	cmp	r3, #0
 8014ccc:	d143      	bne.n	8014d56 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8014cce:	687b      	ldr	r3, [r7, #4]
 8014cd0:	681b      	ldr	r3, [r3, #0]
 8014cd2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8014cd4:	687b      	ldr	r3, [r7, #4]
 8014cd6:	7b1b      	ldrb	r3, [r3, #12]
 8014cd8:	f003 030f 	and.w	r3, r3, #15
 8014cdc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8014cde:	687b      	ldr	r3, [r7, #4]
 8014ce0:	7b5b      	ldrb	r3, [r3, #13]
 8014ce2:	f003 0302 	and.w	r3, r3, #2
 8014ce6:	2b00      	cmp	r3, #0
 8014ce8:	d011      	beq.n	8014d0e <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8014cea:	687b      	ldr	r3, [r7, #4]
 8014cec:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8014cee:	68bb      	ldr	r3, [r7, #8]
 8014cf0:	691b      	ldr	r3, [r3, #16]
 8014cf2:	2b00      	cmp	r3, #0
 8014cf4:	d106      	bne.n	8014d04 <pbuf_free+0x9c>
 8014cf6:	4b1d      	ldr	r3, [pc, #116]	; (8014d6c <pbuf_free+0x104>)
 8014cf8:	f240 22ff 	movw	r2, #767	; 0x2ff
 8014cfc:	491f      	ldr	r1, [pc, #124]	; (8014d7c <pbuf_free+0x114>)
 8014cfe:	481d      	ldr	r0, [pc, #116]	; (8014d74 <pbuf_free+0x10c>)
 8014d00:	f009 f9f8 	bl	801e0f4 <iprintf>
        pc->custom_free_function(p);
 8014d04:	68bb      	ldr	r3, [r7, #8]
 8014d06:	691b      	ldr	r3, [r3, #16]
 8014d08:	6878      	ldr	r0, [r7, #4]
 8014d0a:	4798      	blx	r3
 8014d0c:	e01d      	b.n	8014d4a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8014d0e:	7bfb      	ldrb	r3, [r7, #15]
 8014d10:	2b02      	cmp	r3, #2
 8014d12:	d104      	bne.n	8014d1e <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8014d14:	6879      	ldr	r1, [r7, #4]
 8014d16:	200c      	movs	r0, #12
 8014d18:	f7ff f906 	bl	8013f28 <memp_free>
 8014d1c:	e015      	b.n	8014d4a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8014d1e:	7bfb      	ldrb	r3, [r7, #15]
 8014d20:	2b01      	cmp	r3, #1
 8014d22:	d104      	bne.n	8014d2e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8014d24:	6879      	ldr	r1, [r7, #4]
 8014d26:	200b      	movs	r0, #11
 8014d28:	f7ff f8fe 	bl	8013f28 <memp_free>
 8014d2c:	e00d      	b.n	8014d4a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8014d2e:	7bfb      	ldrb	r3, [r7, #15]
 8014d30:	2b00      	cmp	r3, #0
 8014d32:	d103      	bne.n	8014d3c <pbuf_free+0xd4>
          mem_free(p);
 8014d34:	6878      	ldr	r0, [r7, #4]
 8014d36:	f7fe fd89 	bl	801384c <mem_free>
 8014d3a:	e006      	b.n	8014d4a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8014d3c:	4b0b      	ldr	r3, [pc, #44]	; (8014d6c <pbuf_free+0x104>)
 8014d3e:	f240 320f 	movw	r2, #783	; 0x30f
 8014d42:	490f      	ldr	r1, [pc, #60]	; (8014d80 <pbuf_free+0x118>)
 8014d44:	480b      	ldr	r0, [pc, #44]	; (8014d74 <pbuf_free+0x10c>)
 8014d46:	f009 f9d5 	bl	801e0f4 <iprintf>
        }
      }
      count++;
 8014d4a:	7ffb      	ldrb	r3, [r7, #31]
 8014d4c:	3301      	adds	r3, #1
 8014d4e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8014d50:	693b      	ldr	r3, [r7, #16]
 8014d52:	607b      	str	r3, [r7, #4]
 8014d54:	e001      	b.n	8014d5a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8014d56:	2300      	movs	r3, #0
 8014d58:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014d5a:	687b      	ldr	r3, [r7, #4]
 8014d5c:	2b00      	cmp	r3, #0
 8014d5e:	d199      	bne.n	8014c94 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8014d60:	7ffb      	ldrb	r3, [r7, #31]
}
 8014d62:	4618      	mov	r0, r3
 8014d64:	3720      	adds	r7, #32
 8014d66:	46bd      	mov	sp, r7
 8014d68:	bd80      	pop	{r7, pc}
 8014d6a:	bf00      	nop
 8014d6c:	0801f8ec 	.word	0x0801f8ec
 8014d70:	0801fa50 	.word	0x0801fa50
 8014d74:	0801f94c 	.word	0x0801f94c
 8014d78:	0801fa7c 	.word	0x0801fa7c
 8014d7c:	0801fa94 	.word	0x0801fa94
 8014d80:	0801fab8 	.word	0x0801fab8

08014d84 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8014d84:	b480      	push	{r7}
 8014d86:	b085      	sub	sp, #20
 8014d88:	af00      	add	r7, sp, #0
 8014d8a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8014d8c:	2300      	movs	r3, #0
 8014d8e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8014d90:	e005      	b.n	8014d9e <pbuf_clen+0x1a>
    ++len;
 8014d92:	89fb      	ldrh	r3, [r7, #14]
 8014d94:	3301      	adds	r3, #1
 8014d96:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8014d98:	687b      	ldr	r3, [r7, #4]
 8014d9a:	681b      	ldr	r3, [r3, #0]
 8014d9c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8014d9e:	687b      	ldr	r3, [r7, #4]
 8014da0:	2b00      	cmp	r3, #0
 8014da2:	d1f6      	bne.n	8014d92 <pbuf_clen+0xe>
  }
  return len;
 8014da4:	89fb      	ldrh	r3, [r7, #14]
}
 8014da6:	4618      	mov	r0, r3
 8014da8:	3714      	adds	r7, #20
 8014daa:	46bd      	mov	sp, r7
 8014dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014db0:	4770      	bx	lr
	...

08014db4 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8014db4:	b580      	push	{r7, lr}
 8014db6:	b084      	sub	sp, #16
 8014db8:	af00      	add	r7, sp, #0
 8014dba:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8014dbc:	687b      	ldr	r3, [r7, #4]
 8014dbe:	2b00      	cmp	r3, #0
 8014dc0:	d016      	beq.n	8014df0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8014dc2:	f009 f933 	bl	801e02c <sys_arch_protect>
 8014dc6:	60f8      	str	r0, [r7, #12]
 8014dc8:	687b      	ldr	r3, [r7, #4]
 8014dca:	7b9b      	ldrb	r3, [r3, #14]
 8014dcc:	3301      	adds	r3, #1
 8014dce:	b2da      	uxtb	r2, r3
 8014dd0:	687b      	ldr	r3, [r7, #4]
 8014dd2:	739a      	strb	r2, [r3, #14]
 8014dd4:	68f8      	ldr	r0, [r7, #12]
 8014dd6:	f009 f937 	bl	801e048 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8014dda:	687b      	ldr	r3, [r7, #4]
 8014ddc:	7b9b      	ldrb	r3, [r3, #14]
 8014dde:	2b00      	cmp	r3, #0
 8014de0:	d106      	bne.n	8014df0 <pbuf_ref+0x3c>
 8014de2:	4b05      	ldr	r3, [pc, #20]	; (8014df8 <pbuf_ref+0x44>)
 8014de4:	f240 3242 	movw	r2, #834	; 0x342
 8014de8:	4904      	ldr	r1, [pc, #16]	; (8014dfc <pbuf_ref+0x48>)
 8014dea:	4805      	ldr	r0, [pc, #20]	; (8014e00 <pbuf_ref+0x4c>)
 8014dec:	f009 f982 	bl	801e0f4 <iprintf>
  }
}
 8014df0:	bf00      	nop
 8014df2:	3710      	adds	r7, #16
 8014df4:	46bd      	mov	sp, r7
 8014df6:	bd80      	pop	{r7, pc}
 8014df8:	0801f8ec 	.word	0x0801f8ec
 8014dfc:	0801facc 	.word	0x0801facc
 8014e00:	0801f94c 	.word	0x0801f94c

08014e04 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8014e04:	b580      	push	{r7, lr}
 8014e06:	b084      	sub	sp, #16
 8014e08:	af00      	add	r7, sp, #0
 8014e0a:	6078      	str	r0, [r7, #4]
 8014e0c:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8014e0e:	687b      	ldr	r3, [r7, #4]
 8014e10:	2b00      	cmp	r3, #0
 8014e12:	d002      	beq.n	8014e1a <pbuf_cat+0x16>
 8014e14:	683b      	ldr	r3, [r7, #0]
 8014e16:	2b00      	cmp	r3, #0
 8014e18:	d107      	bne.n	8014e2a <pbuf_cat+0x26>
 8014e1a:	4b20      	ldr	r3, [pc, #128]	; (8014e9c <pbuf_cat+0x98>)
 8014e1c:	f240 325a 	movw	r2, #858	; 0x35a
 8014e20:	491f      	ldr	r1, [pc, #124]	; (8014ea0 <pbuf_cat+0x9c>)
 8014e22:	4820      	ldr	r0, [pc, #128]	; (8014ea4 <pbuf_cat+0xa0>)
 8014e24:	f009 f966 	bl	801e0f4 <iprintf>
 8014e28:	e034      	b.n	8014e94 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8014e2a:	687b      	ldr	r3, [r7, #4]
 8014e2c:	60fb      	str	r3, [r7, #12]
 8014e2e:	e00a      	b.n	8014e46 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014e30:	68fb      	ldr	r3, [r7, #12]
 8014e32:	891a      	ldrh	r2, [r3, #8]
 8014e34:	683b      	ldr	r3, [r7, #0]
 8014e36:	891b      	ldrh	r3, [r3, #8]
 8014e38:	4413      	add	r3, r2
 8014e3a:	b29a      	uxth	r2, r3
 8014e3c:	68fb      	ldr	r3, [r7, #12]
 8014e3e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8014e40:	68fb      	ldr	r3, [r7, #12]
 8014e42:	681b      	ldr	r3, [r3, #0]
 8014e44:	60fb      	str	r3, [r7, #12]
 8014e46:	68fb      	ldr	r3, [r7, #12]
 8014e48:	681b      	ldr	r3, [r3, #0]
 8014e4a:	2b00      	cmp	r3, #0
 8014e4c:	d1f0      	bne.n	8014e30 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8014e4e:	68fb      	ldr	r3, [r7, #12]
 8014e50:	891a      	ldrh	r2, [r3, #8]
 8014e52:	68fb      	ldr	r3, [r7, #12]
 8014e54:	895b      	ldrh	r3, [r3, #10]
 8014e56:	429a      	cmp	r2, r3
 8014e58:	d006      	beq.n	8014e68 <pbuf_cat+0x64>
 8014e5a:	4b10      	ldr	r3, [pc, #64]	; (8014e9c <pbuf_cat+0x98>)
 8014e5c:	f240 3262 	movw	r2, #866	; 0x362
 8014e60:	4911      	ldr	r1, [pc, #68]	; (8014ea8 <pbuf_cat+0xa4>)
 8014e62:	4810      	ldr	r0, [pc, #64]	; (8014ea4 <pbuf_cat+0xa0>)
 8014e64:	f009 f946 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8014e68:	68fb      	ldr	r3, [r7, #12]
 8014e6a:	681b      	ldr	r3, [r3, #0]
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d006      	beq.n	8014e7e <pbuf_cat+0x7a>
 8014e70:	4b0a      	ldr	r3, [pc, #40]	; (8014e9c <pbuf_cat+0x98>)
 8014e72:	f240 3263 	movw	r2, #867	; 0x363
 8014e76:	490d      	ldr	r1, [pc, #52]	; (8014eac <pbuf_cat+0xa8>)
 8014e78:	480a      	ldr	r0, [pc, #40]	; (8014ea4 <pbuf_cat+0xa0>)
 8014e7a:	f009 f93b 	bl	801e0f4 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8014e7e:	68fb      	ldr	r3, [r7, #12]
 8014e80:	891a      	ldrh	r2, [r3, #8]
 8014e82:	683b      	ldr	r3, [r7, #0]
 8014e84:	891b      	ldrh	r3, [r3, #8]
 8014e86:	4413      	add	r3, r2
 8014e88:	b29a      	uxth	r2, r3
 8014e8a:	68fb      	ldr	r3, [r7, #12]
 8014e8c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8014e8e:	68fb      	ldr	r3, [r7, #12]
 8014e90:	683a      	ldr	r2, [r7, #0]
 8014e92:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8014e94:	3710      	adds	r7, #16
 8014e96:	46bd      	mov	sp, r7
 8014e98:	bd80      	pop	{r7, pc}
 8014e9a:	bf00      	nop
 8014e9c:	0801f8ec 	.word	0x0801f8ec
 8014ea0:	0801fae0 	.word	0x0801fae0
 8014ea4:	0801f94c 	.word	0x0801f94c
 8014ea8:	0801fb18 	.word	0x0801fb18
 8014eac:	0801fb48 	.word	0x0801fb48

08014eb0 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8014eb0:	b580      	push	{r7, lr}
 8014eb2:	b086      	sub	sp, #24
 8014eb4:	af00      	add	r7, sp, #0
 8014eb6:	6078      	str	r0, [r7, #4]
 8014eb8:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8014eba:	2300      	movs	r3, #0
 8014ebc:	617b      	str	r3, [r7, #20]
 8014ebe:	2300      	movs	r3, #0
 8014ec0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8014ec2:	687b      	ldr	r3, [r7, #4]
 8014ec4:	2b00      	cmp	r3, #0
 8014ec6:	d008      	beq.n	8014eda <pbuf_copy+0x2a>
 8014ec8:	683b      	ldr	r3, [r7, #0]
 8014eca:	2b00      	cmp	r3, #0
 8014ecc:	d005      	beq.n	8014eda <pbuf_copy+0x2a>
 8014ece:	687b      	ldr	r3, [r7, #4]
 8014ed0:	891a      	ldrh	r2, [r3, #8]
 8014ed2:	683b      	ldr	r3, [r7, #0]
 8014ed4:	891b      	ldrh	r3, [r3, #8]
 8014ed6:	429a      	cmp	r2, r3
 8014ed8:	d209      	bcs.n	8014eee <pbuf_copy+0x3e>
 8014eda:	4b57      	ldr	r3, [pc, #348]	; (8015038 <pbuf_copy+0x188>)
 8014edc:	f240 32ca 	movw	r2, #970	; 0x3ca
 8014ee0:	4956      	ldr	r1, [pc, #344]	; (801503c <pbuf_copy+0x18c>)
 8014ee2:	4857      	ldr	r0, [pc, #348]	; (8015040 <pbuf_copy+0x190>)
 8014ee4:	f009 f906 	bl	801e0f4 <iprintf>
 8014ee8:	f06f 030f 	mvn.w	r3, #15
 8014eec:	e09f      	b.n	801502e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8014eee:	687b      	ldr	r3, [r7, #4]
 8014ef0:	895b      	ldrh	r3, [r3, #10]
 8014ef2:	461a      	mov	r2, r3
 8014ef4:	697b      	ldr	r3, [r7, #20]
 8014ef6:	1ad2      	subs	r2, r2, r3
 8014ef8:	683b      	ldr	r3, [r7, #0]
 8014efa:	895b      	ldrh	r3, [r3, #10]
 8014efc:	4619      	mov	r1, r3
 8014efe:	693b      	ldr	r3, [r7, #16]
 8014f00:	1acb      	subs	r3, r1, r3
 8014f02:	429a      	cmp	r2, r3
 8014f04:	d306      	bcc.n	8014f14 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8014f06:	683b      	ldr	r3, [r7, #0]
 8014f08:	895b      	ldrh	r3, [r3, #10]
 8014f0a:	461a      	mov	r2, r3
 8014f0c:	693b      	ldr	r3, [r7, #16]
 8014f0e:	1ad3      	subs	r3, r2, r3
 8014f10:	60fb      	str	r3, [r7, #12]
 8014f12:	e005      	b.n	8014f20 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8014f14:	687b      	ldr	r3, [r7, #4]
 8014f16:	895b      	ldrh	r3, [r3, #10]
 8014f18:	461a      	mov	r2, r3
 8014f1a:	697b      	ldr	r3, [r7, #20]
 8014f1c:	1ad3      	subs	r3, r2, r3
 8014f1e:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8014f20:	687b      	ldr	r3, [r7, #4]
 8014f22:	685a      	ldr	r2, [r3, #4]
 8014f24:	697b      	ldr	r3, [r7, #20]
 8014f26:	18d0      	adds	r0, r2, r3
 8014f28:	683b      	ldr	r3, [r7, #0]
 8014f2a:	685a      	ldr	r2, [r3, #4]
 8014f2c:	693b      	ldr	r3, [r7, #16]
 8014f2e:	4413      	add	r3, r2
 8014f30:	68fa      	ldr	r2, [r7, #12]
 8014f32:	4619      	mov	r1, r3
 8014f34:	f009 f8cb 	bl	801e0ce <memcpy>
    offset_to += len;
 8014f38:	697a      	ldr	r2, [r7, #20]
 8014f3a:	68fb      	ldr	r3, [r7, #12]
 8014f3c:	4413      	add	r3, r2
 8014f3e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8014f40:	693a      	ldr	r2, [r7, #16]
 8014f42:	68fb      	ldr	r3, [r7, #12]
 8014f44:	4413      	add	r3, r2
 8014f46:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8014f48:	687b      	ldr	r3, [r7, #4]
 8014f4a:	895b      	ldrh	r3, [r3, #10]
 8014f4c:	461a      	mov	r2, r3
 8014f4e:	697b      	ldr	r3, [r7, #20]
 8014f50:	4293      	cmp	r3, r2
 8014f52:	d906      	bls.n	8014f62 <pbuf_copy+0xb2>
 8014f54:	4b38      	ldr	r3, [pc, #224]	; (8015038 <pbuf_copy+0x188>)
 8014f56:	f240 32d9 	movw	r2, #985	; 0x3d9
 8014f5a:	493a      	ldr	r1, [pc, #232]	; (8015044 <pbuf_copy+0x194>)
 8014f5c:	4838      	ldr	r0, [pc, #224]	; (8015040 <pbuf_copy+0x190>)
 8014f5e:	f009 f8c9 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8014f62:	683b      	ldr	r3, [r7, #0]
 8014f64:	895b      	ldrh	r3, [r3, #10]
 8014f66:	461a      	mov	r2, r3
 8014f68:	693b      	ldr	r3, [r7, #16]
 8014f6a:	4293      	cmp	r3, r2
 8014f6c:	d906      	bls.n	8014f7c <pbuf_copy+0xcc>
 8014f6e:	4b32      	ldr	r3, [pc, #200]	; (8015038 <pbuf_copy+0x188>)
 8014f70:	f240 32da 	movw	r2, #986	; 0x3da
 8014f74:	4934      	ldr	r1, [pc, #208]	; (8015048 <pbuf_copy+0x198>)
 8014f76:	4832      	ldr	r0, [pc, #200]	; (8015040 <pbuf_copy+0x190>)
 8014f78:	f009 f8bc 	bl	801e0f4 <iprintf>
    if (offset_from >= p_from->len) {
 8014f7c:	683b      	ldr	r3, [r7, #0]
 8014f7e:	895b      	ldrh	r3, [r3, #10]
 8014f80:	461a      	mov	r2, r3
 8014f82:	693b      	ldr	r3, [r7, #16]
 8014f84:	4293      	cmp	r3, r2
 8014f86:	d304      	bcc.n	8014f92 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8014f88:	2300      	movs	r3, #0
 8014f8a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8014f8c:	683b      	ldr	r3, [r7, #0]
 8014f8e:	681b      	ldr	r3, [r3, #0]
 8014f90:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8014f92:	687b      	ldr	r3, [r7, #4]
 8014f94:	895b      	ldrh	r3, [r3, #10]
 8014f96:	461a      	mov	r2, r3
 8014f98:	697b      	ldr	r3, [r7, #20]
 8014f9a:	4293      	cmp	r3, r2
 8014f9c:	d114      	bne.n	8014fc8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8014f9e:	2300      	movs	r3, #0
 8014fa0:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8014fa2:	687b      	ldr	r3, [r7, #4]
 8014fa4:	681b      	ldr	r3, [r3, #0]
 8014fa6:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8014fa8:	687b      	ldr	r3, [r7, #4]
 8014faa:	2b00      	cmp	r3, #0
 8014fac:	d10c      	bne.n	8014fc8 <pbuf_copy+0x118>
 8014fae:	683b      	ldr	r3, [r7, #0]
 8014fb0:	2b00      	cmp	r3, #0
 8014fb2:	d009      	beq.n	8014fc8 <pbuf_copy+0x118>
 8014fb4:	4b20      	ldr	r3, [pc, #128]	; (8015038 <pbuf_copy+0x188>)
 8014fb6:	f44f 7279 	mov.w	r2, #996	; 0x3e4
 8014fba:	4924      	ldr	r1, [pc, #144]	; (801504c <pbuf_copy+0x19c>)
 8014fbc:	4820      	ldr	r0, [pc, #128]	; (8015040 <pbuf_copy+0x190>)
 8014fbe:	f009 f899 	bl	801e0f4 <iprintf>
 8014fc2:	f06f 030f 	mvn.w	r3, #15
 8014fc6:	e032      	b.n	801502e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8014fc8:	683b      	ldr	r3, [r7, #0]
 8014fca:	2b00      	cmp	r3, #0
 8014fcc:	d013      	beq.n	8014ff6 <pbuf_copy+0x146>
 8014fce:	683b      	ldr	r3, [r7, #0]
 8014fd0:	895a      	ldrh	r2, [r3, #10]
 8014fd2:	683b      	ldr	r3, [r7, #0]
 8014fd4:	891b      	ldrh	r3, [r3, #8]
 8014fd6:	429a      	cmp	r2, r3
 8014fd8:	d10d      	bne.n	8014ff6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8014fda:	683b      	ldr	r3, [r7, #0]
 8014fdc:	681b      	ldr	r3, [r3, #0]
 8014fde:	2b00      	cmp	r3, #0
 8014fe0:	d009      	beq.n	8014ff6 <pbuf_copy+0x146>
 8014fe2:	4b15      	ldr	r3, [pc, #84]	; (8015038 <pbuf_copy+0x188>)
 8014fe4:	f240 32ea 	movw	r2, #1002	; 0x3ea
 8014fe8:	4919      	ldr	r1, [pc, #100]	; (8015050 <pbuf_copy+0x1a0>)
 8014fea:	4815      	ldr	r0, [pc, #84]	; (8015040 <pbuf_copy+0x190>)
 8014fec:	f009 f882 	bl	801e0f4 <iprintf>
 8014ff0:	f06f 0305 	mvn.w	r3, #5
 8014ff4:	e01b      	b.n	801502e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8014ff6:	687b      	ldr	r3, [r7, #4]
 8014ff8:	2b00      	cmp	r3, #0
 8014ffa:	d013      	beq.n	8015024 <pbuf_copy+0x174>
 8014ffc:	687b      	ldr	r3, [r7, #4]
 8014ffe:	895a      	ldrh	r2, [r3, #10]
 8015000:	687b      	ldr	r3, [r7, #4]
 8015002:	891b      	ldrh	r3, [r3, #8]
 8015004:	429a      	cmp	r2, r3
 8015006:	d10d      	bne.n	8015024 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	681b      	ldr	r3, [r3, #0]
 801500c:	2b00      	cmp	r3, #0
 801500e:	d009      	beq.n	8015024 <pbuf_copy+0x174>
 8015010:	4b09      	ldr	r3, [pc, #36]	; (8015038 <pbuf_copy+0x188>)
 8015012:	f240 32ef 	movw	r2, #1007	; 0x3ef
 8015016:	490e      	ldr	r1, [pc, #56]	; (8015050 <pbuf_copy+0x1a0>)
 8015018:	4809      	ldr	r0, [pc, #36]	; (8015040 <pbuf_copy+0x190>)
 801501a:	f009 f86b 	bl	801e0f4 <iprintf>
 801501e:	f06f 0305 	mvn.w	r3, #5
 8015022:	e004      	b.n	801502e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8015024:	683b      	ldr	r3, [r7, #0]
 8015026:	2b00      	cmp	r3, #0
 8015028:	f47f af61 	bne.w	8014eee <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 801502c:	2300      	movs	r3, #0
}
 801502e:	4618      	mov	r0, r3
 8015030:	3718      	adds	r7, #24
 8015032:	46bd      	mov	sp, r7
 8015034:	bd80      	pop	{r7, pc}
 8015036:	bf00      	nop
 8015038:	0801f8ec 	.word	0x0801f8ec
 801503c:	0801fb94 	.word	0x0801fb94
 8015040:	0801f94c 	.word	0x0801f94c
 8015044:	0801fbc4 	.word	0x0801fbc4
 8015048:	0801fbdc 	.word	0x0801fbdc
 801504c:	0801fbf8 	.word	0x0801fbf8
 8015050:	0801fc08 	.word	0x0801fc08

08015054 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8015054:	b580      	push	{r7, lr}
 8015056:	b088      	sub	sp, #32
 8015058:	af00      	add	r7, sp, #0
 801505a:	60f8      	str	r0, [r7, #12]
 801505c:	60b9      	str	r1, [r7, #8]
 801505e:	4611      	mov	r1, r2
 8015060:	461a      	mov	r2, r3
 8015062:	460b      	mov	r3, r1
 8015064:	80fb      	strh	r3, [r7, #6]
 8015066:	4613      	mov	r3, r2
 8015068:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 801506a:	2300      	movs	r3, #0
 801506c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 801506e:	2300      	movs	r3, #0
 8015070:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8015072:	68fb      	ldr	r3, [r7, #12]
 8015074:	2b00      	cmp	r3, #0
 8015076:	d108      	bne.n	801508a <pbuf_copy_partial+0x36>
 8015078:	4b2b      	ldr	r3, [pc, #172]	; (8015128 <pbuf_copy_partial+0xd4>)
 801507a:	f240 420a 	movw	r2, #1034	; 0x40a
 801507e:	492b      	ldr	r1, [pc, #172]	; (801512c <pbuf_copy_partial+0xd8>)
 8015080:	482b      	ldr	r0, [pc, #172]	; (8015130 <pbuf_copy_partial+0xdc>)
 8015082:	f009 f837 	bl	801e0f4 <iprintf>
 8015086:	2300      	movs	r3, #0
 8015088:	e04a      	b.n	8015120 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 801508a:	68bb      	ldr	r3, [r7, #8]
 801508c:	2b00      	cmp	r3, #0
 801508e:	d108      	bne.n	80150a2 <pbuf_copy_partial+0x4e>
 8015090:	4b25      	ldr	r3, [pc, #148]	; (8015128 <pbuf_copy_partial+0xd4>)
 8015092:	f240 420b 	movw	r2, #1035	; 0x40b
 8015096:	4927      	ldr	r1, [pc, #156]	; (8015134 <pbuf_copy_partial+0xe0>)
 8015098:	4825      	ldr	r0, [pc, #148]	; (8015130 <pbuf_copy_partial+0xdc>)
 801509a:	f009 f82b 	bl	801e0f4 <iprintf>
 801509e:	2300      	movs	r3, #0
 80150a0:	e03e      	b.n	8015120 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 80150a2:	68fb      	ldr	r3, [r7, #12]
 80150a4:	61fb      	str	r3, [r7, #28]
 80150a6:	e034      	b.n	8015112 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 80150a8:	88bb      	ldrh	r3, [r7, #4]
 80150aa:	2b00      	cmp	r3, #0
 80150ac:	d00a      	beq.n	80150c4 <pbuf_copy_partial+0x70>
 80150ae:	69fb      	ldr	r3, [r7, #28]
 80150b0:	895b      	ldrh	r3, [r3, #10]
 80150b2:	88ba      	ldrh	r2, [r7, #4]
 80150b4:	429a      	cmp	r2, r3
 80150b6:	d305      	bcc.n	80150c4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 80150b8:	69fb      	ldr	r3, [r7, #28]
 80150ba:	895b      	ldrh	r3, [r3, #10]
 80150bc:	88ba      	ldrh	r2, [r7, #4]
 80150be:	1ad3      	subs	r3, r2, r3
 80150c0:	80bb      	strh	r3, [r7, #4]
 80150c2:	e023      	b.n	801510c <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 80150c4:	69fb      	ldr	r3, [r7, #28]
 80150c6:	895a      	ldrh	r2, [r3, #10]
 80150c8:	88bb      	ldrh	r3, [r7, #4]
 80150ca:	1ad3      	subs	r3, r2, r3
 80150cc:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 80150ce:	8b3a      	ldrh	r2, [r7, #24]
 80150d0:	88fb      	ldrh	r3, [r7, #6]
 80150d2:	429a      	cmp	r2, r3
 80150d4:	d901      	bls.n	80150da <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 80150d6:	88fb      	ldrh	r3, [r7, #6]
 80150d8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 80150da:	8b7b      	ldrh	r3, [r7, #26]
 80150dc:	68ba      	ldr	r2, [r7, #8]
 80150de:	18d0      	adds	r0, r2, r3
 80150e0:	69fb      	ldr	r3, [r7, #28]
 80150e2:	685a      	ldr	r2, [r3, #4]
 80150e4:	88bb      	ldrh	r3, [r7, #4]
 80150e6:	4413      	add	r3, r2
 80150e8:	8b3a      	ldrh	r2, [r7, #24]
 80150ea:	4619      	mov	r1, r3
 80150ec:	f008 ffef 	bl	801e0ce <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 80150f0:	8afa      	ldrh	r2, [r7, #22]
 80150f2:	8b3b      	ldrh	r3, [r7, #24]
 80150f4:	4413      	add	r3, r2
 80150f6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 80150f8:	8b7a      	ldrh	r2, [r7, #26]
 80150fa:	8b3b      	ldrh	r3, [r7, #24]
 80150fc:	4413      	add	r3, r2
 80150fe:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8015100:	88fa      	ldrh	r2, [r7, #6]
 8015102:	8b3b      	ldrh	r3, [r7, #24]
 8015104:	1ad3      	subs	r3, r2, r3
 8015106:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8015108:	2300      	movs	r3, #0
 801510a:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 801510c:	69fb      	ldr	r3, [r7, #28]
 801510e:	681b      	ldr	r3, [r3, #0]
 8015110:	61fb      	str	r3, [r7, #28]
 8015112:	88fb      	ldrh	r3, [r7, #6]
 8015114:	2b00      	cmp	r3, #0
 8015116:	d002      	beq.n	801511e <pbuf_copy_partial+0xca>
 8015118:	69fb      	ldr	r3, [r7, #28]
 801511a:	2b00      	cmp	r3, #0
 801511c:	d1c4      	bne.n	80150a8 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 801511e:	8afb      	ldrh	r3, [r7, #22]
}
 8015120:	4618      	mov	r0, r3
 8015122:	3720      	adds	r7, #32
 8015124:	46bd      	mov	sp, r7
 8015126:	bd80      	pop	{r7, pc}
 8015128:	0801f8ec 	.word	0x0801f8ec
 801512c:	0801fc34 	.word	0x0801fc34
 8015130:	0801f94c 	.word	0x0801f94c
 8015134:	0801fc54 	.word	0x0801fc54

08015138 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8015138:	b580      	push	{r7, lr}
 801513a:	b084      	sub	sp, #16
 801513c:	af00      	add	r7, sp, #0
 801513e:	4603      	mov	r3, r0
 8015140:	603a      	str	r2, [r7, #0]
 8015142:	71fb      	strb	r3, [r7, #7]
 8015144:	460b      	mov	r3, r1
 8015146:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8015148:	683b      	ldr	r3, [r7, #0]
 801514a:	8919      	ldrh	r1, [r3, #8]
 801514c:	88ba      	ldrh	r2, [r7, #4]
 801514e:	79fb      	ldrb	r3, [r7, #7]
 8015150:	4618      	mov	r0, r3
 8015152:	f7ff faa9 	bl	80146a8 <pbuf_alloc>
 8015156:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8015158:	68fb      	ldr	r3, [r7, #12]
 801515a:	2b00      	cmp	r3, #0
 801515c:	d101      	bne.n	8015162 <pbuf_clone+0x2a>
    return NULL;
 801515e:	2300      	movs	r3, #0
 8015160:	e011      	b.n	8015186 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8015162:	6839      	ldr	r1, [r7, #0]
 8015164:	68f8      	ldr	r0, [r7, #12]
 8015166:	f7ff fea3 	bl	8014eb0 <pbuf_copy>
 801516a:	4603      	mov	r3, r0
 801516c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 801516e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8015172:	2b00      	cmp	r3, #0
 8015174:	d006      	beq.n	8015184 <pbuf_clone+0x4c>
 8015176:	4b06      	ldr	r3, [pc, #24]	; (8015190 <pbuf_clone+0x58>)
 8015178:	f240 5224 	movw	r2, #1316	; 0x524
 801517c:	4905      	ldr	r1, [pc, #20]	; (8015194 <pbuf_clone+0x5c>)
 801517e:	4806      	ldr	r0, [pc, #24]	; (8015198 <pbuf_clone+0x60>)
 8015180:	f008 ffb8 	bl	801e0f4 <iprintf>
  return q;
 8015184:	68fb      	ldr	r3, [r7, #12]
}
 8015186:	4618      	mov	r0, r3
 8015188:	3710      	adds	r7, #16
 801518a:	46bd      	mov	sp, r7
 801518c:	bd80      	pop	{r7, pc}
 801518e:	bf00      	nop
 8015190:	0801f8ec 	.word	0x0801f8ec
 8015194:	0801fd60 	.word	0x0801fd60
 8015198:	0801f94c 	.word	0x0801f94c

0801519c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 801519c:	b580      	push	{r7, lr}
 801519e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80151a0:	f008 ffc0 	bl	801e124 <rand>
 80151a4:	4603      	mov	r3, r0
 80151a6:	b29b      	uxth	r3, r3
 80151a8:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80151ac:	b29b      	uxth	r3, r3
 80151ae:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80151b2:	b29a      	uxth	r2, r3
 80151b4:	4b01      	ldr	r3, [pc, #4]	; (80151bc <tcp_init+0x20>)
 80151b6:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 80151b8:	bf00      	nop
 80151ba:	bd80      	pop	{r7, pc}
 80151bc:	20000050 	.word	0x20000050

080151c0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 80151c0:	b580      	push	{r7, lr}
 80151c2:	b082      	sub	sp, #8
 80151c4:	af00      	add	r7, sp, #0
 80151c6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 80151c8:	687b      	ldr	r3, [r7, #4]
 80151ca:	7d1b      	ldrb	r3, [r3, #20]
 80151cc:	2b01      	cmp	r3, #1
 80151ce:	d105      	bne.n	80151dc <tcp_free+0x1c>
 80151d0:	4b06      	ldr	r3, [pc, #24]	; (80151ec <tcp_free+0x2c>)
 80151d2:	22d4      	movs	r2, #212	; 0xd4
 80151d4:	4906      	ldr	r1, [pc, #24]	; (80151f0 <tcp_free+0x30>)
 80151d6:	4807      	ldr	r0, [pc, #28]	; (80151f4 <tcp_free+0x34>)
 80151d8:	f008 ff8c 	bl	801e0f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 80151dc:	6879      	ldr	r1, [r7, #4]
 80151de:	2001      	movs	r0, #1
 80151e0:	f7fe fea2 	bl	8013f28 <memp_free>
}
 80151e4:	bf00      	nop
 80151e6:	3708      	adds	r7, #8
 80151e8:	46bd      	mov	sp, r7
 80151ea:	bd80      	pop	{r7, pc}
 80151ec:	0801fdec 	.word	0x0801fdec
 80151f0:	0801fe1c 	.word	0x0801fe1c
 80151f4:	0801fe30 	.word	0x0801fe30

080151f8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 80151f8:	b580      	push	{r7, lr}
 80151fa:	b082      	sub	sp, #8
 80151fc:	af00      	add	r7, sp, #0
 80151fe:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 8015200:	687b      	ldr	r3, [r7, #4]
 8015202:	7d1b      	ldrb	r3, [r3, #20]
 8015204:	2b01      	cmp	r3, #1
 8015206:	d105      	bne.n	8015214 <tcp_free_listen+0x1c>
 8015208:	4b06      	ldr	r3, [pc, #24]	; (8015224 <tcp_free_listen+0x2c>)
 801520a:	22df      	movs	r2, #223	; 0xdf
 801520c:	4906      	ldr	r1, [pc, #24]	; (8015228 <tcp_free_listen+0x30>)
 801520e:	4807      	ldr	r0, [pc, #28]	; (801522c <tcp_free_listen+0x34>)
 8015210:	f008 ff70 	bl	801e0f4 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8015214:	6879      	ldr	r1, [r7, #4]
 8015216:	2002      	movs	r0, #2
 8015218:	f7fe fe86 	bl	8013f28 <memp_free>
}
 801521c:	bf00      	nop
 801521e:	3708      	adds	r7, #8
 8015220:	46bd      	mov	sp, r7
 8015222:	bd80      	pop	{r7, pc}
 8015224:	0801fdec 	.word	0x0801fdec
 8015228:	0801fe58 	.word	0x0801fe58
 801522c:	0801fe30 	.word	0x0801fe30

08015230 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 8015230:	b580      	push	{r7, lr}
 8015232:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8015234:	f001 f852 	bl	80162dc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8015238:	4b07      	ldr	r3, [pc, #28]	; (8015258 <tcp_tmr+0x28>)
 801523a:	781b      	ldrb	r3, [r3, #0]
 801523c:	3301      	adds	r3, #1
 801523e:	b2da      	uxtb	r2, r3
 8015240:	4b05      	ldr	r3, [pc, #20]	; (8015258 <tcp_tmr+0x28>)
 8015242:	701a      	strb	r2, [r3, #0]
 8015244:	4b04      	ldr	r3, [pc, #16]	; (8015258 <tcp_tmr+0x28>)
 8015246:	781b      	ldrb	r3, [r3, #0]
 8015248:	f003 0301 	and.w	r3, r3, #1
 801524c:	2b00      	cmp	r3, #0
 801524e:	d001      	beq.n	8015254 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 8015250:	f000 fd06 	bl	8015c60 <tcp_slowtmr>
  }
}
 8015254:	bf00      	nop
 8015256:	bd80      	pop	{r7, pc}
 8015258:	2000452d 	.word	0x2000452d

0801525c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 801525c:	b580      	push	{r7, lr}
 801525e:	b084      	sub	sp, #16
 8015260:	af00      	add	r7, sp, #0
 8015262:	6078      	str	r0, [r7, #4]
 8015264:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 8015266:	683b      	ldr	r3, [r7, #0]
 8015268:	2b00      	cmp	r3, #0
 801526a:	d105      	bne.n	8015278 <tcp_remove_listener+0x1c>
 801526c:	4b0d      	ldr	r3, [pc, #52]	; (80152a4 <tcp_remove_listener+0x48>)
 801526e:	22ff      	movs	r2, #255	; 0xff
 8015270:	490d      	ldr	r1, [pc, #52]	; (80152a8 <tcp_remove_listener+0x4c>)
 8015272:	480e      	ldr	r0, [pc, #56]	; (80152ac <tcp_remove_listener+0x50>)
 8015274:	f008 ff3e 	bl	801e0f4 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 8015278:	687b      	ldr	r3, [r7, #4]
 801527a:	60fb      	str	r3, [r7, #12]
 801527c:	e00a      	b.n	8015294 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 801527e:	68fb      	ldr	r3, [r7, #12]
 8015280:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8015282:	683a      	ldr	r2, [r7, #0]
 8015284:	429a      	cmp	r2, r3
 8015286:	d102      	bne.n	801528e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 8015288:	68fb      	ldr	r3, [r7, #12]
 801528a:	2200      	movs	r2, #0
 801528c:	67da      	str	r2, [r3, #124]	; 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	68db      	ldr	r3, [r3, #12]
 8015292:	60fb      	str	r3, [r7, #12]
 8015294:	68fb      	ldr	r3, [r7, #12]
 8015296:	2b00      	cmp	r3, #0
 8015298:	d1f1      	bne.n	801527e <tcp_remove_listener+0x22>
    }
  }
}
 801529a:	bf00      	nop
 801529c:	3710      	adds	r7, #16
 801529e:	46bd      	mov	sp, r7
 80152a0:	bd80      	pop	{r7, pc}
 80152a2:	bf00      	nop
 80152a4:	0801fdec 	.word	0x0801fdec
 80152a8:	0801fe74 	.word	0x0801fe74
 80152ac:	0801fe30 	.word	0x0801fe30

080152b0 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80152b0:	b580      	push	{r7, lr}
 80152b2:	b084      	sub	sp, #16
 80152b4:	af00      	add	r7, sp, #0
 80152b6:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80152b8:	687b      	ldr	r3, [r7, #4]
 80152ba:	2b00      	cmp	r3, #0
 80152bc:	d106      	bne.n	80152cc <tcp_listen_closed+0x1c>
 80152be:	4b14      	ldr	r3, [pc, #80]	; (8015310 <tcp_listen_closed+0x60>)
 80152c0:	f240 1211 	movw	r2, #273	; 0x111
 80152c4:	4913      	ldr	r1, [pc, #76]	; (8015314 <tcp_listen_closed+0x64>)
 80152c6:	4814      	ldr	r0, [pc, #80]	; (8015318 <tcp_listen_closed+0x68>)
 80152c8:	f008 ff14 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	7d1b      	ldrb	r3, [r3, #20]
 80152d0:	2b01      	cmp	r3, #1
 80152d2:	d006      	beq.n	80152e2 <tcp_listen_closed+0x32>
 80152d4:	4b0e      	ldr	r3, [pc, #56]	; (8015310 <tcp_listen_closed+0x60>)
 80152d6:	f44f 7289 	mov.w	r2, #274	; 0x112
 80152da:	4910      	ldr	r1, [pc, #64]	; (801531c <tcp_listen_closed+0x6c>)
 80152dc:	480e      	ldr	r0, [pc, #56]	; (8015318 <tcp_listen_closed+0x68>)
 80152de:	f008 ff09 	bl	801e0f4 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80152e2:	2301      	movs	r3, #1
 80152e4:	60fb      	str	r3, [r7, #12]
 80152e6:	e00b      	b.n	8015300 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 80152e8:	4a0d      	ldr	r2, [pc, #52]	; (8015320 <tcp_listen_closed+0x70>)
 80152ea:	68fb      	ldr	r3, [r7, #12]
 80152ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80152f0:	681b      	ldr	r3, [r3, #0]
 80152f2:	6879      	ldr	r1, [r7, #4]
 80152f4:	4618      	mov	r0, r3
 80152f6:	f7ff ffb1 	bl	801525c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 80152fa:	68fb      	ldr	r3, [r7, #12]
 80152fc:	3301      	adds	r3, #1
 80152fe:	60fb      	str	r3, [r7, #12]
 8015300:	68fb      	ldr	r3, [r7, #12]
 8015302:	2b03      	cmp	r3, #3
 8015304:	d9f0      	bls.n	80152e8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8015306:	bf00      	nop
 8015308:	3710      	adds	r7, #16
 801530a:	46bd      	mov	sp, r7
 801530c:	bd80      	pop	{r7, pc}
 801530e:	bf00      	nop
 8015310:	0801fdec 	.word	0x0801fdec
 8015314:	0801fe9c 	.word	0x0801fe9c
 8015318:	0801fe30 	.word	0x0801fe30
 801531c:	0801fea8 	.word	0x0801fea8
 8015320:	08032948 	.word	0x08032948

08015324 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8015324:	b5b0      	push	{r4, r5, r7, lr}
 8015326:	b088      	sub	sp, #32
 8015328:	af04      	add	r7, sp, #16
 801532a:	6078      	str	r0, [r7, #4]
 801532c:	460b      	mov	r3, r1
 801532e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 8015330:	687b      	ldr	r3, [r7, #4]
 8015332:	2b00      	cmp	r3, #0
 8015334:	d106      	bne.n	8015344 <tcp_close_shutdown+0x20>
 8015336:	4b61      	ldr	r3, [pc, #388]	; (80154bc <tcp_close_shutdown+0x198>)
 8015338:	f44f 72af 	mov.w	r2, #350	; 0x15e
 801533c:	4960      	ldr	r1, [pc, #384]	; (80154c0 <tcp_close_shutdown+0x19c>)
 801533e:	4861      	ldr	r0, [pc, #388]	; (80154c4 <tcp_close_shutdown+0x1a0>)
 8015340:	f008 fed8 	bl	801e0f4 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8015344:	78fb      	ldrb	r3, [r7, #3]
 8015346:	2b00      	cmp	r3, #0
 8015348:	d066      	beq.n	8015418 <tcp_close_shutdown+0xf4>
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	7d1b      	ldrb	r3, [r3, #20]
 801534e:	2b04      	cmp	r3, #4
 8015350:	d003      	beq.n	801535a <tcp_close_shutdown+0x36>
 8015352:	687b      	ldr	r3, [r7, #4]
 8015354:	7d1b      	ldrb	r3, [r3, #20]
 8015356:	2b07      	cmp	r3, #7
 8015358:	d15e      	bne.n	8015418 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801535e:	2b00      	cmp	r3, #0
 8015360:	d104      	bne.n	801536c <tcp_close_shutdown+0x48>
 8015362:	687b      	ldr	r3, [r7, #4]
 8015364:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015366:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 801536a:	d055      	beq.n	8015418 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 801536c:	687b      	ldr	r3, [r7, #4]
 801536e:	8b5b      	ldrh	r3, [r3, #26]
 8015370:	f003 0310 	and.w	r3, r3, #16
 8015374:	2b00      	cmp	r3, #0
 8015376:	d106      	bne.n	8015386 <tcp_close_shutdown+0x62>
 8015378:	4b50      	ldr	r3, [pc, #320]	; (80154bc <tcp_close_shutdown+0x198>)
 801537a:	f44f 72b2 	mov.w	r2, #356	; 0x164
 801537e:	4952      	ldr	r1, [pc, #328]	; (80154c8 <tcp_close_shutdown+0x1a4>)
 8015380:	4850      	ldr	r0, [pc, #320]	; (80154c4 <tcp_close_shutdown+0x1a0>)
 8015382:	f008 feb7 	bl	801e0f4 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8015386:	687b      	ldr	r3, [r7, #4]
 8015388:	6d18      	ldr	r0, [r3, #80]	; 0x50
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801538e:	687d      	ldr	r5, [r7, #4]
 8015390:	687b      	ldr	r3, [r7, #4]
 8015392:	3304      	adds	r3, #4
 8015394:	687a      	ldr	r2, [r7, #4]
 8015396:	8ad2      	ldrh	r2, [r2, #22]
 8015398:	6879      	ldr	r1, [r7, #4]
 801539a:	8b09      	ldrh	r1, [r1, #24]
 801539c:	9102      	str	r1, [sp, #8]
 801539e:	9201      	str	r2, [sp, #4]
 80153a0:	9300      	str	r3, [sp, #0]
 80153a2:	462b      	mov	r3, r5
 80153a4:	4622      	mov	r2, r4
 80153a6:	4601      	mov	r1, r0
 80153a8:	6878      	ldr	r0, [r7, #4]
 80153aa:	f005 fd99 	bl	801aee0 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80153ae:	6878      	ldr	r0, [r7, #4]
 80153b0:	f001 fb68 	bl	8016a84 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 80153b4:	4b45      	ldr	r3, [pc, #276]	; (80154cc <tcp_close_shutdown+0x1a8>)
 80153b6:	681b      	ldr	r3, [r3, #0]
 80153b8:	687a      	ldr	r2, [r7, #4]
 80153ba:	429a      	cmp	r2, r3
 80153bc:	d105      	bne.n	80153ca <tcp_close_shutdown+0xa6>
 80153be:	4b43      	ldr	r3, [pc, #268]	; (80154cc <tcp_close_shutdown+0x1a8>)
 80153c0:	681b      	ldr	r3, [r3, #0]
 80153c2:	68db      	ldr	r3, [r3, #12]
 80153c4:	4a41      	ldr	r2, [pc, #260]	; (80154cc <tcp_close_shutdown+0x1a8>)
 80153c6:	6013      	str	r3, [r2, #0]
 80153c8:	e013      	b.n	80153f2 <tcp_close_shutdown+0xce>
 80153ca:	4b40      	ldr	r3, [pc, #256]	; (80154cc <tcp_close_shutdown+0x1a8>)
 80153cc:	681b      	ldr	r3, [r3, #0]
 80153ce:	60fb      	str	r3, [r7, #12]
 80153d0:	e00c      	b.n	80153ec <tcp_close_shutdown+0xc8>
 80153d2:	68fb      	ldr	r3, [r7, #12]
 80153d4:	68db      	ldr	r3, [r3, #12]
 80153d6:	687a      	ldr	r2, [r7, #4]
 80153d8:	429a      	cmp	r2, r3
 80153da:	d104      	bne.n	80153e6 <tcp_close_shutdown+0xc2>
 80153dc:	687b      	ldr	r3, [r7, #4]
 80153de:	68da      	ldr	r2, [r3, #12]
 80153e0:	68fb      	ldr	r3, [r7, #12]
 80153e2:	60da      	str	r2, [r3, #12]
 80153e4:	e005      	b.n	80153f2 <tcp_close_shutdown+0xce>
 80153e6:	68fb      	ldr	r3, [r7, #12]
 80153e8:	68db      	ldr	r3, [r3, #12]
 80153ea:	60fb      	str	r3, [r7, #12]
 80153ec:	68fb      	ldr	r3, [r7, #12]
 80153ee:	2b00      	cmp	r3, #0
 80153f0:	d1ef      	bne.n	80153d2 <tcp_close_shutdown+0xae>
 80153f2:	687b      	ldr	r3, [r7, #4]
 80153f4:	2200      	movs	r2, #0
 80153f6:	60da      	str	r2, [r3, #12]
 80153f8:	4b35      	ldr	r3, [pc, #212]	; (80154d0 <tcp_close_shutdown+0x1ac>)
 80153fa:	2201      	movs	r2, #1
 80153fc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 80153fe:	4b35      	ldr	r3, [pc, #212]	; (80154d4 <tcp_close_shutdown+0x1b0>)
 8015400:	681b      	ldr	r3, [r3, #0]
 8015402:	687a      	ldr	r2, [r7, #4]
 8015404:	429a      	cmp	r2, r3
 8015406:	d102      	bne.n	801540e <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8015408:	f003 fffa 	bl	8019400 <tcp_trigger_input_pcb_close>
 801540c:	e002      	b.n	8015414 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801540e:	6878      	ldr	r0, [r7, #4]
 8015410:	f7ff fed6 	bl	80151c0 <tcp_free>
      }
      return ERR_OK;
 8015414:	2300      	movs	r3, #0
 8015416:	e04d      	b.n	80154b4 <tcp_close_shutdown+0x190>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8015418:	687b      	ldr	r3, [r7, #4]
 801541a:	7d1b      	ldrb	r3, [r3, #20]
 801541c:	2b01      	cmp	r3, #1
 801541e:	d02d      	beq.n	801547c <tcp_close_shutdown+0x158>
 8015420:	2b02      	cmp	r3, #2
 8015422:	d036      	beq.n	8015492 <tcp_close_shutdown+0x16e>
 8015424:	2b00      	cmp	r3, #0
 8015426:	d13f      	bne.n	80154a8 <tcp_close_shutdown+0x184>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 8015428:	687b      	ldr	r3, [r7, #4]
 801542a:	8adb      	ldrh	r3, [r3, #22]
 801542c:	2b00      	cmp	r3, #0
 801542e:	d021      	beq.n	8015474 <tcp_close_shutdown+0x150>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015430:	4b29      	ldr	r3, [pc, #164]	; (80154d8 <tcp_close_shutdown+0x1b4>)
 8015432:	681b      	ldr	r3, [r3, #0]
 8015434:	687a      	ldr	r2, [r7, #4]
 8015436:	429a      	cmp	r2, r3
 8015438:	d105      	bne.n	8015446 <tcp_close_shutdown+0x122>
 801543a:	4b27      	ldr	r3, [pc, #156]	; (80154d8 <tcp_close_shutdown+0x1b4>)
 801543c:	681b      	ldr	r3, [r3, #0]
 801543e:	68db      	ldr	r3, [r3, #12]
 8015440:	4a25      	ldr	r2, [pc, #148]	; (80154d8 <tcp_close_shutdown+0x1b4>)
 8015442:	6013      	str	r3, [r2, #0]
 8015444:	e013      	b.n	801546e <tcp_close_shutdown+0x14a>
 8015446:	4b24      	ldr	r3, [pc, #144]	; (80154d8 <tcp_close_shutdown+0x1b4>)
 8015448:	681b      	ldr	r3, [r3, #0]
 801544a:	60bb      	str	r3, [r7, #8]
 801544c:	e00c      	b.n	8015468 <tcp_close_shutdown+0x144>
 801544e:	68bb      	ldr	r3, [r7, #8]
 8015450:	68db      	ldr	r3, [r3, #12]
 8015452:	687a      	ldr	r2, [r7, #4]
 8015454:	429a      	cmp	r2, r3
 8015456:	d104      	bne.n	8015462 <tcp_close_shutdown+0x13e>
 8015458:	687b      	ldr	r3, [r7, #4]
 801545a:	68da      	ldr	r2, [r3, #12]
 801545c:	68bb      	ldr	r3, [r7, #8]
 801545e:	60da      	str	r2, [r3, #12]
 8015460:	e005      	b.n	801546e <tcp_close_shutdown+0x14a>
 8015462:	68bb      	ldr	r3, [r7, #8]
 8015464:	68db      	ldr	r3, [r3, #12]
 8015466:	60bb      	str	r3, [r7, #8]
 8015468:	68bb      	ldr	r3, [r7, #8]
 801546a:	2b00      	cmp	r3, #0
 801546c:	d1ef      	bne.n	801544e <tcp_close_shutdown+0x12a>
 801546e:	687b      	ldr	r3, [r7, #4]
 8015470:	2200      	movs	r2, #0
 8015472:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 8015474:	6878      	ldr	r0, [r7, #4]
 8015476:	f7ff fea3 	bl	80151c0 <tcp_free>
      break;
 801547a:	e01a      	b.n	80154b2 <tcp_close_shutdown+0x18e>
    case LISTEN:
      tcp_listen_closed(pcb);
 801547c:	6878      	ldr	r0, [r7, #4]
 801547e:	f7ff ff17 	bl	80152b0 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 8015482:	6879      	ldr	r1, [r7, #4]
 8015484:	4815      	ldr	r0, [pc, #84]	; (80154dc <tcp_close_shutdown+0x1b8>)
 8015486:	f001 fb4d 	bl	8016b24 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 801548a:	6878      	ldr	r0, [r7, #4]
 801548c:	f7ff feb4 	bl	80151f8 <tcp_free_listen>
      break;
 8015490:	e00f      	b.n	80154b2 <tcp_close_shutdown+0x18e>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8015492:	6879      	ldr	r1, [r7, #4]
 8015494:	480d      	ldr	r0, [pc, #52]	; (80154cc <tcp_close_shutdown+0x1a8>)
 8015496:	f001 fb45 	bl	8016b24 <tcp_pcb_remove>
 801549a:	4b0d      	ldr	r3, [pc, #52]	; (80154d0 <tcp_close_shutdown+0x1ac>)
 801549c:	2201      	movs	r2, #1
 801549e:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80154a0:	6878      	ldr	r0, [r7, #4]
 80154a2:	f7ff fe8d 	bl	80151c0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80154a6:	e004      	b.n	80154b2 <tcp_close_shutdown+0x18e>
    default:
      return tcp_close_shutdown_fin(pcb);
 80154a8:	6878      	ldr	r0, [r7, #4]
 80154aa:	f000 f819 	bl	80154e0 <tcp_close_shutdown_fin>
 80154ae:	4603      	mov	r3, r0
 80154b0:	e000      	b.n	80154b4 <tcp_close_shutdown+0x190>
  }
  return ERR_OK;
 80154b2:	2300      	movs	r3, #0
}
 80154b4:	4618      	mov	r0, r3
 80154b6:	3710      	adds	r7, #16
 80154b8:	46bd      	mov	sp, r7
 80154ba:	bdb0      	pop	{r4, r5, r7, pc}
 80154bc:	0801fdec 	.word	0x0801fdec
 80154c0:	0801fec0 	.word	0x0801fec0
 80154c4:	0801fe30 	.word	0x0801fe30
 80154c8:	0801fee0 	.word	0x0801fee0
 80154cc:	2000b510 	.word	0x2000b510
 80154d0:	2000b50c 	.word	0x2000b50c
 80154d4:	2000b524 	.word	0x2000b524
 80154d8:	2000b51c 	.word	0x2000b51c
 80154dc:	2000b518 	.word	0x2000b518

080154e0 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 80154e0:	b580      	push	{r7, lr}
 80154e2:	b084      	sub	sp, #16
 80154e4:	af00      	add	r7, sp, #0
 80154e6:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 80154e8:	687b      	ldr	r3, [r7, #4]
 80154ea:	2b00      	cmp	r3, #0
 80154ec:	d106      	bne.n	80154fc <tcp_close_shutdown_fin+0x1c>
 80154ee:	4b2c      	ldr	r3, [pc, #176]	; (80155a0 <tcp_close_shutdown_fin+0xc0>)
 80154f0:	f44f 72ce 	mov.w	r2, #412	; 0x19c
 80154f4:	492b      	ldr	r1, [pc, #172]	; (80155a4 <tcp_close_shutdown_fin+0xc4>)
 80154f6:	482c      	ldr	r0, [pc, #176]	; (80155a8 <tcp_close_shutdown_fin+0xc8>)
 80154f8:	f008 fdfc 	bl	801e0f4 <iprintf>

  switch (pcb->state) {
 80154fc:	687b      	ldr	r3, [r7, #4]
 80154fe:	7d1b      	ldrb	r3, [r3, #20]
 8015500:	2b04      	cmp	r3, #4
 8015502:	d010      	beq.n	8015526 <tcp_close_shutdown_fin+0x46>
 8015504:	2b07      	cmp	r3, #7
 8015506:	d01b      	beq.n	8015540 <tcp_close_shutdown_fin+0x60>
 8015508:	2b03      	cmp	r3, #3
 801550a:	d126      	bne.n	801555a <tcp_close_shutdown_fin+0x7a>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 801550c:	6878      	ldr	r0, [r7, #4]
 801550e:	f004 fde3 	bl	801a0d8 <tcp_send_fin>
 8015512:	4603      	mov	r3, r0
 8015514:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015516:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d11f      	bne.n	801555e <tcp_close_shutdown_fin+0x7e>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	2205      	movs	r2, #5
 8015522:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015524:	e01b      	b.n	801555e <tcp_close_shutdown_fin+0x7e>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8015526:	6878      	ldr	r0, [r7, #4]
 8015528:	f004 fdd6 	bl	801a0d8 <tcp_send_fin>
 801552c:	4603      	mov	r3, r0
 801552e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8015530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015534:	2b00      	cmp	r3, #0
 8015536:	d114      	bne.n	8015562 <tcp_close_shutdown_fin+0x82>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8015538:	687b      	ldr	r3, [r7, #4]
 801553a:	2205      	movs	r2, #5
 801553c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801553e:	e010      	b.n	8015562 <tcp_close_shutdown_fin+0x82>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 8015540:	6878      	ldr	r0, [r7, #4]
 8015542:	f004 fdc9 	bl	801a0d8 <tcp_send_fin>
 8015546:	4603      	mov	r3, r0
 8015548:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801554a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801554e:	2b00      	cmp	r3, #0
 8015550:	d109      	bne.n	8015566 <tcp_close_shutdown_fin+0x86>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	2209      	movs	r2, #9
 8015556:	751a      	strb	r2, [r3, #20]
      }
      break;
 8015558:	e005      	b.n	8015566 <tcp_close_shutdown_fin+0x86>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 801555a:	2300      	movs	r3, #0
 801555c:	e01c      	b.n	8015598 <tcp_close_shutdown_fin+0xb8>
      break;
 801555e:	bf00      	nop
 8015560:	e002      	b.n	8015568 <tcp_close_shutdown_fin+0x88>
      break;
 8015562:	bf00      	nop
 8015564:	e000      	b.n	8015568 <tcp_close_shutdown_fin+0x88>
      break;
 8015566:	bf00      	nop
  }

  if (err == ERR_OK) {
 8015568:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801556c:	2b00      	cmp	r3, #0
 801556e:	d103      	bne.n	8015578 <tcp_close_shutdown_fin+0x98>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 8015570:	6878      	ldr	r0, [r7, #4]
 8015572:	f004 feef 	bl	801a354 <tcp_output>
 8015576:	e00d      	b.n	8015594 <tcp_close_shutdown_fin+0xb4>
  } else if (err == ERR_MEM) {
 8015578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801557c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015580:	d108      	bne.n	8015594 <tcp_close_shutdown_fin+0xb4>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	8b5b      	ldrh	r3, [r3, #26]
 8015586:	f043 0308 	orr.w	r3, r3, #8
 801558a:	b29a      	uxth	r2, r3
 801558c:	687b      	ldr	r3, [r7, #4]
 801558e:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 8015590:	2300      	movs	r3, #0
 8015592:	e001      	b.n	8015598 <tcp_close_shutdown_fin+0xb8>
  }
  return err;
 8015594:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8015598:	4618      	mov	r0, r3
 801559a:	3710      	adds	r7, #16
 801559c:	46bd      	mov	sp, r7
 801559e:	bd80      	pop	{r7, pc}
 80155a0:	0801fdec 	.word	0x0801fdec
 80155a4:	0801fe9c 	.word	0x0801fe9c
 80155a8:	0801fe30 	.word	0x0801fe30

080155ac <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 80155ac:	b580      	push	{r7, lr}
 80155ae:	b082      	sub	sp, #8
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 80155b4:	687b      	ldr	r3, [r7, #4]
 80155b6:	2b00      	cmp	r3, #0
 80155b8:	d109      	bne.n	80155ce <tcp_close+0x22>
 80155ba:	4b0f      	ldr	r3, [pc, #60]	; (80155f8 <tcp_close+0x4c>)
 80155bc:	f44f 72f4 	mov.w	r2, #488	; 0x1e8
 80155c0:	490e      	ldr	r1, [pc, #56]	; (80155fc <tcp_close+0x50>)
 80155c2:	480f      	ldr	r0, [pc, #60]	; (8015600 <tcp_close+0x54>)
 80155c4:	f008 fd96 	bl	801e0f4 <iprintf>
 80155c8:	f06f 030f 	mvn.w	r3, #15
 80155cc:	e00f      	b.n	80155ee <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 80155ce:	687b      	ldr	r3, [r7, #4]
 80155d0:	7d1b      	ldrb	r3, [r3, #20]
 80155d2:	2b01      	cmp	r3, #1
 80155d4:	d006      	beq.n	80155e4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 80155d6:	687b      	ldr	r3, [r7, #4]
 80155d8:	8b5b      	ldrh	r3, [r3, #26]
 80155da:	f043 0310 	orr.w	r3, r3, #16
 80155de:	b29a      	uxth	r2, r3
 80155e0:	687b      	ldr	r3, [r7, #4]
 80155e2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 80155e4:	2101      	movs	r1, #1
 80155e6:	6878      	ldr	r0, [r7, #4]
 80155e8:	f7ff fe9c 	bl	8015324 <tcp_close_shutdown>
 80155ec:	4603      	mov	r3, r0
}
 80155ee:	4618      	mov	r0, r3
 80155f0:	3708      	adds	r7, #8
 80155f2:	46bd      	mov	sp, r7
 80155f4:	bd80      	pop	{r7, pc}
 80155f6:	bf00      	nop
 80155f8:	0801fdec 	.word	0x0801fdec
 80155fc:	0801fefc 	.word	0x0801fefc
 8015600:	0801fe30 	.word	0x0801fe30

08015604 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8015604:	b580      	push	{r7, lr}
 8015606:	b08e      	sub	sp, #56	; 0x38
 8015608:	af04      	add	r7, sp, #16
 801560a:	6078      	str	r0, [r7, #4]
 801560c:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801560e:	687b      	ldr	r3, [r7, #4]
 8015610:	2b00      	cmp	r3, #0
 8015612:	d107      	bne.n	8015624 <tcp_abandon+0x20>
 8015614:	4b52      	ldr	r3, [pc, #328]	; (8015760 <tcp_abandon+0x15c>)
 8015616:	f240 223d 	movw	r2, #573	; 0x23d
 801561a:	4952      	ldr	r1, [pc, #328]	; (8015764 <tcp_abandon+0x160>)
 801561c:	4852      	ldr	r0, [pc, #328]	; (8015768 <tcp_abandon+0x164>)
 801561e:	f008 fd69 	bl	801e0f4 <iprintf>
 8015622:	e099      	b.n	8015758 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8015624:	687b      	ldr	r3, [r7, #4]
 8015626:	7d1b      	ldrb	r3, [r3, #20]
 8015628:	2b01      	cmp	r3, #1
 801562a:	d106      	bne.n	801563a <tcp_abandon+0x36>
 801562c:	4b4c      	ldr	r3, [pc, #304]	; (8015760 <tcp_abandon+0x15c>)
 801562e:	f240 2241 	movw	r2, #577	; 0x241
 8015632:	494e      	ldr	r1, [pc, #312]	; (801576c <tcp_abandon+0x168>)
 8015634:	484c      	ldr	r0, [pc, #304]	; (8015768 <tcp_abandon+0x164>)
 8015636:	f008 fd5d 	bl	801e0f4 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 801563a:	687b      	ldr	r3, [r7, #4]
 801563c:	7d1b      	ldrb	r3, [r3, #20]
 801563e:	2b0a      	cmp	r3, #10
 8015640:	d107      	bne.n	8015652 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 8015642:	6879      	ldr	r1, [r7, #4]
 8015644:	484a      	ldr	r0, [pc, #296]	; (8015770 <tcp_abandon+0x16c>)
 8015646:	f001 fa6d 	bl	8016b24 <tcp_pcb_remove>
    tcp_free(pcb);
 801564a:	6878      	ldr	r0, [r7, #4]
 801564c:	f7ff fdb8 	bl	80151c0 <tcp_free>
 8015650:	e082      	b.n	8015758 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 8015652:	2300      	movs	r3, #0
 8015654:	627b      	str	r3, [r7, #36]	; 0x24
    u16_t local_port = 0;
 8015656:	2300      	movs	r3, #0
 8015658:	847b      	strh	r3, [r7, #34]	; 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801565e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 8015660:	687b      	ldr	r3, [r7, #4]
 8015662:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015664:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 8015666:	687b      	ldr	r3, [r7, #4]
 8015668:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801566c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 801566e:	687b      	ldr	r3, [r7, #4]
 8015670:	691b      	ldr	r3, [r3, #16]
 8015672:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 8015674:	687b      	ldr	r3, [r7, #4]
 8015676:	7d1b      	ldrb	r3, [r3, #20]
 8015678:	2b00      	cmp	r3, #0
 801567a:	d126      	bne.n	80156ca <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	8adb      	ldrh	r3, [r3, #22]
 8015680:	2b00      	cmp	r3, #0
 8015682:	d02e      	beq.n	80156e2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8015684:	4b3b      	ldr	r3, [pc, #236]	; (8015774 <tcp_abandon+0x170>)
 8015686:	681b      	ldr	r3, [r3, #0]
 8015688:	687a      	ldr	r2, [r7, #4]
 801568a:	429a      	cmp	r2, r3
 801568c:	d105      	bne.n	801569a <tcp_abandon+0x96>
 801568e:	4b39      	ldr	r3, [pc, #228]	; (8015774 <tcp_abandon+0x170>)
 8015690:	681b      	ldr	r3, [r3, #0]
 8015692:	68db      	ldr	r3, [r3, #12]
 8015694:	4a37      	ldr	r2, [pc, #220]	; (8015774 <tcp_abandon+0x170>)
 8015696:	6013      	str	r3, [r2, #0]
 8015698:	e013      	b.n	80156c2 <tcp_abandon+0xbe>
 801569a:	4b36      	ldr	r3, [pc, #216]	; (8015774 <tcp_abandon+0x170>)
 801569c:	681b      	ldr	r3, [r3, #0]
 801569e:	61fb      	str	r3, [r7, #28]
 80156a0:	e00c      	b.n	80156bc <tcp_abandon+0xb8>
 80156a2:	69fb      	ldr	r3, [r7, #28]
 80156a4:	68db      	ldr	r3, [r3, #12]
 80156a6:	687a      	ldr	r2, [r7, #4]
 80156a8:	429a      	cmp	r2, r3
 80156aa:	d104      	bne.n	80156b6 <tcp_abandon+0xb2>
 80156ac:	687b      	ldr	r3, [r7, #4]
 80156ae:	68da      	ldr	r2, [r3, #12]
 80156b0:	69fb      	ldr	r3, [r7, #28]
 80156b2:	60da      	str	r2, [r3, #12]
 80156b4:	e005      	b.n	80156c2 <tcp_abandon+0xbe>
 80156b6:	69fb      	ldr	r3, [r7, #28]
 80156b8:	68db      	ldr	r3, [r3, #12]
 80156ba:	61fb      	str	r3, [r7, #28]
 80156bc:	69fb      	ldr	r3, [r7, #28]
 80156be:	2b00      	cmp	r3, #0
 80156c0:	d1ef      	bne.n	80156a2 <tcp_abandon+0x9e>
 80156c2:	687b      	ldr	r3, [r7, #4]
 80156c4:	2200      	movs	r2, #0
 80156c6:	60da      	str	r2, [r3, #12]
 80156c8:	e00b      	b.n	80156e2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 80156ca:	683b      	ldr	r3, [r7, #0]
 80156cc:	627b      	str	r3, [r7, #36]	; 0x24
      local_port = pcb->local_port;
 80156ce:	687b      	ldr	r3, [r7, #4]
 80156d0:	8adb      	ldrh	r3, [r3, #22]
 80156d2:	847b      	strh	r3, [r7, #34]	; 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80156d4:	6879      	ldr	r1, [r7, #4]
 80156d6:	4828      	ldr	r0, [pc, #160]	; (8015778 <tcp_abandon+0x174>)
 80156d8:	f001 fa24 	bl	8016b24 <tcp_pcb_remove>
 80156dc:	4b27      	ldr	r3, [pc, #156]	; (801577c <tcp_abandon+0x178>)
 80156de:	2201      	movs	r2, #1
 80156e0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 80156e2:	687b      	ldr	r3, [r7, #4]
 80156e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156e6:	2b00      	cmp	r3, #0
 80156e8:	d004      	beq.n	80156f4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 80156ea:	687b      	ldr	r3, [r7, #4]
 80156ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80156ee:	4618      	mov	r0, r3
 80156f0:	f000 fed4 	bl	801649c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 80156f4:	687b      	ldr	r3, [r7, #4]
 80156f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80156f8:	2b00      	cmp	r3, #0
 80156fa:	d004      	beq.n	8015706 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 80156fc:	687b      	ldr	r3, [r7, #4]
 80156fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015700:	4618      	mov	r0, r3
 8015702:	f000 fecb 	bl	801649c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8015706:	687b      	ldr	r3, [r7, #4]
 8015708:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801570a:	2b00      	cmp	r3, #0
 801570c:	d004      	beq.n	8015718 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8015712:	4618      	mov	r0, r3
 8015714:	f000 fec2 	bl	801649c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8015718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801571a:	2b00      	cmp	r3, #0
 801571c:	d00e      	beq.n	801573c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801571e:	6879      	ldr	r1, [r7, #4]
 8015720:	687b      	ldr	r3, [r7, #4]
 8015722:	3304      	adds	r3, #4
 8015724:	687a      	ldr	r2, [r7, #4]
 8015726:	8b12      	ldrh	r2, [r2, #24]
 8015728:	9202      	str	r2, [sp, #8]
 801572a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801572c:	9201      	str	r2, [sp, #4]
 801572e:	9300      	str	r3, [sp, #0]
 8015730:	460b      	mov	r3, r1
 8015732:	697a      	ldr	r2, [r7, #20]
 8015734:	69b9      	ldr	r1, [r7, #24]
 8015736:	6878      	ldr	r0, [r7, #4]
 8015738:	f005 fbd2 	bl	801aee0 <tcp_rst>
    }
    last_state = pcb->state;
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	7d1b      	ldrb	r3, [r3, #20]
 8015740:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 8015742:	6878      	ldr	r0, [r7, #4]
 8015744:	f7ff fd3c 	bl	80151c0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 8015748:	693b      	ldr	r3, [r7, #16]
 801574a:	2b00      	cmp	r3, #0
 801574c:	d004      	beq.n	8015758 <tcp_abandon+0x154>
 801574e:	693b      	ldr	r3, [r7, #16]
 8015750:	f06f 010c 	mvn.w	r1, #12
 8015754:	68f8      	ldr	r0, [r7, #12]
 8015756:	4798      	blx	r3
  }
}
 8015758:	3728      	adds	r7, #40	; 0x28
 801575a:	46bd      	mov	sp, r7
 801575c:	bd80      	pop	{r7, pc}
 801575e:	bf00      	nop
 8015760:	0801fdec 	.word	0x0801fdec
 8015764:	0801ff30 	.word	0x0801ff30
 8015768:	0801fe30 	.word	0x0801fe30
 801576c:	0801ff4c 	.word	0x0801ff4c
 8015770:	2000b520 	.word	0x2000b520
 8015774:	2000b51c 	.word	0x2000b51c
 8015778:	2000b510 	.word	0x2000b510
 801577c:	2000b50c 	.word	0x2000b50c

08015780 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 8015780:	b580      	push	{r7, lr}
 8015782:	b082      	sub	sp, #8
 8015784:	af00      	add	r7, sp, #0
 8015786:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 8015788:	2101      	movs	r1, #1
 801578a:	6878      	ldr	r0, [r7, #4]
 801578c:	f7ff ff3a 	bl	8015604 <tcp_abandon>
}
 8015790:	bf00      	nop
 8015792:	3708      	adds	r7, #8
 8015794:	46bd      	mov	sp, r7
 8015796:	bd80      	pop	{r7, pc}

08015798 <tcp_bind>:
 *         ERR_VAL if bind failed because the PCB is not in a valid state
 *         ERR_OK if bound
 */
err_t
tcp_bind(struct tcp_pcb *pcb, const ip_addr_t *ipaddr, u16_t port)
{
 8015798:	b580      	push	{r7, lr}
 801579a:	b088      	sub	sp, #32
 801579c:	af00      	add	r7, sp, #0
 801579e:	60f8      	str	r0, [r7, #12]
 80157a0:	60b9      	str	r1, [r7, #8]
 80157a2:	4613      	mov	r3, r2
 80157a4:	80fb      	strh	r3, [r7, #6]
  int i;
  int max_pcb_list = NUM_TCP_PCB_LISTS;
 80157a6:	2304      	movs	r3, #4
 80157a8:	617b      	str	r3, [r7, #20]

  LWIP_ASSERT_CORE_LOCKED();

#if LWIP_IPV4
  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80157aa:	68bb      	ldr	r3, [r7, #8]
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d101      	bne.n	80157b4 <tcp_bind+0x1c>
    ipaddr = IP4_ADDR_ANY;
 80157b0:	4b3e      	ldr	r3, [pc, #248]	; (80158ac <tcp_bind+0x114>)
 80157b2:	60bb      	str	r3, [r7, #8]
  }
#else /* LWIP_IPV4 */
  LWIP_ERROR("tcp_bind: invalid ipaddr", ipaddr != NULL, return ERR_ARG);
#endif /* LWIP_IPV4 */

  LWIP_ERROR("tcp_bind: invalid pcb", pcb != NULL, return ERR_ARG);
 80157b4:	68fb      	ldr	r3, [r7, #12]
 80157b6:	2b00      	cmp	r3, #0
 80157b8:	d109      	bne.n	80157ce <tcp_bind+0x36>
 80157ba:	4b3d      	ldr	r3, [pc, #244]	; (80158b0 <tcp_bind+0x118>)
 80157bc:	f240 22a9 	movw	r2, #681	; 0x2a9
 80157c0:	493c      	ldr	r1, [pc, #240]	; (80158b4 <tcp_bind+0x11c>)
 80157c2:	483d      	ldr	r0, [pc, #244]	; (80158b8 <tcp_bind+0x120>)
 80157c4:	f008 fc96 	bl	801e0f4 <iprintf>
 80157c8:	f06f 030f 	mvn.w	r3, #15
 80157cc:	e06a      	b.n	80158a4 <tcp_bind+0x10c>

  LWIP_ERROR("tcp_bind: can only bind in state CLOSED", pcb->state == CLOSED, return ERR_VAL);
 80157ce:	68fb      	ldr	r3, [r7, #12]
 80157d0:	7d1b      	ldrb	r3, [r3, #20]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d009      	beq.n	80157ea <tcp_bind+0x52>
 80157d6:	4b36      	ldr	r3, [pc, #216]	; (80158b0 <tcp_bind+0x118>)
 80157d8:	f240 22ab 	movw	r2, #683	; 0x2ab
 80157dc:	4937      	ldr	r1, [pc, #220]	; (80158bc <tcp_bind+0x124>)
 80157de:	4836      	ldr	r0, [pc, #216]	; (80158b8 <tcp_bind+0x120>)
 80157e0:	f008 fc88 	bl	801e0f4 <iprintf>
 80157e4:	f06f 0305 	mvn.w	r3, #5
 80157e8:	e05c      	b.n	80158a4 <tcp_bind+0x10c>
    ip6_addr_select_zone(ip_2_ip6(&zoned_ipaddr), ip_2_ip6(&zoned_ipaddr));
    ipaddr = &zoned_ipaddr;
  }
#endif /* LWIP_IPV6 && LWIP_IPV6_SCOPES */

  if (port == 0) {
 80157ea:	88fb      	ldrh	r3, [r7, #6]
 80157ec:	2b00      	cmp	r3, #0
 80157ee:	d109      	bne.n	8015804 <tcp_bind+0x6c>
    port = tcp_new_port();
 80157f0:	f000 f9f0 	bl	8015bd4 <tcp_new_port>
 80157f4:	4603      	mov	r3, r0
 80157f6:	80fb      	strh	r3, [r7, #6]
    if (port == 0) {
 80157f8:	88fb      	ldrh	r3, [r7, #6]
 80157fa:	2b00      	cmp	r3, #0
 80157fc:	d135      	bne.n	801586a <tcp_bind+0xd2>
      return ERR_BUF;
 80157fe:	f06f 0301 	mvn.w	r3, #1
 8015802:	e04f      	b.n	80158a4 <tcp_bind+0x10c>
    }
  } else {
    /* Check if the address already is in use (on all lists) */
    for (i = 0; i < max_pcb_list; i++) {
 8015804:	2300      	movs	r3, #0
 8015806:	61fb      	str	r3, [r7, #28]
 8015808:	e02b      	b.n	8015862 <tcp_bind+0xca>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 801580a:	4a2d      	ldr	r2, [pc, #180]	; (80158c0 <tcp_bind+0x128>)
 801580c:	69fb      	ldr	r3, [r7, #28]
 801580e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015812:	681b      	ldr	r3, [r3, #0]
 8015814:	61bb      	str	r3, [r7, #24]
 8015816:	e01e      	b.n	8015856 <tcp_bind+0xbe>
        if (cpcb->local_port == port) {
 8015818:	69bb      	ldr	r3, [r7, #24]
 801581a:	8adb      	ldrh	r3, [r3, #22]
 801581c:	88fa      	ldrh	r2, [r7, #6]
 801581e:	429a      	cmp	r2, r3
 8015820:	d116      	bne.n	8015850 <tcp_bind+0xb8>
              !ip_get_option(cpcb, SOF_REUSEADDR))
#endif /* SO_REUSE */
          {
            /* @todo: check accept_any_ip_version */
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
                (ip_addr_isany(&cpcb->local_ip) ||
 8015822:	69bb      	ldr	r3, [r7, #24]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015824:	2b00      	cmp	r3, #0
 8015826:	d010      	beq.n	801584a <tcp_bind+0xb2>
                (ip_addr_isany(&cpcb->local_ip) ||
 8015828:	69bb      	ldr	r3, [r7, #24]
 801582a:	681b      	ldr	r3, [r3, #0]
 801582c:	2b00      	cmp	r3, #0
 801582e:	d00c      	beq.n	801584a <tcp_bind+0xb2>
 8015830:	68bb      	ldr	r3, [r7, #8]
 8015832:	2b00      	cmp	r3, #0
 8015834:	d009      	beq.n	801584a <tcp_bind+0xb2>
                 ip_addr_isany(ipaddr) ||
 8015836:	68bb      	ldr	r3, [r7, #8]
 8015838:	681b      	ldr	r3, [r3, #0]
 801583a:	2b00      	cmp	r3, #0
 801583c:	d005      	beq.n	801584a <tcp_bind+0xb2>
                 ip_addr_cmp(&cpcb->local_ip, ipaddr))) {
 801583e:	69bb      	ldr	r3, [r7, #24]
 8015840:	681a      	ldr	r2, [r3, #0]
 8015842:	68bb      	ldr	r3, [r7, #8]
 8015844:	681b      	ldr	r3, [r3, #0]
            if ((IP_IS_V6(ipaddr) == IP_IS_V6_VAL(cpcb->local_ip)) &&
 8015846:	429a      	cmp	r2, r3
 8015848:	d102      	bne.n	8015850 <tcp_bind+0xb8>
              return ERR_USE;
 801584a:	f06f 0307 	mvn.w	r3, #7
 801584e:	e029      	b.n	80158a4 <tcp_bind+0x10c>
      for (cpcb = *tcp_pcb_lists[i]; cpcb != NULL; cpcb = cpcb->next) {
 8015850:	69bb      	ldr	r3, [r7, #24]
 8015852:	68db      	ldr	r3, [r3, #12]
 8015854:	61bb      	str	r3, [r7, #24]
 8015856:	69bb      	ldr	r3, [r7, #24]
 8015858:	2b00      	cmp	r3, #0
 801585a:	d1dd      	bne.n	8015818 <tcp_bind+0x80>
    for (i = 0; i < max_pcb_list; i++) {
 801585c:	69fb      	ldr	r3, [r7, #28]
 801585e:	3301      	adds	r3, #1
 8015860:	61fb      	str	r3, [r7, #28]
 8015862:	69fa      	ldr	r2, [r7, #28]
 8015864:	697b      	ldr	r3, [r7, #20]
 8015866:	429a      	cmp	r2, r3
 8015868:	dbcf      	blt.n	801580a <tcp_bind+0x72>
        }
      }
    }
  }

  if (!ip_addr_isany(ipaddr)
 801586a:	68bb      	ldr	r3, [r7, #8]
 801586c:	2b00      	cmp	r3, #0
 801586e:	d00c      	beq.n	801588a <tcp_bind+0xf2>
 8015870:	68bb      	ldr	r3, [r7, #8]
 8015872:	681b      	ldr	r3, [r3, #0]
 8015874:	2b00      	cmp	r3, #0
 8015876:	d008      	beq.n	801588a <tcp_bind+0xf2>
#if LWIP_IPV4 && LWIP_IPV6
      || (IP_GET_TYPE(ipaddr) != IP_GET_TYPE(&pcb->local_ip))
#endif /* LWIP_IPV4 && LWIP_IPV6 */
     ) {
    ip_addr_set(&pcb->local_ip, ipaddr);
 8015878:	68bb      	ldr	r3, [r7, #8]
 801587a:	2b00      	cmp	r3, #0
 801587c:	d002      	beq.n	8015884 <tcp_bind+0xec>
 801587e:	68bb      	ldr	r3, [r7, #8]
 8015880:	681b      	ldr	r3, [r3, #0]
 8015882:	e000      	b.n	8015886 <tcp_bind+0xee>
 8015884:	2300      	movs	r3, #0
 8015886:	68fa      	ldr	r2, [r7, #12]
 8015888:	6013      	str	r3, [r2, #0]
  }
  pcb->local_port = port;
 801588a:	68fb      	ldr	r3, [r7, #12]
 801588c:	88fa      	ldrh	r2, [r7, #6]
 801588e:	82da      	strh	r2, [r3, #22]
  TCP_REG(&tcp_bound_pcbs, pcb);
 8015890:	4b0c      	ldr	r3, [pc, #48]	; (80158c4 <tcp_bind+0x12c>)
 8015892:	681a      	ldr	r2, [r3, #0]
 8015894:	68fb      	ldr	r3, [r7, #12]
 8015896:	60da      	str	r2, [r3, #12]
 8015898:	4a0a      	ldr	r2, [pc, #40]	; (80158c4 <tcp_bind+0x12c>)
 801589a:	68fb      	ldr	r3, [r7, #12]
 801589c:	6013      	str	r3, [r2, #0]
 801589e:	f005 fce1 	bl	801b264 <tcp_timer_needed>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_bind: bind to port %"U16_F"\n", port));
  return ERR_OK;
 80158a2:	2300      	movs	r3, #0
}
 80158a4:	4618      	mov	r0, r3
 80158a6:	3720      	adds	r7, #32
 80158a8:	46bd      	mov	sp, r7
 80158aa:	bd80      	pop	{r7, pc}
 80158ac:	08032970 	.word	0x08032970
 80158b0:	0801fdec 	.word	0x0801fdec
 80158b4:	0801ff80 	.word	0x0801ff80
 80158b8:	0801fe30 	.word	0x0801fe30
 80158bc:	0801ff98 	.word	0x0801ff98
 80158c0:	08032948 	.word	0x08032948
 80158c4:	2000b51c 	.word	0x2000b51c

080158c8 <tcp_accept_null>:
/**
 * Default accept callback if no accept callback is specified by the user.
 */
static err_t
tcp_accept_null(void *arg, struct tcp_pcb *pcb, err_t err)
{
 80158c8:	b580      	push	{r7, lr}
 80158ca:	b084      	sub	sp, #16
 80158cc:	af00      	add	r7, sp, #0
 80158ce:	60f8      	str	r0, [r7, #12]
 80158d0:	60b9      	str	r1, [r7, #8]
 80158d2:	4613      	mov	r3, r2
 80158d4:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(arg);
  LWIP_UNUSED_ARG(err);

  LWIP_ASSERT("tcp_accept_null: invalid pcb", pcb != NULL);
 80158d6:	68bb      	ldr	r3, [r7, #8]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	d106      	bne.n	80158ea <tcp_accept_null+0x22>
 80158dc:	4b07      	ldr	r3, [pc, #28]	; (80158fc <tcp_accept_null+0x34>)
 80158de:	f240 320f 	movw	r2, #783	; 0x30f
 80158e2:	4907      	ldr	r1, [pc, #28]	; (8015900 <tcp_accept_null+0x38>)
 80158e4:	4807      	ldr	r0, [pc, #28]	; (8015904 <tcp_accept_null+0x3c>)
 80158e6:	f008 fc05 	bl	801e0f4 <iprintf>

  tcp_abort(pcb);
 80158ea:	68b8      	ldr	r0, [r7, #8]
 80158ec:	f7ff ff48 	bl	8015780 <tcp_abort>

  return ERR_ABRT;
 80158f0:	f06f 030c 	mvn.w	r3, #12
}
 80158f4:	4618      	mov	r0, r3
 80158f6:	3710      	adds	r7, #16
 80158f8:	46bd      	mov	sp, r7
 80158fa:	bd80      	pop	{r7, pc}
 80158fc:	0801fdec 	.word	0x0801fdec
 8015900:	0801ffc0 	.word	0x0801ffc0
 8015904:	0801fe30 	.word	0x0801fe30

08015908 <tcp_listen_with_backlog>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog(tpcb, backlog);
 */
struct tcp_pcb *
tcp_listen_with_backlog(struct tcp_pcb *pcb, u8_t backlog)
{
 8015908:	b580      	push	{r7, lr}
 801590a:	b082      	sub	sp, #8
 801590c:	af00      	add	r7, sp, #0
 801590e:	6078      	str	r0, [r7, #4]
 8015910:	460b      	mov	r3, r1
 8015912:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();
  return tcp_listen_with_backlog_and_err(pcb, backlog, NULL);
 8015914:	78fb      	ldrb	r3, [r7, #3]
 8015916:	2200      	movs	r2, #0
 8015918:	4619      	mov	r1, r3
 801591a:	6878      	ldr	r0, [r7, #4]
 801591c:	f000 f806 	bl	801592c <tcp_listen_with_backlog_and_err>
 8015920:	4603      	mov	r3, r0
}
 8015922:	4618      	mov	r0, r3
 8015924:	3708      	adds	r7, #8
 8015926:	46bd      	mov	sp, r7
 8015928:	bd80      	pop	{r7, pc}
	...

0801592c <tcp_listen_with_backlog_and_err>:
 *       called like this:
 *             tpcb = tcp_listen_with_backlog_and_err(tpcb, backlog, &err);
 */
struct tcp_pcb *
tcp_listen_with_backlog_and_err(struct tcp_pcb *pcb, u8_t backlog, err_t *err)
{
 801592c:	b580      	push	{r7, lr}
 801592e:	b088      	sub	sp, #32
 8015930:	af00      	add	r7, sp, #0
 8015932:	60f8      	str	r0, [r7, #12]
 8015934:	460b      	mov	r3, r1
 8015936:	607a      	str	r2, [r7, #4]
 8015938:	72fb      	strb	r3, [r7, #11]
  struct tcp_pcb_listen *lpcb = NULL;
 801593a:	2300      	movs	r3, #0
 801593c:	61fb      	str	r3, [r7, #28]

  LWIP_UNUSED_ARG(backlog);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_listen_with_backlog_and_err: invalid pcb", pcb != NULL, res = ERR_ARG; goto done);
 801593e:	68fb      	ldr	r3, [r7, #12]
 8015940:	2b00      	cmp	r3, #0
 8015942:	d109      	bne.n	8015958 <tcp_listen_with_backlog_and_err+0x2c>
 8015944:	4b47      	ldr	r3, [pc, #284]	; (8015a64 <tcp_listen_with_backlog_and_err+0x138>)
 8015946:	f240 3259 	movw	r2, #857	; 0x359
 801594a:	4947      	ldr	r1, [pc, #284]	; (8015a68 <tcp_listen_with_backlog_and_err+0x13c>)
 801594c:	4847      	ldr	r0, [pc, #284]	; (8015a6c <tcp_listen_with_backlog_and_err+0x140>)
 801594e:	f008 fbd1 	bl	801e0f4 <iprintf>
 8015952:	23f0      	movs	r3, #240	; 0xf0
 8015954:	76fb      	strb	r3, [r7, #27]
 8015956:	e079      	b.n	8015a4c <tcp_listen_with_backlog_and_err+0x120>
  LWIP_ERROR("tcp_listen_with_backlog_and_err: pcb already connected", pcb->state == CLOSED, res = ERR_CLSD; goto done);
 8015958:	68fb      	ldr	r3, [r7, #12]
 801595a:	7d1b      	ldrb	r3, [r3, #20]
 801595c:	2b00      	cmp	r3, #0
 801595e:	d009      	beq.n	8015974 <tcp_listen_with_backlog_and_err+0x48>
 8015960:	4b40      	ldr	r3, [pc, #256]	; (8015a64 <tcp_listen_with_backlog_and_err+0x138>)
 8015962:	f240 325a 	movw	r2, #858	; 0x35a
 8015966:	4942      	ldr	r1, [pc, #264]	; (8015a70 <tcp_listen_with_backlog_and_err+0x144>)
 8015968:	4840      	ldr	r0, [pc, #256]	; (8015a6c <tcp_listen_with_backlog_and_err+0x140>)
 801596a:	f008 fbc3 	bl	801e0f4 <iprintf>
 801596e:	23f1      	movs	r3, #241	; 0xf1
 8015970:	76fb      	strb	r3, [r7, #27]
 8015972:	e06b      	b.n	8015a4c <tcp_listen_with_backlog_and_err+0x120>

  /* already listening? */
  if (pcb->state == LISTEN) {
 8015974:	68fb      	ldr	r3, [r7, #12]
 8015976:	7d1b      	ldrb	r3, [r3, #20]
 8015978:	2b01      	cmp	r3, #1
 801597a:	d104      	bne.n	8015986 <tcp_listen_with_backlog_and_err+0x5a>
    lpcb = (struct tcp_pcb_listen *)pcb;
 801597c:	68fb      	ldr	r3, [r7, #12]
 801597e:	61fb      	str	r3, [r7, #28]
    res = ERR_ALREADY;
 8015980:	23f7      	movs	r3, #247	; 0xf7
 8015982:	76fb      	strb	r3, [r7, #27]
    goto done;
 8015984:	e062      	b.n	8015a4c <tcp_listen_with_backlog_and_err+0x120>
        goto done;
      }
    }
  }
#endif /* SO_REUSE */
  lpcb = (struct tcp_pcb_listen *)memp_malloc(MEMP_TCP_PCB_LISTEN);
 8015986:	2002      	movs	r0, #2
 8015988:	f7fe fa7c 	bl	8013e84 <memp_malloc>
 801598c:	61f8      	str	r0, [r7, #28]
  if (lpcb == NULL) {
 801598e:	69fb      	ldr	r3, [r7, #28]
 8015990:	2b00      	cmp	r3, #0
 8015992:	d102      	bne.n	801599a <tcp_listen_with_backlog_and_err+0x6e>
    res = ERR_MEM;
 8015994:	23ff      	movs	r3, #255	; 0xff
 8015996:	76fb      	strb	r3, [r7, #27]
    goto done;
 8015998:	e058      	b.n	8015a4c <tcp_listen_with_backlog_and_err+0x120>
  }
  lpcb->callback_arg = pcb->callback_arg;
 801599a:	68fb      	ldr	r3, [r7, #12]
 801599c:	691a      	ldr	r2, [r3, #16]
 801599e:	69fb      	ldr	r3, [r7, #28]
 80159a0:	611a      	str	r2, [r3, #16]
  lpcb->local_port = pcb->local_port;
 80159a2:	68fb      	ldr	r3, [r7, #12]
 80159a4:	8ada      	ldrh	r2, [r3, #22]
 80159a6:	69fb      	ldr	r3, [r7, #28]
 80159a8:	82da      	strh	r2, [r3, #22]
  lpcb->state = LISTEN;
 80159aa:	69fb      	ldr	r3, [r7, #28]
 80159ac:	2201      	movs	r2, #1
 80159ae:	751a      	strb	r2, [r3, #20]
  lpcb->prio = pcb->prio;
 80159b0:	68fb      	ldr	r3, [r7, #12]
 80159b2:	7d5a      	ldrb	r2, [r3, #21]
 80159b4:	69fb      	ldr	r3, [r7, #28]
 80159b6:	755a      	strb	r2, [r3, #21]
  lpcb->so_options = pcb->so_options;
 80159b8:	68fb      	ldr	r3, [r7, #12]
 80159ba:	7a5a      	ldrb	r2, [r3, #9]
 80159bc:	69fb      	ldr	r3, [r7, #28]
 80159be:	725a      	strb	r2, [r3, #9]
  lpcb->netif_idx = NETIF_NO_INDEX;
 80159c0:	69fb      	ldr	r3, [r7, #28]
 80159c2:	2200      	movs	r2, #0
 80159c4:	721a      	strb	r2, [r3, #8]
  lpcb->ttl = pcb->ttl;
 80159c6:	68fb      	ldr	r3, [r7, #12]
 80159c8:	7ada      	ldrb	r2, [r3, #11]
 80159ca:	69fb      	ldr	r3, [r7, #28]
 80159cc:	72da      	strb	r2, [r3, #11]
  lpcb->tos = pcb->tos;
 80159ce:	68fb      	ldr	r3, [r7, #12]
 80159d0:	7a9a      	ldrb	r2, [r3, #10]
 80159d2:	69fb      	ldr	r3, [r7, #28]
 80159d4:	729a      	strb	r2, [r3, #10]
#if LWIP_IPV4 && LWIP_IPV6
  IP_SET_TYPE_VAL(lpcb->remote_ip, pcb->local_ip.type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  ip_addr_copy(lpcb->local_ip, pcb->local_ip);
 80159d6:	68fb      	ldr	r3, [r7, #12]
 80159d8:	681a      	ldr	r2, [r3, #0]
 80159da:	69fb      	ldr	r3, [r7, #28]
 80159dc:	601a      	str	r2, [r3, #0]
  if (pcb->local_port != 0) {
 80159de:	68fb      	ldr	r3, [r7, #12]
 80159e0:	8adb      	ldrh	r3, [r3, #22]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	d021      	beq.n	8015a2a <tcp_listen_with_backlog_and_err+0xfe>
    TCP_RMV(&tcp_bound_pcbs, pcb);
 80159e6:	4b23      	ldr	r3, [pc, #140]	; (8015a74 <tcp_listen_with_backlog_and_err+0x148>)
 80159e8:	681b      	ldr	r3, [r3, #0]
 80159ea:	68fa      	ldr	r2, [r7, #12]
 80159ec:	429a      	cmp	r2, r3
 80159ee:	d105      	bne.n	80159fc <tcp_listen_with_backlog_and_err+0xd0>
 80159f0:	4b20      	ldr	r3, [pc, #128]	; (8015a74 <tcp_listen_with_backlog_and_err+0x148>)
 80159f2:	681b      	ldr	r3, [r3, #0]
 80159f4:	68db      	ldr	r3, [r3, #12]
 80159f6:	4a1f      	ldr	r2, [pc, #124]	; (8015a74 <tcp_listen_with_backlog_and_err+0x148>)
 80159f8:	6013      	str	r3, [r2, #0]
 80159fa:	e013      	b.n	8015a24 <tcp_listen_with_backlog_and_err+0xf8>
 80159fc:	4b1d      	ldr	r3, [pc, #116]	; (8015a74 <tcp_listen_with_backlog_and_err+0x148>)
 80159fe:	681b      	ldr	r3, [r3, #0]
 8015a00:	617b      	str	r3, [r7, #20]
 8015a02:	e00c      	b.n	8015a1e <tcp_listen_with_backlog_and_err+0xf2>
 8015a04:	697b      	ldr	r3, [r7, #20]
 8015a06:	68db      	ldr	r3, [r3, #12]
 8015a08:	68fa      	ldr	r2, [r7, #12]
 8015a0a:	429a      	cmp	r2, r3
 8015a0c:	d104      	bne.n	8015a18 <tcp_listen_with_backlog_and_err+0xec>
 8015a0e:	68fb      	ldr	r3, [r7, #12]
 8015a10:	68da      	ldr	r2, [r3, #12]
 8015a12:	697b      	ldr	r3, [r7, #20]
 8015a14:	60da      	str	r2, [r3, #12]
 8015a16:	e005      	b.n	8015a24 <tcp_listen_with_backlog_and_err+0xf8>
 8015a18:	697b      	ldr	r3, [r7, #20]
 8015a1a:	68db      	ldr	r3, [r3, #12]
 8015a1c:	617b      	str	r3, [r7, #20]
 8015a1e:	697b      	ldr	r3, [r7, #20]
 8015a20:	2b00      	cmp	r3, #0
 8015a22:	d1ef      	bne.n	8015a04 <tcp_listen_with_backlog_and_err+0xd8>
 8015a24:	68fb      	ldr	r3, [r7, #12]
 8015a26:	2200      	movs	r2, #0
 8015a28:	60da      	str	r2, [r3, #12]
  }
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  /* copy over ext_args to listening pcb  */
  memcpy(&lpcb->ext_args, &pcb->ext_args, sizeof(pcb->ext_args));
#endif
  tcp_free(pcb);
 8015a2a:	68f8      	ldr	r0, [r7, #12]
 8015a2c:	f7ff fbc8 	bl	80151c0 <tcp_free>
#if LWIP_CALLBACK_API
  lpcb->accept = tcp_accept_null;
 8015a30:	69fb      	ldr	r3, [r7, #28]
 8015a32:	4a11      	ldr	r2, [pc, #68]	; (8015a78 <tcp_listen_with_backlog_and_err+0x14c>)
 8015a34:	619a      	str	r2, [r3, #24]
#endif /* LWIP_CALLBACK_API */
#if TCP_LISTEN_BACKLOG
  lpcb->accepts_pending = 0;
  tcp_backlog_set(lpcb, backlog);
#endif /* TCP_LISTEN_BACKLOG */
  TCP_REG(&tcp_listen_pcbs.pcbs, (struct tcp_pcb *)lpcb);
 8015a36:	4b11      	ldr	r3, [pc, #68]	; (8015a7c <tcp_listen_with_backlog_and_err+0x150>)
 8015a38:	681a      	ldr	r2, [r3, #0]
 8015a3a:	69fb      	ldr	r3, [r7, #28]
 8015a3c:	60da      	str	r2, [r3, #12]
 8015a3e:	4a0f      	ldr	r2, [pc, #60]	; (8015a7c <tcp_listen_with_backlog_and_err+0x150>)
 8015a40:	69fb      	ldr	r3, [r7, #28]
 8015a42:	6013      	str	r3, [r2, #0]
 8015a44:	f005 fc0e 	bl	801b264 <tcp_timer_needed>
  res = ERR_OK;
 8015a48:	2300      	movs	r3, #0
 8015a4a:	76fb      	strb	r3, [r7, #27]
done:
  if (err != NULL) {
 8015a4c:	687b      	ldr	r3, [r7, #4]
 8015a4e:	2b00      	cmp	r3, #0
 8015a50:	d002      	beq.n	8015a58 <tcp_listen_with_backlog_and_err+0x12c>
    *err = res;
 8015a52:	687b      	ldr	r3, [r7, #4]
 8015a54:	7efa      	ldrb	r2, [r7, #27]
 8015a56:	701a      	strb	r2, [r3, #0]
  }
  return (struct tcp_pcb *)lpcb;
 8015a58:	69fb      	ldr	r3, [r7, #28]
}
 8015a5a:	4618      	mov	r0, r3
 8015a5c:	3720      	adds	r7, #32
 8015a5e:	46bd      	mov	sp, r7
 8015a60:	bd80      	pop	{r7, pc}
 8015a62:	bf00      	nop
 8015a64:	0801fdec 	.word	0x0801fdec
 8015a68:	0801ffe0 	.word	0x0801ffe0
 8015a6c:	0801fe30 	.word	0x0801fe30
 8015a70:	08020010 	.word	0x08020010
 8015a74:	2000b51c 	.word	0x2000b51c
 8015a78:	080158c9 	.word	0x080158c9
 8015a7c:	2000b518 	.word	0x2000b518

08015a80 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 8015a80:	b580      	push	{r7, lr}
 8015a82:	b084      	sub	sp, #16
 8015a84:	af00      	add	r7, sp, #0
 8015a86:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 8015a88:	687b      	ldr	r3, [r7, #4]
 8015a8a:	2b00      	cmp	r3, #0
 8015a8c:	d106      	bne.n	8015a9c <tcp_update_rcv_ann_wnd+0x1c>
 8015a8e:	4b25      	ldr	r3, [pc, #148]	; (8015b24 <tcp_update_rcv_ann_wnd+0xa4>)
 8015a90:	f240 32a6 	movw	r2, #934	; 0x3a6
 8015a94:	4924      	ldr	r1, [pc, #144]	; (8015b28 <tcp_update_rcv_ann_wnd+0xa8>)
 8015a96:	4825      	ldr	r0, [pc, #148]	; (8015b2c <tcp_update_rcv_ann_wnd+0xac>)
 8015a98:	f008 fb2c 	bl	801e0f4 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8015a9c:	687b      	ldr	r3, [r7, #4]
 8015a9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015aa0:	687a      	ldr	r2, [r7, #4]
 8015aa2:	8d12      	ldrh	r2, [r2, #40]	; 0x28
 8015aa4:	4413      	add	r3, r2
 8015aa6:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 8015aa8:	687b      	ldr	r3, [r7, #4]
 8015aaa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015aac:	687a      	ldr	r2, [r7, #4]
 8015aae:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8015ab0:	f5b2 6f86 	cmp.w	r2, #1072	; 0x430
 8015ab4:	bf28      	it	cs
 8015ab6:	f44f 6286 	movcs.w	r2, #1072	; 0x430
 8015aba:	b292      	uxth	r2, r2
 8015abc:	4413      	add	r3, r2
 8015abe:	68fa      	ldr	r2, [r7, #12]
 8015ac0:	1ad3      	subs	r3, r2, r3
 8015ac2:	2b00      	cmp	r3, #0
 8015ac4:	db08      	blt.n	8015ad8 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 8015ac6:	687b      	ldr	r3, [r7, #4]
 8015ac8:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015aca:	687b      	ldr	r3, [r7, #4]
 8015acc:	855a      	strh	r2, [r3, #42]	; 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8015ace:	687b      	ldr	r3, [r7, #4]
 8015ad0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ad2:	68fa      	ldr	r2, [r7, #12]
 8015ad4:	1ad3      	subs	r3, r2, r3
 8015ad6:	e020      	b.n	8015b1a <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 8015ad8:	687b      	ldr	r3, [r7, #4]
 8015ada:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8015adc:	687b      	ldr	r3, [r7, #4]
 8015ade:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015ae0:	1ad3      	subs	r3, r2, r3
 8015ae2:	2b00      	cmp	r3, #0
 8015ae4:	dd03      	ble.n	8015aee <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 8015ae6:	687b      	ldr	r3, [r7, #4]
 8015ae8:	2200      	movs	r2, #0
 8015aea:	855a      	strh	r2, [r3, #42]	; 0x2a
 8015aec:	e014      	b.n	8015b18 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8015aee:	687b      	ldr	r3, [r7, #4]
 8015af0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8015af2:	687b      	ldr	r3, [r7, #4]
 8015af4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8015af6:	1ad3      	subs	r3, r2, r3
 8015af8:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 8015afa:	68bb      	ldr	r3, [r7, #8]
 8015afc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8015b00:	d306      	bcc.n	8015b10 <tcp_update_rcv_ann_wnd+0x90>
 8015b02:	4b08      	ldr	r3, [pc, #32]	; (8015b24 <tcp_update_rcv_ann_wnd+0xa4>)
 8015b04:	f240 32b6 	movw	r2, #950	; 0x3b6
 8015b08:	4909      	ldr	r1, [pc, #36]	; (8015b30 <tcp_update_rcv_ann_wnd+0xb0>)
 8015b0a:	4808      	ldr	r0, [pc, #32]	; (8015b2c <tcp_update_rcv_ann_wnd+0xac>)
 8015b0c:	f008 faf2 	bl	801e0f4 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8015b10:	68bb      	ldr	r3, [r7, #8]
 8015b12:	b29a      	uxth	r2, r3
 8015b14:	687b      	ldr	r3, [r7, #4]
 8015b16:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
    return 0;
 8015b18:	2300      	movs	r3, #0
  }
}
 8015b1a:	4618      	mov	r0, r3
 8015b1c:	3710      	adds	r7, #16
 8015b1e:	46bd      	mov	sp, r7
 8015b20:	bd80      	pop	{r7, pc}
 8015b22:	bf00      	nop
 8015b24:	0801fdec 	.word	0x0801fdec
 8015b28:	08020048 	.word	0x08020048
 8015b2c:	0801fe30 	.word	0x0801fe30
 8015b30:	0802006c 	.word	0x0802006c

08015b34 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 8015b34:	b580      	push	{r7, lr}
 8015b36:	b084      	sub	sp, #16
 8015b38:	af00      	add	r7, sp, #0
 8015b3a:	6078      	str	r0, [r7, #4]
 8015b3c:	460b      	mov	r3, r1
 8015b3e:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 8015b40:	687b      	ldr	r3, [r7, #4]
 8015b42:	2b00      	cmp	r3, #0
 8015b44:	d107      	bne.n	8015b56 <tcp_recved+0x22>
 8015b46:	4b1f      	ldr	r3, [pc, #124]	; (8015bc4 <tcp_recved+0x90>)
 8015b48:	f240 32cf 	movw	r2, #975	; 0x3cf
 8015b4c:	491e      	ldr	r1, [pc, #120]	; (8015bc8 <tcp_recved+0x94>)
 8015b4e:	481f      	ldr	r0, [pc, #124]	; (8015bcc <tcp_recved+0x98>)
 8015b50:	f008 fad0 	bl	801e0f4 <iprintf>
 8015b54:	e032      	b.n	8015bbc <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 8015b56:	687b      	ldr	r3, [r7, #4]
 8015b58:	7d1b      	ldrb	r3, [r3, #20]
 8015b5a:	2b01      	cmp	r3, #1
 8015b5c:	d106      	bne.n	8015b6c <tcp_recved+0x38>
 8015b5e:	4b19      	ldr	r3, [pc, #100]	; (8015bc4 <tcp_recved+0x90>)
 8015b60:	f240 32d3 	movw	r2, #979	; 0x3d3
 8015b64:	491a      	ldr	r1, [pc, #104]	; (8015bd0 <tcp_recved+0x9c>)
 8015b66:	4819      	ldr	r0, [pc, #100]	; (8015bcc <tcp_recved+0x98>)
 8015b68:	f008 fac4 	bl	801e0f4 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 8015b6c:	687b      	ldr	r3, [r7, #4]
 8015b6e:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015b70:	887b      	ldrh	r3, [r7, #2]
 8015b72:	4413      	add	r3, r2
 8015b74:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 8015b76:	89fb      	ldrh	r3, [r7, #14]
 8015b78:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8015b7c:	d804      	bhi.n	8015b88 <tcp_recved+0x54>
 8015b7e:	687b      	ldr	r3, [r7, #4]
 8015b80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8015b82:	89fa      	ldrh	r2, [r7, #14]
 8015b84:	429a      	cmp	r2, r3
 8015b86:	d204      	bcs.n	8015b92 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 8015b88:	687b      	ldr	r3, [r7, #4]
 8015b8a:	f44f 6206 	mov.w	r2, #2144	; 0x860
 8015b8e:	851a      	strh	r2, [r3, #40]	; 0x28
 8015b90:	e002      	b.n	8015b98 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8015b92:	687b      	ldr	r3, [r7, #4]
 8015b94:	89fa      	ldrh	r2, [r7, #14]
 8015b96:	851a      	strh	r2, [r3, #40]	; 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 8015b98:	6878      	ldr	r0, [r7, #4]
 8015b9a:	f7ff ff71 	bl	8015a80 <tcp_update_rcv_ann_wnd>
 8015b9e:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8015ba0:	68bb      	ldr	r3, [r7, #8]
 8015ba2:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8015ba6:	d309      	bcc.n	8015bbc <tcp_recved+0x88>
    tcp_ack_now(pcb);
 8015ba8:	687b      	ldr	r3, [r7, #4]
 8015baa:	8b5b      	ldrh	r3, [r3, #26]
 8015bac:	f043 0302 	orr.w	r3, r3, #2
 8015bb0:	b29a      	uxth	r2, r3
 8015bb2:	687b      	ldr	r3, [r7, #4]
 8015bb4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8015bb6:	6878      	ldr	r0, [r7, #4]
 8015bb8:	f004 fbcc 	bl	801a354 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8015bbc:	3710      	adds	r7, #16
 8015bbe:	46bd      	mov	sp, r7
 8015bc0:	bd80      	pop	{r7, pc}
 8015bc2:	bf00      	nop
 8015bc4:	0801fdec 	.word	0x0801fdec
 8015bc8:	08020088 	.word	0x08020088
 8015bcc:	0801fe30 	.word	0x0801fe30
 8015bd0:	080200a0 	.word	0x080200a0

08015bd4 <tcp_new_port>:
 *
 * @return a new (free) local TCP port number
 */
static u16_t
tcp_new_port(void)
{
 8015bd4:	b480      	push	{r7}
 8015bd6:	b083      	sub	sp, #12
 8015bd8:	af00      	add	r7, sp, #0
  u8_t i;
  u16_t n = 0;
 8015bda:	2300      	movs	r3, #0
 8015bdc:	80bb      	strh	r3, [r7, #4]
  struct tcp_pcb *pcb;

again:
  tcp_port++;
 8015bde:	4b1e      	ldr	r3, [pc, #120]	; (8015c58 <tcp_new_port+0x84>)
 8015be0:	881b      	ldrh	r3, [r3, #0]
 8015be2:	3301      	adds	r3, #1
 8015be4:	b29a      	uxth	r2, r3
 8015be6:	4b1c      	ldr	r3, [pc, #112]	; (8015c58 <tcp_new_port+0x84>)
 8015be8:	801a      	strh	r2, [r3, #0]
  if (tcp_port == TCP_LOCAL_PORT_RANGE_END) {
 8015bea:	4b1b      	ldr	r3, [pc, #108]	; (8015c58 <tcp_new_port+0x84>)
 8015bec:	881b      	ldrh	r3, [r3, #0]
 8015bee:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015bf2:	4293      	cmp	r3, r2
 8015bf4:	d103      	bne.n	8015bfe <tcp_new_port+0x2a>
    tcp_port = TCP_LOCAL_PORT_RANGE_START;
 8015bf6:	4b18      	ldr	r3, [pc, #96]	; (8015c58 <tcp_new_port+0x84>)
 8015bf8:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8015bfc:	801a      	strh	r2, [r3, #0]
  }
  /* Check all PCB lists. */
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8015bfe:	2300      	movs	r3, #0
 8015c00:	71fb      	strb	r3, [r7, #7]
 8015c02:	e01e      	b.n	8015c42 <tcp_new_port+0x6e>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8015c04:	79fb      	ldrb	r3, [r7, #7]
 8015c06:	4a15      	ldr	r2, [pc, #84]	; (8015c5c <tcp_new_port+0x88>)
 8015c08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015c0c:	681b      	ldr	r3, [r3, #0]
 8015c0e:	603b      	str	r3, [r7, #0]
 8015c10:	e011      	b.n	8015c36 <tcp_new_port+0x62>
      if (pcb->local_port == tcp_port) {
 8015c12:	683b      	ldr	r3, [r7, #0]
 8015c14:	8ada      	ldrh	r2, [r3, #22]
 8015c16:	4b10      	ldr	r3, [pc, #64]	; (8015c58 <tcp_new_port+0x84>)
 8015c18:	881b      	ldrh	r3, [r3, #0]
 8015c1a:	429a      	cmp	r2, r3
 8015c1c:	d108      	bne.n	8015c30 <tcp_new_port+0x5c>
        n++;
 8015c1e:	88bb      	ldrh	r3, [r7, #4]
 8015c20:	3301      	adds	r3, #1
 8015c22:	80bb      	strh	r3, [r7, #4]
        if (n > (TCP_LOCAL_PORT_RANGE_END - TCP_LOCAL_PORT_RANGE_START)) {
 8015c24:	88bb      	ldrh	r3, [r7, #4]
 8015c26:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8015c2a:	d3d8      	bcc.n	8015bde <tcp_new_port+0xa>
          return 0;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	e00d      	b.n	8015c4c <tcp_new_port+0x78>
    for (pcb = *tcp_pcb_lists[i]; pcb != NULL; pcb = pcb->next) {
 8015c30:	683b      	ldr	r3, [r7, #0]
 8015c32:	68db      	ldr	r3, [r3, #12]
 8015c34:	603b      	str	r3, [r7, #0]
 8015c36:	683b      	ldr	r3, [r7, #0]
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d1ea      	bne.n	8015c12 <tcp_new_port+0x3e>
  for (i = 0; i < NUM_TCP_PCB_LISTS; i++) {
 8015c3c:	79fb      	ldrb	r3, [r7, #7]
 8015c3e:	3301      	adds	r3, #1
 8015c40:	71fb      	strb	r3, [r7, #7]
 8015c42:	79fb      	ldrb	r3, [r7, #7]
 8015c44:	2b03      	cmp	r3, #3
 8015c46:	d9dd      	bls.n	8015c04 <tcp_new_port+0x30>
        }
        goto again;
      }
    }
  }
  return tcp_port;
 8015c48:	4b03      	ldr	r3, [pc, #12]	; (8015c58 <tcp_new_port+0x84>)
 8015c4a:	881b      	ldrh	r3, [r3, #0]
}
 8015c4c:	4618      	mov	r0, r3
 8015c4e:	370c      	adds	r7, #12
 8015c50:	46bd      	mov	sp, r7
 8015c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c56:	4770      	bx	lr
 8015c58:	20000050 	.word	0x20000050
 8015c5c:	08032948 	.word	0x08032948

08015c60 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8015c60:	b5b0      	push	{r4, r5, r7, lr}
 8015c62:	b090      	sub	sp, #64	; 0x40
 8015c64:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 8015c66:	2300      	movs	r3, #0
 8015c68:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

  ++tcp_ticks;
 8015c6c:	4b94      	ldr	r3, [pc, #592]	; (8015ec0 <tcp_slowtmr+0x260>)
 8015c6e:	681b      	ldr	r3, [r3, #0]
 8015c70:	3301      	adds	r3, #1
 8015c72:	4a93      	ldr	r2, [pc, #588]	; (8015ec0 <tcp_slowtmr+0x260>)
 8015c74:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 8015c76:	4b93      	ldr	r3, [pc, #588]	; (8015ec4 <tcp_slowtmr+0x264>)
 8015c78:	781b      	ldrb	r3, [r3, #0]
 8015c7a:	3301      	adds	r3, #1
 8015c7c:	b2da      	uxtb	r2, r3
 8015c7e:	4b91      	ldr	r3, [pc, #580]	; (8015ec4 <tcp_slowtmr+0x264>)
 8015c80:	701a      	strb	r2, [r3, #0]

tcp_slowtmr_start:
  /* Steps through all of the active PCBs. */
  prev = NULL;
 8015c82:	2300      	movs	r3, #0
 8015c84:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_active_pcbs;
 8015c86:	4b90      	ldr	r3, [pc, #576]	; (8015ec8 <tcp_slowtmr+0x268>)
 8015c88:	681b      	ldr	r3, [r3, #0]
 8015c8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (pcb == NULL) {
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: no active pcbs\n"));
  }
  while (pcb != NULL) {
 8015c8c:	e29d      	b.n	80161ca <tcp_slowtmr+0x56a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: processing active pcb\n"));
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 8015c8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015c90:	7d1b      	ldrb	r3, [r3, #20]
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d106      	bne.n	8015ca4 <tcp_slowtmr+0x44>
 8015c96:	4b8d      	ldr	r3, [pc, #564]	; (8015ecc <tcp_slowtmr+0x26c>)
 8015c98:	f240 42be 	movw	r2, #1214	; 0x4be
 8015c9c:	498c      	ldr	r1, [pc, #560]	; (8015ed0 <tcp_slowtmr+0x270>)
 8015c9e:	488d      	ldr	r0, [pc, #564]	; (8015ed4 <tcp_slowtmr+0x274>)
 8015ca0:	f008 fa28 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8015ca4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ca6:	7d1b      	ldrb	r3, [r3, #20]
 8015ca8:	2b01      	cmp	r3, #1
 8015caa:	d106      	bne.n	8015cba <tcp_slowtmr+0x5a>
 8015cac:	4b87      	ldr	r3, [pc, #540]	; (8015ecc <tcp_slowtmr+0x26c>)
 8015cae:	f240 42bf 	movw	r2, #1215	; 0x4bf
 8015cb2:	4989      	ldr	r1, [pc, #548]	; (8015ed8 <tcp_slowtmr+0x278>)
 8015cb4:	4887      	ldr	r0, [pc, #540]	; (8015ed4 <tcp_slowtmr+0x274>)
 8015cb6:	f008 fa1d 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 8015cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cbc:	7d1b      	ldrb	r3, [r3, #20]
 8015cbe:	2b0a      	cmp	r3, #10
 8015cc0:	d106      	bne.n	8015cd0 <tcp_slowtmr+0x70>
 8015cc2:	4b82      	ldr	r3, [pc, #520]	; (8015ecc <tcp_slowtmr+0x26c>)
 8015cc4:	f44f 6298 	mov.w	r2, #1216	; 0x4c0
 8015cc8:	4984      	ldr	r1, [pc, #528]	; (8015edc <tcp_slowtmr+0x27c>)
 8015cca:	4882      	ldr	r0, [pc, #520]	; (8015ed4 <tcp_slowtmr+0x274>)
 8015ccc:	f008 fa12 	bl	801e0f4 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 8015cd0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cd2:	7f9a      	ldrb	r2, [r3, #30]
 8015cd4:	4b7b      	ldr	r3, [pc, #492]	; (8015ec4 <tcp_slowtmr+0x264>)
 8015cd6:	781b      	ldrb	r3, [r3, #0]
 8015cd8:	429a      	cmp	r2, r3
 8015cda:	d105      	bne.n	8015ce8 <tcp_slowtmr+0x88>
      /* skip this pcb, we have already processed it */
      prev = pcb;
 8015cdc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cde:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8015ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ce2:	68db      	ldr	r3, [r3, #12]
 8015ce4:	62fb      	str	r3, [r7, #44]	; 0x2c
      continue;
 8015ce6:	e270      	b.n	80161ca <tcp_slowtmr+0x56a>
    }
    pcb->last_timer = tcp_timer_ctr;
 8015ce8:	4b76      	ldr	r3, [pc, #472]	; (8015ec4 <tcp_slowtmr+0x264>)
 8015cea:	781a      	ldrb	r2, [r3, #0]
 8015cec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cee:	779a      	strb	r2, [r3, #30]

    pcb_remove = 0;
 8015cf0:	2300      	movs	r3, #0
 8015cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    pcb_reset = 0;
 8015cf6:	2300      	movs	r3, #0
 8015cf8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 8015cfc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015cfe:	7d1b      	ldrb	r3, [r3, #20]
 8015d00:	2b02      	cmp	r3, #2
 8015d02:	d10a      	bne.n	8015d1a <tcp_slowtmr+0xba>
 8015d04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d06:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d0a:	2b05      	cmp	r3, #5
 8015d0c:	d905      	bls.n	8015d1a <tcp_slowtmr+0xba>
      ++pcb_remove;
 8015d0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015d12:	3301      	adds	r3, #1
 8015d14:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015d18:	e11e      	b.n	8015f58 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max SYN retries reached\n"));
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8015d1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d1c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015d20:	2b0b      	cmp	r3, #11
 8015d22:	d905      	bls.n	8015d30 <tcp_slowtmr+0xd0>
      ++pcb_remove;
 8015d24:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015d28:	3301      	adds	r3, #1
 8015d2a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015d2e:	e113      	b.n	8015f58 <tcp_slowtmr+0x2f8>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: max DATA retries reached\n"));
    } else {
      if (pcb->persist_backoff > 0) {
 8015d30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d32:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015d36:	2b00      	cmp	r3, #0
 8015d38:	d075      	beq.n	8015e26 <tcp_slowtmr+0x1c6>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8015d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015d3e:	2b00      	cmp	r3, #0
 8015d40:	d006      	beq.n	8015d50 <tcp_slowtmr+0xf0>
 8015d42:	4b62      	ldr	r3, [pc, #392]	; (8015ecc <tcp_slowtmr+0x26c>)
 8015d44:	f240 42d4 	movw	r2, #1236	; 0x4d4
 8015d48:	4965      	ldr	r1, [pc, #404]	; (8015ee0 <tcp_slowtmr+0x280>)
 8015d4a:	4862      	ldr	r0, [pc, #392]	; (8015ed4 <tcp_slowtmr+0x274>)
 8015d4c:	f008 f9d2 	bl	801e0f4 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 8015d50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d52:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015d54:	2b00      	cmp	r3, #0
 8015d56:	d106      	bne.n	8015d66 <tcp_slowtmr+0x106>
 8015d58:	4b5c      	ldr	r3, [pc, #368]	; (8015ecc <tcp_slowtmr+0x26c>)
 8015d5a:	f240 42d5 	movw	r2, #1237	; 0x4d5
 8015d5e:	4961      	ldr	r1, [pc, #388]	; (8015ee4 <tcp_slowtmr+0x284>)
 8015d60:	485c      	ldr	r0, [pc, #368]	; (8015ed4 <tcp_slowtmr+0x274>)
 8015d62:	f008 f9c7 	bl	801e0f4 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8015d66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d68:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 8015d6c:	2b0b      	cmp	r3, #11
 8015d6e:	d905      	bls.n	8015d7c <tcp_slowtmr+0x11c>
          ++pcb_remove; /* max probes reached */
 8015d70:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015d74:	3301      	adds	r3, #1
 8015d76:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015d7a:	e0ed      	b.n	8015f58 <tcp_slowtmr+0x2f8>
        } else {
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8015d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d7e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015d82:	3b01      	subs	r3, #1
 8015d84:	4a58      	ldr	r2, [pc, #352]	; (8015ee8 <tcp_slowtmr+0x288>)
 8015d86:	5cd3      	ldrb	r3, [r2, r3]
 8015d88:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8015d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d8c:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8015d90:	7c7a      	ldrb	r2, [r7, #17]
 8015d92:	429a      	cmp	r2, r3
 8015d94:	d907      	bls.n	8015da6 <tcp_slowtmr+0x146>
            pcb->persist_cnt++;
 8015d96:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015d98:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8015d9c:	3301      	adds	r3, #1
 8015d9e:	b2da      	uxtb	r2, r3
 8015da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015da2:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
          }
          if (pcb->persist_cnt >= backoff_cnt) {
 8015da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015da8:	f893 3098 	ldrb.w	r3, [r3, #152]	; 0x98
 8015dac:	7c7a      	ldrb	r2, [r7, #17]
 8015dae:	429a      	cmp	r2, r3
 8015db0:	f200 80d2 	bhi.w	8015f58 <tcp_slowtmr+0x2f8>
            int next_slot = 1; /* increment timer to next slot */
 8015db4:	2301      	movs	r3, #1
 8015db6:	623b      	str	r3, [r7, #32]
            /* If snd_wnd is zero, send 1 byte probes */
            if (pcb->snd_wnd == 0) {
 8015db8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015dba:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015dbe:	2b00      	cmp	r3, #0
 8015dc0:	d108      	bne.n	8015dd4 <tcp_slowtmr+0x174>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 8015dc2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015dc4:	f005 f980 	bl	801b0c8 <tcp_zero_window_probe>
 8015dc8:	4603      	mov	r3, r0
 8015dca:	2b00      	cmp	r3, #0
 8015dcc:	d014      	beq.n	8015df8 <tcp_slowtmr+0x198>
                next_slot = 0; /* try probe again with current slot */
 8015dce:	2300      	movs	r3, #0
 8015dd0:	623b      	str	r3, [r7, #32]
 8015dd2:	e011      	b.n	8015df8 <tcp_slowtmr+0x198>
              }
              /* snd_wnd not fully closed, split unsent head and fill window */
            } else {
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 8015dd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015dd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8015dda:	4619      	mov	r1, r3
 8015ddc:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015dde:	f004 f833 	bl	8019e48 <tcp_split_unsent_seg>
 8015de2:	4603      	mov	r3, r0
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d107      	bne.n	8015df8 <tcp_slowtmr+0x198>
                if (tcp_output(pcb) == ERR_OK) {
 8015de8:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015dea:	f004 fab3 	bl	801a354 <tcp_output>
 8015dee:	4603      	mov	r3, r0
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d101      	bne.n	8015df8 <tcp_slowtmr+0x198>
                  /* sending will cancel persist timer, else retry with current slot */
                  next_slot = 0;
 8015df4:	2300      	movs	r3, #0
 8015df6:	623b      	str	r3, [r7, #32]
                }
              }
            }
            if (next_slot) {
 8015df8:	6a3b      	ldr	r3, [r7, #32]
 8015dfa:	2b00      	cmp	r3, #0
 8015dfc:	f000 80ac 	beq.w	8015f58 <tcp_slowtmr+0x2f8>
              pcb->persist_cnt = 0;
 8015e00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e02:	2200      	movs	r2, #0
 8015e04:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 8015e08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e0a:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015e0e:	2b06      	cmp	r3, #6
 8015e10:	f200 80a2 	bhi.w	8015f58 <tcp_slowtmr+0x2f8>
                pcb->persist_backoff++;
 8015e14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e16:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 8015e1a:	3301      	adds	r3, #1
 8015e1c:	b2da      	uxtb	r2, r3
 8015e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e20:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
 8015e24:	e098      	b.n	8015f58 <tcp_slowtmr+0x2f8>
            }
          }
        }
      } else {
        /* Increase the retransmission timer if it is running */
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8015e26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e28:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015e2c:	2b00      	cmp	r3, #0
 8015e2e:	db0f      	blt.n	8015e50 <tcp_slowtmr+0x1f0>
 8015e30:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e32:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015e36:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015e3a:	4293      	cmp	r3, r2
 8015e3c:	d008      	beq.n	8015e50 <tcp_slowtmr+0x1f0>
          ++pcb->rtime;
 8015e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e40:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8015e44:	b29b      	uxth	r3, r3
 8015e46:	3301      	adds	r3, #1
 8015e48:	b29b      	uxth	r3, r3
 8015e4a:	b21a      	sxth	r2, r3
 8015e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e4e:	861a      	strh	r2, [r3, #48]	; 0x30
        }

        if (pcb->rtime >= pcb->rto) {
 8015e50:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e52:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	; 0x30
 8015e56:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e58:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 8015e5c:	429a      	cmp	r2, r3
 8015e5e:	db7b      	blt.n	8015f58 <tcp_slowtmr+0x2f8>
                                      " pcb->rto %"S16_F"\n",
                                      pcb->rtime, pcb->rto));
          /* If prepare phase fails but we have unsent data but no unacked data,
             still execute the backoff calculations below, as this means we somehow
             failed to send segment. */
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8015e60:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015e62:	f004 fd6f 	bl	801a944 <tcp_rexmit_rto_prepare>
 8015e66:	4603      	mov	r3, r0
 8015e68:	2b00      	cmp	r3, #0
 8015e6a:	d007      	beq.n	8015e7c <tcp_slowtmr+0x21c>
 8015e6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8015e70:	2b00      	cmp	r3, #0
 8015e72:	d171      	bne.n	8015f58 <tcp_slowtmr+0x2f8>
 8015e74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8015e78:	2b00      	cmp	r3, #0
 8015e7a:	d06d      	beq.n	8015f58 <tcp_slowtmr+0x2f8>
            /* Double retransmission time-out unless we are trying to
             * connect to somebody (i.e., we are in SYN_SENT). */
            if (pcb->state != SYN_SENT) {
 8015e7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e7e:	7d1b      	ldrb	r3, [r3, #20]
 8015e80:	2b02      	cmp	r3, #2
 8015e82:	d03a      	beq.n	8015efa <tcp_slowtmr+0x29a>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8015e84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e86:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8015e8a:	2b0c      	cmp	r3, #12
 8015e8c:	bf28      	it	cs
 8015e8e:	230c      	movcs	r3, #12
 8015e90:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8015e92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015e94:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8015e98:	10db      	asrs	r3, r3, #3
 8015e9a:	b21b      	sxth	r3, r3
 8015e9c:	461a      	mov	r2, r3
 8015e9e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ea0:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8015ea4:	4413      	add	r3, r2
 8015ea6:	7efa      	ldrb	r2, [r7, #27]
 8015ea8:	4910      	ldr	r1, [pc, #64]	; (8015eec <tcp_slowtmr+0x28c>)
 8015eaa:	5c8a      	ldrb	r2, [r1, r2]
 8015eac:	4093      	lsls	r3, r2
 8015eae:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8015eb0:	697b      	ldr	r3, [r7, #20]
 8015eb2:	f647 72fe 	movw	r2, #32766	; 0x7ffe
 8015eb6:	4293      	cmp	r3, r2
 8015eb8:	dc1a      	bgt.n	8015ef0 <tcp_slowtmr+0x290>
 8015eba:	697b      	ldr	r3, [r7, #20]
 8015ebc:	b21a      	sxth	r2, r3
 8015ebe:	e019      	b.n	8015ef4 <tcp_slowtmr+0x294>
 8015ec0:	2000b514 	.word	0x2000b514
 8015ec4:	2000452e 	.word	0x2000452e
 8015ec8:	2000b510 	.word	0x2000b510
 8015ecc:	0801fdec 	.word	0x0801fdec
 8015ed0:	08020130 	.word	0x08020130
 8015ed4:	0801fe30 	.word	0x0801fe30
 8015ed8:	0802015c 	.word	0x0802015c
 8015edc:	08020188 	.word	0x08020188
 8015ee0:	080201b8 	.word	0x080201b8
 8015ee4:	080201ec 	.word	0x080201ec
 8015ee8:	08032940 	.word	0x08032940
 8015eec:	08032930 	.word	0x08032930
 8015ef0:	f647 72ff 	movw	r2, #32767	; 0x7fff
 8015ef4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ef6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
            }

            /* Reset the retransmission timer. */
            pcb->rtime = 0;
 8015efa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015efc:	2200      	movs	r2, #0
 8015efe:	861a      	strh	r2, [r3, #48]	; 0x30

            /* Reduce congestion window and ssthresh. */
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8015f00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f02:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8015f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f08:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8015f0c:	4293      	cmp	r3, r2
 8015f0e:	bf28      	it	cs
 8015f10:	4613      	movcs	r3, r2
 8015f12:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8015f14:	8a7b      	ldrh	r3, [r7, #18]
 8015f16:	085b      	lsrs	r3, r3, #1
 8015f18:	b29a      	uxth	r2, r3
 8015f1a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f1c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8015f20:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f22:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8015f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f28:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f2a:	005b      	lsls	r3, r3, #1
 8015f2c:	b29b      	uxth	r3, r3
 8015f2e:	429a      	cmp	r2, r3
 8015f30:	d206      	bcs.n	8015f40 <tcp_slowtmr+0x2e0>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8015f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f34:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8015f36:	005b      	lsls	r3, r3, #1
 8015f38:	b29a      	uxth	r2, r3
 8015f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f3c:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
            }
            pcb->cwnd = pcb->mss;
 8015f40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f42:	8e5a      	ldrh	r2, [r3, #50]	; 0x32
 8015f44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f46:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
            LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: cwnd %"TCPWNDSIZE_F
                                         " ssthresh %"TCPWNDSIZE_F"\n",
                                         pcb->cwnd, pcb->ssthresh));
            pcb->bytes_acked = 0;
 8015f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f4c:	2200      	movs	r2, #0
 8015f4e:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a

            /* The following needs to be called AFTER cwnd is set to one
               mss - STJ */
            tcp_rexmit_rto_commit(pcb);
 8015f52:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8015f54:	f004 fd66 	bl	801aa24 <tcp_rexmit_rto_commit>
          }
        }
      }
    }
    /* Check if this PCB has stayed too long in FIN-WAIT-2 */
    if (pcb->state == FIN_WAIT_2) {
 8015f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f5a:	7d1b      	ldrb	r3, [r3, #20]
 8015f5c:	2b06      	cmp	r3, #6
 8015f5e:	d111      	bne.n	8015f84 <tcp_slowtmr+0x324>
      /* If this PCB is in FIN_WAIT_2 because of SHUT_WR don't let it time out. */
      if (pcb->flags & TF_RXCLOSED) {
 8015f60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f62:	8b5b      	ldrh	r3, [r3, #26]
 8015f64:	f003 0310 	and.w	r3, r3, #16
 8015f68:	2b00      	cmp	r3, #0
 8015f6a:	d00b      	beq.n	8015f84 <tcp_slowtmr+0x324>
        /* PCB was fully closed (either through close() or SHUT_RDWR):
           normal FIN-WAIT timeout handling. */
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015f6c:	4b9c      	ldr	r3, [pc, #624]	; (80161e0 <tcp_slowtmr+0x580>)
 8015f6e:	681a      	ldr	r2, [r3, #0]
 8015f70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f72:	6a1b      	ldr	r3, [r3, #32]
 8015f74:	1ad3      	subs	r3, r2, r3
 8015f76:	2b28      	cmp	r3, #40	; 0x28
 8015f78:	d904      	bls.n	8015f84 <tcp_slowtmr+0x324>
            TCP_FIN_WAIT_TIMEOUT / TCP_SLOW_INTERVAL) {
          ++pcb_remove;
 8015f7a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015f7e:	3301      	adds	r3, #1
 8015f80:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        }
      }
    }

    /* Check if KEEPALIVE should be sent */
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015f84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f86:	7a5b      	ldrb	r3, [r3, #9]
 8015f88:	f003 0308 	and.w	r3, r3, #8
 8015f8c:	2b00      	cmp	r3, #0
 8015f8e:	d04a      	beq.n	8016026 <tcp_slowtmr+0x3c6>
        ((pcb->state == ESTABLISHED) ||
 8015f90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f92:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8015f94:	2b04      	cmp	r3, #4
 8015f96:	d003      	beq.n	8015fa0 <tcp_slowtmr+0x340>
         (pcb->state == CLOSE_WAIT))) {
 8015f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015f9a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8015f9c:	2b07      	cmp	r3, #7
 8015f9e:	d142      	bne.n	8016026 <tcp_slowtmr+0x3c6>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015fa0:	4b8f      	ldr	r3, [pc, #572]	; (80161e0 <tcp_slowtmr+0x580>)
 8015fa2:	681a      	ldr	r2, [r3, #0]
 8015fa4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fa6:	6a1b      	ldr	r3, [r3, #32]
 8015fa8:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8015faa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fac:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8015fb0:	4b8c      	ldr	r3, [pc, #560]	; (80161e4 <tcp_slowtmr+0x584>)
 8015fb2:	440b      	add	r3, r1
 8015fb4:	498c      	ldr	r1, [pc, #560]	; (80161e8 <tcp_slowtmr+0x588>)
 8015fb6:	fba1 1303 	umull	r1, r3, r1, r3
 8015fba:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015fbc:	429a      	cmp	r2, r3
 8015fbe:	d90a      	bls.n	8015fd6 <tcp_slowtmr+0x376>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: KEEPALIVE timeout. Aborting connection to "));
        ip_addr_debug_print_val(TCP_DEBUG, pcb->remote_ip);
        LWIP_DEBUGF(TCP_DEBUG, ("\n"));

        ++pcb_remove;
 8015fc0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015fc4:	3301      	adds	r3, #1
 8015fc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        ++pcb_reset;
 8015fca:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8015fce:	3301      	adds	r3, #1
 8015fd0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8015fd4:	e027      	b.n	8016026 <tcp_slowtmr+0x3c6>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015fd6:	4b82      	ldr	r3, [pc, #520]	; (80161e0 <tcp_slowtmr+0x580>)
 8015fd8:	681a      	ldr	r2, [r3, #0]
 8015fda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fdc:	6a1b      	ldr	r3, [r3, #32]
 8015fde:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8015fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fe2:	f8d3 1094 	ldr.w	r1, [r3, #148]	; 0x94
 8015fe6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015fe8:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 8015fec:	4618      	mov	r0, r3
 8015fee:	4b7f      	ldr	r3, [pc, #508]	; (80161ec <tcp_slowtmr+0x58c>)
 8015ff0:	fb03 f300 	mul.w	r3, r3, r0
 8015ff4:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8015ff6:	497c      	ldr	r1, [pc, #496]	; (80161e8 <tcp_slowtmr+0x588>)
 8015ff8:	fba1 1303 	umull	r1, r3, r1, r3
 8015ffc:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8015ffe:	429a      	cmp	r2, r3
 8016000:	d911      	bls.n	8016026 <tcp_slowtmr+0x3c6>
        err = tcp_keepalive(pcb);
 8016002:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8016004:	f005 f820 	bl	801b048 <tcp_keepalive>
 8016008:	4603      	mov	r3, r0
 801600a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (err == ERR_OK) {
 801600e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8016012:	2b00      	cmp	r3, #0
 8016014:	d107      	bne.n	8016026 <tcp_slowtmr+0x3c6>
          pcb->keep_cnt_sent++;
 8016016:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016018:	f893 309b 	ldrb.w	r3, [r3, #155]	; 0x9b
 801601c:	3301      	adds	r3, #1
 801601e:	b2da      	uxtb	r2, r3
 8016020:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016022:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b

    /* If this PCB has queued out of sequence data, but has been
       inactive for too long, will drop the data (it will eventually
       be retransmitted). */
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL &&
 8016026:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016028:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 801602a:	2b00      	cmp	r3, #0
 801602c:	d011      	beq.n	8016052 <tcp_slowtmr+0x3f2>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 801602e:	4b6c      	ldr	r3, [pc, #432]	; (80161e0 <tcp_slowtmr+0x580>)
 8016030:	681a      	ldr	r2, [r3, #0]
 8016032:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016034:	6a1b      	ldr	r3, [r3, #32]
 8016036:	1ad2      	subs	r2, r2, r3
 8016038:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801603a:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	; 0x40
 801603e:	4619      	mov	r1, r3
 8016040:	460b      	mov	r3, r1
 8016042:	005b      	lsls	r3, r3, #1
 8016044:	440b      	add	r3, r1
 8016046:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8016048:	429a      	cmp	r2, r3
 801604a:	d302      	bcc.n	8016052 <tcp_slowtmr+0x3f2>
      LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_slowtmr: dropping OOSEQ queued data\n"));
      tcp_free_ooseq(pcb);
 801604c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801604e:	f000 fecd 	bl	8016dec <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Check if this PCB has stayed too long in SYN-RCVD */
    if (pcb->state == SYN_RCVD) {
 8016052:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016054:	7d1b      	ldrb	r3, [r3, #20]
 8016056:	2b03      	cmp	r3, #3
 8016058:	d10b      	bne.n	8016072 <tcp_slowtmr+0x412>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 801605a:	4b61      	ldr	r3, [pc, #388]	; (80161e0 <tcp_slowtmr+0x580>)
 801605c:	681a      	ldr	r2, [r3, #0]
 801605e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016060:	6a1b      	ldr	r3, [r3, #32]
 8016062:	1ad3      	subs	r3, r2, r3
 8016064:	2b28      	cmp	r3, #40	; 0x28
 8016066:	d904      	bls.n	8016072 <tcp_slowtmr+0x412>
          TCP_SYN_RCVD_TIMEOUT / TCP_SLOW_INTERVAL) {
        ++pcb_remove;
 8016068:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801606c:	3301      	adds	r3, #1
 801606e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in SYN-RCVD\n"));
      }
    }

    /* Check if this PCB has stayed too long in LAST-ACK */
    if (pcb->state == LAST_ACK) {
 8016072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016074:	7d1b      	ldrb	r3, [r3, #20]
 8016076:	2b09      	cmp	r3, #9
 8016078:	d10b      	bne.n	8016092 <tcp_slowtmr+0x432>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 801607a:	4b59      	ldr	r3, [pc, #356]	; (80161e0 <tcp_slowtmr+0x580>)
 801607c:	681a      	ldr	r2, [r3, #0]
 801607e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016080:	6a1b      	ldr	r3, [r3, #32]
 8016082:	1ad3      	subs	r3, r2, r3
 8016084:	2bf0      	cmp	r3, #240	; 0xf0
 8016086:	d904      	bls.n	8016092 <tcp_slowtmr+0x432>
        ++pcb_remove;
 8016088:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801608c:	3301      	adds	r3, #1
 801608e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: removing pcb stuck in LAST-ACK\n"));
      }
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8016092:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016096:	2b00      	cmp	r3, #0
 8016098:	d060      	beq.n	801615c <tcp_slowtmr+0x4fc>
      struct tcp_pcb *pcb2;
#if LWIP_CALLBACK_API
      tcp_err_fn err_fn = pcb->errf;
 801609a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801609c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80160a0:	60fb      	str	r3, [r7, #12]
#endif /* LWIP_CALLBACK_API */
      void *err_arg;
      enum tcp_state last_state;
      tcp_pcb_purge(pcb);
 80160a2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 80160a4:	f000 fcee 	bl	8016a84 <tcp_pcb_purge>
      /* Remove PCB from tcp_active_pcbs list. */
      if (prev != NULL) {
 80160a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160aa:	2b00      	cmp	r3, #0
 80160ac:	d010      	beq.n	80160d0 <tcp_slowtmr+0x470>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 80160ae:	4b50      	ldr	r3, [pc, #320]	; (80161f0 <tcp_slowtmr+0x590>)
 80160b0:	681b      	ldr	r3, [r3, #0]
 80160b2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80160b4:	429a      	cmp	r2, r3
 80160b6:	d106      	bne.n	80160c6 <tcp_slowtmr+0x466>
 80160b8:	4b4e      	ldr	r3, [pc, #312]	; (80161f4 <tcp_slowtmr+0x594>)
 80160ba:	f240 526d 	movw	r2, #1389	; 0x56d
 80160be:	494e      	ldr	r1, [pc, #312]	; (80161f8 <tcp_slowtmr+0x598>)
 80160c0:	484e      	ldr	r0, [pc, #312]	; (80161fc <tcp_slowtmr+0x59c>)
 80160c2:	f008 f817 	bl	801e0f4 <iprintf>
        prev->next = pcb->next;
 80160c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160c8:	68da      	ldr	r2, [r3, #12]
 80160ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80160cc:	60da      	str	r2, [r3, #12]
 80160ce:	e00f      	b.n	80160f0 <tcp_slowtmr+0x490>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 80160d0:	4b47      	ldr	r3, [pc, #284]	; (80161f0 <tcp_slowtmr+0x590>)
 80160d2:	681b      	ldr	r3, [r3, #0]
 80160d4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80160d6:	429a      	cmp	r2, r3
 80160d8:	d006      	beq.n	80160e8 <tcp_slowtmr+0x488>
 80160da:	4b46      	ldr	r3, [pc, #280]	; (80161f4 <tcp_slowtmr+0x594>)
 80160dc:	f240 5271 	movw	r2, #1393	; 0x571
 80160e0:	4947      	ldr	r1, [pc, #284]	; (8016200 <tcp_slowtmr+0x5a0>)
 80160e2:	4846      	ldr	r0, [pc, #280]	; (80161fc <tcp_slowtmr+0x59c>)
 80160e4:	f008 f806 	bl	801e0f4 <iprintf>
        tcp_active_pcbs = pcb->next;
 80160e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160ea:	68db      	ldr	r3, [r3, #12]
 80160ec:	4a40      	ldr	r2, [pc, #256]	; (80161f0 <tcp_slowtmr+0x590>)
 80160ee:	6013      	str	r3, [r2, #0]
      }

      if (pcb_reset) {
 80160f0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d013      	beq.n	8016120 <tcp_slowtmr+0x4c0>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80160f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160fa:	6d18      	ldr	r0, [r3, #80]	; 0x50
 80160fc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80160fe:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8016100:	6afd      	ldr	r5, [r7, #44]	; 0x2c
 8016102:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016104:	3304      	adds	r3, #4
 8016106:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8016108:	8ad2      	ldrh	r2, [r2, #22]
 801610a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801610c:	8b09      	ldrh	r1, [r1, #24]
 801610e:	9102      	str	r1, [sp, #8]
 8016110:	9201      	str	r2, [sp, #4]
 8016112:	9300      	str	r3, [sp, #0]
 8016114:	462b      	mov	r3, r5
 8016116:	4622      	mov	r2, r4
 8016118:	4601      	mov	r1, r0
 801611a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801611c:	f004 fee0 	bl	801aee0 <tcp_rst>
                pcb->local_port, pcb->remote_port);
      }

      err_arg = pcb->callback_arg;
 8016120:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016122:	691b      	ldr	r3, [r3, #16]
 8016124:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8016126:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016128:	7d1b      	ldrb	r3, [r3, #20]
 801612a:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 801612c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801612e:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8016130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016132:	68db      	ldr	r3, [r3, #12]
 8016134:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 8016136:	6838      	ldr	r0, [r7, #0]
 8016138:	f7ff f842 	bl	80151c0 <tcp_free>

      tcp_active_pcbs_changed = 0;
 801613c:	4b31      	ldr	r3, [pc, #196]	; (8016204 <tcp_slowtmr+0x5a4>)
 801613e:	2200      	movs	r2, #0
 8016140:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8016142:	68fb      	ldr	r3, [r7, #12]
 8016144:	2b00      	cmp	r3, #0
 8016146:	d004      	beq.n	8016152 <tcp_slowtmr+0x4f2>
 8016148:	68fb      	ldr	r3, [r7, #12]
 801614a:	f06f 010c 	mvn.w	r1, #12
 801614e:	68b8      	ldr	r0, [r7, #8]
 8016150:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8016152:	4b2c      	ldr	r3, [pc, #176]	; (8016204 <tcp_slowtmr+0x5a4>)
 8016154:	781b      	ldrb	r3, [r3, #0]
 8016156:	2b00      	cmp	r3, #0
 8016158:	d037      	beq.n	80161ca <tcp_slowtmr+0x56a>
        goto tcp_slowtmr_start;
 801615a:	e592      	b.n	8015c82 <tcp_slowtmr+0x22>
      }
    } else {
      /* get the 'next' element now and work with 'prev' below (in case of abort) */
      prev = pcb;
 801615c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801615e:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 8016160:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016162:	68db      	ldr	r3, [r3, #12]
 8016164:	62fb      	str	r3, [r7, #44]	; 0x2c

      /* We check if we should poll the connection. */
      ++prev->polltmr;
 8016166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016168:	7f1b      	ldrb	r3, [r3, #28]
 801616a:	3301      	adds	r3, #1
 801616c:	b2da      	uxtb	r2, r3
 801616e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016170:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8016172:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016174:	7f1a      	ldrb	r2, [r3, #28]
 8016176:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016178:	7f5b      	ldrb	r3, [r3, #29]
 801617a:	429a      	cmp	r2, r3
 801617c:	d325      	bcc.n	80161ca <tcp_slowtmr+0x56a>
        prev->polltmr = 0;
 801617e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016180:	2200      	movs	r2, #0
 8016182:	771a      	strb	r2, [r3, #28]
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
 8016184:	4b1f      	ldr	r3, [pc, #124]	; (8016204 <tcp_slowtmr+0x5a4>)
 8016186:	2200      	movs	r2, #0
 8016188:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 801618a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801618c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8016190:	2b00      	cmp	r3, #0
 8016192:	d00b      	beq.n	80161ac <tcp_slowtmr+0x54c>
 8016194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016196:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 801619a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801619c:	6912      	ldr	r2, [r2, #16]
 801619e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80161a0:	4610      	mov	r0, r2
 80161a2:	4798      	blx	r3
 80161a4:	4603      	mov	r3, r0
 80161a6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 80161aa:	e002      	b.n	80161b2 <tcp_slowtmr+0x552>
 80161ac:	2300      	movs	r3, #0
 80161ae:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
        if (tcp_active_pcbs_changed) {
 80161b2:	4b14      	ldr	r3, [pc, #80]	; (8016204 <tcp_slowtmr+0x5a4>)
 80161b4:	781b      	ldrb	r3, [r3, #0]
 80161b6:	2b00      	cmp	r3, #0
 80161b8:	d000      	beq.n	80161bc <tcp_slowtmr+0x55c>
          goto tcp_slowtmr_start;
 80161ba:	e562      	b.n	8015c82 <tcp_slowtmr+0x22>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 80161bc:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80161c0:	2b00      	cmp	r3, #0
 80161c2:	d102      	bne.n	80161ca <tcp_slowtmr+0x56a>
          tcp_output(prev);
 80161c4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80161c6:	f004 f8c5 	bl	801a354 <tcp_output>
  while (pcb != NULL) {
 80161ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80161cc:	2b00      	cmp	r3, #0
 80161ce:	f47f ad5e 	bne.w	8015c8e <tcp_slowtmr+0x2e>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 80161d2:	2300      	movs	r3, #0
 80161d4:	62bb      	str	r3, [r7, #40]	; 0x28
  pcb = tcp_tw_pcbs;
 80161d6:	4b0c      	ldr	r3, [pc, #48]	; (8016208 <tcp_slowtmr+0x5a8>)
 80161d8:	681b      	ldr	r3, [r3, #0]
 80161da:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80161dc:	e069      	b.n	80162b2 <tcp_slowtmr+0x652>
 80161de:	bf00      	nop
 80161e0:	2000b514 	.word	0x2000b514
 80161e4:	000a4cb8 	.word	0x000a4cb8
 80161e8:	10624dd3 	.word	0x10624dd3
 80161ec:	000124f8 	.word	0x000124f8
 80161f0:	2000b510 	.word	0x2000b510
 80161f4:	0801fdec 	.word	0x0801fdec
 80161f8:	08020224 	.word	0x08020224
 80161fc:	0801fe30 	.word	0x0801fe30
 8016200:	08020250 	.word	0x08020250
 8016204:	2000b50c 	.word	0x2000b50c
 8016208:	2000b520 	.word	0x2000b520
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801620c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801620e:	7d1b      	ldrb	r3, [r3, #20]
 8016210:	2b0a      	cmp	r3, #10
 8016212:	d006      	beq.n	8016222 <tcp_slowtmr+0x5c2>
 8016214:	4b2a      	ldr	r3, [pc, #168]	; (80162c0 <tcp_slowtmr+0x660>)
 8016216:	f240 52a1 	movw	r2, #1441	; 0x5a1
 801621a:	492a      	ldr	r1, [pc, #168]	; (80162c4 <tcp_slowtmr+0x664>)
 801621c:	482a      	ldr	r0, [pc, #168]	; (80162c8 <tcp_slowtmr+0x668>)
 801621e:	f007 ff69 	bl	801e0f4 <iprintf>
    pcb_remove = 0;
 8016222:	2300      	movs	r3, #0
 8016224:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8016228:	4b28      	ldr	r3, [pc, #160]	; (80162cc <tcp_slowtmr+0x66c>)
 801622a:	681a      	ldr	r2, [r3, #0]
 801622c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801622e:	6a1b      	ldr	r3, [r3, #32]
 8016230:	1ad3      	subs	r3, r2, r3
 8016232:	2bf0      	cmp	r3, #240	; 0xf0
 8016234:	d904      	bls.n	8016240 <tcp_slowtmr+0x5e0>
      ++pcb_remove;
 8016236:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801623a:	3301      	adds	r3, #1
 801623c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8016240:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016244:	2b00      	cmp	r3, #0
 8016246:	d02f      	beq.n	80162a8 <tcp_slowtmr+0x648>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8016248:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801624a:	f000 fc1b 	bl	8016a84 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 801624e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016250:	2b00      	cmp	r3, #0
 8016252:	d010      	beq.n	8016276 <tcp_slowtmr+0x616>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8016254:	4b1e      	ldr	r3, [pc, #120]	; (80162d0 <tcp_slowtmr+0x670>)
 8016256:	681b      	ldr	r3, [r3, #0]
 8016258:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801625a:	429a      	cmp	r2, r3
 801625c:	d106      	bne.n	801626c <tcp_slowtmr+0x60c>
 801625e:	4b18      	ldr	r3, [pc, #96]	; (80162c0 <tcp_slowtmr+0x660>)
 8016260:	f240 52af 	movw	r2, #1455	; 0x5af
 8016264:	491b      	ldr	r1, [pc, #108]	; (80162d4 <tcp_slowtmr+0x674>)
 8016266:	4818      	ldr	r0, [pc, #96]	; (80162c8 <tcp_slowtmr+0x668>)
 8016268:	f007 ff44 	bl	801e0f4 <iprintf>
        prev->next = pcb->next;
 801626c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801626e:	68da      	ldr	r2, [r3, #12]
 8016270:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016272:	60da      	str	r2, [r3, #12]
 8016274:	e00f      	b.n	8016296 <tcp_slowtmr+0x636>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8016276:	4b16      	ldr	r3, [pc, #88]	; (80162d0 <tcp_slowtmr+0x670>)
 8016278:	681b      	ldr	r3, [r3, #0]
 801627a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801627c:	429a      	cmp	r2, r3
 801627e:	d006      	beq.n	801628e <tcp_slowtmr+0x62e>
 8016280:	4b0f      	ldr	r3, [pc, #60]	; (80162c0 <tcp_slowtmr+0x660>)
 8016282:	f240 52b3 	movw	r2, #1459	; 0x5b3
 8016286:	4914      	ldr	r1, [pc, #80]	; (80162d8 <tcp_slowtmr+0x678>)
 8016288:	480f      	ldr	r0, [pc, #60]	; (80162c8 <tcp_slowtmr+0x668>)
 801628a:	f007 ff33 	bl	801e0f4 <iprintf>
        tcp_tw_pcbs = pcb->next;
 801628e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016290:	68db      	ldr	r3, [r3, #12]
 8016292:	4a0f      	ldr	r2, [pc, #60]	; (80162d0 <tcp_slowtmr+0x670>)
 8016294:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8016296:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8016298:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 801629a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801629c:	68db      	ldr	r3, [r3, #12]
 801629e:	62fb      	str	r3, [r7, #44]	; 0x2c
      tcp_free(pcb2);
 80162a0:	69f8      	ldr	r0, [r7, #28]
 80162a2:	f7fe ff8d 	bl	80151c0 <tcp_free>
 80162a6:	e004      	b.n	80162b2 <tcp_slowtmr+0x652>
    } else {
      prev = pcb;
 80162a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162aa:	62bb      	str	r3, [r7, #40]	; 0x28
      pcb = pcb->next;
 80162ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162ae:	68db      	ldr	r3, [r3, #12]
 80162b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while (pcb != NULL) {
 80162b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80162b4:	2b00      	cmp	r3, #0
 80162b6:	d1a9      	bne.n	801620c <tcp_slowtmr+0x5ac>
    }
  }
}
 80162b8:	bf00      	nop
 80162ba:	3730      	adds	r7, #48	; 0x30
 80162bc:	46bd      	mov	sp, r7
 80162be:	bdb0      	pop	{r4, r5, r7, pc}
 80162c0:	0801fdec 	.word	0x0801fdec
 80162c4:	0802027c 	.word	0x0802027c
 80162c8:	0801fe30 	.word	0x0801fe30
 80162cc:	2000b514 	.word	0x2000b514
 80162d0:	2000b520 	.word	0x2000b520
 80162d4:	080202ac 	.word	0x080202ac
 80162d8:	080202d4 	.word	0x080202d4

080162dc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 80162dc:	b580      	push	{r7, lr}
 80162de:	b082      	sub	sp, #8
 80162e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 80162e2:	4b2d      	ldr	r3, [pc, #180]	; (8016398 <tcp_fasttmr+0xbc>)
 80162e4:	781b      	ldrb	r3, [r3, #0]
 80162e6:	3301      	adds	r3, #1
 80162e8:	b2da      	uxtb	r2, r3
 80162ea:	4b2b      	ldr	r3, [pc, #172]	; (8016398 <tcp_fasttmr+0xbc>)
 80162ec:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 80162ee:	4b2b      	ldr	r3, [pc, #172]	; (801639c <tcp_fasttmr+0xc0>)
 80162f0:	681b      	ldr	r3, [r3, #0]
 80162f2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 80162f4:	e048      	b.n	8016388 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 80162f6:	687b      	ldr	r3, [r7, #4]
 80162f8:	7f9a      	ldrb	r2, [r3, #30]
 80162fa:	4b27      	ldr	r3, [pc, #156]	; (8016398 <tcp_fasttmr+0xbc>)
 80162fc:	781b      	ldrb	r3, [r3, #0]
 80162fe:	429a      	cmp	r2, r3
 8016300:	d03f      	beq.n	8016382 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8016302:	4b25      	ldr	r3, [pc, #148]	; (8016398 <tcp_fasttmr+0xbc>)
 8016304:	781a      	ldrb	r2, [r3, #0]
 8016306:	687b      	ldr	r3, [r7, #4]
 8016308:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 801630a:	687b      	ldr	r3, [r7, #4]
 801630c:	8b5b      	ldrh	r3, [r3, #26]
 801630e:	f003 0301 	and.w	r3, r3, #1
 8016312:	2b00      	cmp	r3, #0
 8016314:	d010      	beq.n	8016338 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8016316:	687b      	ldr	r3, [r7, #4]
 8016318:	8b5b      	ldrh	r3, [r3, #26]
 801631a:	f043 0302 	orr.w	r3, r3, #2
 801631e:	b29a      	uxth	r2, r3
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8016324:	6878      	ldr	r0, [r7, #4]
 8016326:	f004 f815 	bl	801a354 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801632a:	687b      	ldr	r3, [r7, #4]
 801632c:	8b5b      	ldrh	r3, [r3, #26]
 801632e:	f023 0303 	bic.w	r3, r3, #3
 8016332:	b29a      	uxth	r2, r3
 8016334:	687b      	ldr	r3, [r7, #4]
 8016336:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8016338:	687b      	ldr	r3, [r7, #4]
 801633a:	8b5b      	ldrh	r3, [r3, #26]
 801633c:	f003 0308 	and.w	r3, r3, #8
 8016340:	2b00      	cmp	r3, #0
 8016342:	d009      	beq.n	8016358 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8016344:	687b      	ldr	r3, [r7, #4]
 8016346:	8b5b      	ldrh	r3, [r3, #26]
 8016348:	f023 0308 	bic.w	r3, r3, #8
 801634c:	b29a      	uxth	r2, r3
 801634e:	687b      	ldr	r3, [r7, #4]
 8016350:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8016352:	6878      	ldr	r0, [r7, #4]
 8016354:	f7ff f8c4 	bl	80154e0 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8016358:	687b      	ldr	r3, [r7, #4]
 801635a:	68db      	ldr	r3, [r3, #12]
 801635c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 801635e:	687b      	ldr	r3, [r7, #4]
 8016360:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016362:	2b00      	cmp	r3, #0
 8016364:	d00a      	beq.n	801637c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8016366:	4b0e      	ldr	r3, [pc, #56]	; (80163a0 <tcp_fasttmr+0xc4>)
 8016368:	2200      	movs	r2, #0
 801636a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 801636c:	6878      	ldr	r0, [r7, #4]
 801636e:	f000 f819 	bl	80163a4 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8016372:	4b0b      	ldr	r3, [pc, #44]	; (80163a0 <tcp_fasttmr+0xc4>)
 8016374:	781b      	ldrb	r3, [r3, #0]
 8016376:	2b00      	cmp	r3, #0
 8016378:	d000      	beq.n	801637c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 801637a:	e7b8      	b.n	80162ee <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 801637c:	683b      	ldr	r3, [r7, #0]
 801637e:	607b      	str	r3, [r7, #4]
 8016380:	e002      	b.n	8016388 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8016382:	687b      	ldr	r3, [r7, #4]
 8016384:	68db      	ldr	r3, [r3, #12]
 8016386:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8016388:	687b      	ldr	r3, [r7, #4]
 801638a:	2b00      	cmp	r3, #0
 801638c:	d1b3      	bne.n	80162f6 <tcp_fasttmr+0x1a>
    }
  }
}
 801638e:	bf00      	nop
 8016390:	3708      	adds	r7, #8
 8016392:	46bd      	mov	sp, r7
 8016394:	bd80      	pop	{r7, pc}
 8016396:	bf00      	nop
 8016398:	2000452e 	.word	0x2000452e
 801639c:	2000b510 	.word	0x2000b510
 80163a0:	2000b50c 	.word	0x2000b50c

080163a4 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 80163a4:	b590      	push	{r4, r7, lr}
 80163a6:	b085      	sub	sp, #20
 80163a8:	af00      	add	r7, sp, #0
 80163aa:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 80163ac:	687b      	ldr	r3, [r7, #4]
 80163ae:	2b00      	cmp	r3, #0
 80163b0:	d109      	bne.n	80163c6 <tcp_process_refused_data+0x22>
 80163b2:	4b37      	ldr	r3, [pc, #220]	; (8016490 <tcp_process_refused_data+0xec>)
 80163b4:	f240 6209 	movw	r2, #1545	; 0x609
 80163b8:	4936      	ldr	r1, [pc, #216]	; (8016494 <tcp_process_refused_data+0xf0>)
 80163ba:	4837      	ldr	r0, [pc, #220]	; (8016498 <tcp_process_refused_data+0xf4>)
 80163bc:	f007 fe9a 	bl	801e0f4 <iprintf>
 80163c0:	f06f 030f 	mvn.w	r3, #15
 80163c4:	e060      	b.n	8016488 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 80163c6:	687b      	ldr	r3, [r7, #4]
 80163c8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80163ca:	7b5b      	ldrb	r3, [r3, #13]
 80163cc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 80163ce:	687b      	ldr	r3, [r7, #4]
 80163d0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80163d2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 80163d4:	687b      	ldr	r3, [r7, #4]
 80163d6:	2200      	movs	r2, #0
 80163d8:	679a      	str	r2, [r3, #120]	; 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 80163da:	687b      	ldr	r3, [r7, #4]
 80163dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80163e0:	2b00      	cmp	r3, #0
 80163e2:	d00b      	beq.n	80163fc <tcp_process_refused_data+0x58>
 80163e4:	687b      	ldr	r3, [r7, #4]
 80163e6:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80163ea:	687b      	ldr	r3, [r7, #4]
 80163ec:	6918      	ldr	r0, [r3, #16]
 80163ee:	2300      	movs	r3, #0
 80163f0:	68ba      	ldr	r2, [r7, #8]
 80163f2:	6879      	ldr	r1, [r7, #4]
 80163f4:	47a0      	blx	r4
 80163f6:	4603      	mov	r3, r0
 80163f8:	73fb      	strb	r3, [r7, #15]
 80163fa:	e007      	b.n	801640c <tcp_process_refused_data+0x68>
 80163fc:	2300      	movs	r3, #0
 80163fe:	68ba      	ldr	r2, [r7, #8]
 8016400:	6879      	ldr	r1, [r7, #4]
 8016402:	2000      	movs	r0, #0
 8016404:	f000 f8c0 	bl	8016588 <tcp_recv_null>
 8016408:	4603      	mov	r3, r0
 801640a:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 801640c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016410:	2b00      	cmp	r3, #0
 8016412:	d12a      	bne.n	801646a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8016414:	7bbb      	ldrb	r3, [r7, #14]
 8016416:	f003 0320 	and.w	r3, r3, #32
 801641a:	2b00      	cmp	r3, #0
 801641c:	d033      	beq.n	8016486 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801641e:	687b      	ldr	r3, [r7, #4]
 8016420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8016422:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 8016426:	d005      	beq.n	8016434 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8016428:	687b      	ldr	r3, [r7, #4]
 801642a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801642c:	3301      	adds	r3, #1
 801642e:	b29a      	uxth	r2, r3
 8016430:	687b      	ldr	r3, [r7, #4]
 8016432:	851a      	strh	r2, [r3, #40]	; 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8016434:	687b      	ldr	r3, [r7, #4]
 8016436:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801643a:	2b00      	cmp	r3, #0
 801643c:	d00b      	beq.n	8016456 <tcp_process_refused_data+0xb2>
 801643e:	687b      	ldr	r3, [r7, #4]
 8016440:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 8016444:	687b      	ldr	r3, [r7, #4]
 8016446:	6918      	ldr	r0, [r3, #16]
 8016448:	2300      	movs	r3, #0
 801644a:	2200      	movs	r2, #0
 801644c:	6879      	ldr	r1, [r7, #4]
 801644e:	47a0      	blx	r4
 8016450:	4603      	mov	r3, r0
 8016452:	73fb      	strb	r3, [r7, #15]
 8016454:	e001      	b.n	801645a <tcp_process_refused_data+0xb6>
 8016456:	2300      	movs	r3, #0
 8016458:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801645a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801645e:	f113 0f0d 	cmn.w	r3, #13
 8016462:	d110      	bne.n	8016486 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8016464:	f06f 030c 	mvn.w	r3, #12
 8016468:	e00e      	b.n	8016488 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801646a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801646e:	f113 0f0d 	cmn.w	r3, #13
 8016472:	d102      	bne.n	801647a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8016474:	f06f 030c 	mvn.w	r3, #12
 8016478:	e006      	b.n	8016488 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801647a:	687b      	ldr	r3, [r7, #4]
 801647c:	68ba      	ldr	r2, [r7, #8]
 801647e:	679a      	str	r2, [r3, #120]	; 0x78
      return ERR_INPROGRESS;
 8016480:	f06f 0304 	mvn.w	r3, #4
 8016484:	e000      	b.n	8016488 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8016486:	2300      	movs	r3, #0
}
 8016488:	4618      	mov	r0, r3
 801648a:	3714      	adds	r7, #20
 801648c:	46bd      	mov	sp, r7
 801648e:	bd90      	pop	{r4, r7, pc}
 8016490:	0801fdec 	.word	0x0801fdec
 8016494:	080202fc 	.word	0x080202fc
 8016498:	0801fe30 	.word	0x0801fe30

0801649c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801649c:	b580      	push	{r7, lr}
 801649e:	b084      	sub	sp, #16
 80164a0:	af00      	add	r7, sp, #0
 80164a2:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 80164a4:	e007      	b.n	80164b6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 80164a6:	687b      	ldr	r3, [r7, #4]
 80164a8:	681b      	ldr	r3, [r3, #0]
 80164aa:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 80164ac:	6878      	ldr	r0, [r7, #4]
 80164ae:	f000 f809 	bl	80164c4 <tcp_seg_free>
    seg = next;
 80164b2:	68fb      	ldr	r3, [r7, #12]
 80164b4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80164b6:	687b      	ldr	r3, [r7, #4]
 80164b8:	2b00      	cmp	r3, #0
 80164ba:	d1f4      	bne.n	80164a6 <tcp_segs_free+0xa>
  }
}
 80164bc:	bf00      	nop
 80164be:	3710      	adds	r7, #16
 80164c0:	46bd      	mov	sp, r7
 80164c2:	bd80      	pop	{r7, pc}

080164c4 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80164c4:	b580      	push	{r7, lr}
 80164c6:	b082      	sub	sp, #8
 80164c8:	af00      	add	r7, sp, #0
 80164ca:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80164cc:	687b      	ldr	r3, [r7, #4]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d00c      	beq.n	80164ec <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	685b      	ldr	r3, [r3, #4]
 80164d6:	2b00      	cmp	r3, #0
 80164d8:	d004      	beq.n	80164e4 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80164da:	687b      	ldr	r3, [r7, #4]
 80164dc:	685b      	ldr	r3, [r3, #4]
 80164de:	4618      	mov	r0, r3
 80164e0:	f7fe fbc2 	bl	8014c68 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80164e4:	6879      	ldr	r1, [r7, #4]
 80164e6:	2003      	movs	r0, #3
 80164e8:	f7fd fd1e 	bl	8013f28 <memp_free>
  }
}
 80164ec:	bf00      	nop
 80164ee:	3708      	adds	r7, #8
 80164f0:	46bd      	mov	sp, r7
 80164f2:	bd80      	pop	{r7, pc}

080164f4 <tcp_setprio>:
 * @param pcb the tcp_pcb to manipulate
 * @param prio new priority
 */
void
tcp_setprio(struct tcp_pcb *pcb, u8_t prio)
{
 80164f4:	b580      	push	{r7, lr}
 80164f6:	b082      	sub	sp, #8
 80164f8:	af00      	add	r7, sp, #0
 80164fa:	6078      	str	r0, [r7, #4]
 80164fc:	460b      	mov	r3, r1
 80164fe:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_setprio: invalid pcb", pcb != NULL, return);
 8016500:	687b      	ldr	r3, [r7, #4]
 8016502:	2b00      	cmp	r3, #0
 8016504:	d107      	bne.n	8016516 <tcp_setprio+0x22>
 8016506:	4b07      	ldr	r3, [pc, #28]	; (8016524 <tcp_setprio+0x30>)
 8016508:	f44f 62ce 	mov.w	r2, #1648	; 0x670
 801650c:	4906      	ldr	r1, [pc, #24]	; (8016528 <tcp_setprio+0x34>)
 801650e:	4807      	ldr	r0, [pc, #28]	; (801652c <tcp_setprio+0x38>)
 8016510:	f007 fdf0 	bl	801e0f4 <iprintf>
 8016514:	e002      	b.n	801651c <tcp_setprio+0x28>

  pcb->prio = prio;
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	78fa      	ldrb	r2, [r7, #3]
 801651a:	755a      	strb	r2, [r3, #21]
}
 801651c:	3708      	adds	r7, #8
 801651e:	46bd      	mov	sp, r7
 8016520:	bd80      	pop	{r7, pc}
 8016522:	bf00      	nop
 8016524:	0801fdec 	.word	0x0801fdec
 8016528:	08020324 	.word	0x08020324
 801652c:	0801fe30 	.word	0x0801fe30

08016530 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 8016530:	b580      	push	{r7, lr}
 8016532:	b084      	sub	sp, #16
 8016534:	af00      	add	r7, sp, #0
 8016536:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 8016538:	687b      	ldr	r3, [r7, #4]
 801653a:	2b00      	cmp	r3, #0
 801653c:	d106      	bne.n	801654c <tcp_seg_copy+0x1c>
 801653e:	4b0f      	ldr	r3, [pc, #60]	; (801657c <tcp_seg_copy+0x4c>)
 8016540:	f240 6282 	movw	r2, #1666	; 0x682
 8016544:	490e      	ldr	r1, [pc, #56]	; (8016580 <tcp_seg_copy+0x50>)
 8016546:	480f      	ldr	r0, [pc, #60]	; (8016584 <tcp_seg_copy+0x54>)
 8016548:	f007 fdd4 	bl	801e0f4 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 801654c:	2003      	movs	r0, #3
 801654e:	f7fd fc99 	bl	8013e84 <memp_malloc>
 8016552:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 8016554:	68fb      	ldr	r3, [r7, #12]
 8016556:	2b00      	cmp	r3, #0
 8016558:	d101      	bne.n	801655e <tcp_seg_copy+0x2e>
    return NULL;
 801655a:	2300      	movs	r3, #0
 801655c:	e00a      	b.n	8016574 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 801655e:	2210      	movs	r2, #16
 8016560:	6879      	ldr	r1, [r7, #4]
 8016562:	68f8      	ldr	r0, [r7, #12]
 8016564:	f007 fdb3 	bl	801e0ce <memcpy>
  pbuf_ref(cseg->p);
 8016568:	68fb      	ldr	r3, [r7, #12]
 801656a:	685b      	ldr	r3, [r3, #4]
 801656c:	4618      	mov	r0, r3
 801656e:	f7fe fc21 	bl	8014db4 <pbuf_ref>
  return cseg;
 8016572:	68fb      	ldr	r3, [r7, #12]
}
 8016574:	4618      	mov	r0, r3
 8016576:	3710      	adds	r7, #16
 8016578:	46bd      	mov	sp, r7
 801657a:	bd80      	pop	{r7, pc}
 801657c:	0801fdec 	.word	0x0801fdec
 8016580:	08020340 	.word	0x08020340
 8016584:	0801fe30 	.word	0x0801fe30

08016588 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8016588:	b580      	push	{r7, lr}
 801658a:	b084      	sub	sp, #16
 801658c:	af00      	add	r7, sp, #0
 801658e:	60f8      	str	r0, [r7, #12]
 8016590:	60b9      	str	r1, [r7, #8]
 8016592:	607a      	str	r2, [r7, #4]
 8016594:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 8016596:	68bb      	ldr	r3, [r7, #8]
 8016598:	2b00      	cmp	r3, #0
 801659a:	d109      	bne.n	80165b0 <tcp_recv_null+0x28>
 801659c:	4b12      	ldr	r3, [pc, #72]	; (80165e8 <tcp_recv_null+0x60>)
 801659e:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 80165a2:	4912      	ldr	r1, [pc, #72]	; (80165ec <tcp_recv_null+0x64>)
 80165a4:	4812      	ldr	r0, [pc, #72]	; (80165f0 <tcp_recv_null+0x68>)
 80165a6:	f007 fda5 	bl	801e0f4 <iprintf>
 80165aa:	f06f 030f 	mvn.w	r3, #15
 80165ae:	e016      	b.n	80165de <tcp_recv_null+0x56>

  if (p != NULL) {
 80165b0:	687b      	ldr	r3, [r7, #4]
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	d009      	beq.n	80165ca <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	891b      	ldrh	r3, [r3, #8]
 80165ba:	4619      	mov	r1, r3
 80165bc:	68b8      	ldr	r0, [r7, #8]
 80165be:	f7ff fab9 	bl	8015b34 <tcp_recved>
    pbuf_free(p);
 80165c2:	6878      	ldr	r0, [r7, #4]
 80165c4:	f7fe fb50 	bl	8014c68 <pbuf_free>
 80165c8:	e008      	b.n	80165dc <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 80165ca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80165ce:	2b00      	cmp	r3, #0
 80165d0:	d104      	bne.n	80165dc <tcp_recv_null+0x54>
    return tcp_close(pcb);
 80165d2:	68b8      	ldr	r0, [r7, #8]
 80165d4:	f7fe ffea 	bl	80155ac <tcp_close>
 80165d8:	4603      	mov	r3, r0
 80165da:	e000      	b.n	80165de <tcp_recv_null+0x56>
  }
  return ERR_OK;
 80165dc:	2300      	movs	r3, #0
}
 80165de:	4618      	mov	r0, r3
 80165e0:	3710      	adds	r7, #16
 80165e2:	46bd      	mov	sp, r7
 80165e4:	bd80      	pop	{r7, pc}
 80165e6:	bf00      	nop
 80165e8:	0801fdec 	.word	0x0801fdec
 80165ec:	0802035c 	.word	0x0802035c
 80165f0:	0801fe30 	.word	0x0801fe30

080165f4 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80165f4:	b580      	push	{r7, lr}
 80165f6:	b086      	sub	sp, #24
 80165f8:	af00      	add	r7, sp, #0
 80165fa:	4603      	mov	r3, r0
 80165fc:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80165fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016602:	2b00      	cmp	r3, #0
 8016604:	db01      	blt.n	801660a <tcp_kill_prio+0x16>
 8016606:	79fb      	ldrb	r3, [r7, #7]
 8016608:	e000      	b.n	801660c <tcp_kill_prio+0x18>
 801660a:	237f      	movs	r3, #127	; 0x7f
 801660c:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 801660e:	7afb      	ldrb	r3, [r7, #11]
 8016610:	2b00      	cmp	r3, #0
 8016612:	d034      	beq.n	801667e <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 8016614:	7afb      	ldrb	r3, [r7, #11]
 8016616:	3b01      	subs	r3, #1
 8016618:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 801661a:	2300      	movs	r3, #0
 801661c:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 801661e:	2300      	movs	r3, #0
 8016620:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016622:	4b19      	ldr	r3, [pc, #100]	; (8016688 <tcp_kill_prio+0x94>)
 8016624:	681b      	ldr	r3, [r3, #0]
 8016626:	617b      	str	r3, [r7, #20]
 8016628:	e01f      	b.n	801666a <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 801662a:	697b      	ldr	r3, [r7, #20]
 801662c:	7d5b      	ldrb	r3, [r3, #21]
 801662e:	7afa      	ldrb	r2, [r7, #11]
 8016630:	429a      	cmp	r2, r3
 8016632:	d80c      	bhi.n	801664e <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 8016634:	697b      	ldr	r3, [r7, #20]
 8016636:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 8016638:	7afa      	ldrb	r2, [r7, #11]
 801663a:	429a      	cmp	r2, r3
 801663c:	d112      	bne.n	8016664 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 801663e:	4b13      	ldr	r3, [pc, #76]	; (801668c <tcp_kill_prio+0x98>)
 8016640:	681a      	ldr	r2, [r3, #0]
 8016642:	697b      	ldr	r3, [r7, #20]
 8016644:	6a1b      	ldr	r3, [r3, #32]
 8016646:	1ad3      	subs	r3, r2, r3
 8016648:	68fa      	ldr	r2, [r7, #12]
 801664a:	429a      	cmp	r2, r3
 801664c:	d80a      	bhi.n	8016664 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 801664e:	4b0f      	ldr	r3, [pc, #60]	; (801668c <tcp_kill_prio+0x98>)
 8016650:	681a      	ldr	r2, [r3, #0]
 8016652:	697b      	ldr	r3, [r7, #20]
 8016654:	6a1b      	ldr	r3, [r3, #32]
 8016656:	1ad3      	subs	r3, r2, r3
 8016658:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 801665a:	697b      	ldr	r3, [r7, #20]
 801665c:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 801665e:	697b      	ldr	r3, [r7, #20]
 8016660:	7d5b      	ldrb	r3, [r3, #21]
 8016662:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8016664:	697b      	ldr	r3, [r7, #20]
 8016666:	68db      	ldr	r3, [r3, #12]
 8016668:	617b      	str	r3, [r7, #20]
 801666a:	697b      	ldr	r3, [r7, #20]
 801666c:	2b00      	cmp	r3, #0
 801666e:	d1dc      	bne.n	801662a <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8016670:	693b      	ldr	r3, [r7, #16]
 8016672:	2b00      	cmp	r3, #0
 8016674:	d004      	beq.n	8016680 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8016676:	6938      	ldr	r0, [r7, #16]
 8016678:	f7ff f882 	bl	8015780 <tcp_abort>
 801667c:	e000      	b.n	8016680 <tcp_kill_prio+0x8c>
    return;
 801667e:	bf00      	nop
  }
}
 8016680:	3718      	adds	r7, #24
 8016682:	46bd      	mov	sp, r7
 8016684:	bd80      	pop	{r7, pc}
 8016686:	bf00      	nop
 8016688:	2000b510 	.word	0x2000b510
 801668c:	2000b514 	.word	0x2000b514

08016690 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8016690:	b580      	push	{r7, lr}
 8016692:	b086      	sub	sp, #24
 8016694:	af00      	add	r7, sp, #0
 8016696:	4603      	mov	r3, r0
 8016698:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 801669a:	79fb      	ldrb	r3, [r7, #7]
 801669c:	2b08      	cmp	r3, #8
 801669e:	d009      	beq.n	80166b4 <tcp_kill_state+0x24>
 80166a0:	79fb      	ldrb	r3, [r7, #7]
 80166a2:	2b09      	cmp	r3, #9
 80166a4:	d006      	beq.n	80166b4 <tcp_kill_state+0x24>
 80166a6:	4b1a      	ldr	r3, [pc, #104]	; (8016710 <tcp_kill_state+0x80>)
 80166a8:	f240 62dd 	movw	r2, #1757	; 0x6dd
 80166ac:	4919      	ldr	r1, [pc, #100]	; (8016714 <tcp_kill_state+0x84>)
 80166ae:	481a      	ldr	r0, [pc, #104]	; (8016718 <tcp_kill_state+0x88>)
 80166b0:	f007 fd20 	bl	801e0f4 <iprintf>

  inactivity = 0;
 80166b4:	2300      	movs	r3, #0
 80166b6:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80166b8:	2300      	movs	r3, #0
 80166ba:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80166bc:	4b17      	ldr	r3, [pc, #92]	; (801671c <tcp_kill_state+0x8c>)
 80166be:	681b      	ldr	r3, [r3, #0]
 80166c0:	617b      	str	r3, [r7, #20]
 80166c2:	e017      	b.n	80166f4 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 80166c4:	697b      	ldr	r3, [r7, #20]
 80166c6:	7d1b      	ldrb	r3, [r3, #20]
 80166c8:	79fa      	ldrb	r2, [r7, #7]
 80166ca:	429a      	cmp	r2, r3
 80166cc:	d10f      	bne.n	80166ee <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80166ce:	4b14      	ldr	r3, [pc, #80]	; (8016720 <tcp_kill_state+0x90>)
 80166d0:	681a      	ldr	r2, [r3, #0]
 80166d2:	697b      	ldr	r3, [r7, #20]
 80166d4:	6a1b      	ldr	r3, [r3, #32]
 80166d6:	1ad3      	subs	r3, r2, r3
 80166d8:	68fa      	ldr	r2, [r7, #12]
 80166da:	429a      	cmp	r2, r3
 80166dc:	d807      	bhi.n	80166ee <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 80166de:	4b10      	ldr	r3, [pc, #64]	; (8016720 <tcp_kill_state+0x90>)
 80166e0:	681a      	ldr	r2, [r3, #0]
 80166e2:	697b      	ldr	r3, [r7, #20]
 80166e4:	6a1b      	ldr	r3, [r3, #32]
 80166e6:	1ad3      	subs	r3, r2, r3
 80166e8:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80166ea:	697b      	ldr	r3, [r7, #20]
 80166ec:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80166ee:	697b      	ldr	r3, [r7, #20]
 80166f0:	68db      	ldr	r3, [r3, #12]
 80166f2:	617b      	str	r3, [r7, #20]
 80166f4:	697b      	ldr	r3, [r7, #20]
 80166f6:	2b00      	cmp	r3, #0
 80166f8:	d1e4      	bne.n	80166c4 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80166fa:	693b      	ldr	r3, [r7, #16]
 80166fc:	2b00      	cmp	r3, #0
 80166fe:	d003      	beq.n	8016708 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 8016700:	2100      	movs	r1, #0
 8016702:	6938      	ldr	r0, [r7, #16]
 8016704:	f7fe ff7e 	bl	8015604 <tcp_abandon>
  }
}
 8016708:	bf00      	nop
 801670a:	3718      	adds	r7, #24
 801670c:	46bd      	mov	sp, r7
 801670e:	bd80      	pop	{r7, pc}
 8016710:	0801fdec 	.word	0x0801fdec
 8016714:	08020378 	.word	0x08020378
 8016718:	0801fe30 	.word	0x0801fe30
 801671c:	2000b510 	.word	0x2000b510
 8016720:	2000b514 	.word	0x2000b514

08016724 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 8016724:	b580      	push	{r7, lr}
 8016726:	b084      	sub	sp, #16
 8016728:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 801672a:	2300      	movs	r3, #0
 801672c:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 801672e:	2300      	movs	r3, #0
 8016730:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8016732:	4b12      	ldr	r3, [pc, #72]	; (801677c <tcp_kill_timewait+0x58>)
 8016734:	681b      	ldr	r3, [r3, #0]
 8016736:	60fb      	str	r3, [r7, #12]
 8016738:	e012      	b.n	8016760 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 801673a:	4b11      	ldr	r3, [pc, #68]	; (8016780 <tcp_kill_timewait+0x5c>)
 801673c:	681a      	ldr	r2, [r3, #0]
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	6a1b      	ldr	r3, [r3, #32]
 8016742:	1ad3      	subs	r3, r2, r3
 8016744:	687a      	ldr	r2, [r7, #4]
 8016746:	429a      	cmp	r2, r3
 8016748:	d807      	bhi.n	801675a <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 801674a:	4b0d      	ldr	r3, [pc, #52]	; (8016780 <tcp_kill_timewait+0x5c>)
 801674c:	681a      	ldr	r2, [r3, #0]
 801674e:	68fb      	ldr	r3, [r7, #12]
 8016750:	6a1b      	ldr	r3, [r3, #32]
 8016752:	1ad3      	subs	r3, r2, r3
 8016754:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 8016756:	68fb      	ldr	r3, [r7, #12]
 8016758:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 801675a:	68fb      	ldr	r3, [r7, #12]
 801675c:	68db      	ldr	r3, [r3, #12]
 801675e:	60fb      	str	r3, [r7, #12]
 8016760:	68fb      	ldr	r3, [r7, #12]
 8016762:	2b00      	cmp	r3, #0
 8016764:	d1e9      	bne.n	801673a <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 8016766:	68bb      	ldr	r3, [r7, #8]
 8016768:	2b00      	cmp	r3, #0
 801676a:	d002      	beq.n	8016772 <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801676c:	68b8      	ldr	r0, [r7, #8]
 801676e:	f7ff f807 	bl	8015780 <tcp_abort>
  }
}
 8016772:	bf00      	nop
 8016774:	3710      	adds	r7, #16
 8016776:	46bd      	mov	sp, r7
 8016778:	bd80      	pop	{r7, pc}
 801677a:	bf00      	nop
 801677c:	2000b520 	.word	0x2000b520
 8016780:	2000b514 	.word	0x2000b514

08016784 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 8016784:	b580      	push	{r7, lr}
 8016786:	b082      	sub	sp, #8
 8016788:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 801678a:	4b10      	ldr	r3, [pc, #64]	; (80167cc <tcp_handle_closepend+0x48>)
 801678c:	681b      	ldr	r3, [r3, #0]
 801678e:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8016790:	e014      	b.n	80167bc <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 8016792:	687b      	ldr	r3, [r7, #4]
 8016794:	68db      	ldr	r3, [r3, #12]
 8016796:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8016798:	687b      	ldr	r3, [r7, #4]
 801679a:	8b5b      	ldrh	r3, [r3, #26]
 801679c:	f003 0308 	and.w	r3, r3, #8
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d009      	beq.n	80167b8 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 80167a4:	687b      	ldr	r3, [r7, #4]
 80167a6:	8b5b      	ldrh	r3, [r3, #26]
 80167a8:	f023 0308 	bic.w	r3, r3, #8
 80167ac:	b29a      	uxth	r2, r3
 80167ae:	687b      	ldr	r3, [r7, #4]
 80167b0:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 80167b2:	6878      	ldr	r0, [r7, #4]
 80167b4:	f7fe fe94 	bl	80154e0 <tcp_close_shutdown_fin>
    }
    pcb = next;
 80167b8:	683b      	ldr	r3, [r7, #0]
 80167ba:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 80167bc:	687b      	ldr	r3, [r7, #4]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d1e7      	bne.n	8016792 <tcp_handle_closepend+0xe>
  }
}
 80167c2:	bf00      	nop
 80167c4:	3708      	adds	r7, #8
 80167c6:	46bd      	mov	sp, r7
 80167c8:	bd80      	pop	{r7, pc}
 80167ca:	bf00      	nop
 80167cc:	2000b510 	.word	0x2000b510

080167d0 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 80167d0:	b580      	push	{r7, lr}
 80167d2:	b084      	sub	sp, #16
 80167d4:	af00      	add	r7, sp, #0
 80167d6:	4603      	mov	r3, r0
 80167d8:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80167da:	2001      	movs	r0, #1
 80167dc:	f7fd fb52 	bl	8013e84 <memp_malloc>
 80167e0:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d126      	bne.n	8016836 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80167e8:	f7ff ffcc 	bl	8016784 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80167ec:	f7ff ff9a 	bl	8016724 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80167f0:	2001      	movs	r0, #1
 80167f2:	f7fd fb47 	bl	8013e84 <memp_malloc>
 80167f6:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80167f8:	68fb      	ldr	r3, [r7, #12]
 80167fa:	2b00      	cmp	r3, #0
 80167fc:	d11b      	bne.n	8016836 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80167fe:	2009      	movs	r0, #9
 8016800:	f7ff ff46 	bl	8016690 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016804:	2001      	movs	r0, #1
 8016806:	f7fd fb3d 	bl	8013e84 <memp_malloc>
 801680a:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 801680c:	68fb      	ldr	r3, [r7, #12]
 801680e:	2b00      	cmp	r3, #0
 8016810:	d111      	bne.n	8016836 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 8016812:	2008      	movs	r0, #8
 8016814:	f7ff ff3c 	bl	8016690 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8016818:	2001      	movs	r0, #1
 801681a:	f7fd fb33 	bl	8013e84 <memp_malloc>
 801681e:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 8016820:	68fb      	ldr	r3, [r7, #12]
 8016822:	2b00      	cmp	r3, #0
 8016824:	d107      	bne.n	8016836 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 8016826:	79fb      	ldrb	r3, [r7, #7]
 8016828:	4618      	mov	r0, r3
 801682a:	f7ff fee3 	bl	80165f4 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 801682e:	2001      	movs	r0, #1
 8016830:	f7fd fb28 	bl	8013e84 <memp_malloc>
 8016834:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 8016836:	68fb      	ldr	r3, [r7, #12]
 8016838:	2b00      	cmp	r3, #0
 801683a:	d03f      	beq.n	80168bc <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 801683c:	229c      	movs	r2, #156	; 0x9c
 801683e:	2100      	movs	r1, #0
 8016840:	68f8      	ldr	r0, [r7, #12]
 8016842:	f007 fc4f 	bl	801e0e4 <memset>
    pcb->prio = prio;
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	79fa      	ldrb	r2, [r7, #7]
 801684a:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 801684c:	68fb      	ldr	r3, [r7, #12]
 801684e:	f44f 6286 	mov.w	r2, #1072	; 0x430
 8016852:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 8016856:	68fb      	ldr	r3, [r7, #12]
 8016858:	f44f 6206 	mov.w	r2, #2144	; 0x860
 801685c:	855a      	strh	r2, [r3, #42]	; 0x2a
 801685e:	68fb      	ldr	r3, [r7, #12]
 8016860:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 8016862:	68fb      	ldr	r3, [r7, #12]
 8016864:	851a      	strh	r2, [r3, #40]	; 0x28
    pcb->ttl = TCP_TTL;
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	22ff      	movs	r2, #255	; 0xff
 801686a:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	f44f 7206 	mov.w	r2, #536	; 0x218
 8016872:	865a      	strh	r2, [r3, #50]	; 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 8016874:	68fb      	ldr	r3, [r7, #12]
 8016876:	2206      	movs	r2, #6
 8016878:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	2206      	movs	r2, #6
 8016880:	87da      	strh	r2, [r3, #62]	; 0x3e
    pcb->rtime = -1;
 8016882:	68fb      	ldr	r3, [r7, #12]
 8016884:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016888:	861a      	strh	r2, [r3, #48]	; 0x30
    pcb->cwnd = 1;
 801688a:	68fb      	ldr	r3, [r7, #12]
 801688c:	2201      	movs	r2, #1
 801688e:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
    pcb->tmr = tcp_ticks;
 8016892:	4b0d      	ldr	r3, [pc, #52]	; (80168c8 <tcp_alloc+0xf8>)
 8016894:	681a      	ldr	r2, [r3, #0]
 8016896:	68fb      	ldr	r3, [r7, #12]
 8016898:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 801689a:	4b0c      	ldr	r3, [pc, #48]	; (80168cc <tcp_alloc+0xfc>)
 801689c:	781a      	ldrb	r2, [r3, #0]
 801689e:	68fb      	ldr	r3, [r7, #12]
 80168a0:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 80168a2:	68fb      	ldr	r3, [r7, #12]
 80168a4:	f44f 6286 	mov.w	r2, #1072	; 0x430
 80168a8:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 80168ac:	68fb      	ldr	r3, [r7, #12]
 80168ae:	4a08      	ldr	r2, [pc, #32]	; (80168d0 <tcp_alloc+0x100>)
 80168b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 80168b4:	68fb      	ldr	r3, [r7, #12]
 80168b6:	4a07      	ldr	r2, [pc, #28]	; (80168d4 <tcp_alloc+0x104>)
 80168b8:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 80168bc:	68fb      	ldr	r3, [r7, #12]
}
 80168be:	4618      	mov	r0, r3
 80168c0:	3710      	adds	r7, #16
 80168c2:	46bd      	mov	sp, r7
 80168c4:	bd80      	pop	{r7, pc}
 80168c6:	bf00      	nop
 80168c8:	2000b514 	.word	0x2000b514
 80168cc:	2000452e 	.word	0x2000452e
 80168d0:	08016589 	.word	0x08016589
 80168d4:	006ddd00 	.word	0x006ddd00

080168d8 <tcp_new>:
 *
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new(void)
{
 80168d8:	b580      	push	{r7, lr}
 80168da:	af00      	add	r7, sp, #0
  return tcp_alloc(TCP_PRIO_NORMAL);
 80168dc:	2040      	movs	r0, #64	; 0x40
 80168de:	f7ff ff77 	bl	80167d0 <tcp_alloc>
 80168e2:	4603      	mov	r3, r0
}
 80168e4:	4618      	mov	r0, r3
 80168e6:	bd80      	pop	{r7, pc}

080168e8 <tcp_new_ip_type>:
 * supply @ref IPADDR_TYPE_ANY as argument and bind to @ref IP_ANY_TYPE.
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_new_ip_type(u8_t type)
{
 80168e8:	b580      	push	{r7, lr}
 80168ea:	b084      	sub	sp, #16
 80168ec:	af00      	add	r7, sp, #0
 80168ee:	4603      	mov	r3, r0
 80168f0:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;
  pcb = tcp_alloc(TCP_PRIO_NORMAL);
 80168f2:	2040      	movs	r0, #64	; 0x40
 80168f4:	f7ff ff6c 	bl	80167d0 <tcp_alloc>
 80168f8:	60f8      	str	r0, [r7, #12]
    IP_SET_TYPE_VAL(pcb->remote_ip, type);
  }
#else
  LWIP_UNUSED_ARG(type);
#endif /* LWIP_IPV4 && LWIP_IPV6 */
  return pcb;
 80168fa:	68fb      	ldr	r3, [r7, #12]
}
 80168fc:	4618      	mov	r0, r3
 80168fe:	3710      	adds	r7, #16
 8016900:	46bd      	mov	sp, r7
 8016902:	bd80      	pop	{r7, pc}

08016904 <tcp_arg>:
 * @param pcb tcp_pcb to set the callback argument
 * @param arg void pointer argument to pass to callback functions
 */
void
tcp_arg(struct tcp_pcb *pcb, void *arg)
{
 8016904:	b480      	push	{r7}
 8016906:	b083      	sub	sp, #12
 8016908:	af00      	add	r7, sp, #0
 801690a:	6078      	str	r0, [r7, #4]
 801690c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  /* This function is allowed to be called for both listen pcbs and
     connection pcbs. */
  if (pcb != NULL) {
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	2b00      	cmp	r3, #0
 8016912:	d002      	beq.n	801691a <tcp_arg+0x16>
    pcb->callback_arg = arg;
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	683a      	ldr	r2, [r7, #0]
 8016918:	611a      	str	r2, [r3, #16]
  }
}
 801691a:	bf00      	nop
 801691c:	370c      	adds	r7, #12
 801691e:	46bd      	mov	sp, r7
 8016920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016924:	4770      	bx	lr
	...

08016928 <tcp_recv>:
 * @param pcb tcp_pcb to set the recv callback
 * @param recv callback function to call for this pcb when data is received
 */
void
tcp_recv(struct tcp_pcb *pcb, tcp_recv_fn recv)
{
 8016928:	b580      	push	{r7, lr}
 801692a:	b082      	sub	sp, #8
 801692c:	af00      	add	r7, sp, #0
 801692e:	6078      	str	r0, [r7, #4]
 8016930:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016932:	687b      	ldr	r3, [r7, #4]
 8016934:	2b00      	cmp	r3, #0
 8016936:	d00e      	beq.n	8016956 <tcp_recv+0x2e>
    LWIP_ASSERT("invalid socket state for recv callback", pcb->state != LISTEN);
 8016938:	687b      	ldr	r3, [r7, #4]
 801693a:	7d1b      	ldrb	r3, [r3, #20]
 801693c:	2b01      	cmp	r3, #1
 801693e:	d106      	bne.n	801694e <tcp_recv+0x26>
 8016940:	4b07      	ldr	r3, [pc, #28]	; (8016960 <tcp_recv+0x38>)
 8016942:	f240 72df 	movw	r2, #2015	; 0x7df
 8016946:	4907      	ldr	r1, [pc, #28]	; (8016964 <tcp_recv+0x3c>)
 8016948:	4807      	ldr	r0, [pc, #28]	; (8016968 <tcp_recv+0x40>)
 801694a:	f007 fbd3 	bl	801e0f4 <iprintf>
    pcb->recv = recv;
 801694e:	687b      	ldr	r3, [r7, #4]
 8016950:	683a      	ldr	r2, [r7, #0]
 8016952:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }
}
 8016956:	bf00      	nop
 8016958:	3708      	adds	r7, #8
 801695a:	46bd      	mov	sp, r7
 801695c:	bd80      	pop	{r7, pc}
 801695e:	bf00      	nop
 8016960:	0801fdec 	.word	0x0801fdec
 8016964:	08020388 	.word	0x08020388
 8016968:	0801fe30 	.word	0x0801fe30

0801696c <tcp_sent>:
 * @param pcb tcp_pcb to set the sent callback
 * @param sent callback function to call for this pcb when data is successfully sent
 */
void
tcp_sent(struct tcp_pcb *pcb, tcp_sent_fn sent)
{
 801696c:	b580      	push	{r7, lr}
 801696e:	b082      	sub	sp, #8
 8016970:	af00      	add	r7, sp, #0
 8016972:	6078      	str	r0, [r7, #4]
 8016974:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 8016976:	687b      	ldr	r3, [r7, #4]
 8016978:	2b00      	cmp	r3, #0
 801697a:	d00e      	beq.n	801699a <tcp_sent+0x2e>
    LWIP_ASSERT("invalid socket state for sent callback", pcb->state != LISTEN);
 801697c:	687b      	ldr	r3, [r7, #4]
 801697e:	7d1b      	ldrb	r3, [r3, #20]
 8016980:	2b01      	cmp	r3, #1
 8016982:	d106      	bne.n	8016992 <tcp_sent+0x26>
 8016984:	4b07      	ldr	r3, [pc, #28]	; (80169a4 <tcp_sent+0x38>)
 8016986:	f240 72f3 	movw	r2, #2035	; 0x7f3
 801698a:	4907      	ldr	r1, [pc, #28]	; (80169a8 <tcp_sent+0x3c>)
 801698c:	4807      	ldr	r0, [pc, #28]	; (80169ac <tcp_sent+0x40>)
 801698e:	f007 fbb1 	bl	801e0f4 <iprintf>
    pcb->sent = sent;
 8016992:	687b      	ldr	r3, [r7, #4]
 8016994:	683a      	ldr	r2, [r7, #0]
 8016996:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  }
}
 801699a:	bf00      	nop
 801699c:	3708      	adds	r7, #8
 801699e:	46bd      	mov	sp, r7
 80169a0:	bd80      	pop	{r7, pc}
 80169a2:	bf00      	nop
 80169a4:	0801fdec 	.word	0x0801fdec
 80169a8:	080203b0 	.word	0x080203b0
 80169ac:	0801fe30 	.word	0x0801fe30

080169b0 <tcp_err>:
 * @param err callback function to call for this pcb when a fatal error
 *        has occurred on the connection
 */
void
tcp_err(struct tcp_pcb *pcb, tcp_err_fn err)
{
 80169b0:	b580      	push	{r7, lr}
 80169b2:	b082      	sub	sp, #8
 80169b4:	af00      	add	r7, sp, #0
 80169b6:	6078      	str	r0, [r7, #4]
 80169b8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if (pcb != NULL) {
 80169ba:	687b      	ldr	r3, [r7, #4]
 80169bc:	2b00      	cmp	r3, #0
 80169be:	d00e      	beq.n	80169de <tcp_err+0x2e>
    LWIP_ASSERT("invalid socket state for err callback", pcb->state != LISTEN);
 80169c0:	687b      	ldr	r3, [r7, #4]
 80169c2:	7d1b      	ldrb	r3, [r3, #20]
 80169c4:	2b01      	cmp	r3, #1
 80169c6:	d106      	bne.n	80169d6 <tcp_err+0x26>
 80169c8:	4b07      	ldr	r3, [pc, #28]	; (80169e8 <tcp_err+0x38>)
 80169ca:	f640 020d 	movw	r2, #2061	; 0x80d
 80169ce:	4907      	ldr	r1, [pc, #28]	; (80169ec <tcp_err+0x3c>)
 80169d0:	4807      	ldr	r0, [pc, #28]	; (80169f0 <tcp_err+0x40>)
 80169d2:	f007 fb8f 	bl	801e0f4 <iprintf>
    pcb->errf = err;
 80169d6:	687b      	ldr	r3, [r7, #4]
 80169d8:	683a      	ldr	r2, [r7, #0]
 80169da:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  }
}
 80169de:	bf00      	nop
 80169e0:	3708      	adds	r7, #8
 80169e2:	46bd      	mov	sp, r7
 80169e4:	bd80      	pop	{r7, pc}
 80169e6:	bf00      	nop
 80169e8:	0801fdec 	.word	0x0801fdec
 80169ec:	080203d8 	.word	0x080203d8
 80169f0:	0801fe30 	.word	0x0801fe30

080169f4 <tcp_accept>:
 * @param accept callback function to call for this pcb when LISTENing
 *        connection has been connected to another host
 */
void
tcp_accept(struct tcp_pcb *pcb, tcp_accept_fn accept)
{
 80169f4:	b480      	push	{r7}
 80169f6:	b085      	sub	sp, #20
 80169f8:	af00      	add	r7, sp, #0
 80169fa:	6078      	str	r0, [r7, #4]
 80169fc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();
  if ((pcb != NULL) && (pcb->state == LISTEN)) {
 80169fe:	687b      	ldr	r3, [r7, #4]
 8016a00:	2b00      	cmp	r3, #0
 8016a02:	d008      	beq.n	8016a16 <tcp_accept+0x22>
 8016a04:	687b      	ldr	r3, [r7, #4]
 8016a06:	7d1b      	ldrb	r3, [r3, #20]
 8016a08:	2b01      	cmp	r3, #1
 8016a0a:	d104      	bne.n	8016a16 <tcp_accept+0x22>
    struct tcp_pcb_listen *lpcb = (struct tcp_pcb_listen *)pcb;
 8016a0c:	687b      	ldr	r3, [r7, #4]
 8016a0e:	60fb      	str	r3, [r7, #12]
    lpcb->accept = accept;
 8016a10:	68fb      	ldr	r3, [r7, #12]
 8016a12:	683a      	ldr	r2, [r7, #0]
 8016a14:	619a      	str	r2, [r3, #24]
  }
}
 8016a16:	bf00      	nop
 8016a18:	3714      	adds	r7, #20
 8016a1a:	46bd      	mov	sp, r7
 8016a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016a20:	4770      	bx	lr
	...

08016a24 <tcp_poll>:
 * the application may use the polling functionality to call tcp_write()
 * again when the connection has been idle for a while.
 */
void
tcp_poll(struct tcp_pcb *pcb, tcp_poll_fn poll, u8_t interval)
{
 8016a24:	b580      	push	{r7, lr}
 8016a26:	b084      	sub	sp, #16
 8016a28:	af00      	add	r7, sp, #0
 8016a2a:	60f8      	str	r0, [r7, #12]
 8016a2c:	60b9      	str	r1, [r7, #8]
 8016a2e:	4613      	mov	r3, r2
 8016a30:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_poll: invalid pcb", pcb != NULL, return);
 8016a32:	68fb      	ldr	r3, [r7, #12]
 8016a34:	2b00      	cmp	r3, #0
 8016a36:	d107      	bne.n	8016a48 <tcp_poll+0x24>
 8016a38:	4b0e      	ldr	r3, [pc, #56]	; (8016a74 <tcp_poll+0x50>)
 8016a3a:	f640 023d 	movw	r2, #2109	; 0x83d
 8016a3e:	490e      	ldr	r1, [pc, #56]	; (8016a78 <tcp_poll+0x54>)
 8016a40:	480e      	ldr	r0, [pc, #56]	; (8016a7c <tcp_poll+0x58>)
 8016a42:	f007 fb57 	bl	801e0f4 <iprintf>
 8016a46:	e011      	b.n	8016a6c <tcp_poll+0x48>
  LWIP_ASSERT("invalid socket state for poll", pcb->state != LISTEN);
 8016a48:	68fb      	ldr	r3, [r7, #12]
 8016a4a:	7d1b      	ldrb	r3, [r3, #20]
 8016a4c:	2b01      	cmp	r3, #1
 8016a4e:	d106      	bne.n	8016a5e <tcp_poll+0x3a>
 8016a50:	4b08      	ldr	r3, [pc, #32]	; (8016a74 <tcp_poll+0x50>)
 8016a52:	f640 023e 	movw	r2, #2110	; 0x83e
 8016a56:	490a      	ldr	r1, [pc, #40]	; (8016a80 <tcp_poll+0x5c>)
 8016a58:	4808      	ldr	r0, [pc, #32]	; (8016a7c <tcp_poll+0x58>)
 8016a5a:	f007 fb4b 	bl	801e0f4 <iprintf>

#if LWIP_CALLBACK_API
  pcb->poll = poll;
 8016a5e:	68fb      	ldr	r3, [r7, #12]
 8016a60:	68ba      	ldr	r2, [r7, #8]
 8016a62:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#else /* LWIP_CALLBACK_API */
  LWIP_UNUSED_ARG(poll);
#endif /* LWIP_CALLBACK_API */
  pcb->pollinterval = interval;
 8016a66:	68fb      	ldr	r3, [r7, #12]
 8016a68:	79fa      	ldrb	r2, [r7, #7]
 8016a6a:	775a      	strb	r2, [r3, #29]
}
 8016a6c:	3710      	adds	r7, #16
 8016a6e:	46bd      	mov	sp, r7
 8016a70:	bd80      	pop	{r7, pc}
 8016a72:	bf00      	nop
 8016a74:	0801fdec 	.word	0x0801fdec
 8016a78:	08020400 	.word	0x08020400
 8016a7c:	0801fe30 	.word	0x0801fe30
 8016a80:	08020418 	.word	0x08020418

08016a84 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8016a84:	b580      	push	{r7, lr}
 8016a86:	b082      	sub	sp, #8
 8016a88:	af00      	add	r7, sp, #0
 8016a8a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8016a8c:	687b      	ldr	r3, [r7, #4]
 8016a8e:	2b00      	cmp	r3, #0
 8016a90:	d107      	bne.n	8016aa2 <tcp_pcb_purge+0x1e>
 8016a92:	4b21      	ldr	r3, [pc, #132]	; (8016b18 <tcp_pcb_purge+0x94>)
 8016a94:	f640 0251 	movw	r2, #2129	; 0x851
 8016a98:	4920      	ldr	r1, [pc, #128]	; (8016b1c <tcp_pcb_purge+0x98>)
 8016a9a:	4821      	ldr	r0, [pc, #132]	; (8016b20 <tcp_pcb_purge+0x9c>)
 8016a9c:	f007 fb2a 	bl	801e0f4 <iprintf>
 8016aa0:	e037      	b.n	8016b12 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 8016aa2:	687b      	ldr	r3, [r7, #4]
 8016aa4:	7d1b      	ldrb	r3, [r3, #20]
 8016aa6:	2b00      	cmp	r3, #0
 8016aa8:	d033      	beq.n	8016b12 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 8016aaa:	687b      	ldr	r3, [r7, #4]
 8016aac:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 8016aae:	2b0a      	cmp	r3, #10
 8016ab0:	d02f      	beq.n	8016b12 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 8016ab2:	687b      	ldr	r3, [r7, #4]
 8016ab4:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 8016ab6:	2b01      	cmp	r3, #1
 8016ab8:	d02b      	beq.n	8016b12 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 8016aba:	687b      	ldr	r3, [r7, #4]
 8016abc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016abe:	2b00      	cmp	r3, #0
 8016ac0:	d007      	beq.n	8016ad2 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8016ac6:	4618      	mov	r0, r3
 8016ac8:	f7fe f8ce 	bl	8014c68 <pbuf_free>
      pcb->refused_data = NULL;
 8016acc:	687b      	ldr	r3, [r7, #4]
 8016ace:	2200      	movs	r2, #0
 8016ad0:	679a      	str	r2, [r3, #120]	; 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8016ad2:	687b      	ldr	r3, [r7, #4]
 8016ad4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016ad6:	2b00      	cmp	r3, #0
 8016ad8:	d002      	beq.n	8016ae0 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 8016ada:	6878      	ldr	r0, [r7, #4]
 8016adc:	f000 f986 	bl	8016dec <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 8016ae0:	687b      	ldr	r3, [r7, #4]
 8016ae2:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8016ae6:	861a      	strh	r2, [r3, #48]	; 0x30

    tcp_segs_free(pcb->unsent);
 8016ae8:	687b      	ldr	r3, [r7, #4]
 8016aea:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016aec:	4618      	mov	r0, r3
 8016aee:	f7ff fcd5 	bl	801649c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 8016af2:	687b      	ldr	r3, [r7, #4]
 8016af4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016af6:	4618      	mov	r0, r3
 8016af8:	f7ff fcd0 	bl	801649c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	2200      	movs	r2, #0
 8016b00:	66da      	str	r2, [r3, #108]	; 0x6c
 8016b02:	687b      	ldr	r3, [r7, #4]
 8016b04:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	671a      	str	r2, [r3, #112]	; 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	2200      	movs	r2, #0
 8016b0e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */
  }
}
 8016b12:	3708      	adds	r7, #8
 8016b14:	46bd      	mov	sp, r7
 8016b16:	bd80      	pop	{r7, pc}
 8016b18:	0801fdec 	.word	0x0801fdec
 8016b1c:	08020438 	.word	0x08020438
 8016b20:	0801fe30 	.word	0x0801fe30

08016b24 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8016b24:	b580      	push	{r7, lr}
 8016b26:	b084      	sub	sp, #16
 8016b28:	af00      	add	r7, sp, #0
 8016b2a:	6078      	str	r0, [r7, #4]
 8016b2c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 8016b2e:	683b      	ldr	r3, [r7, #0]
 8016b30:	2b00      	cmp	r3, #0
 8016b32:	d106      	bne.n	8016b42 <tcp_pcb_remove+0x1e>
 8016b34:	4b3e      	ldr	r3, [pc, #248]	; (8016c30 <tcp_pcb_remove+0x10c>)
 8016b36:	f640 0283 	movw	r2, #2179	; 0x883
 8016b3a:	493e      	ldr	r1, [pc, #248]	; (8016c34 <tcp_pcb_remove+0x110>)
 8016b3c:	483e      	ldr	r0, [pc, #248]	; (8016c38 <tcp_pcb_remove+0x114>)
 8016b3e:	f007 fad9 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	d106      	bne.n	8016b56 <tcp_pcb_remove+0x32>
 8016b48:	4b39      	ldr	r3, [pc, #228]	; (8016c30 <tcp_pcb_remove+0x10c>)
 8016b4a:	f640 0284 	movw	r2, #2180	; 0x884
 8016b4e:	493b      	ldr	r1, [pc, #236]	; (8016c3c <tcp_pcb_remove+0x118>)
 8016b50:	4839      	ldr	r0, [pc, #228]	; (8016c38 <tcp_pcb_remove+0x114>)
 8016b52:	f007 facf 	bl	801e0f4 <iprintf>

  TCP_RMV(pcblist, pcb);
 8016b56:	687b      	ldr	r3, [r7, #4]
 8016b58:	681b      	ldr	r3, [r3, #0]
 8016b5a:	683a      	ldr	r2, [r7, #0]
 8016b5c:	429a      	cmp	r2, r3
 8016b5e:	d105      	bne.n	8016b6c <tcp_pcb_remove+0x48>
 8016b60:	687b      	ldr	r3, [r7, #4]
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	68da      	ldr	r2, [r3, #12]
 8016b66:	687b      	ldr	r3, [r7, #4]
 8016b68:	601a      	str	r2, [r3, #0]
 8016b6a:	e013      	b.n	8016b94 <tcp_pcb_remove+0x70>
 8016b6c:	687b      	ldr	r3, [r7, #4]
 8016b6e:	681b      	ldr	r3, [r3, #0]
 8016b70:	60fb      	str	r3, [r7, #12]
 8016b72:	e00c      	b.n	8016b8e <tcp_pcb_remove+0x6a>
 8016b74:	68fb      	ldr	r3, [r7, #12]
 8016b76:	68db      	ldr	r3, [r3, #12]
 8016b78:	683a      	ldr	r2, [r7, #0]
 8016b7a:	429a      	cmp	r2, r3
 8016b7c:	d104      	bne.n	8016b88 <tcp_pcb_remove+0x64>
 8016b7e:	683b      	ldr	r3, [r7, #0]
 8016b80:	68da      	ldr	r2, [r3, #12]
 8016b82:	68fb      	ldr	r3, [r7, #12]
 8016b84:	60da      	str	r2, [r3, #12]
 8016b86:	e005      	b.n	8016b94 <tcp_pcb_remove+0x70>
 8016b88:	68fb      	ldr	r3, [r7, #12]
 8016b8a:	68db      	ldr	r3, [r3, #12]
 8016b8c:	60fb      	str	r3, [r7, #12]
 8016b8e:	68fb      	ldr	r3, [r7, #12]
 8016b90:	2b00      	cmp	r3, #0
 8016b92:	d1ef      	bne.n	8016b74 <tcp_pcb_remove+0x50>
 8016b94:	683b      	ldr	r3, [r7, #0]
 8016b96:	2200      	movs	r2, #0
 8016b98:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 8016b9a:	6838      	ldr	r0, [r7, #0]
 8016b9c:	f7ff ff72 	bl	8016a84 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 8016ba0:	683b      	ldr	r3, [r7, #0]
 8016ba2:	7d1b      	ldrb	r3, [r3, #20]
 8016ba4:	2b0a      	cmp	r3, #10
 8016ba6:	d013      	beq.n	8016bd0 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 8016ba8:	683b      	ldr	r3, [r7, #0]
 8016baa:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 8016bac:	2b01      	cmp	r3, #1
 8016bae:	d00f      	beq.n	8016bd0 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 8016bb0:	683b      	ldr	r3, [r7, #0]
 8016bb2:	8b5b      	ldrh	r3, [r3, #26]
 8016bb4:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 8016bb8:	2b00      	cmp	r3, #0
 8016bba:	d009      	beq.n	8016bd0 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 8016bbc:	683b      	ldr	r3, [r7, #0]
 8016bbe:	8b5b      	ldrh	r3, [r3, #26]
 8016bc0:	f043 0302 	orr.w	r3, r3, #2
 8016bc4:	b29a      	uxth	r2, r3
 8016bc6:	683b      	ldr	r3, [r7, #0]
 8016bc8:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8016bca:	6838      	ldr	r0, [r7, #0]
 8016bcc:	f003 fbc2 	bl	801a354 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 8016bd0:	683b      	ldr	r3, [r7, #0]
 8016bd2:	7d1b      	ldrb	r3, [r3, #20]
 8016bd4:	2b01      	cmp	r3, #1
 8016bd6:	d020      	beq.n	8016c1a <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 8016bd8:	683b      	ldr	r3, [r7, #0]
 8016bda:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8016bdc:	2b00      	cmp	r3, #0
 8016bde:	d006      	beq.n	8016bee <tcp_pcb_remove+0xca>
 8016be0:	4b13      	ldr	r3, [pc, #76]	; (8016c30 <tcp_pcb_remove+0x10c>)
 8016be2:	f640 0293 	movw	r2, #2195	; 0x893
 8016be6:	4916      	ldr	r1, [pc, #88]	; (8016c40 <tcp_pcb_remove+0x11c>)
 8016be8:	4813      	ldr	r0, [pc, #76]	; (8016c38 <tcp_pcb_remove+0x114>)
 8016bea:	f007 fa83 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 8016bee:	683b      	ldr	r3, [r7, #0]
 8016bf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8016bf2:	2b00      	cmp	r3, #0
 8016bf4:	d006      	beq.n	8016c04 <tcp_pcb_remove+0xe0>
 8016bf6:	4b0e      	ldr	r3, [pc, #56]	; (8016c30 <tcp_pcb_remove+0x10c>)
 8016bf8:	f640 0294 	movw	r2, #2196	; 0x894
 8016bfc:	4911      	ldr	r1, [pc, #68]	; (8016c44 <tcp_pcb_remove+0x120>)
 8016bfe:	480e      	ldr	r0, [pc, #56]	; (8016c38 <tcp_pcb_remove+0x114>)
 8016c00:	f007 fa78 	bl	801e0f4 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8016c04:	683b      	ldr	r3, [r7, #0]
 8016c06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016c08:	2b00      	cmp	r3, #0
 8016c0a:	d006      	beq.n	8016c1a <tcp_pcb_remove+0xf6>
 8016c0c:	4b08      	ldr	r3, [pc, #32]	; (8016c30 <tcp_pcb_remove+0x10c>)
 8016c0e:	f640 0296 	movw	r2, #2198	; 0x896
 8016c12:	490d      	ldr	r1, [pc, #52]	; (8016c48 <tcp_pcb_remove+0x124>)
 8016c14:	4808      	ldr	r0, [pc, #32]	; (8016c38 <tcp_pcb_remove+0x114>)
 8016c16:	f007 fa6d 	bl	801e0f4 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8016c1a:	683b      	ldr	r3, [r7, #0]
 8016c1c:	2200      	movs	r2, #0
 8016c1e:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 8016c20:	683b      	ldr	r3, [r7, #0]
 8016c22:	2200      	movs	r2, #0
 8016c24:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8016c26:	bf00      	nop
 8016c28:	3710      	adds	r7, #16
 8016c2a:	46bd      	mov	sp, r7
 8016c2c:	bd80      	pop	{r7, pc}
 8016c2e:	bf00      	nop
 8016c30:	0801fdec 	.word	0x0801fdec
 8016c34:	08020454 	.word	0x08020454
 8016c38:	0801fe30 	.word	0x0801fe30
 8016c3c:	08020470 	.word	0x08020470
 8016c40:	08020490 	.word	0x08020490
 8016c44:	080204a8 	.word	0x080204a8
 8016c48:	080204c4 	.word	0x080204c4

08016c4c <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8016c4c:	b580      	push	{r7, lr}
 8016c4e:	b082      	sub	sp, #8
 8016c50:	af00      	add	r7, sp, #0
 8016c52:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8016c54:	687b      	ldr	r3, [r7, #4]
 8016c56:	2b00      	cmp	r3, #0
 8016c58:	d106      	bne.n	8016c68 <tcp_next_iss+0x1c>
 8016c5a:	4b0a      	ldr	r3, [pc, #40]	; (8016c84 <tcp_next_iss+0x38>)
 8016c5c:	f640 02af 	movw	r2, #2223	; 0x8af
 8016c60:	4909      	ldr	r1, [pc, #36]	; (8016c88 <tcp_next_iss+0x3c>)
 8016c62:	480a      	ldr	r0, [pc, #40]	; (8016c8c <tcp_next_iss+0x40>)
 8016c64:	f007 fa46 	bl	801e0f4 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8016c68:	4b09      	ldr	r3, [pc, #36]	; (8016c90 <tcp_next_iss+0x44>)
 8016c6a:	681a      	ldr	r2, [r3, #0]
 8016c6c:	4b09      	ldr	r3, [pc, #36]	; (8016c94 <tcp_next_iss+0x48>)
 8016c6e:	681b      	ldr	r3, [r3, #0]
 8016c70:	4413      	add	r3, r2
 8016c72:	4a07      	ldr	r2, [pc, #28]	; (8016c90 <tcp_next_iss+0x44>)
 8016c74:	6013      	str	r3, [r2, #0]
  return iss;
 8016c76:	4b06      	ldr	r3, [pc, #24]	; (8016c90 <tcp_next_iss+0x44>)
 8016c78:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8016c7a:	4618      	mov	r0, r3
 8016c7c:	3708      	adds	r7, #8
 8016c7e:	46bd      	mov	sp, r7
 8016c80:	bd80      	pop	{r7, pc}
 8016c82:	bf00      	nop
 8016c84:	0801fdec 	.word	0x0801fdec
 8016c88:	080204dc 	.word	0x080204dc
 8016c8c:	0801fe30 	.word	0x0801fe30
 8016c90:	20000054 	.word	0x20000054
 8016c94:	2000b514 	.word	0x2000b514

08016c98 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 8016c98:	b580      	push	{r7, lr}
 8016c9a:	b086      	sub	sp, #24
 8016c9c:	af00      	add	r7, sp, #0
 8016c9e:	4603      	mov	r3, r0
 8016ca0:	60b9      	str	r1, [r7, #8]
 8016ca2:	607a      	str	r2, [r7, #4]
 8016ca4:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 8016ca6:	687b      	ldr	r3, [r7, #4]
 8016ca8:	2b00      	cmp	r3, #0
 8016caa:	d106      	bne.n	8016cba <tcp_eff_send_mss_netif+0x22>
 8016cac:	4b14      	ldr	r3, [pc, #80]	; (8016d00 <tcp_eff_send_mss_netif+0x68>)
 8016cae:	f640 02c5 	movw	r2, #2245	; 0x8c5
 8016cb2:	4914      	ldr	r1, [pc, #80]	; (8016d04 <tcp_eff_send_mss_netif+0x6c>)
 8016cb4:	4814      	ldr	r0, [pc, #80]	; (8016d08 <tcp_eff_send_mss_netif+0x70>)
 8016cb6:	f007 fa1d 	bl	801e0f4 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 8016cba:	68bb      	ldr	r3, [r7, #8]
 8016cbc:	2b00      	cmp	r3, #0
 8016cbe:	d101      	bne.n	8016cc4 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 8016cc0:	89fb      	ldrh	r3, [r7, #14]
 8016cc2:	e019      	b.n	8016cf8 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 8016cc4:	68bb      	ldr	r3, [r7, #8]
 8016cc6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8016cc8:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 8016cca:	8afb      	ldrh	r3, [r7, #22]
 8016ccc:	2b00      	cmp	r3, #0
 8016cce:	d012      	beq.n	8016cf6 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 8016cd0:	2328      	movs	r3, #40	; 0x28
 8016cd2:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 8016cd4:	8afa      	ldrh	r2, [r7, #22]
 8016cd6:	8abb      	ldrh	r3, [r7, #20]
 8016cd8:	429a      	cmp	r2, r3
 8016cda:	d904      	bls.n	8016ce6 <tcp_eff_send_mss_netif+0x4e>
 8016cdc:	8afa      	ldrh	r2, [r7, #22]
 8016cde:	8abb      	ldrh	r3, [r7, #20]
 8016ce0:	1ad3      	subs	r3, r2, r3
 8016ce2:	b29b      	uxth	r3, r3
 8016ce4:	e000      	b.n	8016ce8 <tcp_eff_send_mss_netif+0x50>
 8016ce6:	2300      	movs	r3, #0
 8016ce8:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 8016cea:	8a7a      	ldrh	r2, [r7, #18]
 8016cec:	89fb      	ldrh	r3, [r7, #14]
 8016cee:	4293      	cmp	r3, r2
 8016cf0:	bf28      	it	cs
 8016cf2:	4613      	movcs	r3, r2
 8016cf4:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8016cf6:	89fb      	ldrh	r3, [r7, #14]
}
 8016cf8:	4618      	mov	r0, r3
 8016cfa:	3718      	adds	r7, #24
 8016cfc:	46bd      	mov	sp, r7
 8016cfe:	bd80      	pop	{r7, pc}
 8016d00:	0801fdec 	.word	0x0801fdec
 8016d04:	080204f8 	.word	0x080204f8
 8016d08:	0801fe30 	.word	0x0801fe30

08016d0c <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8016d0c:	b580      	push	{r7, lr}
 8016d0e:	b084      	sub	sp, #16
 8016d10:	af00      	add	r7, sp, #0
 8016d12:	6078      	str	r0, [r7, #4]
 8016d14:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8016d16:	683b      	ldr	r3, [r7, #0]
 8016d18:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8016d1a:	687b      	ldr	r3, [r7, #4]
 8016d1c:	2b00      	cmp	r3, #0
 8016d1e:	d119      	bne.n	8016d54 <tcp_netif_ip_addr_changed_pcblist+0x48>
 8016d20:	4b10      	ldr	r3, [pc, #64]	; (8016d64 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 8016d22:	f44f 6210 	mov.w	r2, #2304	; 0x900
 8016d26:	4910      	ldr	r1, [pc, #64]	; (8016d68 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8016d28:	4810      	ldr	r0, [pc, #64]	; (8016d6c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8016d2a:	f007 f9e3 	bl	801e0f4 <iprintf>

  while (pcb != NULL) {
 8016d2e:	e011      	b.n	8016d54 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 8016d30:	68fb      	ldr	r3, [r7, #12]
 8016d32:	681a      	ldr	r2, [r3, #0]
 8016d34:	687b      	ldr	r3, [r7, #4]
 8016d36:	681b      	ldr	r3, [r3, #0]
 8016d38:	429a      	cmp	r2, r3
 8016d3a:	d108      	bne.n	8016d4e <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8016d3c:	68fb      	ldr	r3, [r7, #12]
 8016d3e:	68db      	ldr	r3, [r3, #12]
 8016d40:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 8016d42:	68f8      	ldr	r0, [r7, #12]
 8016d44:	f7fe fd1c 	bl	8015780 <tcp_abort>
      pcb = next;
 8016d48:	68bb      	ldr	r3, [r7, #8]
 8016d4a:	60fb      	str	r3, [r7, #12]
 8016d4c:	e002      	b.n	8016d54 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 8016d4e:	68fb      	ldr	r3, [r7, #12]
 8016d50:	68db      	ldr	r3, [r3, #12]
 8016d52:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8016d54:	68fb      	ldr	r3, [r7, #12]
 8016d56:	2b00      	cmp	r3, #0
 8016d58:	d1ea      	bne.n	8016d30 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8016d5a:	bf00      	nop
 8016d5c:	3710      	adds	r7, #16
 8016d5e:	46bd      	mov	sp, r7
 8016d60:	bd80      	pop	{r7, pc}
 8016d62:	bf00      	nop
 8016d64:	0801fdec 	.word	0x0801fdec
 8016d68:	08020520 	.word	0x08020520
 8016d6c:	0801fe30 	.word	0x0801fe30

08016d70 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8016d70:	b580      	push	{r7, lr}
 8016d72:	b084      	sub	sp, #16
 8016d74:	af00      	add	r7, sp, #0
 8016d76:	6078      	str	r0, [r7, #4]
 8016d78:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8016d7a:	687b      	ldr	r3, [r7, #4]
 8016d7c:	2b00      	cmp	r3, #0
 8016d7e:	d02a      	beq.n	8016dd6 <tcp_netif_ip_addr_changed+0x66>
 8016d80:	687b      	ldr	r3, [r7, #4]
 8016d82:	681b      	ldr	r3, [r3, #0]
 8016d84:	2b00      	cmp	r3, #0
 8016d86:	d026      	beq.n	8016dd6 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8016d88:	4b15      	ldr	r3, [pc, #84]	; (8016de0 <tcp_netif_ip_addr_changed+0x70>)
 8016d8a:	681b      	ldr	r3, [r3, #0]
 8016d8c:	4619      	mov	r1, r3
 8016d8e:	6878      	ldr	r0, [r7, #4]
 8016d90:	f7ff ffbc 	bl	8016d0c <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 8016d94:	4b13      	ldr	r3, [pc, #76]	; (8016de4 <tcp_netif_ip_addr_changed+0x74>)
 8016d96:	681b      	ldr	r3, [r3, #0]
 8016d98:	4619      	mov	r1, r3
 8016d9a:	6878      	ldr	r0, [r7, #4]
 8016d9c:	f7ff ffb6 	bl	8016d0c <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 8016da0:	683b      	ldr	r3, [r7, #0]
 8016da2:	2b00      	cmp	r3, #0
 8016da4:	d017      	beq.n	8016dd6 <tcp_netif_ip_addr_changed+0x66>
 8016da6:	683b      	ldr	r3, [r7, #0]
 8016da8:	681b      	ldr	r3, [r3, #0]
 8016daa:	2b00      	cmp	r3, #0
 8016dac:	d013      	beq.n	8016dd6 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016dae:	4b0e      	ldr	r3, [pc, #56]	; (8016de8 <tcp_netif_ip_addr_changed+0x78>)
 8016db0:	681b      	ldr	r3, [r3, #0]
 8016db2:	60fb      	str	r3, [r7, #12]
 8016db4:	e00c      	b.n	8016dd0 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 8016db6:	68fb      	ldr	r3, [r7, #12]
 8016db8:	681a      	ldr	r2, [r3, #0]
 8016dba:	687b      	ldr	r3, [r7, #4]
 8016dbc:	681b      	ldr	r3, [r3, #0]
 8016dbe:	429a      	cmp	r2, r3
 8016dc0:	d103      	bne.n	8016dca <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 8016dc2:	683b      	ldr	r3, [r7, #0]
 8016dc4:	681a      	ldr	r2, [r3, #0]
 8016dc6:	68fb      	ldr	r3, [r7, #12]
 8016dc8:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8016dca:	68fb      	ldr	r3, [r7, #12]
 8016dcc:	68db      	ldr	r3, [r3, #12]
 8016dce:	60fb      	str	r3, [r7, #12]
 8016dd0:	68fb      	ldr	r3, [r7, #12]
 8016dd2:	2b00      	cmp	r3, #0
 8016dd4:	d1ef      	bne.n	8016db6 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 8016dd6:	bf00      	nop
 8016dd8:	3710      	adds	r7, #16
 8016dda:	46bd      	mov	sp, r7
 8016ddc:	bd80      	pop	{r7, pc}
 8016dde:	bf00      	nop
 8016de0:	2000b510 	.word	0x2000b510
 8016de4:	2000b51c 	.word	0x2000b51c
 8016de8:	2000b518 	.word	0x2000b518

08016dec <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 8016dec:	b580      	push	{r7, lr}
 8016dee:	b082      	sub	sp, #8
 8016df0:	af00      	add	r7, sp, #0
 8016df2:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016df8:	2b00      	cmp	r3, #0
 8016dfa:	d007      	beq.n	8016e0c <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8016e00:	4618      	mov	r0, r3
 8016e02:	f7ff fb4b 	bl	801649c <tcp_segs_free>
    pcb->ooseq = NULL;
 8016e06:	687b      	ldr	r3, [r7, #4]
 8016e08:	2200      	movs	r2, #0
 8016e0a:	675a      	str	r2, [r3, #116]	; 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8016e0c:	bf00      	nop
 8016e0e:	3708      	adds	r7, #8
 8016e10:	46bd      	mov	sp, r7
 8016e12:	bd80      	pop	{r7, pc}

08016e14 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8016e14:	b590      	push	{r4, r7, lr}
 8016e16:	b08d      	sub	sp, #52	; 0x34
 8016e18:	af04      	add	r7, sp, #16
 8016e1a:	6078      	str	r0, [r7, #4]
 8016e1c:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 8016e1e:	687b      	ldr	r3, [r7, #4]
 8016e20:	2b00      	cmp	r3, #0
 8016e22:	d105      	bne.n	8016e30 <tcp_input+0x1c>
 8016e24:	4b9b      	ldr	r3, [pc, #620]	; (8017094 <tcp_input+0x280>)
 8016e26:	2283      	movs	r2, #131	; 0x83
 8016e28:	499b      	ldr	r1, [pc, #620]	; (8017098 <tcp_input+0x284>)
 8016e2a:	489c      	ldr	r0, [pc, #624]	; (801709c <tcp_input+0x288>)
 8016e2c:	f007 f962 	bl	801e0f4 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 8016e30:	687b      	ldr	r3, [r7, #4]
 8016e32:	685b      	ldr	r3, [r3, #4]
 8016e34:	4a9a      	ldr	r2, [pc, #616]	; (80170a0 <tcp_input+0x28c>)
 8016e36:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	895b      	ldrh	r3, [r3, #10]
 8016e3c:	2b13      	cmp	r3, #19
 8016e3e:	f240 83c4 	bls.w	80175ca <tcp_input+0x7b6>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016e42:	4b98      	ldr	r3, [pc, #608]	; (80170a4 <tcp_input+0x290>)
 8016e44:	695a      	ldr	r2, [r3, #20]
 8016e46:	4b97      	ldr	r3, [pc, #604]	; (80170a4 <tcp_input+0x290>)
 8016e48:	681b      	ldr	r3, [r3, #0]
 8016e4a:	4619      	mov	r1, r3
 8016e4c:	4610      	mov	r0, r2
 8016e4e:	f006 f8a9 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 8016e52:	4603      	mov	r3, r0
 8016e54:	2b00      	cmp	r3, #0
 8016e56:	f040 83ba 	bne.w	80175ce <tcp_input+0x7ba>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8016e5a:	4b92      	ldr	r3, [pc, #584]	; (80170a4 <tcp_input+0x290>)
 8016e5c:	695b      	ldr	r3, [r3, #20]
 8016e5e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 8016e62:	2be0      	cmp	r3, #224	; 0xe0
 8016e64:	f000 83b3 	beq.w	80175ce <tcp_input+0x7ba>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8016e68:	4b8d      	ldr	r3, [pc, #564]	; (80170a0 <tcp_input+0x28c>)
 8016e6a:	681b      	ldr	r3, [r3, #0]
 8016e6c:	899b      	ldrh	r3, [r3, #12]
 8016e6e:	b29b      	uxth	r3, r3
 8016e70:	4618      	mov	r0, r3
 8016e72:	f7fc fb1b 	bl	80134ac <lwip_htons>
 8016e76:	4603      	mov	r3, r0
 8016e78:	0b1b      	lsrs	r3, r3, #12
 8016e7a:	b29b      	uxth	r3, r3
 8016e7c:	b2db      	uxtb	r3, r3
 8016e7e:	009b      	lsls	r3, r3, #2
 8016e80:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 8016e82:	7cbb      	ldrb	r3, [r7, #18]
 8016e84:	2b13      	cmp	r3, #19
 8016e86:	f240 83a2 	bls.w	80175ce <tcp_input+0x7ba>
 8016e8a:	7cbb      	ldrb	r3, [r7, #18]
 8016e8c:	b29a      	uxth	r2, r3
 8016e8e:	687b      	ldr	r3, [r7, #4]
 8016e90:	891b      	ldrh	r3, [r3, #8]
 8016e92:	429a      	cmp	r2, r3
 8016e94:	f200 839b 	bhi.w	80175ce <tcp_input+0x7ba>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 8016e98:	7cbb      	ldrb	r3, [r7, #18]
 8016e9a:	b29b      	uxth	r3, r3
 8016e9c:	3b14      	subs	r3, #20
 8016e9e:	b29a      	uxth	r2, r3
 8016ea0:	4b81      	ldr	r3, [pc, #516]	; (80170a8 <tcp_input+0x294>)
 8016ea2:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 8016ea4:	4b81      	ldr	r3, [pc, #516]	; (80170ac <tcp_input+0x298>)
 8016ea6:	2200      	movs	r2, #0
 8016ea8:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 8016eaa:	687b      	ldr	r3, [r7, #4]
 8016eac:	895a      	ldrh	r2, [r3, #10]
 8016eae:	7cbb      	ldrb	r3, [r7, #18]
 8016eb0:	b29b      	uxth	r3, r3
 8016eb2:	429a      	cmp	r2, r3
 8016eb4:	d309      	bcc.n	8016eca <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 8016eb6:	4b7c      	ldr	r3, [pc, #496]	; (80170a8 <tcp_input+0x294>)
 8016eb8:	881a      	ldrh	r2, [r3, #0]
 8016eba:	4b7d      	ldr	r3, [pc, #500]	; (80170b0 <tcp_input+0x29c>)
 8016ebc:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 8016ebe:	7cbb      	ldrb	r3, [r7, #18]
 8016ec0:	4619      	mov	r1, r3
 8016ec2:	6878      	ldr	r0, [r7, #4]
 8016ec4:	f7fd fe4a 	bl	8014b5c <pbuf_remove_header>
 8016ec8:	e04e      	b.n	8016f68 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 8016eca:	687b      	ldr	r3, [r7, #4]
 8016ecc:	681b      	ldr	r3, [r3, #0]
 8016ece:	2b00      	cmp	r3, #0
 8016ed0:	d105      	bne.n	8016ede <tcp_input+0xca>
 8016ed2:	4b70      	ldr	r3, [pc, #448]	; (8017094 <tcp_input+0x280>)
 8016ed4:	22c2      	movs	r2, #194	; 0xc2
 8016ed6:	4977      	ldr	r1, [pc, #476]	; (80170b4 <tcp_input+0x2a0>)
 8016ed8:	4870      	ldr	r0, [pc, #448]	; (801709c <tcp_input+0x288>)
 8016eda:	f007 f90b 	bl	801e0f4 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 8016ede:	2114      	movs	r1, #20
 8016ee0:	6878      	ldr	r0, [r7, #4]
 8016ee2:	f7fd fe3b 	bl	8014b5c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 8016ee6:	687b      	ldr	r3, [r7, #4]
 8016ee8:	895a      	ldrh	r2, [r3, #10]
 8016eea:	4b71      	ldr	r3, [pc, #452]	; (80170b0 <tcp_input+0x29c>)
 8016eec:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 8016eee:	4b6e      	ldr	r3, [pc, #440]	; (80170a8 <tcp_input+0x294>)
 8016ef0:	881a      	ldrh	r2, [r3, #0]
 8016ef2:	4b6f      	ldr	r3, [pc, #444]	; (80170b0 <tcp_input+0x29c>)
 8016ef4:	881b      	ldrh	r3, [r3, #0]
 8016ef6:	1ad3      	subs	r3, r2, r3
 8016ef8:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8016efa:	4b6d      	ldr	r3, [pc, #436]	; (80170b0 <tcp_input+0x29c>)
 8016efc:	881b      	ldrh	r3, [r3, #0]
 8016efe:	4619      	mov	r1, r3
 8016f00:	6878      	ldr	r0, [r7, #4]
 8016f02:	f7fd fe2b 	bl	8014b5c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8016f06:	687b      	ldr	r3, [r7, #4]
 8016f08:	681b      	ldr	r3, [r3, #0]
 8016f0a:	895b      	ldrh	r3, [r3, #10]
 8016f0c:	8a3a      	ldrh	r2, [r7, #16]
 8016f0e:	429a      	cmp	r2, r3
 8016f10:	f200 835f 	bhi.w	80175d2 <tcp_input+0x7be>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8016f14:	687b      	ldr	r3, [r7, #4]
 8016f16:	681b      	ldr	r3, [r3, #0]
 8016f18:	685b      	ldr	r3, [r3, #4]
 8016f1a:	4a64      	ldr	r2, [pc, #400]	; (80170ac <tcp_input+0x298>)
 8016f1c:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	681b      	ldr	r3, [r3, #0]
 8016f22:	8a3a      	ldrh	r2, [r7, #16]
 8016f24:	4611      	mov	r1, r2
 8016f26:	4618      	mov	r0, r3
 8016f28:	f7fd fe18 	bl	8014b5c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8016f2c:	687b      	ldr	r3, [r7, #4]
 8016f2e:	891a      	ldrh	r2, [r3, #8]
 8016f30:	8a3b      	ldrh	r3, [r7, #16]
 8016f32:	1ad3      	subs	r3, r2, r3
 8016f34:	b29a      	uxth	r2, r3
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8016f3a:	687b      	ldr	r3, [r7, #4]
 8016f3c:	895b      	ldrh	r3, [r3, #10]
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d005      	beq.n	8016f4e <tcp_input+0x13a>
 8016f42:	4b54      	ldr	r3, [pc, #336]	; (8017094 <tcp_input+0x280>)
 8016f44:	22df      	movs	r2, #223	; 0xdf
 8016f46:	495c      	ldr	r1, [pc, #368]	; (80170b8 <tcp_input+0x2a4>)
 8016f48:	4854      	ldr	r0, [pc, #336]	; (801709c <tcp_input+0x288>)
 8016f4a:	f007 f8d3 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 8016f4e:	687b      	ldr	r3, [r7, #4]
 8016f50:	891a      	ldrh	r2, [r3, #8]
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	681b      	ldr	r3, [r3, #0]
 8016f56:	891b      	ldrh	r3, [r3, #8]
 8016f58:	429a      	cmp	r2, r3
 8016f5a:	d005      	beq.n	8016f68 <tcp_input+0x154>
 8016f5c:	4b4d      	ldr	r3, [pc, #308]	; (8017094 <tcp_input+0x280>)
 8016f5e:	22e0      	movs	r2, #224	; 0xe0
 8016f60:	4956      	ldr	r1, [pc, #344]	; (80170bc <tcp_input+0x2a8>)
 8016f62:	484e      	ldr	r0, [pc, #312]	; (801709c <tcp_input+0x288>)
 8016f64:	f007 f8c6 	bl	801e0f4 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8016f68:	4b4d      	ldr	r3, [pc, #308]	; (80170a0 <tcp_input+0x28c>)
 8016f6a:	681b      	ldr	r3, [r3, #0]
 8016f6c:	881b      	ldrh	r3, [r3, #0]
 8016f6e:	b29a      	uxth	r2, r3
 8016f70:	4b4b      	ldr	r3, [pc, #300]	; (80170a0 <tcp_input+0x28c>)
 8016f72:	681c      	ldr	r4, [r3, #0]
 8016f74:	4610      	mov	r0, r2
 8016f76:	f7fc fa99 	bl	80134ac <lwip_htons>
 8016f7a:	4603      	mov	r3, r0
 8016f7c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 8016f7e:	4b48      	ldr	r3, [pc, #288]	; (80170a0 <tcp_input+0x28c>)
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	885b      	ldrh	r3, [r3, #2]
 8016f84:	b29a      	uxth	r2, r3
 8016f86:	4b46      	ldr	r3, [pc, #280]	; (80170a0 <tcp_input+0x28c>)
 8016f88:	681c      	ldr	r4, [r3, #0]
 8016f8a:	4610      	mov	r0, r2
 8016f8c:	f7fc fa8e 	bl	80134ac <lwip_htons>
 8016f90:	4603      	mov	r3, r0
 8016f92:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 8016f94:	4b42      	ldr	r3, [pc, #264]	; (80170a0 <tcp_input+0x28c>)
 8016f96:	681b      	ldr	r3, [r3, #0]
 8016f98:	685a      	ldr	r2, [r3, #4]
 8016f9a:	4b41      	ldr	r3, [pc, #260]	; (80170a0 <tcp_input+0x28c>)
 8016f9c:	681c      	ldr	r4, [r3, #0]
 8016f9e:	4610      	mov	r0, r2
 8016fa0:	f7fc fa99 	bl	80134d6 <lwip_htonl>
 8016fa4:	4603      	mov	r3, r0
 8016fa6:	6063      	str	r3, [r4, #4]
 8016fa8:	6863      	ldr	r3, [r4, #4]
 8016faa:	4a45      	ldr	r2, [pc, #276]	; (80170c0 <tcp_input+0x2ac>)
 8016fac:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 8016fae:	4b3c      	ldr	r3, [pc, #240]	; (80170a0 <tcp_input+0x28c>)
 8016fb0:	681b      	ldr	r3, [r3, #0]
 8016fb2:	689a      	ldr	r2, [r3, #8]
 8016fb4:	4b3a      	ldr	r3, [pc, #232]	; (80170a0 <tcp_input+0x28c>)
 8016fb6:	681c      	ldr	r4, [r3, #0]
 8016fb8:	4610      	mov	r0, r2
 8016fba:	f7fc fa8c 	bl	80134d6 <lwip_htonl>
 8016fbe:	4603      	mov	r3, r0
 8016fc0:	60a3      	str	r3, [r4, #8]
 8016fc2:	68a3      	ldr	r3, [r4, #8]
 8016fc4:	4a3f      	ldr	r2, [pc, #252]	; (80170c4 <tcp_input+0x2b0>)
 8016fc6:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 8016fc8:	4b35      	ldr	r3, [pc, #212]	; (80170a0 <tcp_input+0x28c>)
 8016fca:	681b      	ldr	r3, [r3, #0]
 8016fcc:	89db      	ldrh	r3, [r3, #14]
 8016fce:	b29a      	uxth	r2, r3
 8016fd0:	4b33      	ldr	r3, [pc, #204]	; (80170a0 <tcp_input+0x28c>)
 8016fd2:	681c      	ldr	r4, [r3, #0]
 8016fd4:	4610      	mov	r0, r2
 8016fd6:	f7fc fa69 	bl	80134ac <lwip_htons>
 8016fda:	4603      	mov	r3, r0
 8016fdc:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 8016fde:	4b30      	ldr	r3, [pc, #192]	; (80170a0 <tcp_input+0x28c>)
 8016fe0:	681b      	ldr	r3, [r3, #0]
 8016fe2:	899b      	ldrh	r3, [r3, #12]
 8016fe4:	b29b      	uxth	r3, r3
 8016fe6:	4618      	mov	r0, r3
 8016fe8:	f7fc fa60 	bl	80134ac <lwip_htons>
 8016fec:	4603      	mov	r3, r0
 8016fee:	b2db      	uxtb	r3, r3
 8016ff0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8016ff4:	b2da      	uxtb	r2, r3
 8016ff6:	4b34      	ldr	r3, [pc, #208]	; (80170c8 <tcp_input+0x2b4>)
 8016ff8:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8016ffa:	687b      	ldr	r3, [r7, #4]
 8016ffc:	891a      	ldrh	r2, [r3, #8]
 8016ffe:	4b33      	ldr	r3, [pc, #204]	; (80170cc <tcp_input+0x2b8>)
 8017000:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8017002:	4b31      	ldr	r3, [pc, #196]	; (80170c8 <tcp_input+0x2b4>)
 8017004:	781b      	ldrb	r3, [r3, #0]
 8017006:	f003 0303 	and.w	r3, r3, #3
 801700a:	2b00      	cmp	r3, #0
 801700c:	d00c      	beq.n	8017028 <tcp_input+0x214>
    tcplen++;
 801700e:	4b2f      	ldr	r3, [pc, #188]	; (80170cc <tcp_input+0x2b8>)
 8017010:	881b      	ldrh	r3, [r3, #0]
 8017012:	3301      	adds	r3, #1
 8017014:	b29a      	uxth	r2, r3
 8017016:	4b2d      	ldr	r3, [pc, #180]	; (80170cc <tcp_input+0x2b8>)
 8017018:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 801701a:	687b      	ldr	r3, [r7, #4]
 801701c:	891a      	ldrh	r2, [r3, #8]
 801701e:	4b2b      	ldr	r3, [pc, #172]	; (80170cc <tcp_input+0x2b8>)
 8017020:	881b      	ldrh	r3, [r3, #0]
 8017022:	429a      	cmp	r2, r3
 8017024:	f200 82d7 	bhi.w	80175d6 <tcp_input+0x7c2>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8017028:	2300      	movs	r3, #0
 801702a:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801702c:	4b28      	ldr	r3, [pc, #160]	; (80170d0 <tcp_input+0x2bc>)
 801702e:	681b      	ldr	r3, [r3, #0]
 8017030:	61fb      	str	r3, [r7, #28]
 8017032:	e09d      	b.n	8017170 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8017034:	69fb      	ldr	r3, [r7, #28]
 8017036:	7d1b      	ldrb	r3, [r3, #20]
 8017038:	2b00      	cmp	r3, #0
 801703a:	d105      	bne.n	8017048 <tcp_input+0x234>
 801703c:	4b15      	ldr	r3, [pc, #84]	; (8017094 <tcp_input+0x280>)
 801703e:	22fb      	movs	r2, #251	; 0xfb
 8017040:	4924      	ldr	r1, [pc, #144]	; (80170d4 <tcp_input+0x2c0>)
 8017042:	4816      	ldr	r0, [pc, #88]	; (801709c <tcp_input+0x288>)
 8017044:	f007 f856 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8017048:	69fb      	ldr	r3, [r7, #28]
 801704a:	7d1b      	ldrb	r3, [r3, #20]
 801704c:	2b0a      	cmp	r3, #10
 801704e:	d105      	bne.n	801705c <tcp_input+0x248>
 8017050:	4b10      	ldr	r3, [pc, #64]	; (8017094 <tcp_input+0x280>)
 8017052:	22fc      	movs	r2, #252	; 0xfc
 8017054:	4920      	ldr	r1, [pc, #128]	; (80170d8 <tcp_input+0x2c4>)
 8017056:	4811      	ldr	r0, [pc, #68]	; (801709c <tcp_input+0x288>)
 8017058:	f007 f84c 	bl	801e0f4 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 801705c:	69fb      	ldr	r3, [r7, #28]
 801705e:	7d1b      	ldrb	r3, [r3, #20]
 8017060:	2b01      	cmp	r3, #1
 8017062:	d105      	bne.n	8017070 <tcp_input+0x25c>
 8017064:	4b0b      	ldr	r3, [pc, #44]	; (8017094 <tcp_input+0x280>)
 8017066:	22fd      	movs	r2, #253	; 0xfd
 8017068:	491c      	ldr	r1, [pc, #112]	; (80170dc <tcp_input+0x2c8>)
 801706a:	480c      	ldr	r0, [pc, #48]	; (801709c <tcp_input+0x288>)
 801706c:	f007 f842 	bl	801e0f4 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017070:	69fb      	ldr	r3, [r7, #28]
 8017072:	7a1b      	ldrb	r3, [r3, #8]
 8017074:	2b00      	cmp	r3, #0
 8017076:	d033      	beq.n	80170e0 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017078:	69fb      	ldr	r3, [r7, #28]
 801707a:	7a1a      	ldrb	r2, [r3, #8]
 801707c:	4b09      	ldr	r3, [pc, #36]	; (80170a4 <tcp_input+0x290>)
 801707e:	685b      	ldr	r3, [r3, #4]
 8017080:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017084:	3301      	adds	r3, #1
 8017086:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8017088:	429a      	cmp	r2, r3
 801708a:	d029      	beq.n	80170e0 <tcp_input+0x2cc>
      prev = pcb;
 801708c:	69fb      	ldr	r3, [r7, #28]
 801708e:	61bb      	str	r3, [r7, #24]
      continue;
 8017090:	e06b      	b.n	801716a <tcp_input+0x356>
 8017092:	bf00      	nop
 8017094:	08020554 	.word	0x08020554
 8017098:	08020588 	.word	0x08020588
 801709c:	080205a0 	.word	0x080205a0
 80170a0:	20004540 	.word	0x20004540
 80170a4:	20007dfc 	.word	0x20007dfc
 80170a8:	20004544 	.word	0x20004544
 80170ac:	20004548 	.word	0x20004548
 80170b0:	20004546 	.word	0x20004546
 80170b4:	080205c8 	.word	0x080205c8
 80170b8:	080205d8 	.word	0x080205d8
 80170bc:	080205e4 	.word	0x080205e4
 80170c0:	20004550 	.word	0x20004550
 80170c4:	20004554 	.word	0x20004554
 80170c8:	2000455c 	.word	0x2000455c
 80170cc:	2000455a 	.word	0x2000455a
 80170d0:	2000b510 	.word	0x2000b510
 80170d4:	08020604 	.word	0x08020604
 80170d8:	0802062c 	.word	0x0802062c
 80170dc:	08020658 	.word	0x08020658
    }

    if (pcb->remote_port == tcphdr->src &&
 80170e0:	69fb      	ldr	r3, [r7, #28]
 80170e2:	8b1a      	ldrh	r2, [r3, #24]
 80170e4:	4b94      	ldr	r3, [pc, #592]	; (8017338 <tcp_input+0x524>)
 80170e6:	681b      	ldr	r3, [r3, #0]
 80170e8:	881b      	ldrh	r3, [r3, #0]
 80170ea:	b29b      	uxth	r3, r3
 80170ec:	429a      	cmp	r2, r3
 80170ee:	d13a      	bne.n	8017166 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 80170f0:	69fb      	ldr	r3, [r7, #28]
 80170f2:	8ada      	ldrh	r2, [r3, #22]
 80170f4:	4b90      	ldr	r3, [pc, #576]	; (8017338 <tcp_input+0x524>)
 80170f6:	681b      	ldr	r3, [r3, #0]
 80170f8:	885b      	ldrh	r3, [r3, #2]
 80170fa:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 80170fc:	429a      	cmp	r2, r3
 80170fe:	d132      	bne.n	8017166 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017100:	69fb      	ldr	r3, [r7, #28]
 8017102:	685a      	ldr	r2, [r3, #4]
 8017104:	4b8d      	ldr	r3, [pc, #564]	; (801733c <tcp_input+0x528>)
 8017106:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8017108:	429a      	cmp	r2, r3
 801710a:	d12c      	bne.n	8017166 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801710c:	69fb      	ldr	r3, [r7, #28]
 801710e:	681a      	ldr	r2, [r3, #0]
 8017110:	4b8a      	ldr	r3, [pc, #552]	; (801733c <tcp_input+0x528>)
 8017112:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8017114:	429a      	cmp	r2, r3
 8017116:	d126      	bne.n	8017166 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8017118:	69fb      	ldr	r3, [r7, #28]
 801711a:	68db      	ldr	r3, [r3, #12]
 801711c:	69fa      	ldr	r2, [r7, #28]
 801711e:	429a      	cmp	r2, r3
 8017120:	d106      	bne.n	8017130 <tcp_input+0x31c>
 8017122:	4b87      	ldr	r3, [pc, #540]	; (8017340 <tcp_input+0x52c>)
 8017124:	f240 120d 	movw	r2, #269	; 0x10d
 8017128:	4986      	ldr	r1, [pc, #536]	; (8017344 <tcp_input+0x530>)
 801712a:	4887      	ldr	r0, [pc, #540]	; (8017348 <tcp_input+0x534>)
 801712c:	f006 ffe2 	bl	801e0f4 <iprintf>
      if (prev != NULL) {
 8017130:	69bb      	ldr	r3, [r7, #24]
 8017132:	2b00      	cmp	r3, #0
 8017134:	d00a      	beq.n	801714c <tcp_input+0x338>
        prev->next = pcb->next;
 8017136:	69fb      	ldr	r3, [r7, #28]
 8017138:	68da      	ldr	r2, [r3, #12]
 801713a:	69bb      	ldr	r3, [r7, #24]
 801713c:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 801713e:	4b83      	ldr	r3, [pc, #524]	; (801734c <tcp_input+0x538>)
 8017140:	681a      	ldr	r2, [r3, #0]
 8017142:	69fb      	ldr	r3, [r7, #28]
 8017144:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8017146:	4a81      	ldr	r2, [pc, #516]	; (801734c <tcp_input+0x538>)
 8017148:	69fb      	ldr	r3, [r7, #28]
 801714a:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 801714c:	69fb      	ldr	r3, [r7, #28]
 801714e:	68db      	ldr	r3, [r3, #12]
 8017150:	69fa      	ldr	r2, [r7, #28]
 8017152:	429a      	cmp	r2, r3
 8017154:	d111      	bne.n	801717a <tcp_input+0x366>
 8017156:	4b7a      	ldr	r3, [pc, #488]	; (8017340 <tcp_input+0x52c>)
 8017158:	f240 1215 	movw	r2, #277	; 0x115
 801715c:	497c      	ldr	r1, [pc, #496]	; (8017350 <tcp_input+0x53c>)
 801715e:	487a      	ldr	r0, [pc, #488]	; (8017348 <tcp_input+0x534>)
 8017160:	f006 ffc8 	bl	801e0f4 <iprintf>
      break;
 8017164:	e009      	b.n	801717a <tcp_input+0x366>
    }
    prev = pcb;
 8017166:	69fb      	ldr	r3, [r7, #28]
 8017168:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801716a:	69fb      	ldr	r3, [r7, #28]
 801716c:	68db      	ldr	r3, [r3, #12]
 801716e:	61fb      	str	r3, [r7, #28]
 8017170:	69fb      	ldr	r3, [r7, #28]
 8017172:	2b00      	cmp	r3, #0
 8017174:	f47f af5e 	bne.w	8017034 <tcp_input+0x220>
 8017178:	e000      	b.n	801717c <tcp_input+0x368>
      break;
 801717a:	bf00      	nop
  }

  if (pcb == NULL) {
 801717c:	69fb      	ldr	r3, [r7, #28]
 801717e:	2b00      	cmp	r3, #0
 8017180:	f040 8095 	bne.w	80172ae <tcp_input+0x49a>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017184:	4b73      	ldr	r3, [pc, #460]	; (8017354 <tcp_input+0x540>)
 8017186:	681b      	ldr	r3, [r3, #0]
 8017188:	61fb      	str	r3, [r7, #28]
 801718a:	e03f      	b.n	801720c <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 801718c:	69fb      	ldr	r3, [r7, #28]
 801718e:	7d1b      	ldrb	r3, [r3, #20]
 8017190:	2b0a      	cmp	r3, #10
 8017192:	d006      	beq.n	80171a2 <tcp_input+0x38e>
 8017194:	4b6a      	ldr	r3, [pc, #424]	; (8017340 <tcp_input+0x52c>)
 8017196:	f240 121f 	movw	r2, #287	; 0x11f
 801719a:	496f      	ldr	r1, [pc, #444]	; (8017358 <tcp_input+0x544>)
 801719c:	486a      	ldr	r0, [pc, #424]	; (8017348 <tcp_input+0x534>)
 801719e:	f006 ffa9 	bl	801e0f4 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80171a2:	69fb      	ldr	r3, [r7, #28]
 80171a4:	7a1b      	ldrb	r3, [r3, #8]
 80171a6:	2b00      	cmp	r3, #0
 80171a8:	d009      	beq.n	80171be <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 80171aa:	69fb      	ldr	r3, [r7, #28]
 80171ac:	7a1a      	ldrb	r2, [r3, #8]
 80171ae:	4b63      	ldr	r3, [pc, #396]	; (801733c <tcp_input+0x528>)
 80171b0:	685b      	ldr	r3, [r3, #4]
 80171b2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80171b6:	3301      	adds	r3, #1
 80171b8:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 80171ba:	429a      	cmp	r2, r3
 80171bc:	d122      	bne.n	8017204 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 80171be:	69fb      	ldr	r3, [r7, #28]
 80171c0:	8b1a      	ldrh	r2, [r3, #24]
 80171c2:	4b5d      	ldr	r3, [pc, #372]	; (8017338 <tcp_input+0x524>)
 80171c4:	681b      	ldr	r3, [r3, #0]
 80171c6:	881b      	ldrh	r3, [r3, #0]
 80171c8:	b29b      	uxth	r3, r3
 80171ca:	429a      	cmp	r2, r3
 80171cc:	d11b      	bne.n	8017206 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 80171ce:	69fb      	ldr	r3, [r7, #28]
 80171d0:	8ada      	ldrh	r2, [r3, #22]
 80171d2:	4b59      	ldr	r3, [pc, #356]	; (8017338 <tcp_input+0x524>)
 80171d4:	681b      	ldr	r3, [r3, #0]
 80171d6:	885b      	ldrh	r3, [r3, #2]
 80171d8:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 80171da:	429a      	cmp	r2, r3
 80171dc:	d113      	bne.n	8017206 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80171de:	69fb      	ldr	r3, [r7, #28]
 80171e0:	685a      	ldr	r2, [r3, #4]
 80171e2:	4b56      	ldr	r3, [pc, #344]	; (801733c <tcp_input+0x528>)
 80171e4:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 80171e6:	429a      	cmp	r2, r3
 80171e8:	d10d      	bne.n	8017206 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80171ea:	69fb      	ldr	r3, [r7, #28]
 80171ec:	681a      	ldr	r2, [r3, #0]
 80171ee:	4b53      	ldr	r3, [pc, #332]	; (801733c <tcp_input+0x528>)
 80171f0:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 80171f2:	429a      	cmp	r2, r3
 80171f4:	d107      	bne.n	8017206 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 80171f6:	69f8      	ldr	r0, [r7, #28]
 80171f8:	f000 fb52 	bl	80178a0 <tcp_timewait_input>
        }
        pbuf_free(p);
 80171fc:	6878      	ldr	r0, [r7, #4]
 80171fe:	f7fd fd33 	bl	8014c68 <pbuf_free>
        return;
 8017202:	e1ee      	b.n	80175e2 <tcp_input+0x7ce>
        continue;
 8017204:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8017206:	69fb      	ldr	r3, [r7, #28]
 8017208:	68db      	ldr	r3, [r3, #12]
 801720a:	61fb      	str	r3, [r7, #28]
 801720c:	69fb      	ldr	r3, [r7, #28]
 801720e:	2b00      	cmp	r3, #0
 8017210:	d1bc      	bne.n	801718c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8017212:	2300      	movs	r3, #0
 8017214:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8017216:	4b51      	ldr	r3, [pc, #324]	; (801735c <tcp_input+0x548>)
 8017218:	681b      	ldr	r3, [r3, #0]
 801721a:	617b      	str	r3, [r7, #20]
 801721c:	e02a      	b.n	8017274 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 801721e:	697b      	ldr	r3, [r7, #20]
 8017220:	7a1b      	ldrb	r3, [r3, #8]
 8017222:	2b00      	cmp	r3, #0
 8017224:	d00c      	beq.n	8017240 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8017226:	697b      	ldr	r3, [r7, #20]
 8017228:	7a1a      	ldrb	r2, [r3, #8]
 801722a:	4b44      	ldr	r3, [pc, #272]	; (801733c <tcp_input+0x528>)
 801722c:	685b      	ldr	r3, [r3, #4]
 801722e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8017232:	3301      	adds	r3, #1
 8017234:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8017236:	429a      	cmp	r2, r3
 8017238:	d002      	beq.n	8017240 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 801723a:	697b      	ldr	r3, [r7, #20]
 801723c:	61bb      	str	r3, [r7, #24]
        continue;
 801723e:	e016      	b.n	801726e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8017240:	697b      	ldr	r3, [r7, #20]
 8017242:	8ada      	ldrh	r2, [r3, #22]
 8017244:	4b3c      	ldr	r3, [pc, #240]	; (8017338 <tcp_input+0x524>)
 8017246:	681b      	ldr	r3, [r3, #0]
 8017248:	885b      	ldrh	r3, [r3, #2]
 801724a:	b29b      	uxth	r3, r3
 801724c:	429a      	cmp	r2, r3
 801724e:	d10c      	bne.n	801726a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8017250:	697b      	ldr	r3, [r7, #20]
 8017252:	681a      	ldr	r2, [r3, #0]
 8017254:	4b39      	ldr	r3, [pc, #228]	; (801733c <tcp_input+0x528>)
 8017256:	695b      	ldr	r3, [r3, #20]
 8017258:	429a      	cmp	r2, r3
 801725a:	d00f      	beq.n	801727c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 801725c:	697b      	ldr	r3, [r7, #20]
 801725e:	2b00      	cmp	r3, #0
 8017260:	d00d      	beq.n	801727e <tcp_input+0x46a>
 8017262:	697b      	ldr	r3, [r7, #20]
 8017264:	681b      	ldr	r3, [r3, #0]
 8017266:	2b00      	cmp	r3, #0
 8017268:	d009      	beq.n	801727e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 801726a:	697b      	ldr	r3, [r7, #20]
 801726c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 801726e:	697b      	ldr	r3, [r7, #20]
 8017270:	68db      	ldr	r3, [r3, #12]
 8017272:	617b      	str	r3, [r7, #20]
 8017274:	697b      	ldr	r3, [r7, #20]
 8017276:	2b00      	cmp	r3, #0
 8017278:	d1d1      	bne.n	801721e <tcp_input+0x40a>
 801727a:	e000      	b.n	801727e <tcp_input+0x46a>
            break;
 801727c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 801727e:	697b      	ldr	r3, [r7, #20]
 8017280:	2b00      	cmp	r3, #0
 8017282:	d014      	beq.n	80172ae <tcp_input+0x49a>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8017284:	69bb      	ldr	r3, [r7, #24]
 8017286:	2b00      	cmp	r3, #0
 8017288:	d00a      	beq.n	80172a0 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 801728a:	697b      	ldr	r3, [r7, #20]
 801728c:	68da      	ldr	r2, [r3, #12]
 801728e:	69bb      	ldr	r3, [r7, #24]
 8017290:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8017292:	4b32      	ldr	r3, [pc, #200]	; (801735c <tcp_input+0x548>)
 8017294:	681a      	ldr	r2, [r3, #0]
 8017296:	697b      	ldr	r3, [r7, #20]
 8017298:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 801729a:	4a30      	ldr	r2, [pc, #192]	; (801735c <tcp_input+0x548>)
 801729c:	697b      	ldr	r3, [r7, #20]
 801729e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 80172a0:	6978      	ldr	r0, [r7, #20]
 80172a2:	f000 f9ff 	bl	80176a4 <tcp_listen_input>
      }
      pbuf_free(p);
 80172a6:	6878      	ldr	r0, [r7, #4]
 80172a8:	f7fd fcde 	bl	8014c68 <pbuf_free>
      return;
 80172ac:	e199      	b.n	80175e2 <tcp_input+0x7ce>
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 80172ae:	69fb      	ldr	r3, [r7, #28]
 80172b0:	2b00      	cmp	r3, #0
 80172b2:	f000 8160 	beq.w	8017576 <tcp_input+0x762>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 80172b6:	4b2a      	ldr	r3, [pc, #168]	; (8017360 <tcp_input+0x54c>)
 80172b8:	2200      	movs	r2, #0
 80172ba:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 80172bc:	687b      	ldr	r3, [r7, #4]
 80172be:	891a      	ldrh	r2, [r3, #8]
 80172c0:	4b27      	ldr	r3, [pc, #156]	; (8017360 <tcp_input+0x54c>)
 80172c2:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 80172c4:	4a26      	ldr	r2, [pc, #152]	; (8017360 <tcp_input+0x54c>)
 80172c6:	687b      	ldr	r3, [r7, #4]
 80172c8:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 80172ca:	4b1b      	ldr	r3, [pc, #108]	; (8017338 <tcp_input+0x524>)
 80172cc:	681b      	ldr	r3, [r3, #0]
 80172ce:	4a24      	ldr	r2, [pc, #144]	; (8017360 <tcp_input+0x54c>)
 80172d0:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 80172d2:	4b24      	ldr	r3, [pc, #144]	; (8017364 <tcp_input+0x550>)
 80172d4:	2200      	movs	r2, #0
 80172d6:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 80172d8:	4b23      	ldr	r3, [pc, #140]	; (8017368 <tcp_input+0x554>)
 80172da:	2200      	movs	r2, #0
 80172dc:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 80172de:	4b23      	ldr	r3, [pc, #140]	; (801736c <tcp_input+0x558>)
 80172e0:	2200      	movs	r2, #0
 80172e2:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 80172e4:	4b22      	ldr	r3, [pc, #136]	; (8017370 <tcp_input+0x55c>)
 80172e6:	781b      	ldrb	r3, [r3, #0]
 80172e8:	f003 0308 	and.w	r3, r3, #8
 80172ec:	2b00      	cmp	r3, #0
 80172ee:	d006      	beq.n	80172fe <tcp_input+0x4ea>
      p->flags |= PBUF_FLAG_PUSH;
 80172f0:	687b      	ldr	r3, [r7, #4]
 80172f2:	7b5b      	ldrb	r3, [r3, #13]
 80172f4:	f043 0301 	orr.w	r3, r3, #1
 80172f8:	b2da      	uxtb	r2, r3
 80172fa:	687b      	ldr	r3, [r7, #4]
 80172fc:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 80172fe:	69fb      	ldr	r3, [r7, #28]
 8017300:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8017302:	2b00      	cmp	r3, #0
 8017304:	d038      	beq.n	8017378 <tcp_input+0x564>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8017306:	69f8      	ldr	r0, [r7, #28]
 8017308:	f7ff f84c 	bl	80163a4 <tcp_process_refused_data>
 801730c:	4603      	mov	r3, r0
 801730e:	f113 0f0d 	cmn.w	r3, #13
 8017312:	d007      	beq.n	8017324 <tcp_input+0x510>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8017314:	69fb      	ldr	r3, [r7, #28]
 8017316:	6f9b      	ldr	r3, [r3, #120]	; 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8017318:	2b00      	cmp	r3, #0
 801731a:	d02d      	beq.n	8017378 <tcp_input+0x564>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 801731c:	4b15      	ldr	r3, [pc, #84]	; (8017374 <tcp_input+0x560>)
 801731e:	881b      	ldrh	r3, [r3, #0]
 8017320:	2b00      	cmp	r3, #0
 8017322:	d029      	beq.n	8017378 <tcp_input+0x564>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8017324:	69fb      	ldr	r3, [r7, #28]
 8017326:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8017328:	2b00      	cmp	r3, #0
 801732a:	f040 8104 	bne.w	8017536 <tcp_input+0x722>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 801732e:	69f8      	ldr	r0, [r7, #28]
 8017330:	f003 fe28 	bl	801af84 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8017334:	e0ff      	b.n	8017536 <tcp_input+0x722>
 8017336:	bf00      	nop
 8017338:	20004540 	.word	0x20004540
 801733c:	20007dfc 	.word	0x20007dfc
 8017340:	08020554 	.word	0x08020554
 8017344:	08020680 	.word	0x08020680
 8017348:	080205a0 	.word	0x080205a0
 801734c:	2000b510 	.word	0x2000b510
 8017350:	080206ac 	.word	0x080206ac
 8017354:	2000b520 	.word	0x2000b520
 8017358:	080206d8 	.word	0x080206d8
 801735c:	2000b518 	.word	0x2000b518
 8017360:	20004530 	.word	0x20004530
 8017364:	20004560 	.word	0x20004560
 8017368:	2000455d 	.word	0x2000455d
 801736c:	20004558 	.word	0x20004558
 8017370:	2000455c 	.word	0x2000455c
 8017374:	2000455a 	.word	0x2000455a
      }
    }
    tcp_input_pcb = pcb;
 8017378:	4a9b      	ldr	r2, [pc, #620]	; (80175e8 <tcp_input+0x7d4>)
 801737a:	69fb      	ldr	r3, [r7, #28]
 801737c:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 801737e:	69f8      	ldr	r0, [r7, #28]
 8017380:	f000 fb0a 	bl	8017998 <tcp_process>
 8017384:	4603      	mov	r3, r0
 8017386:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8017388:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801738c:	f113 0f0d 	cmn.w	r3, #13
 8017390:	f000 80d3 	beq.w	801753a <tcp_input+0x726>
      if (recv_flags & TF_RESET) {
 8017394:	4b95      	ldr	r3, [pc, #596]	; (80175ec <tcp_input+0x7d8>)
 8017396:	781b      	ldrb	r3, [r3, #0]
 8017398:	f003 0308 	and.w	r3, r3, #8
 801739c:	2b00      	cmp	r3, #0
 801739e:	d015      	beq.n	80173cc <tcp_input+0x5b8>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 80173a0:	69fb      	ldr	r3, [r7, #28]
 80173a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80173a6:	2b00      	cmp	r3, #0
 80173a8:	d008      	beq.n	80173bc <tcp_input+0x5a8>
 80173aa:	69fb      	ldr	r3, [r7, #28]
 80173ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80173b0:	69fa      	ldr	r2, [r7, #28]
 80173b2:	6912      	ldr	r2, [r2, #16]
 80173b4:	f06f 010d 	mvn.w	r1, #13
 80173b8:	4610      	mov	r0, r2
 80173ba:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 80173bc:	69f9      	ldr	r1, [r7, #28]
 80173be:	488c      	ldr	r0, [pc, #560]	; (80175f0 <tcp_input+0x7dc>)
 80173c0:	f7ff fbb0 	bl	8016b24 <tcp_pcb_remove>
        tcp_free(pcb);
 80173c4:	69f8      	ldr	r0, [r7, #28]
 80173c6:	f7fd fefb 	bl	80151c0 <tcp_free>
 80173ca:	e0c1      	b.n	8017550 <tcp_input+0x73c>
      } else {
        err = ERR_OK;
 80173cc:	2300      	movs	r3, #0
 80173ce:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 80173d0:	4b88      	ldr	r3, [pc, #544]	; (80175f4 <tcp_input+0x7e0>)
 80173d2:	881b      	ldrh	r3, [r3, #0]
 80173d4:	2b00      	cmp	r3, #0
 80173d6:	d01d      	beq.n	8017414 <tcp_input+0x600>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 80173d8:	4b86      	ldr	r3, [pc, #536]	; (80175f4 <tcp_input+0x7e0>)
 80173da:	881b      	ldrh	r3, [r3, #0]
 80173dc:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 80173de:	69fb      	ldr	r3, [r7, #28]
 80173e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80173e4:	2b00      	cmp	r3, #0
 80173e6:	d00a      	beq.n	80173fe <tcp_input+0x5ea>
 80173e8:	69fb      	ldr	r3, [r7, #28]
 80173ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80173ee:	69fa      	ldr	r2, [r7, #28]
 80173f0:	6910      	ldr	r0, [r2, #16]
 80173f2:	89fa      	ldrh	r2, [r7, #14]
 80173f4:	69f9      	ldr	r1, [r7, #28]
 80173f6:	4798      	blx	r3
 80173f8:	4603      	mov	r3, r0
 80173fa:	74fb      	strb	r3, [r7, #19]
 80173fc:	e001      	b.n	8017402 <tcp_input+0x5ee>
 80173fe:	2300      	movs	r3, #0
 8017400:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017402:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017406:	f113 0f0d 	cmn.w	r3, #13
 801740a:	f000 8098 	beq.w	801753e <tcp_input+0x72a>
              goto aborted;
            }
          }
          recv_acked = 0;
 801740e:	4b79      	ldr	r3, [pc, #484]	; (80175f4 <tcp_input+0x7e0>)
 8017410:	2200      	movs	r2, #0
 8017412:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8017414:	69f8      	ldr	r0, [r7, #28]
 8017416:	f000 f905 	bl	8017624 <tcp_input_delayed_close>
 801741a:	4603      	mov	r3, r0
 801741c:	2b00      	cmp	r3, #0
 801741e:	f040 8090 	bne.w	8017542 <tcp_input+0x72e>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8017422:	4b75      	ldr	r3, [pc, #468]	; (80175f8 <tcp_input+0x7e4>)
 8017424:	681b      	ldr	r3, [r3, #0]
 8017426:	2b00      	cmp	r3, #0
 8017428:	d041      	beq.n	80174ae <tcp_input+0x69a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 801742a:	69fb      	ldr	r3, [r7, #28]
 801742c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 801742e:	2b00      	cmp	r3, #0
 8017430:	d006      	beq.n	8017440 <tcp_input+0x62c>
 8017432:	4b72      	ldr	r3, [pc, #456]	; (80175fc <tcp_input+0x7e8>)
 8017434:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 8017438:	4971      	ldr	r1, [pc, #452]	; (8017600 <tcp_input+0x7ec>)
 801743a:	4872      	ldr	r0, [pc, #456]	; (8017604 <tcp_input+0x7f0>)
 801743c:	f006 fe5a 	bl	801e0f4 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8017440:	69fb      	ldr	r3, [r7, #28]
 8017442:	8b5b      	ldrh	r3, [r3, #26]
 8017444:	f003 0310 	and.w	r3, r3, #16
 8017448:	2b00      	cmp	r3, #0
 801744a:	d008      	beq.n	801745e <tcp_input+0x64a>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 801744c:	4b6a      	ldr	r3, [pc, #424]	; (80175f8 <tcp_input+0x7e4>)
 801744e:	681b      	ldr	r3, [r3, #0]
 8017450:	4618      	mov	r0, r3
 8017452:	f7fd fc09 	bl	8014c68 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8017456:	69f8      	ldr	r0, [r7, #28]
 8017458:	f7fe f992 	bl	8015780 <tcp_abort>
            goto aborted;
 801745c:	e078      	b.n	8017550 <tcp_input+0x73c>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 801745e:	69fb      	ldr	r3, [r7, #28]
 8017460:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8017464:	2b00      	cmp	r3, #0
 8017466:	d00c      	beq.n	8017482 <tcp_input+0x66e>
 8017468:	69fb      	ldr	r3, [r7, #28]
 801746a:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 801746e:	69fb      	ldr	r3, [r7, #28]
 8017470:	6918      	ldr	r0, [r3, #16]
 8017472:	4b61      	ldr	r3, [pc, #388]	; (80175f8 <tcp_input+0x7e4>)
 8017474:	681a      	ldr	r2, [r3, #0]
 8017476:	2300      	movs	r3, #0
 8017478:	69f9      	ldr	r1, [r7, #28]
 801747a:	47a0      	blx	r4
 801747c:	4603      	mov	r3, r0
 801747e:	74fb      	strb	r3, [r7, #19]
 8017480:	e008      	b.n	8017494 <tcp_input+0x680>
 8017482:	4b5d      	ldr	r3, [pc, #372]	; (80175f8 <tcp_input+0x7e4>)
 8017484:	681a      	ldr	r2, [r3, #0]
 8017486:	2300      	movs	r3, #0
 8017488:	69f9      	ldr	r1, [r7, #28]
 801748a:	2000      	movs	r0, #0
 801748c:	f7ff f87c 	bl	8016588 <tcp_recv_null>
 8017490:	4603      	mov	r3, r0
 8017492:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8017494:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017498:	f113 0f0d 	cmn.w	r3, #13
 801749c:	d053      	beq.n	8017546 <tcp_input+0x732>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 801749e:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d003      	beq.n	80174ae <tcp_input+0x69a>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 80174a6:	4b54      	ldr	r3, [pc, #336]	; (80175f8 <tcp_input+0x7e4>)
 80174a8:	681a      	ldr	r2, [r3, #0]
 80174aa:	69fb      	ldr	r3, [r7, #28]
 80174ac:	679a      	str	r2, [r3, #120]	; 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 80174ae:	4b4f      	ldr	r3, [pc, #316]	; (80175ec <tcp_input+0x7d8>)
 80174b0:	781b      	ldrb	r3, [r3, #0]
 80174b2:	f003 0320 	and.w	r3, r3, #32
 80174b6:	2b00      	cmp	r3, #0
 80174b8:	d030      	beq.n	801751c <tcp_input+0x708>
          if (pcb->refused_data != NULL) {
 80174ba:	69fb      	ldr	r3, [r7, #28]
 80174bc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80174be:	2b00      	cmp	r3, #0
 80174c0:	d009      	beq.n	80174d6 <tcp_input+0x6c2>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 80174c2:	69fb      	ldr	r3, [r7, #28]
 80174c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80174c6:	7b5a      	ldrb	r2, [r3, #13]
 80174c8:	69fb      	ldr	r3, [r7, #28]
 80174ca:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80174cc:	f042 0220 	orr.w	r2, r2, #32
 80174d0:	b2d2      	uxtb	r2, r2
 80174d2:	735a      	strb	r2, [r3, #13]
 80174d4:	e022      	b.n	801751c <tcp_input+0x708>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 80174d6:	69fb      	ldr	r3, [r7, #28]
 80174d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80174da:	f5b3 6f06 	cmp.w	r3, #2144	; 0x860
 80174de:	d005      	beq.n	80174ec <tcp_input+0x6d8>
              pcb->rcv_wnd++;
 80174e0:	69fb      	ldr	r3, [r7, #28]
 80174e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80174e4:	3301      	adds	r3, #1
 80174e6:	b29a      	uxth	r2, r3
 80174e8:	69fb      	ldr	r3, [r7, #28]
 80174ea:	851a      	strh	r2, [r3, #40]	; 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 80174ec:	69fb      	ldr	r3, [r7, #28]
 80174ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d00b      	beq.n	801750e <tcp_input+0x6fa>
 80174f6:	69fb      	ldr	r3, [r7, #28]
 80174f8:	f8d3 4084 	ldr.w	r4, [r3, #132]	; 0x84
 80174fc:	69fb      	ldr	r3, [r7, #28]
 80174fe:	6918      	ldr	r0, [r3, #16]
 8017500:	2300      	movs	r3, #0
 8017502:	2200      	movs	r2, #0
 8017504:	69f9      	ldr	r1, [r7, #28]
 8017506:	47a0      	blx	r4
 8017508:	4603      	mov	r3, r0
 801750a:	74fb      	strb	r3, [r7, #19]
 801750c:	e001      	b.n	8017512 <tcp_input+0x6fe>
 801750e:	2300      	movs	r3, #0
 8017510:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8017512:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8017516:	f113 0f0d 	cmn.w	r3, #13
 801751a:	d016      	beq.n	801754a <tcp_input+0x736>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 801751c:	4b32      	ldr	r3, [pc, #200]	; (80175e8 <tcp_input+0x7d4>)
 801751e:	2200      	movs	r2, #0
 8017520:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8017522:	69f8      	ldr	r0, [r7, #28]
 8017524:	f000 f87e 	bl	8017624 <tcp_input_delayed_close>
 8017528:	4603      	mov	r3, r0
 801752a:	2b00      	cmp	r3, #0
 801752c:	d10f      	bne.n	801754e <tcp_input+0x73a>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 801752e:	69f8      	ldr	r0, [r7, #28]
 8017530:	f002 ff10 	bl	801a354 <tcp_output>
 8017534:	e00c      	b.n	8017550 <tcp_input+0x73c>
        goto aborted;
 8017536:	bf00      	nop
 8017538:	e00a      	b.n	8017550 <tcp_input+0x73c>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 801753a:	bf00      	nop
 801753c:	e008      	b.n	8017550 <tcp_input+0x73c>
              goto aborted;
 801753e:	bf00      	nop
 8017540:	e006      	b.n	8017550 <tcp_input+0x73c>
          goto aborted;
 8017542:	bf00      	nop
 8017544:	e004      	b.n	8017550 <tcp_input+0x73c>
            goto aborted;
 8017546:	bf00      	nop
 8017548:	e002      	b.n	8017550 <tcp_input+0x73c>
              goto aborted;
 801754a:	bf00      	nop
 801754c:	e000      	b.n	8017550 <tcp_input+0x73c>
          goto aborted;
 801754e:	bf00      	nop
    tcp_input_pcb = NULL;
 8017550:	4b25      	ldr	r3, [pc, #148]	; (80175e8 <tcp_input+0x7d4>)
 8017552:	2200      	movs	r2, #0
 8017554:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8017556:	4b28      	ldr	r3, [pc, #160]	; (80175f8 <tcp_input+0x7e4>)
 8017558:	2200      	movs	r2, #0
 801755a:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 801755c:	4b2a      	ldr	r3, [pc, #168]	; (8017608 <tcp_input+0x7f4>)
 801755e:	685b      	ldr	r3, [r3, #4]
 8017560:	2b00      	cmp	r3, #0
 8017562:	d03d      	beq.n	80175e0 <tcp_input+0x7cc>
      pbuf_free(inseg.p);
 8017564:	4b28      	ldr	r3, [pc, #160]	; (8017608 <tcp_input+0x7f4>)
 8017566:	685b      	ldr	r3, [r3, #4]
 8017568:	4618      	mov	r0, r3
 801756a:	f7fd fb7d 	bl	8014c68 <pbuf_free>
      inseg.p = NULL;
 801756e:	4b26      	ldr	r3, [pc, #152]	; (8017608 <tcp_input+0x7f4>)
 8017570:	2200      	movs	r2, #0
 8017572:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8017574:	e034      	b.n	80175e0 <tcp_input+0x7cc>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8017576:	4b25      	ldr	r3, [pc, #148]	; (801760c <tcp_input+0x7f8>)
 8017578:	681b      	ldr	r3, [r3, #0]
 801757a:	899b      	ldrh	r3, [r3, #12]
 801757c:	b29b      	uxth	r3, r3
 801757e:	4618      	mov	r0, r3
 8017580:	f7fb ff94 	bl	80134ac <lwip_htons>
 8017584:	4603      	mov	r3, r0
 8017586:	b2db      	uxtb	r3, r3
 8017588:	f003 0304 	and.w	r3, r3, #4
 801758c:	2b00      	cmp	r3, #0
 801758e:	d118      	bne.n	80175c2 <tcp_input+0x7ae>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017590:	4b1f      	ldr	r3, [pc, #124]	; (8017610 <tcp_input+0x7fc>)
 8017592:	6819      	ldr	r1, [r3, #0]
 8017594:	4b1f      	ldr	r3, [pc, #124]	; (8017614 <tcp_input+0x800>)
 8017596:	881b      	ldrh	r3, [r3, #0]
 8017598:	461a      	mov	r2, r3
 801759a:	4b1f      	ldr	r3, [pc, #124]	; (8017618 <tcp_input+0x804>)
 801759c:	681b      	ldr	r3, [r3, #0]
 801759e:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80175a0:	4b1a      	ldr	r3, [pc, #104]	; (801760c <tcp_input+0x7f8>)
 80175a2:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80175a4:	885b      	ldrh	r3, [r3, #2]
 80175a6:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80175a8:	4a18      	ldr	r2, [pc, #96]	; (801760c <tcp_input+0x7f8>)
 80175aa:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 80175ac:	8812      	ldrh	r2, [r2, #0]
 80175ae:	b292      	uxth	r2, r2
 80175b0:	9202      	str	r2, [sp, #8]
 80175b2:	9301      	str	r3, [sp, #4]
 80175b4:	4b19      	ldr	r3, [pc, #100]	; (801761c <tcp_input+0x808>)
 80175b6:	9300      	str	r3, [sp, #0]
 80175b8:	4b19      	ldr	r3, [pc, #100]	; (8017620 <tcp_input+0x80c>)
 80175ba:	4602      	mov	r2, r0
 80175bc:	2000      	movs	r0, #0
 80175be:	f003 fc8f 	bl	801aee0 <tcp_rst>
    pbuf_free(p);
 80175c2:	6878      	ldr	r0, [r7, #4]
 80175c4:	f7fd fb50 	bl	8014c68 <pbuf_free>
  return;
 80175c8:	e00a      	b.n	80175e0 <tcp_input+0x7cc>
    goto dropped;
 80175ca:	bf00      	nop
 80175cc:	e004      	b.n	80175d8 <tcp_input+0x7c4>
dropped:
 80175ce:	bf00      	nop
 80175d0:	e002      	b.n	80175d8 <tcp_input+0x7c4>
      goto dropped;
 80175d2:	bf00      	nop
 80175d4:	e000      	b.n	80175d8 <tcp_input+0x7c4>
      goto dropped;
 80175d6:	bf00      	nop
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 80175d8:	6878      	ldr	r0, [r7, #4]
 80175da:	f7fd fb45 	bl	8014c68 <pbuf_free>
 80175de:	e000      	b.n	80175e2 <tcp_input+0x7ce>
  return;
 80175e0:	bf00      	nop
}
 80175e2:	3724      	adds	r7, #36	; 0x24
 80175e4:	46bd      	mov	sp, r7
 80175e6:	bd90      	pop	{r4, r7, pc}
 80175e8:	2000b524 	.word	0x2000b524
 80175ec:	2000455d 	.word	0x2000455d
 80175f0:	2000b510 	.word	0x2000b510
 80175f4:	20004558 	.word	0x20004558
 80175f8:	20004560 	.word	0x20004560
 80175fc:	08020554 	.word	0x08020554
 8017600:	08020708 	.word	0x08020708
 8017604:	080205a0 	.word	0x080205a0
 8017608:	20004530 	.word	0x20004530
 801760c:	20004540 	.word	0x20004540
 8017610:	20004554 	.word	0x20004554
 8017614:	2000455a 	.word	0x2000455a
 8017618:	20004550 	.word	0x20004550
 801761c:	20007e0c 	.word	0x20007e0c
 8017620:	20007e10 	.word	0x20007e10

08017624 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8017624:	b580      	push	{r7, lr}
 8017626:	b082      	sub	sp, #8
 8017628:	af00      	add	r7, sp, #0
 801762a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 801762c:	687b      	ldr	r3, [r7, #4]
 801762e:	2b00      	cmp	r3, #0
 8017630:	d106      	bne.n	8017640 <tcp_input_delayed_close+0x1c>
 8017632:	4b17      	ldr	r3, [pc, #92]	; (8017690 <tcp_input_delayed_close+0x6c>)
 8017634:	f240 225a 	movw	r2, #602	; 0x25a
 8017638:	4916      	ldr	r1, [pc, #88]	; (8017694 <tcp_input_delayed_close+0x70>)
 801763a:	4817      	ldr	r0, [pc, #92]	; (8017698 <tcp_input_delayed_close+0x74>)
 801763c:	f006 fd5a 	bl	801e0f4 <iprintf>

  if (recv_flags & TF_CLOSED) {
 8017640:	4b16      	ldr	r3, [pc, #88]	; (801769c <tcp_input_delayed_close+0x78>)
 8017642:	781b      	ldrb	r3, [r3, #0]
 8017644:	f003 0310 	and.w	r3, r3, #16
 8017648:	2b00      	cmp	r3, #0
 801764a:	d01c      	beq.n	8017686 <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 801764c:	687b      	ldr	r3, [r7, #4]
 801764e:	8b5b      	ldrh	r3, [r3, #26]
 8017650:	f003 0310 	and.w	r3, r3, #16
 8017654:	2b00      	cmp	r3, #0
 8017656:	d10d      	bne.n	8017674 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801765e:	2b00      	cmp	r3, #0
 8017660:	d008      	beq.n	8017674 <tcp_input_delayed_close+0x50>
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8017668:	687a      	ldr	r2, [r7, #4]
 801766a:	6912      	ldr	r2, [r2, #16]
 801766c:	f06f 010e 	mvn.w	r1, #14
 8017670:	4610      	mov	r0, r2
 8017672:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8017674:	6879      	ldr	r1, [r7, #4]
 8017676:	480a      	ldr	r0, [pc, #40]	; (80176a0 <tcp_input_delayed_close+0x7c>)
 8017678:	f7ff fa54 	bl	8016b24 <tcp_pcb_remove>
    tcp_free(pcb);
 801767c:	6878      	ldr	r0, [r7, #4]
 801767e:	f7fd fd9f 	bl	80151c0 <tcp_free>
    return 1;
 8017682:	2301      	movs	r3, #1
 8017684:	e000      	b.n	8017688 <tcp_input_delayed_close+0x64>
  }
  return 0;
 8017686:	2300      	movs	r3, #0
}
 8017688:	4618      	mov	r0, r3
 801768a:	3708      	adds	r7, #8
 801768c:	46bd      	mov	sp, r7
 801768e:	bd80      	pop	{r7, pc}
 8017690:	08020554 	.word	0x08020554
 8017694:	08020724 	.word	0x08020724
 8017698:	080205a0 	.word	0x080205a0
 801769c:	2000455d 	.word	0x2000455d
 80176a0:	2000b510 	.word	0x2000b510

080176a4 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80176a4:	b590      	push	{r4, r7, lr}
 80176a6:	b08b      	sub	sp, #44	; 0x2c
 80176a8:	af04      	add	r7, sp, #16
 80176aa:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80176ac:	4b6f      	ldr	r3, [pc, #444]	; (801786c <tcp_listen_input+0x1c8>)
 80176ae:	781b      	ldrb	r3, [r3, #0]
 80176b0:	f003 0304 	and.w	r3, r3, #4
 80176b4:	2b00      	cmp	r3, #0
 80176b6:	f040 80d3 	bne.w	8017860 <tcp_listen_input+0x1bc>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80176ba:	687b      	ldr	r3, [r7, #4]
 80176bc:	2b00      	cmp	r3, #0
 80176be:	d106      	bne.n	80176ce <tcp_listen_input+0x2a>
 80176c0:	4b6b      	ldr	r3, [pc, #428]	; (8017870 <tcp_listen_input+0x1cc>)
 80176c2:	f240 2281 	movw	r2, #641	; 0x281
 80176c6:	496b      	ldr	r1, [pc, #428]	; (8017874 <tcp_listen_input+0x1d0>)
 80176c8:	486b      	ldr	r0, [pc, #428]	; (8017878 <tcp_listen_input+0x1d4>)
 80176ca:	f006 fd13 	bl	801e0f4 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80176ce:	4b67      	ldr	r3, [pc, #412]	; (801786c <tcp_listen_input+0x1c8>)
 80176d0:	781b      	ldrb	r3, [r3, #0]
 80176d2:	f003 0310 	and.w	r3, r3, #16
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d019      	beq.n	801770e <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80176da:	4b68      	ldr	r3, [pc, #416]	; (801787c <tcp_listen_input+0x1d8>)
 80176dc:	6819      	ldr	r1, [r3, #0]
 80176de:	4b68      	ldr	r3, [pc, #416]	; (8017880 <tcp_listen_input+0x1dc>)
 80176e0:	881b      	ldrh	r3, [r3, #0]
 80176e2:	461a      	mov	r2, r3
 80176e4:	4b67      	ldr	r3, [pc, #412]	; (8017884 <tcp_listen_input+0x1e0>)
 80176e6:	681b      	ldr	r3, [r3, #0]
 80176e8:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80176ea:	4b67      	ldr	r3, [pc, #412]	; (8017888 <tcp_listen_input+0x1e4>)
 80176ec:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80176ee:	885b      	ldrh	r3, [r3, #2]
 80176f0:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80176f2:	4a65      	ldr	r2, [pc, #404]	; (8017888 <tcp_listen_input+0x1e4>)
 80176f4:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80176f6:	8812      	ldrh	r2, [r2, #0]
 80176f8:	b292      	uxth	r2, r2
 80176fa:	9202      	str	r2, [sp, #8]
 80176fc:	9301      	str	r3, [sp, #4]
 80176fe:	4b63      	ldr	r3, [pc, #396]	; (801788c <tcp_listen_input+0x1e8>)
 8017700:	9300      	str	r3, [sp, #0]
 8017702:	4b63      	ldr	r3, [pc, #396]	; (8017890 <tcp_listen_input+0x1ec>)
 8017704:	4602      	mov	r2, r0
 8017706:	6878      	ldr	r0, [r7, #4]
 8017708:	f003 fbea 	bl	801aee0 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 801770c:	e0aa      	b.n	8017864 <tcp_listen_input+0x1c0>
  } else if (flags & TCP_SYN) {
 801770e:	4b57      	ldr	r3, [pc, #348]	; (801786c <tcp_listen_input+0x1c8>)
 8017710:	781b      	ldrb	r3, [r3, #0]
 8017712:	f003 0302 	and.w	r3, r3, #2
 8017716:	2b00      	cmp	r3, #0
 8017718:	f000 80a4 	beq.w	8017864 <tcp_listen_input+0x1c0>
    npcb = tcp_alloc(pcb->prio);
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	7d5b      	ldrb	r3, [r3, #21]
 8017720:	4618      	mov	r0, r3
 8017722:	f7ff f855 	bl	80167d0 <tcp_alloc>
 8017726:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 8017728:	697b      	ldr	r3, [r7, #20]
 801772a:	2b00      	cmp	r3, #0
 801772c:	d111      	bne.n	8017752 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801772e:	687b      	ldr	r3, [r7, #4]
 8017730:	699b      	ldr	r3, [r3, #24]
 8017732:	2b00      	cmp	r3, #0
 8017734:	d00a      	beq.n	801774c <tcp_listen_input+0xa8>
 8017736:	687b      	ldr	r3, [r7, #4]
 8017738:	699b      	ldr	r3, [r3, #24]
 801773a:	687a      	ldr	r2, [r7, #4]
 801773c:	6910      	ldr	r0, [r2, #16]
 801773e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8017742:	2100      	movs	r1, #0
 8017744:	4798      	blx	r3
 8017746:	4603      	mov	r3, r0
 8017748:	73bb      	strb	r3, [r7, #14]
      return;
 801774a:	e08c      	b.n	8017866 <tcp_listen_input+0x1c2>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 801774c:	23f0      	movs	r3, #240	; 0xf0
 801774e:	73bb      	strb	r3, [r7, #14]
      return;
 8017750:	e089      	b.n	8017866 <tcp_listen_input+0x1c2>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8017752:	4b50      	ldr	r3, [pc, #320]	; (8017894 <tcp_listen_input+0x1f0>)
 8017754:	695a      	ldr	r2, [r3, #20]
 8017756:	697b      	ldr	r3, [r7, #20]
 8017758:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801775a:	4b4e      	ldr	r3, [pc, #312]	; (8017894 <tcp_listen_input+0x1f0>)
 801775c:	691a      	ldr	r2, [r3, #16]
 801775e:	697b      	ldr	r3, [r7, #20]
 8017760:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	8ada      	ldrh	r2, [r3, #22]
 8017766:	697b      	ldr	r3, [r7, #20]
 8017768:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801776a:	4b47      	ldr	r3, [pc, #284]	; (8017888 <tcp_listen_input+0x1e4>)
 801776c:	681b      	ldr	r3, [r3, #0]
 801776e:	881b      	ldrh	r3, [r3, #0]
 8017770:	b29a      	uxth	r2, r3
 8017772:	697b      	ldr	r3, [r7, #20]
 8017774:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 8017776:	697b      	ldr	r3, [r7, #20]
 8017778:	2203      	movs	r2, #3
 801777a:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 801777c:	4b41      	ldr	r3, [pc, #260]	; (8017884 <tcp_listen_input+0x1e0>)
 801777e:	681b      	ldr	r3, [r3, #0]
 8017780:	1c5a      	adds	r2, r3, #1
 8017782:	697b      	ldr	r3, [r7, #20]
 8017784:	625a      	str	r2, [r3, #36]	; 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 8017786:	697b      	ldr	r3, [r7, #20]
 8017788:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801778a:	697b      	ldr	r3, [r7, #20]
 801778c:	62da      	str	r2, [r3, #44]	; 0x2c
    iss = tcp_next_iss(npcb);
 801778e:	6978      	ldr	r0, [r7, #20]
 8017790:	f7ff fa5c 	bl	8016c4c <tcp_next_iss>
 8017794:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 8017796:	697b      	ldr	r3, [r7, #20]
 8017798:	693a      	ldr	r2, [r7, #16]
 801779a:	659a      	str	r2, [r3, #88]	; 0x58
    npcb->snd_nxt = iss;
 801779c:	697b      	ldr	r3, [r7, #20]
 801779e:	693a      	ldr	r2, [r7, #16]
 80177a0:	651a      	str	r2, [r3, #80]	; 0x50
    npcb->lastack = iss;
 80177a2:	697b      	ldr	r3, [r7, #20]
 80177a4:	693a      	ldr	r2, [r7, #16]
 80177a6:	645a      	str	r2, [r3, #68]	; 0x44
    npcb->snd_lbb = iss;
 80177a8:	697b      	ldr	r3, [r7, #20]
 80177aa:	693a      	ldr	r2, [r7, #16]
 80177ac:	65da      	str	r2, [r3, #92]	; 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80177ae:	4b35      	ldr	r3, [pc, #212]	; (8017884 <tcp_listen_input+0x1e0>)
 80177b0:	681b      	ldr	r3, [r3, #0]
 80177b2:	1e5a      	subs	r2, r3, #1
 80177b4:	697b      	ldr	r3, [r7, #20]
 80177b6:	655a      	str	r2, [r3, #84]	; 0x54
    npcb->callback_arg = pcb->callback_arg;
 80177b8:	687b      	ldr	r3, [r7, #4]
 80177ba:	691a      	ldr	r2, [r3, #16]
 80177bc:	697b      	ldr	r3, [r7, #20]
 80177be:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80177c0:	697b      	ldr	r3, [r7, #20]
 80177c2:	687a      	ldr	r2, [r7, #4]
 80177c4:	67da      	str	r2, [r3, #124]	; 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80177c6:	687b      	ldr	r3, [r7, #4]
 80177c8:	7a5b      	ldrb	r3, [r3, #9]
 80177ca:	f003 030c 	and.w	r3, r3, #12
 80177ce:	b2da      	uxtb	r2, r3
 80177d0:	697b      	ldr	r3, [r7, #20]
 80177d2:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80177d4:	687b      	ldr	r3, [r7, #4]
 80177d6:	7a1a      	ldrb	r2, [r3, #8]
 80177d8:	697b      	ldr	r3, [r7, #20]
 80177da:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80177dc:	4b2e      	ldr	r3, [pc, #184]	; (8017898 <tcp_listen_input+0x1f4>)
 80177de:	681a      	ldr	r2, [r3, #0]
 80177e0:	697b      	ldr	r3, [r7, #20]
 80177e2:	60da      	str	r2, [r3, #12]
 80177e4:	4a2c      	ldr	r2, [pc, #176]	; (8017898 <tcp_listen_input+0x1f4>)
 80177e6:	697b      	ldr	r3, [r7, #20]
 80177e8:	6013      	str	r3, [r2, #0]
 80177ea:	f003 fd3b 	bl	801b264 <tcp_timer_needed>
 80177ee:	4b2b      	ldr	r3, [pc, #172]	; (801789c <tcp_listen_input+0x1f8>)
 80177f0:	2201      	movs	r2, #1
 80177f2:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 80177f4:	6978      	ldr	r0, [r7, #20]
 80177f6:	f001 fd8f 	bl	8019318 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 80177fa:	4b23      	ldr	r3, [pc, #140]	; (8017888 <tcp_listen_input+0x1e4>)
 80177fc:	681b      	ldr	r3, [r3, #0]
 80177fe:	89db      	ldrh	r3, [r3, #14]
 8017800:	b29a      	uxth	r2, r3
 8017802:	697b      	ldr	r3, [r7, #20]
 8017804:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 8017808:	697b      	ldr	r3, [r7, #20]
 801780a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801780e:	697b      	ldr	r3, [r7, #20]
 8017810:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8017814:	697b      	ldr	r3, [r7, #20]
 8017816:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8017818:	697b      	ldr	r3, [r7, #20]
 801781a:	3304      	adds	r3, #4
 801781c:	4618      	mov	r0, r3
 801781e:	f005 f92d 	bl	801ca7c <ip4_route>
 8017822:	4601      	mov	r1, r0
 8017824:	697b      	ldr	r3, [r7, #20]
 8017826:	3304      	adds	r3, #4
 8017828:	461a      	mov	r2, r3
 801782a:	4620      	mov	r0, r4
 801782c:	f7ff fa34 	bl	8016c98 <tcp_eff_send_mss_netif>
 8017830:	4603      	mov	r3, r0
 8017832:	461a      	mov	r2, r3
 8017834:	697b      	ldr	r3, [r7, #20]
 8017836:	865a      	strh	r2, [r3, #50]	; 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 8017838:	2112      	movs	r1, #18
 801783a:	6978      	ldr	r0, [r7, #20]
 801783c:	f002 fc9c 	bl	801a178 <tcp_enqueue_flags>
 8017840:	4603      	mov	r3, r0
 8017842:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8017844:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017848:	2b00      	cmp	r3, #0
 801784a:	d004      	beq.n	8017856 <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 801784c:	2100      	movs	r1, #0
 801784e:	6978      	ldr	r0, [r7, #20]
 8017850:	f7fd fed8 	bl	8015604 <tcp_abandon>
      return;
 8017854:	e007      	b.n	8017866 <tcp_listen_input+0x1c2>
    tcp_output(npcb);
 8017856:	6978      	ldr	r0, [r7, #20]
 8017858:	f002 fd7c 	bl	801a354 <tcp_output>
  return;
 801785c:	bf00      	nop
 801785e:	e001      	b.n	8017864 <tcp_listen_input+0x1c0>
    return;
 8017860:	bf00      	nop
 8017862:	e000      	b.n	8017866 <tcp_listen_input+0x1c2>
  return;
 8017864:	bf00      	nop
}
 8017866:	371c      	adds	r7, #28
 8017868:	46bd      	mov	sp, r7
 801786a:	bd90      	pop	{r4, r7, pc}
 801786c:	2000455c 	.word	0x2000455c
 8017870:	08020554 	.word	0x08020554
 8017874:	0802074c 	.word	0x0802074c
 8017878:	080205a0 	.word	0x080205a0
 801787c:	20004554 	.word	0x20004554
 8017880:	2000455a 	.word	0x2000455a
 8017884:	20004550 	.word	0x20004550
 8017888:	20004540 	.word	0x20004540
 801788c:	20007e0c 	.word	0x20007e0c
 8017890:	20007e10 	.word	0x20007e10
 8017894:	20007dfc 	.word	0x20007dfc
 8017898:	2000b510 	.word	0x2000b510
 801789c:	2000b50c 	.word	0x2000b50c

080178a0 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80178a0:	b580      	push	{r7, lr}
 80178a2:	b086      	sub	sp, #24
 80178a4:	af04      	add	r7, sp, #16
 80178a6:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80178a8:	4b30      	ldr	r3, [pc, #192]	; (801796c <tcp_timewait_input+0xcc>)
 80178aa:	781b      	ldrb	r3, [r3, #0]
 80178ac:	f003 0304 	and.w	r3, r3, #4
 80178b0:	2b00      	cmp	r3, #0
 80178b2:	d154      	bne.n	801795e <tcp_timewait_input+0xbe>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80178b4:	687b      	ldr	r3, [r7, #4]
 80178b6:	2b00      	cmp	r3, #0
 80178b8:	d106      	bne.n	80178c8 <tcp_timewait_input+0x28>
 80178ba:	4b2d      	ldr	r3, [pc, #180]	; (8017970 <tcp_timewait_input+0xd0>)
 80178bc:	f240 22ee 	movw	r2, #750	; 0x2ee
 80178c0:	492c      	ldr	r1, [pc, #176]	; (8017974 <tcp_timewait_input+0xd4>)
 80178c2:	482d      	ldr	r0, [pc, #180]	; (8017978 <tcp_timewait_input+0xd8>)
 80178c4:	f006 fc16 	bl	801e0f4 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80178c8:	4b28      	ldr	r3, [pc, #160]	; (801796c <tcp_timewait_input+0xcc>)
 80178ca:	781b      	ldrb	r3, [r3, #0]
 80178cc:	f003 0302 	and.w	r3, r3, #2
 80178d0:	2b00      	cmp	r3, #0
 80178d2:	d02a      	beq.n	801792a <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80178d4:	4b29      	ldr	r3, [pc, #164]	; (801797c <tcp_timewait_input+0xdc>)
 80178d6:	681a      	ldr	r2, [r3, #0]
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178dc:	1ad3      	subs	r3, r2, r3
 80178de:	2b00      	cmp	r3, #0
 80178e0:	db2d      	blt.n	801793e <tcp_timewait_input+0x9e>
 80178e2:	4b26      	ldr	r3, [pc, #152]	; (801797c <tcp_timewait_input+0xdc>)
 80178e4:	681a      	ldr	r2, [r3, #0]
 80178e6:	687b      	ldr	r3, [r7, #4]
 80178e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80178ea:	6879      	ldr	r1, [r7, #4]
 80178ec:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 80178ee:	440b      	add	r3, r1
 80178f0:	1ad3      	subs	r3, r2, r3
 80178f2:	2b00      	cmp	r3, #0
 80178f4:	dc23      	bgt.n	801793e <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80178f6:	4b22      	ldr	r3, [pc, #136]	; (8017980 <tcp_timewait_input+0xe0>)
 80178f8:	6819      	ldr	r1, [r3, #0]
 80178fa:	4b22      	ldr	r3, [pc, #136]	; (8017984 <tcp_timewait_input+0xe4>)
 80178fc:	881b      	ldrh	r3, [r3, #0]
 80178fe:	461a      	mov	r2, r3
 8017900:	4b1e      	ldr	r3, [pc, #120]	; (801797c <tcp_timewait_input+0xdc>)
 8017902:	681b      	ldr	r3, [r3, #0]
 8017904:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017906:	4b20      	ldr	r3, [pc, #128]	; (8017988 <tcp_timewait_input+0xe8>)
 8017908:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801790a:	885b      	ldrh	r3, [r3, #2]
 801790c:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801790e:	4a1e      	ldr	r2, [pc, #120]	; (8017988 <tcp_timewait_input+0xe8>)
 8017910:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017912:	8812      	ldrh	r2, [r2, #0]
 8017914:	b292      	uxth	r2, r2
 8017916:	9202      	str	r2, [sp, #8]
 8017918:	9301      	str	r3, [sp, #4]
 801791a:	4b1c      	ldr	r3, [pc, #112]	; (801798c <tcp_timewait_input+0xec>)
 801791c:	9300      	str	r3, [sp, #0]
 801791e:	4b1c      	ldr	r3, [pc, #112]	; (8017990 <tcp_timewait_input+0xf0>)
 8017920:	4602      	mov	r2, r0
 8017922:	6878      	ldr	r0, [r7, #4]
 8017924:	f003 fadc 	bl	801aee0 <tcp_rst>
      return;
 8017928:	e01c      	b.n	8017964 <tcp_timewait_input+0xc4>
    }
  } else if (flags & TCP_FIN) {
 801792a:	4b10      	ldr	r3, [pc, #64]	; (801796c <tcp_timewait_input+0xcc>)
 801792c:	781b      	ldrb	r3, [r3, #0]
 801792e:	f003 0301 	and.w	r3, r3, #1
 8017932:	2b00      	cmp	r3, #0
 8017934:	d003      	beq.n	801793e <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 8017936:	4b17      	ldr	r3, [pc, #92]	; (8017994 <tcp_timewait_input+0xf4>)
 8017938:	681a      	ldr	r2, [r3, #0]
 801793a:	687b      	ldr	r3, [r7, #4]
 801793c:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 801793e:	4b11      	ldr	r3, [pc, #68]	; (8017984 <tcp_timewait_input+0xe4>)
 8017940:	881b      	ldrh	r3, [r3, #0]
 8017942:	2b00      	cmp	r3, #0
 8017944:	d00d      	beq.n	8017962 <tcp_timewait_input+0xc2>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	8b5b      	ldrh	r3, [r3, #26]
 801794a:	f043 0302 	orr.w	r3, r3, #2
 801794e:	b29a      	uxth	r2, r3
 8017950:	687b      	ldr	r3, [r7, #4]
 8017952:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8017954:	6878      	ldr	r0, [r7, #4]
 8017956:	f002 fcfd 	bl	801a354 <tcp_output>
  }
  return;
 801795a:	bf00      	nop
 801795c:	e001      	b.n	8017962 <tcp_timewait_input+0xc2>
    return;
 801795e:	bf00      	nop
 8017960:	e000      	b.n	8017964 <tcp_timewait_input+0xc4>
  return;
 8017962:	bf00      	nop
}
 8017964:	3708      	adds	r7, #8
 8017966:	46bd      	mov	sp, r7
 8017968:	bd80      	pop	{r7, pc}
 801796a:	bf00      	nop
 801796c:	2000455c 	.word	0x2000455c
 8017970:	08020554 	.word	0x08020554
 8017974:	0802076c 	.word	0x0802076c
 8017978:	080205a0 	.word	0x080205a0
 801797c:	20004550 	.word	0x20004550
 8017980:	20004554 	.word	0x20004554
 8017984:	2000455a 	.word	0x2000455a
 8017988:	20004540 	.word	0x20004540
 801798c:	20007e0c 	.word	0x20007e0c
 8017990:	20007e10 	.word	0x20007e10
 8017994:	2000b514 	.word	0x2000b514

08017998 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 8017998:	b590      	push	{r4, r7, lr}
 801799a:	b08d      	sub	sp, #52	; 0x34
 801799c:	af04      	add	r7, sp, #16
 801799e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80179a0:	2300      	movs	r3, #0
 80179a2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80179a4:	2300      	movs	r3, #0
 80179a6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d106      	bne.n	80179bc <tcp_process+0x24>
 80179ae:	4ba5      	ldr	r3, [pc, #660]	; (8017c44 <tcp_process+0x2ac>)
 80179b0:	f44f 7247 	mov.w	r2, #796	; 0x31c
 80179b4:	49a4      	ldr	r1, [pc, #656]	; (8017c48 <tcp_process+0x2b0>)
 80179b6:	48a5      	ldr	r0, [pc, #660]	; (8017c4c <tcp_process+0x2b4>)
 80179b8:	f006 fb9c 	bl	801e0f4 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80179bc:	4ba4      	ldr	r3, [pc, #656]	; (8017c50 <tcp_process+0x2b8>)
 80179be:	781b      	ldrb	r3, [r3, #0]
 80179c0:	f003 0304 	and.w	r3, r3, #4
 80179c4:	2b00      	cmp	r3, #0
 80179c6:	d04e      	beq.n	8017a66 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80179c8:	687b      	ldr	r3, [r7, #4]
 80179ca:	7d1b      	ldrb	r3, [r3, #20]
 80179cc:	2b02      	cmp	r3, #2
 80179ce:	d108      	bne.n	80179e2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80179d0:	687b      	ldr	r3, [r7, #4]
 80179d2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80179d4:	4b9f      	ldr	r3, [pc, #636]	; (8017c54 <tcp_process+0x2bc>)
 80179d6:	681b      	ldr	r3, [r3, #0]
 80179d8:	429a      	cmp	r2, r3
 80179da:	d123      	bne.n	8017a24 <tcp_process+0x8c>
        acceptable = 1;
 80179dc:	2301      	movs	r3, #1
 80179de:	76fb      	strb	r3, [r7, #27]
 80179e0:	e020      	b.n	8017a24 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80179e2:	687b      	ldr	r3, [r7, #4]
 80179e4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80179e6:	4b9c      	ldr	r3, [pc, #624]	; (8017c58 <tcp_process+0x2c0>)
 80179e8:	681b      	ldr	r3, [r3, #0]
 80179ea:	429a      	cmp	r2, r3
 80179ec:	d102      	bne.n	80179f4 <tcp_process+0x5c>
        acceptable = 1;
 80179ee:	2301      	movs	r3, #1
 80179f0:	76fb      	strb	r3, [r7, #27]
 80179f2:	e017      	b.n	8017a24 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80179f4:	4b98      	ldr	r3, [pc, #608]	; (8017c58 <tcp_process+0x2c0>)
 80179f6:	681a      	ldr	r2, [r3, #0]
 80179f8:	687b      	ldr	r3, [r7, #4]
 80179fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80179fc:	1ad3      	subs	r3, r2, r3
 80179fe:	2b00      	cmp	r3, #0
 8017a00:	db10      	blt.n	8017a24 <tcp_process+0x8c>
 8017a02:	4b95      	ldr	r3, [pc, #596]	; (8017c58 <tcp_process+0x2c0>)
 8017a04:	681a      	ldr	r2, [r3, #0]
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017a0a:	6879      	ldr	r1, [r7, #4]
 8017a0c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8017a0e:	440b      	add	r3, r1
 8017a10:	1ad3      	subs	r3, r2, r3
 8017a12:	2b00      	cmp	r3, #0
 8017a14:	dc06      	bgt.n	8017a24 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	8b5b      	ldrh	r3, [r3, #26]
 8017a1a:	f043 0302 	orr.w	r3, r3, #2
 8017a1e:	b29a      	uxth	r2, r3
 8017a20:	687b      	ldr	r3, [r7, #4]
 8017a22:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8017a24:	7efb      	ldrb	r3, [r7, #27]
 8017a26:	2b00      	cmp	r3, #0
 8017a28:	d01b      	beq.n	8017a62 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 8017a2a:	687b      	ldr	r3, [r7, #4]
 8017a2c:	7d1b      	ldrb	r3, [r3, #20]
 8017a2e:	2b00      	cmp	r3, #0
 8017a30:	d106      	bne.n	8017a40 <tcp_process+0xa8>
 8017a32:	4b84      	ldr	r3, [pc, #528]	; (8017c44 <tcp_process+0x2ac>)
 8017a34:	f44f 724e 	mov.w	r2, #824	; 0x338
 8017a38:	4988      	ldr	r1, [pc, #544]	; (8017c5c <tcp_process+0x2c4>)
 8017a3a:	4884      	ldr	r0, [pc, #528]	; (8017c4c <tcp_process+0x2b4>)
 8017a3c:	f006 fb5a 	bl	801e0f4 <iprintf>
      recv_flags |= TF_RESET;
 8017a40:	4b87      	ldr	r3, [pc, #540]	; (8017c60 <tcp_process+0x2c8>)
 8017a42:	781b      	ldrb	r3, [r3, #0]
 8017a44:	f043 0308 	orr.w	r3, r3, #8
 8017a48:	b2da      	uxtb	r2, r3
 8017a4a:	4b85      	ldr	r3, [pc, #532]	; (8017c60 <tcp_process+0x2c8>)
 8017a4c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 8017a4e:	687b      	ldr	r3, [r7, #4]
 8017a50:	8b5b      	ldrh	r3, [r3, #26]
 8017a52:	f023 0301 	bic.w	r3, r3, #1
 8017a56:	b29a      	uxth	r2, r3
 8017a58:	687b      	ldr	r3, [r7, #4]
 8017a5a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 8017a5c:	f06f 030d 	mvn.w	r3, #13
 8017a60:	e37a      	b.n	8018158 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8017a62:	2300      	movs	r3, #0
 8017a64:	e378      	b.n	8018158 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8017a66:	4b7a      	ldr	r3, [pc, #488]	; (8017c50 <tcp_process+0x2b8>)
 8017a68:	781b      	ldrb	r3, [r3, #0]
 8017a6a:	f003 0302 	and.w	r3, r3, #2
 8017a6e:	2b00      	cmp	r3, #0
 8017a70:	d010      	beq.n	8017a94 <tcp_process+0xfc>
 8017a72:	687b      	ldr	r3, [r7, #4]
 8017a74:	7d1b      	ldrb	r3, [r3, #20]
 8017a76:	2b02      	cmp	r3, #2
 8017a78:	d00c      	beq.n	8017a94 <tcp_process+0xfc>
 8017a7a:	687b      	ldr	r3, [r7, #4]
 8017a7c:	7d1b      	ldrb	r3, [r3, #20]
 8017a7e:	2b03      	cmp	r3, #3
 8017a80:	d008      	beq.n	8017a94 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8017a82:	687b      	ldr	r3, [r7, #4]
 8017a84:	8b5b      	ldrh	r3, [r3, #26]
 8017a86:	f043 0302 	orr.w	r3, r3, #2
 8017a8a:	b29a      	uxth	r2, r3
 8017a8c:	687b      	ldr	r3, [r7, #4]
 8017a8e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 8017a90:	2300      	movs	r3, #0
 8017a92:	e361      	b.n	8018158 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 8017a94:	687b      	ldr	r3, [r7, #4]
 8017a96:	8b5b      	ldrh	r3, [r3, #26]
 8017a98:	f003 0310 	and.w	r3, r3, #16
 8017a9c:	2b00      	cmp	r3, #0
 8017a9e:	d103      	bne.n	8017aa8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 8017aa0:	4b70      	ldr	r3, [pc, #448]	; (8017c64 <tcp_process+0x2cc>)
 8017aa2:	681a      	ldr	r2, [r3, #0]
 8017aa4:	687b      	ldr	r3, [r7, #4]
 8017aa6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 8017aa8:	687b      	ldr	r3, [r7, #4]
 8017aaa:	2200      	movs	r2, #0
 8017aac:	f883 209b 	strb.w	r2, [r3, #155]	; 0x9b
  pcb->persist_probe = 0;
 8017ab0:	687b      	ldr	r3, [r7, #4]
 8017ab2:	2200      	movs	r2, #0
 8017ab4:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a

  tcp_parseopt(pcb);
 8017ab8:	6878      	ldr	r0, [r7, #4]
 8017aba:	f001 fc2d 	bl	8019318 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 8017abe:	687b      	ldr	r3, [r7, #4]
 8017ac0:	7d1b      	ldrb	r3, [r3, #20]
 8017ac2:	3b02      	subs	r3, #2
 8017ac4:	2b07      	cmp	r3, #7
 8017ac6:	f200 8337 	bhi.w	8018138 <tcp_process+0x7a0>
 8017aca:	a201      	add	r2, pc, #4	; (adr r2, 8017ad0 <tcp_process+0x138>)
 8017acc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017ad0:	08017af1 	.word	0x08017af1
 8017ad4:	08017d21 	.word	0x08017d21
 8017ad8:	08017e99 	.word	0x08017e99
 8017adc:	08017ec3 	.word	0x08017ec3
 8017ae0:	08017fe7 	.word	0x08017fe7
 8017ae4:	08017e99 	.word	0x08017e99
 8017ae8:	08018073 	.word	0x08018073
 8017aec:	08018103 	.word	0x08018103
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8017af0:	4b57      	ldr	r3, [pc, #348]	; (8017c50 <tcp_process+0x2b8>)
 8017af2:	781b      	ldrb	r3, [r3, #0]
 8017af4:	f003 0310 	and.w	r3, r3, #16
 8017af8:	2b00      	cmp	r3, #0
 8017afa:	f000 80e4 	beq.w	8017cc6 <tcp_process+0x32e>
 8017afe:	4b54      	ldr	r3, [pc, #336]	; (8017c50 <tcp_process+0x2b8>)
 8017b00:	781b      	ldrb	r3, [r3, #0]
 8017b02:	f003 0302 	and.w	r3, r3, #2
 8017b06:	2b00      	cmp	r3, #0
 8017b08:	f000 80dd 	beq.w	8017cc6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 8017b0c:	687b      	ldr	r3, [r7, #4]
 8017b0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017b10:	1c5a      	adds	r2, r3, #1
 8017b12:	4b50      	ldr	r3, [pc, #320]	; (8017c54 <tcp_process+0x2bc>)
 8017b14:	681b      	ldr	r3, [r3, #0]
 8017b16:	429a      	cmp	r2, r3
 8017b18:	f040 80d5 	bne.w	8017cc6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 8017b1c:	4b4e      	ldr	r3, [pc, #312]	; (8017c58 <tcp_process+0x2c0>)
 8017b1e:	681b      	ldr	r3, [r3, #0]
 8017b20:	1c5a      	adds	r2, r3, #1
 8017b22:	687b      	ldr	r3, [r7, #4]
 8017b24:	625a      	str	r2, [r3, #36]	; 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8017b26:	687b      	ldr	r3, [r7, #4]
 8017b28:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8017b2a:	687b      	ldr	r3, [r7, #4]
 8017b2c:	62da      	str	r2, [r3, #44]	; 0x2c
        pcb->lastack = ackno;
 8017b2e:	4b49      	ldr	r3, [pc, #292]	; (8017c54 <tcp_process+0x2bc>)
 8017b30:	681a      	ldr	r2, [r3, #0]
 8017b32:	687b      	ldr	r3, [r7, #4]
 8017b34:	645a      	str	r2, [r3, #68]	; 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8017b36:	4b4c      	ldr	r3, [pc, #304]	; (8017c68 <tcp_process+0x2d0>)
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	89db      	ldrh	r3, [r3, #14]
 8017b3c:	b29a      	uxth	r2, r3
 8017b3e:	687b      	ldr	r3, [r7, #4]
 8017b40:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8017b44:	687b      	ldr	r3, [r7, #4]
 8017b46:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 8017b4a:	687b      	ldr	r3, [r7, #4]
 8017b4c:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8017b50:	4b41      	ldr	r3, [pc, #260]	; (8017c58 <tcp_process+0x2c0>)
 8017b52:	681b      	ldr	r3, [r3, #0]
 8017b54:	1e5a      	subs	r2, r3, #1
 8017b56:	687b      	ldr	r3, [r7, #4]
 8017b58:	655a      	str	r2, [r3, #84]	; 0x54
        pcb->state = ESTABLISHED;
 8017b5a:	687b      	ldr	r3, [r7, #4]
 8017b5c:	2204      	movs	r2, #4
 8017b5e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8017b60:	687b      	ldr	r3, [r7, #4]
 8017b62:	8e5c      	ldrh	r4, [r3, #50]	; 0x32
 8017b64:	687b      	ldr	r3, [r7, #4]
 8017b66:	3304      	adds	r3, #4
 8017b68:	4618      	mov	r0, r3
 8017b6a:	f004 ff87 	bl	801ca7c <ip4_route>
 8017b6e:	4601      	mov	r1, r0
 8017b70:	687b      	ldr	r3, [r7, #4]
 8017b72:	3304      	adds	r3, #4
 8017b74:	461a      	mov	r2, r3
 8017b76:	4620      	mov	r0, r4
 8017b78:	f7ff f88e 	bl	8016c98 <tcp_eff_send_mss_netif>
 8017b7c:	4603      	mov	r3, r0
 8017b7e:	461a      	mov	r2, r3
 8017b80:	687b      	ldr	r3, [r7, #4]
 8017b82:	865a      	strh	r2, [r3, #50]	; 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017b88:	009a      	lsls	r2, r3, #2
 8017b8a:	687b      	ldr	r3, [r7, #4]
 8017b8c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017b8e:	005b      	lsls	r3, r3, #1
 8017b90:	f241 111c 	movw	r1, #4380	; 0x111c
 8017b94:	428b      	cmp	r3, r1
 8017b96:	bf38      	it	cc
 8017b98:	460b      	movcc	r3, r1
 8017b9a:	429a      	cmp	r2, r3
 8017b9c:	d204      	bcs.n	8017ba8 <tcp_process+0x210>
 8017b9e:	687b      	ldr	r3, [r7, #4]
 8017ba0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017ba2:	009b      	lsls	r3, r3, #2
 8017ba4:	b29b      	uxth	r3, r3
 8017ba6:	e00d      	b.n	8017bc4 <tcp_process+0x22c>
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017bac:	005b      	lsls	r3, r3, #1
 8017bae:	f241 121c 	movw	r2, #4380	; 0x111c
 8017bb2:	4293      	cmp	r3, r2
 8017bb4:	d904      	bls.n	8017bc0 <tcp_process+0x228>
 8017bb6:	687b      	ldr	r3, [r7, #4]
 8017bb8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017bba:	005b      	lsls	r3, r3, #1
 8017bbc:	b29b      	uxth	r3, r3
 8017bbe:	e001      	b.n	8017bc4 <tcp_process+0x22c>
 8017bc0:	f241 131c 	movw	r3, #4380	; 0x111c
 8017bc4:	687a      	ldr	r2, [r7, #4]
 8017bc6:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 8017bca:	687b      	ldr	r3, [r7, #4]
 8017bcc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017bd0:	2b00      	cmp	r3, #0
 8017bd2:	d106      	bne.n	8017be2 <tcp_process+0x24a>
 8017bd4:	4b1b      	ldr	r3, [pc, #108]	; (8017c44 <tcp_process+0x2ac>)
 8017bd6:	f44f 725b 	mov.w	r2, #876	; 0x36c
 8017bda:	4924      	ldr	r1, [pc, #144]	; (8017c6c <tcp_process+0x2d4>)
 8017bdc:	481b      	ldr	r0, [pc, #108]	; (8017c4c <tcp_process+0x2b4>)
 8017bde:	f006 fa89 	bl	801e0f4 <iprintf>
        --pcb->snd_queuelen;
 8017be2:	687b      	ldr	r3, [r7, #4]
 8017be4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8017be8:	3b01      	subs	r3, #1
 8017bea:	b29a      	uxth	r2, r3
 8017bec:	687b      	ldr	r3, [r7, #4]
 8017bee:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8017bf2:	687b      	ldr	r3, [r7, #4]
 8017bf4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017bf6:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8017bf8:	69fb      	ldr	r3, [r7, #28]
 8017bfa:	2b00      	cmp	r3, #0
 8017bfc:	d111      	bne.n	8017c22 <tcp_process+0x28a>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 8017bfe:	687b      	ldr	r3, [r7, #4]
 8017c00:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8017c02:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8017c04:	69fb      	ldr	r3, [r7, #28]
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d106      	bne.n	8017c18 <tcp_process+0x280>
 8017c0a:	4b0e      	ldr	r3, [pc, #56]	; (8017c44 <tcp_process+0x2ac>)
 8017c0c:	f44f 725d 	mov.w	r2, #884	; 0x374
 8017c10:	4917      	ldr	r1, [pc, #92]	; (8017c70 <tcp_process+0x2d8>)
 8017c12:	480e      	ldr	r0, [pc, #56]	; (8017c4c <tcp_process+0x2b4>)
 8017c14:	f006 fa6e 	bl	801e0f4 <iprintf>
          pcb->unsent = rseg->next;
 8017c18:	69fb      	ldr	r3, [r7, #28]
 8017c1a:	681a      	ldr	r2, [r3, #0]
 8017c1c:	687b      	ldr	r3, [r7, #4]
 8017c1e:	66da      	str	r2, [r3, #108]	; 0x6c
 8017c20:	e003      	b.n	8017c2a <tcp_process+0x292>
        } else {
          pcb->unacked = rseg->next;
 8017c22:	69fb      	ldr	r3, [r7, #28]
 8017c24:	681a      	ldr	r2, [r3, #0]
 8017c26:	687b      	ldr	r3, [r7, #4]
 8017c28:	671a      	str	r2, [r3, #112]	; 0x70
        }
        tcp_seg_free(rseg);
 8017c2a:	69f8      	ldr	r0, [r7, #28]
 8017c2c:	f7fe fc4a 	bl	80164c4 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8017c30:	687b      	ldr	r3, [r7, #4]
 8017c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8017c34:	2b00      	cmp	r3, #0
 8017c36:	d11d      	bne.n	8017c74 <tcp_process+0x2dc>
          pcb->rtime = -1;
 8017c38:	687b      	ldr	r3, [r7, #4]
 8017c3a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8017c3e:	861a      	strh	r2, [r3, #48]	; 0x30
 8017c40:	e01f      	b.n	8017c82 <tcp_process+0x2ea>
 8017c42:	bf00      	nop
 8017c44:	08020554 	.word	0x08020554
 8017c48:	0802078c 	.word	0x0802078c
 8017c4c:	080205a0 	.word	0x080205a0
 8017c50:	2000455c 	.word	0x2000455c
 8017c54:	20004554 	.word	0x20004554
 8017c58:	20004550 	.word	0x20004550
 8017c5c:	080207a8 	.word	0x080207a8
 8017c60:	2000455d 	.word	0x2000455d
 8017c64:	2000b514 	.word	0x2000b514
 8017c68:	20004540 	.word	0x20004540
 8017c6c:	080207c8 	.word	0x080207c8
 8017c70:	080207e0 	.word	0x080207e0
        } else {
          pcb->rtime = 0;
 8017c74:	687b      	ldr	r3, [r7, #4]
 8017c76:	2200      	movs	r2, #0
 8017c78:	861a      	strh	r2, [r3, #48]	; 0x30
          pcb->nrtx = 0;
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	2200      	movs	r2, #0
 8017c7e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8017c82:	687b      	ldr	r3, [r7, #4]
 8017c84:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017c88:	2b00      	cmp	r3, #0
 8017c8a:	d00a      	beq.n	8017ca2 <tcp_process+0x30a>
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8017c92:	687a      	ldr	r2, [r7, #4]
 8017c94:	6910      	ldr	r0, [r2, #16]
 8017c96:	2200      	movs	r2, #0
 8017c98:	6879      	ldr	r1, [r7, #4]
 8017c9a:	4798      	blx	r3
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	76bb      	strb	r3, [r7, #26]
 8017ca0:	e001      	b.n	8017ca6 <tcp_process+0x30e>
 8017ca2:	2300      	movs	r3, #0
 8017ca4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 8017ca6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017caa:	f113 0f0d 	cmn.w	r3, #13
 8017cae:	d102      	bne.n	8017cb6 <tcp_process+0x31e>
          return ERR_ABRT;
 8017cb0:	f06f 030c 	mvn.w	r3, #12
 8017cb4:	e250      	b.n	8018158 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	8b5b      	ldrh	r3, [r3, #26]
 8017cba:	f043 0302 	orr.w	r3, r3, #2
 8017cbe:	b29a      	uxth	r2, r3
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 8017cc4:	e23a      	b.n	801813c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 8017cc6:	4b9d      	ldr	r3, [pc, #628]	; (8017f3c <tcp_process+0x5a4>)
 8017cc8:	781b      	ldrb	r3, [r3, #0]
 8017cca:	f003 0310 	and.w	r3, r3, #16
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	f000 8234 	beq.w	801813c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017cd4:	4b9a      	ldr	r3, [pc, #616]	; (8017f40 <tcp_process+0x5a8>)
 8017cd6:	6819      	ldr	r1, [r3, #0]
 8017cd8:	4b9a      	ldr	r3, [pc, #616]	; (8017f44 <tcp_process+0x5ac>)
 8017cda:	881b      	ldrh	r3, [r3, #0]
 8017cdc:	461a      	mov	r2, r3
 8017cde:	4b9a      	ldr	r3, [pc, #616]	; (8017f48 <tcp_process+0x5b0>)
 8017ce0:	681b      	ldr	r3, [r3, #0]
 8017ce2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017ce4:	4b99      	ldr	r3, [pc, #612]	; (8017f4c <tcp_process+0x5b4>)
 8017ce6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017ce8:	885b      	ldrh	r3, [r3, #2]
 8017cea:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017cec:	4a97      	ldr	r2, [pc, #604]	; (8017f4c <tcp_process+0x5b4>)
 8017cee:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017cf0:	8812      	ldrh	r2, [r2, #0]
 8017cf2:	b292      	uxth	r2, r2
 8017cf4:	9202      	str	r2, [sp, #8]
 8017cf6:	9301      	str	r3, [sp, #4]
 8017cf8:	4b95      	ldr	r3, [pc, #596]	; (8017f50 <tcp_process+0x5b8>)
 8017cfa:	9300      	str	r3, [sp, #0]
 8017cfc:	4b95      	ldr	r3, [pc, #596]	; (8017f54 <tcp_process+0x5bc>)
 8017cfe:	4602      	mov	r2, r0
 8017d00:	6878      	ldr	r0, [r7, #4]
 8017d02:	f003 f8ed 	bl	801aee0 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8017d06:	687b      	ldr	r3, [r7, #4]
 8017d08:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8017d0c:	2b05      	cmp	r3, #5
 8017d0e:	f200 8215 	bhi.w	801813c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8017d12:	687b      	ldr	r3, [r7, #4]
 8017d14:	2200      	movs	r2, #0
 8017d16:	861a      	strh	r2, [r3, #48]	; 0x30
          tcp_rexmit_rto(pcb);
 8017d18:	6878      	ldr	r0, [r7, #4]
 8017d1a:	f002 feab 	bl	801aa74 <tcp_rexmit_rto>
      break;
 8017d1e:	e20d      	b.n	801813c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8017d20:	4b86      	ldr	r3, [pc, #536]	; (8017f3c <tcp_process+0x5a4>)
 8017d22:	781b      	ldrb	r3, [r3, #0]
 8017d24:	f003 0310 	and.w	r3, r3, #16
 8017d28:	2b00      	cmp	r3, #0
 8017d2a:	f000 80a1 	beq.w	8017e70 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8017d2e:	4b84      	ldr	r3, [pc, #528]	; (8017f40 <tcp_process+0x5a8>)
 8017d30:	681a      	ldr	r2, [r3, #0]
 8017d32:	687b      	ldr	r3, [r7, #4]
 8017d34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8017d36:	1ad3      	subs	r3, r2, r3
 8017d38:	3b01      	subs	r3, #1
 8017d3a:	2b00      	cmp	r3, #0
 8017d3c:	db7e      	blt.n	8017e3c <tcp_process+0x4a4>
 8017d3e:	4b80      	ldr	r3, [pc, #512]	; (8017f40 <tcp_process+0x5a8>)
 8017d40:	681a      	ldr	r2, [r3, #0]
 8017d42:	687b      	ldr	r3, [r7, #4]
 8017d44:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8017d46:	1ad3      	subs	r3, r2, r3
 8017d48:	2b00      	cmp	r3, #0
 8017d4a:	dc77      	bgt.n	8017e3c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 8017d4c:	687b      	ldr	r3, [r7, #4]
 8017d4e:	2204      	movs	r2, #4
 8017d50:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8017d52:	687b      	ldr	r3, [r7, #4]
 8017d54:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017d56:	2b00      	cmp	r3, #0
 8017d58:	d102      	bne.n	8017d60 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 8017d5a:	23fa      	movs	r3, #250	; 0xfa
 8017d5c:	76bb      	strb	r3, [r7, #26]
 8017d5e:	e01d      	b.n	8017d9c <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8017d60:	687b      	ldr	r3, [r7, #4]
 8017d62:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017d64:	699b      	ldr	r3, [r3, #24]
 8017d66:	2b00      	cmp	r3, #0
 8017d68:	d106      	bne.n	8017d78 <tcp_process+0x3e0>
 8017d6a:	4b7b      	ldr	r3, [pc, #492]	; (8017f58 <tcp_process+0x5c0>)
 8017d6c:	f44f 726a 	mov.w	r2, #936	; 0x3a8
 8017d70:	497a      	ldr	r1, [pc, #488]	; (8017f5c <tcp_process+0x5c4>)
 8017d72:	487b      	ldr	r0, [pc, #492]	; (8017f60 <tcp_process+0x5c8>)
 8017d74:	f006 f9be 	bl	801e0f4 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8017d78:	687b      	ldr	r3, [r7, #4]
 8017d7a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017d7c:	699b      	ldr	r3, [r3, #24]
 8017d7e:	2b00      	cmp	r3, #0
 8017d80:	d00a      	beq.n	8017d98 <tcp_process+0x400>
 8017d82:	687b      	ldr	r3, [r7, #4]
 8017d84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8017d86:	699b      	ldr	r3, [r3, #24]
 8017d88:	687a      	ldr	r2, [r7, #4]
 8017d8a:	6910      	ldr	r0, [r2, #16]
 8017d8c:	2200      	movs	r2, #0
 8017d8e:	6879      	ldr	r1, [r7, #4]
 8017d90:	4798      	blx	r3
 8017d92:	4603      	mov	r3, r0
 8017d94:	76bb      	strb	r3, [r7, #26]
 8017d96:	e001      	b.n	8017d9c <tcp_process+0x404>
 8017d98:	23f0      	movs	r3, #240	; 0xf0
 8017d9a:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 8017d9c:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017da0:	2b00      	cmp	r3, #0
 8017da2:	d00a      	beq.n	8017dba <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 8017da4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8017da8:	f113 0f0d 	cmn.w	r3, #13
 8017dac:	d002      	beq.n	8017db4 <tcp_process+0x41c>
              tcp_abort(pcb);
 8017dae:	6878      	ldr	r0, [r7, #4]
 8017db0:	f7fd fce6 	bl	8015780 <tcp_abort>
            }
            return ERR_ABRT;
 8017db4:	f06f 030c 	mvn.w	r3, #12
 8017db8:	e1ce      	b.n	8018158 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 8017dba:	6878      	ldr	r0, [r7, #4]
 8017dbc:	f000 fae0 	bl	8018380 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 8017dc0:	4b68      	ldr	r3, [pc, #416]	; (8017f64 <tcp_process+0x5cc>)
 8017dc2:	881b      	ldrh	r3, [r3, #0]
 8017dc4:	2b00      	cmp	r3, #0
 8017dc6:	d005      	beq.n	8017dd4 <tcp_process+0x43c>
            recv_acked--;
 8017dc8:	4b66      	ldr	r3, [pc, #408]	; (8017f64 <tcp_process+0x5cc>)
 8017dca:	881b      	ldrh	r3, [r3, #0]
 8017dcc:	3b01      	subs	r3, #1
 8017dce:	b29a      	uxth	r2, r3
 8017dd0:	4b64      	ldr	r3, [pc, #400]	; (8017f64 <tcp_process+0x5cc>)
 8017dd2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8017dd4:	687b      	ldr	r3, [r7, #4]
 8017dd6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dd8:	009a      	lsls	r2, r3, #2
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dde:	005b      	lsls	r3, r3, #1
 8017de0:	f241 111c 	movw	r1, #4380	; 0x111c
 8017de4:	428b      	cmp	r3, r1
 8017de6:	bf38      	it	cc
 8017de8:	460b      	movcc	r3, r1
 8017dea:	429a      	cmp	r2, r3
 8017dec:	d204      	bcs.n	8017df8 <tcp_process+0x460>
 8017dee:	687b      	ldr	r3, [r7, #4]
 8017df0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017df2:	009b      	lsls	r3, r3, #2
 8017df4:	b29b      	uxth	r3, r3
 8017df6:	e00d      	b.n	8017e14 <tcp_process+0x47c>
 8017df8:	687b      	ldr	r3, [r7, #4]
 8017dfa:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017dfc:	005b      	lsls	r3, r3, #1
 8017dfe:	f241 121c 	movw	r2, #4380	; 0x111c
 8017e02:	4293      	cmp	r3, r2
 8017e04:	d904      	bls.n	8017e10 <tcp_process+0x478>
 8017e06:	687b      	ldr	r3, [r7, #4]
 8017e08:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8017e0a:	005b      	lsls	r3, r3, #1
 8017e0c:	b29b      	uxth	r3, r3
 8017e0e:	e001      	b.n	8017e14 <tcp_process+0x47c>
 8017e10:	f241 131c 	movw	r3, #4380	; 0x111c
 8017e14:	687a      	ldr	r2, [r7, #4]
 8017e16:	f8a2 3048 	strh.w	r3, [r2, #72]	; 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 8017e1a:	4b53      	ldr	r3, [pc, #332]	; (8017f68 <tcp_process+0x5d0>)
 8017e1c:	781b      	ldrb	r3, [r3, #0]
 8017e1e:	f003 0320 	and.w	r3, r3, #32
 8017e22:	2b00      	cmp	r3, #0
 8017e24:	d037      	beq.n	8017e96 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8017e26:	687b      	ldr	r3, [r7, #4]
 8017e28:	8b5b      	ldrh	r3, [r3, #26]
 8017e2a:	f043 0302 	orr.w	r3, r3, #2
 8017e2e:	b29a      	uxth	r2, r3
 8017e30:	687b      	ldr	r3, [r7, #4]
 8017e32:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8017e34:	687b      	ldr	r3, [r7, #4]
 8017e36:	2207      	movs	r2, #7
 8017e38:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 8017e3a:	e02c      	b.n	8017e96 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e3c:	4b40      	ldr	r3, [pc, #256]	; (8017f40 <tcp_process+0x5a8>)
 8017e3e:	6819      	ldr	r1, [r3, #0]
 8017e40:	4b40      	ldr	r3, [pc, #256]	; (8017f44 <tcp_process+0x5ac>)
 8017e42:	881b      	ldrh	r3, [r3, #0]
 8017e44:	461a      	mov	r2, r3
 8017e46:	4b40      	ldr	r3, [pc, #256]	; (8017f48 <tcp_process+0x5b0>)
 8017e48:	681b      	ldr	r3, [r3, #0]
 8017e4a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017e4c:	4b3f      	ldr	r3, [pc, #252]	; (8017f4c <tcp_process+0x5b4>)
 8017e4e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e50:	885b      	ldrh	r3, [r3, #2]
 8017e52:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8017e54:	4a3d      	ldr	r2, [pc, #244]	; (8017f4c <tcp_process+0x5b4>)
 8017e56:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8017e58:	8812      	ldrh	r2, [r2, #0]
 8017e5a:	b292      	uxth	r2, r2
 8017e5c:	9202      	str	r2, [sp, #8]
 8017e5e:	9301      	str	r3, [sp, #4]
 8017e60:	4b3b      	ldr	r3, [pc, #236]	; (8017f50 <tcp_process+0x5b8>)
 8017e62:	9300      	str	r3, [sp, #0]
 8017e64:	4b3b      	ldr	r3, [pc, #236]	; (8017f54 <tcp_process+0x5bc>)
 8017e66:	4602      	mov	r2, r0
 8017e68:	6878      	ldr	r0, [r7, #4]
 8017e6a:	f003 f839 	bl	801aee0 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 8017e6e:	e167      	b.n	8018140 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8017e70:	4b32      	ldr	r3, [pc, #200]	; (8017f3c <tcp_process+0x5a4>)
 8017e72:	781b      	ldrb	r3, [r3, #0]
 8017e74:	f003 0302 	and.w	r3, r3, #2
 8017e78:	2b00      	cmp	r3, #0
 8017e7a:	f000 8161 	beq.w	8018140 <tcp_process+0x7a8>
 8017e7e:	687b      	ldr	r3, [r7, #4]
 8017e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8017e82:	1e5a      	subs	r2, r3, #1
 8017e84:	4b30      	ldr	r3, [pc, #192]	; (8017f48 <tcp_process+0x5b0>)
 8017e86:	681b      	ldr	r3, [r3, #0]
 8017e88:	429a      	cmp	r2, r3
 8017e8a:	f040 8159 	bne.w	8018140 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 8017e8e:	6878      	ldr	r0, [r7, #4]
 8017e90:	f002 fe12 	bl	801aab8 <tcp_rexmit>
      break;
 8017e94:	e154      	b.n	8018140 <tcp_process+0x7a8>
 8017e96:	e153      	b.n	8018140 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 8017e98:	6878      	ldr	r0, [r7, #4]
 8017e9a:	f000 fa71 	bl	8018380 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 8017e9e:	4b32      	ldr	r3, [pc, #200]	; (8017f68 <tcp_process+0x5d0>)
 8017ea0:	781b      	ldrb	r3, [r3, #0]
 8017ea2:	f003 0320 	and.w	r3, r3, #32
 8017ea6:	2b00      	cmp	r3, #0
 8017ea8:	f000 814c 	beq.w	8018144 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 8017eac:	687b      	ldr	r3, [r7, #4]
 8017eae:	8b5b      	ldrh	r3, [r3, #26]
 8017eb0:	f043 0302 	orr.w	r3, r3, #2
 8017eb4:	b29a      	uxth	r2, r3
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	2207      	movs	r2, #7
 8017ebe:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017ec0:	e140      	b.n	8018144 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 8017ec2:	6878      	ldr	r0, [r7, #4]
 8017ec4:	f000 fa5c 	bl	8018380 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017ec8:	4b27      	ldr	r3, [pc, #156]	; (8017f68 <tcp_process+0x5d0>)
 8017eca:	781b      	ldrb	r3, [r3, #0]
 8017ecc:	f003 0320 	and.w	r3, r3, #32
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d071      	beq.n	8017fb8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017ed4:	4b19      	ldr	r3, [pc, #100]	; (8017f3c <tcp_process+0x5a4>)
 8017ed6:	781b      	ldrb	r3, [r3, #0]
 8017ed8:	f003 0310 	and.w	r3, r3, #16
 8017edc:	2b00      	cmp	r3, #0
 8017ede:	d060      	beq.n	8017fa2 <tcp_process+0x60a>
 8017ee0:	687b      	ldr	r3, [r7, #4]
 8017ee2:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017ee4:	4b16      	ldr	r3, [pc, #88]	; (8017f40 <tcp_process+0x5a8>)
 8017ee6:	681b      	ldr	r3, [r3, #0]
 8017ee8:	429a      	cmp	r2, r3
 8017eea:	d15a      	bne.n	8017fa2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 8017eec:	687b      	ldr	r3, [r7, #4]
 8017eee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017ef0:	2b00      	cmp	r3, #0
 8017ef2:	d156      	bne.n	8017fa2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8017ef4:	687b      	ldr	r3, [r7, #4]
 8017ef6:	8b5b      	ldrh	r3, [r3, #26]
 8017ef8:	f043 0302 	orr.w	r3, r3, #2
 8017efc:	b29a      	uxth	r2, r3
 8017efe:	687b      	ldr	r3, [r7, #4]
 8017f00:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8017f02:	6878      	ldr	r0, [r7, #4]
 8017f04:	f7fe fdbe 	bl	8016a84 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8017f08:	4b18      	ldr	r3, [pc, #96]	; (8017f6c <tcp_process+0x5d4>)
 8017f0a:	681b      	ldr	r3, [r3, #0]
 8017f0c:	687a      	ldr	r2, [r7, #4]
 8017f0e:	429a      	cmp	r2, r3
 8017f10:	d105      	bne.n	8017f1e <tcp_process+0x586>
 8017f12:	4b16      	ldr	r3, [pc, #88]	; (8017f6c <tcp_process+0x5d4>)
 8017f14:	681b      	ldr	r3, [r3, #0]
 8017f16:	68db      	ldr	r3, [r3, #12]
 8017f18:	4a14      	ldr	r2, [pc, #80]	; (8017f6c <tcp_process+0x5d4>)
 8017f1a:	6013      	str	r3, [r2, #0]
 8017f1c:	e02e      	b.n	8017f7c <tcp_process+0x5e4>
 8017f1e:	4b13      	ldr	r3, [pc, #76]	; (8017f6c <tcp_process+0x5d4>)
 8017f20:	681b      	ldr	r3, [r3, #0]
 8017f22:	617b      	str	r3, [r7, #20]
 8017f24:	e027      	b.n	8017f76 <tcp_process+0x5de>
 8017f26:	697b      	ldr	r3, [r7, #20]
 8017f28:	68db      	ldr	r3, [r3, #12]
 8017f2a:	687a      	ldr	r2, [r7, #4]
 8017f2c:	429a      	cmp	r2, r3
 8017f2e:	d11f      	bne.n	8017f70 <tcp_process+0x5d8>
 8017f30:	687b      	ldr	r3, [r7, #4]
 8017f32:	68da      	ldr	r2, [r3, #12]
 8017f34:	697b      	ldr	r3, [r7, #20]
 8017f36:	60da      	str	r2, [r3, #12]
 8017f38:	e020      	b.n	8017f7c <tcp_process+0x5e4>
 8017f3a:	bf00      	nop
 8017f3c:	2000455c 	.word	0x2000455c
 8017f40:	20004554 	.word	0x20004554
 8017f44:	2000455a 	.word	0x2000455a
 8017f48:	20004550 	.word	0x20004550
 8017f4c:	20004540 	.word	0x20004540
 8017f50:	20007e0c 	.word	0x20007e0c
 8017f54:	20007e10 	.word	0x20007e10
 8017f58:	08020554 	.word	0x08020554
 8017f5c:	080207f4 	.word	0x080207f4
 8017f60:	080205a0 	.word	0x080205a0
 8017f64:	20004558 	.word	0x20004558
 8017f68:	2000455d 	.word	0x2000455d
 8017f6c:	2000b510 	.word	0x2000b510
 8017f70:	697b      	ldr	r3, [r7, #20]
 8017f72:	68db      	ldr	r3, [r3, #12]
 8017f74:	617b      	str	r3, [r7, #20]
 8017f76:	697b      	ldr	r3, [r7, #20]
 8017f78:	2b00      	cmp	r3, #0
 8017f7a:	d1d4      	bne.n	8017f26 <tcp_process+0x58e>
 8017f7c:	687b      	ldr	r3, [r7, #4]
 8017f7e:	2200      	movs	r2, #0
 8017f80:	60da      	str	r2, [r3, #12]
 8017f82:	4b77      	ldr	r3, [pc, #476]	; (8018160 <tcp_process+0x7c8>)
 8017f84:	2201      	movs	r2, #1
 8017f86:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8017f88:	687b      	ldr	r3, [r7, #4]
 8017f8a:	220a      	movs	r2, #10
 8017f8c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 8017f8e:	4b75      	ldr	r3, [pc, #468]	; (8018164 <tcp_process+0x7cc>)
 8017f90:	681a      	ldr	r2, [r3, #0]
 8017f92:	687b      	ldr	r3, [r7, #4]
 8017f94:	60da      	str	r2, [r3, #12]
 8017f96:	4a73      	ldr	r2, [pc, #460]	; (8018164 <tcp_process+0x7cc>)
 8017f98:	687b      	ldr	r3, [r7, #4]
 8017f9a:	6013      	str	r3, [r2, #0]
 8017f9c:	f003 f962 	bl	801b264 <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 8017fa0:	e0d2      	b.n	8018148 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 8017fa2:	687b      	ldr	r3, [r7, #4]
 8017fa4:	8b5b      	ldrh	r3, [r3, #26]
 8017fa6:	f043 0302 	orr.w	r3, r3, #2
 8017faa:	b29a      	uxth	r2, r3
 8017fac:	687b      	ldr	r3, [r7, #4]
 8017fae:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 8017fb0:	687b      	ldr	r3, [r7, #4]
 8017fb2:	2208      	movs	r2, #8
 8017fb4:	751a      	strb	r2, [r3, #20]
      break;
 8017fb6:	e0c7      	b.n	8018148 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017fb8:	4b6b      	ldr	r3, [pc, #428]	; (8018168 <tcp_process+0x7d0>)
 8017fba:	781b      	ldrb	r3, [r3, #0]
 8017fbc:	f003 0310 	and.w	r3, r3, #16
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	f000 80c1 	beq.w	8018148 <tcp_process+0x7b0>
 8017fc6:	687b      	ldr	r3, [r7, #4]
 8017fc8:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8017fca:	4b68      	ldr	r3, [pc, #416]	; (801816c <tcp_process+0x7d4>)
 8017fcc:	681b      	ldr	r3, [r3, #0]
 8017fce:	429a      	cmp	r2, r3
 8017fd0:	f040 80ba 	bne.w	8018148 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8017fd8:	2b00      	cmp	r3, #0
 8017fda:	f040 80b5 	bne.w	8018148 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 8017fde:	687b      	ldr	r3, [r7, #4]
 8017fe0:	2206      	movs	r2, #6
 8017fe2:	751a      	strb	r2, [r3, #20]
      break;
 8017fe4:	e0b0      	b.n	8018148 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 8017fe6:	6878      	ldr	r0, [r7, #4]
 8017fe8:	f000 f9ca 	bl	8018380 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 8017fec:	4b60      	ldr	r3, [pc, #384]	; (8018170 <tcp_process+0x7d8>)
 8017fee:	781b      	ldrb	r3, [r3, #0]
 8017ff0:	f003 0320 	and.w	r3, r3, #32
 8017ff4:	2b00      	cmp	r3, #0
 8017ff6:	f000 80a9 	beq.w	801814c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8017ffa:	687b      	ldr	r3, [r7, #4]
 8017ffc:	8b5b      	ldrh	r3, [r3, #26]
 8017ffe:	f043 0302 	orr.w	r3, r3, #2
 8018002:	b29a      	uxth	r2, r3
 8018004:	687b      	ldr	r3, [r7, #4]
 8018006:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8018008:	6878      	ldr	r0, [r7, #4]
 801800a:	f7fe fd3b 	bl	8016a84 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801800e:	4b59      	ldr	r3, [pc, #356]	; (8018174 <tcp_process+0x7dc>)
 8018010:	681b      	ldr	r3, [r3, #0]
 8018012:	687a      	ldr	r2, [r7, #4]
 8018014:	429a      	cmp	r2, r3
 8018016:	d105      	bne.n	8018024 <tcp_process+0x68c>
 8018018:	4b56      	ldr	r3, [pc, #344]	; (8018174 <tcp_process+0x7dc>)
 801801a:	681b      	ldr	r3, [r3, #0]
 801801c:	68db      	ldr	r3, [r3, #12]
 801801e:	4a55      	ldr	r2, [pc, #340]	; (8018174 <tcp_process+0x7dc>)
 8018020:	6013      	str	r3, [r2, #0]
 8018022:	e013      	b.n	801804c <tcp_process+0x6b4>
 8018024:	4b53      	ldr	r3, [pc, #332]	; (8018174 <tcp_process+0x7dc>)
 8018026:	681b      	ldr	r3, [r3, #0]
 8018028:	613b      	str	r3, [r7, #16]
 801802a:	e00c      	b.n	8018046 <tcp_process+0x6ae>
 801802c:	693b      	ldr	r3, [r7, #16]
 801802e:	68db      	ldr	r3, [r3, #12]
 8018030:	687a      	ldr	r2, [r7, #4]
 8018032:	429a      	cmp	r2, r3
 8018034:	d104      	bne.n	8018040 <tcp_process+0x6a8>
 8018036:	687b      	ldr	r3, [r7, #4]
 8018038:	68da      	ldr	r2, [r3, #12]
 801803a:	693b      	ldr	r3, [r7, #16]
 801803c:	60da      	str	r2, [r3, #12]
 801803e:	e005      	b.n	801804c <tcp_process+0x6b4>
 8018040:	693b      	ldr	r3, [r7, #16]
 8018042:	68db      	ldr	r3, [r3, #12]
 8018044:	613b      	str	r3, [r7, #16]
 8018046:	693b      	ldr	r3, [r7, #16]
 8018048:	2b00      	cmp	r3, #0
 801804a:	d1ef      	bne.n	801802c <tcp_process+0x694>
 801804c:	687b      	ldr	r3, [r7, #4]
 801804e:	2200      	movs	r2, #0
 8018050:	60da      	str	r2, [r3, #12]
 8018052:	4b43      	ldr	r3, [pc, #268]	; (8018160 <tcp_process+0x7c8>)
 8018054:	2201      	movs	r2, #1
 8018056:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8018058:	687b      	ldr	r3, [r7, #4]
 801805a:	220a      	movs	r2, #10
 801805c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 801805e:	4b41      	ldr	r3, [pc, #260]	; (8018164 <tcp_process+0x7cc>)
 8018060:	681a      	ldr	r2, [r3, #0]
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	60da      	str	r2, [r3, #12]
 8018066:	4a3f      	ldr	r2, [pc, #252]	; (8018164 <tcp_process+0x7cc>)
 8018068:	687b      	ldr	r3, [r7, #4]
 801806a:	6013      	str	r3, [r2, #0]
 801806c:	f003 f8fa 	bl	801b264 <tcp_timer_needed>
      }
      break;
 8018070:	e06c      	b.n	801814c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8018072:	6878      	ldr	r0, [r7, #4]
 8018074:	f000 f984 	bl	8018380 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018078:	4b3b      	ldr	r3, [pc, #236]	; (8018168 <tcp_process+0x7d0>)
 801807a:	781b      	ldrb	r3, [r3, #0]
 801807c:	f003 0310 	and.w	r3, r3, #16
 8018080:	2b00      	cmp	r3, #0
 8018082:	d065      	beq.n	8018150 <tcp_process+0x7b8>
 8018084:	687b      	ldr	r3, [r7, #4]
 8018086:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018088:	4b38      	ldr	r3, [pc, #224]	; (801816c <tcp_process+0x7d4>)
 801808a:	681b      	ldr	r3, [r3, #0]
 801808c:	429a      	cmp	r2, r3
 801808e:	d15f      	bne.n	8018150 <tcp_process+0x7b8>
 8018090:	687b      	ldr	r3, [r7, #4]
 8018092:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018094:	2b00      	cmp	r3, #0
 8018096:	d15b      	bne.n	8018150 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8018098:	6878      	ldr	r0, [r7, #4]
 801809a:	f7fe fcf3 	bl	8016a84 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 801809e:	4b35      	ldr	r3, [pc, #212]	; (8018174 <tcp_process+0x7dc>)
 80180a0:	681b      	ldr	r3, [r3, #0]
 80180a2:	687a      	ldr	r2, [r7, #4]
 80180a4:	429a      	cmp	r2, r3
 80180a6:	d105      	bne.n	80180b4 <tcp_process+0x71c>
 80180a8:	4b32      	ldr	r3, [pc, #200]	; (8018174 <tcp_process+0x7dc>)
 80180aa:	681b      	ldr	r3, [r3, #0]
 80180ac:	68db      	ldr	r3, [r3, #12]
 80180ae:	4a31      	ldr	r2, [pc, #196]	; (8018174 <tcp_process+0x7dc>)
 80180b0:	6013      	str	r3, [r2, #0]
 80180b2:	e013      	b.n	80180dc <tcp_process+0x744>
 80180b4:	4b2f      	ldr	r3, [pc, #188]	; (8018174 <tcp_process+0x7dc>)
 80180b6:	681b      	ldr	r3, [r3, #0]
 80180b8:	60fb      	str	r3, [r7, #12]
 80180ba:	e00c      	b.n	80180d6 <tcp_process+0x73e>
 80180bc:	68fb      	ldr	r3, [r7, #12]
 80180be:	68db      	ldr	r3, [r3, #12]
 80180c0:	687a      	ldr	r2, [r7, #4]
 80180c2:	429a      	cmp	r2, r3
 80180c4:	d104      	bne.n	80180d0 <tcp_process+0x738>
 80180c6:	687b      	ldr	r3, [r7, #4]
 80180c8:	68da      	ldr	r2, [r3, #12]
 80180ca:	68fb      	ldr	r3, [r7, #12]
 80180cc:	60da      	str	r2, [r3, #12]
 80180ce:	e005      	b.n	80180dc <tcp_process+0x744>
 80180d0:	68fb      	ldr	r3, [r7, #12]
 80180d2:	68db      	ldr	r3, [r3, #12]
 80180d4:	60fb      	str	r3, [r7, #12]
 80180d6:	68fb      	ldr	r3, [r7, #12]
 80180d8:	2b00      	cmp	r3, #0
 80180da:	d1ef      	bne.n	80180bc <tcp_process+0x724>
 80180dc:	687b      	ldr	r3, [r7, #4]
 80180de:	2200      	movs	r2, #0
 80180e0:	60da      	str	r2, [r3, #12]
 80180e2:	4b1f      	ldr	r3, [pc, #124]	; (8018160 <tcp_process+0x7c8>)
 80180e4:	2201      	movs	r2, #1
 80180e6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 80180e8:	687b      	ldr	r3, [r7, #4]
 80180ea:	220a      	movs	r2, #10
 80180ec:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 80180ee:	4b1d      	ldr	r3, [pc, #116]	; (8018164 <tcp_process+0x7cc>)
 80180f0:	681a      	ldr	r2, [r3, #0]
 80180f2:	687b      	ldr	r3, [r7, #4]
 80180f4:	60da      	str	r2, [r3, #12]
 80180f6:	4a1b      	ldr	r2, [pc, #108]	; (8018164 <tcp_process+0x7cc>)
 80180f8:	687b      	ldr	r3, [r7, #4]
 80180fa:	6013      	str	r3, [r2, #0]
 80180fc:	f003 f8b2 	bl	801b264 <tcp_timer_needed>
      }
      break;
 8018100:	e026      	b.n	8018150 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8018102:	6878      	ldr	r0, [r7, #4]
 8018104:	f000 f93c 	bl	8018380 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8018108:	4b17      	ldr	r3, [pc, #92]	; (8018168 <tcp_process+0x7d0>)
 801810a:	781b      	ldrb	r3, [r3, #0]
 801810c:	f003 0310 	and.w	r3, r3, #16
 8018110:	2b00      	cmp	r3, #0
 8018112:	d01f      	beq.n	8018154 <tcp_process+0x7bc>
 8018114:	687b      	ldr	r3, [r7, #4]
 8018116:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8018118:	4b14      	ldr	r3, [pc, #80]	; (801816c <tcp_process+0x7d4>)
 801811a:	681b      	ldr	r3, [r3, #0]
 801811c:	429a      	cmp	r2, r3
 801811e:	d119      	bne.n	8018154 <tcp_process+0x7bc>
 8018120:	687b      	ldr	r3, [r7, #4]
 8018122:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018124:	2b00      	cmp	r3, #0
 8018126:	d115      	bne.n	8018154 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8018128:	4b11      	ldr	r3, [pc, #68]	; (8018170 <tcp_process+0x7d8>)
 801812a:	781b      	ldrb	r3, [r3, #0]
 801812c:	f043 0310 	orr.w	r3, r3, #16
 8018130:	b2da      	uxtb	r2, r3
 8018132:	4b0f      	ldr	r3, [pc, #60]	; (8018170 <tcp_process+0x7d8>)
 8018134:	701a      	strb	r2, [r3, #0]
      }
      break;
 8018136:	e00d      	b.n	8018154 <tcp_process+0x7bc>
    default:
      break;
 8018138:	bf00      	nop
 801813a:	e00c      	b.n	8018156 <tcp_process+0x7be>
      break;
 801813c:	bf00      	nop
 801813e:	e00a      	b.n	8018156 <tcp_process+0x7be>
      break;
 8018140:	bf00      	nop
 8018142:	e008      	b.n	8018156 <tcp_process+0x7be>
      break;
 8018144:	bf00      	nop
 8018146:	e006      	b.n	8018156 <tcp_process+0x7be>
      break;
 8018148:	bf00      	nop
 801814a:	e004      	b.n	8018156 <tcp_process+0x7be>
      break;
 801814c:	bf00      	nop
 801814e:	e002      	b.n	8018156 <tcp_process+0x7be>
      break;
 8018150:	bf00      	nop
 8018152:	e000      	b.n	8018156 <tcp_process+0x7be>
      break;
 8018154:	bf00      	nop
  }
  return ERR_OK;
 8018156:	2300      	movs	r3, #0
}
 8018158:	4618      	mov	r0, r3
 801815a:	3724      	adds	r7, #36	; 0x24
 801815c:	46bd      	mov	sp, r7
 801815e:	bd90      	pop	{r4, r7, pc}
 8018160:	2000b50c 	.word	0x2000b50c
 8018164:	2000b520 	.word	0x2000b520
 8018168:	2000455c 	.word	0x2000455c
 801816c:	20004554 	.word	0x20004554
 8018170:	2000455d 	.word	0x2000455d
 8018174:	2000b510 	.word	0x2000b510

08018178 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8018178:	b590      	push	{r4, r7, lr}
 801817a:	b085      	sub	sp, #20
 801817c:	af00      	add	r7, sp, #0
 801817e:	6078      	str	r0, [r7, #4]
 8018180:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8018182:	687b      	ldr	r3, [r7, #4]
 8018184:	2b00      	cmp	r3, #0
 8018186:	d106      	bne.n	8018196 <tcp_oos_insert_segment+0x1e>
 8018188:	4b3b      	ldr	r3, [pc, #236]	; (8018278 <tcp_oos_insert_segment+0x100>)
 801818a:	f240 421f 	movw	r2, #1055	; 0x41f
 801818e:	493b      	ldr	r1, [pc, #236]	; (801827c <tcp_oos_insert_segment+0x104>)
 8018190:	483b      	ldr	r0, [pc, #236]	; (8018280 <tcp_oos_insert_segment+0x108>)
 8018192:	f005 ffaf 	bl	801e0f4 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018196:	687b      	ldr	r3, [r7, #4]
 8018198:	68db      	ldr	r3, [r3, #12]
 801819a:	899b      	ldrh	r3, [r3, #12]
 801819c:	b29b      	uxth	r3, r3
 801819e:	4618      	mov	r0, r3
 80181a0:	f7fb f984 	bl	80134ac <lwip_htons>
 80181a4:	4603      	mov	r3, r0
 80181a6:	b2db      	uxtb	r3, r3
 80181a8:	f003 0301 	and.w	r3, r3, #1
 80181ac:	2b00      	cmp	r3, #0
 80181ae:	d028      	beq.n	8018202 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 80181b0:	6838      	ldr	r0, [r7, #0]
 80181b2:	f7fe f973 	bl	801649c <tcp_segs_free>
    next = NULL;
 80181b6:	2300      	movs	r3, #0
 80181b8:	603b      	str	r3, [r7, #0]
 80181ba:	e056      	b.n	801826a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80181bc:	683b      	ldr	r3, [r7, #0]
 80181be:	68db      	ldr	r3, [r3, #12]
 80181c0:	899b      	ldrh	r3, [r3, #12]
 80181c2:	b29b      	uxth	r3, r3
 80181c4:	4618      	mov	r0, r3
 80181c6:	f7fb f971 	bl	80134ac <lwip_htons>
 80181ca:	4603      	mov	r3, r0
 80181cc:	b2db      	uxtb	r3, r3
 80181ce:	f003 0301 	and.w	r3, r3, #1
 80181d2:	2b00      	cmp	r3, #0
 80181d4:	d00d      	beq.n	80181f2 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 80181d6:	687b      	ldr	r3, [r7, #4]
 80181d8:	68db      	ldr	r3, [r3, #12]
 80181da:	899b      	ldrh	r3, [r3, #12]
 80181dc:	b29c      	uxth	r4, r3
 80181de:	2001      	movs	r0, #1
 80181e0:	f7fb f964 	bl	80134ac <lwip_htons>
 80181e4:	4603      	mov	r3, r0
 80181e6:	461a      	mov	r2, r3
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	68db      	ldr	r3, [r3, #12]
 80181ec:	4322      	orrs	r2, r4
 80181ee:	b292      	uxth	r2, r2
 80181f0:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 80181f2:	683b      	ldr	r3, [r7, #0]
 80181f4:	60fb      	str	r3, [r7, #12]
      next = next->next;
 80181f6:	683b      	ldr	r3, [r7, #0]
 80181f8:	681b      	ldr	r3, [r3, #0]
 80181fa:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 80181fc:	68f8      	ldr	r0, [r7, #12]
 80181fe:	f7fe f961 	bl	80164c4 <tcp_seg_free>
    while (next &&
 8018202:	683b      	ldr	r3, [r7, #0]
 8018204:	2b00      	cmp	r3, #0
 8018206:	d00e      	beq.n	8018226 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8018208:	687b      	ldr	r3, [r7, #4]
 801820a:	891b      	ldrh	r3, [r3, #8]
 801820c:	461a      	mov	r2, r3
 801820e:	4b1d      	ldr	r3, [pc, #116]	; (8018284 <tcp_oos_insert_segment+0x10c>)
 8018210:	681b      	ldr	r3, [r3, #0]
 8018212:	441a      	add	r2, r3
 8018214:	683b      	ldr	r3, [r7, #0]
 8018216:	68db      	ldr	r3, [r3, #12]
 8018218:	685b      	ldr	r3, [r3, #4]
 801821a:	6839      	ldr	r1, [r7, #0]
 801821c:	8909      	ldrh	r1, [r1, #8]
 801821e:	440b      	add	r3, r1
 8018220:	1ad3      	subs	r3, r2, r3
    while (next &&
 8018222:	2b00      	cmp	r3, #0
 8018224:	daca      	bge.n	80181bc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8018226:	683b      	ldr	r3, [r7, #0]
 8018228:	2b00      	cmp	r3, #0
 801822a:	d01e      	beq.n	801826a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 801822c:	687b      	ldr	r3, [r7, #4]
 801822e:	891b      	ldrh	r3, [r3, #8]
 8018230:	461a      	mov	r2, r3
 8018232:	4b14      	ldr	r3, [pc, #80]	; (8018284 <tcp_oos_insert_segment+0x10c>)
 8018234:	681b      	ldr	r3, [r3, #0]
 8018236:	441a      	add	r2, r3
 8018238:	683b      	ldr	r3, [r7, #0]
 801823a:	68db      	ldr	r3, [r3, #12]
 801823c:	685b      	ldr	r3, [r3, #4]
 801823e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8018240:	2b00      	cmp	r3, #0
 8018242:	dd12      	ble.n	801826a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8018244:	683b      	ldr	r3, [r7, #0]
 8018246:	68db      	ldr	r3, [r3, #12]
 8018248:	685b      	ldr	r3, [r3, #4]
 801824a:	b29a      	uxth	r2, r3
 801824c:	4b0d      	ldr	r3, [pc, #52]	; (8018284 <tcp_oos_insert_segment+0x10c>)
 801824e:	681b      	ldr	r3, [r3, #0]
 8018250:	b29b      	uxth	r3, r3
 8018252:	1ad3      	subs	r3, r2, r3
 8018254:	b29a      	uxth	r2, r3
 8018256:	687b      	ldr	r3, [r7, #4]
 8018258:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 801825a:	687b      	ldr	r3, [r7, #4]
 801825c:	685a      	ldr	r2, [r3, #4]
 801825e:	687b      	ldr	r3, [r7, #4]
 8018260:	891b      	ldrh	r3, [r3, #8]
 8018262:	4619      	mov	r1, r3
 8018264:	4610      	mov	r0, r2
 8018266:	f7fc fb79 	bl	801495c <pbuf_realloc>
    }
  }
  cseg->next = next;
 801826a:	687b      	ldr	r3, [r7, #4]
 801826c:	683a      	ldr	r2, [r7, #0]
 801826e:	601a      	str	r2, [r3, #0]
}
 8018270:	bf00      	nop
 8018272:	3714      	adds	r7, #20
 8018274:	46bd      	mov	sp, r7
 8018276:	bd90      	pop	{r4, r7, pc}
 8018278:	08020554 	.word	0x08020554
 801827c:	08020814 	.word	0x08020814
 8018280:	080205a0 	.word	0x080205a0
 8018284:	20004550 	.word	0x20004550

08018288 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8018288:	b5b0      	push	{r4, r5, r7, lr}
 801828a:	b086      	sub	sp, #24
 801828c:	af00      	add	r7, sp, #0
 801828e:	60f8      	str	r0, [r7, #12]
 8018290:	60b9      	str	r1, [r7, #8]
 8018292:	607a      	str	r2, [r7, #4]
 8018294:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8018296:	e03e      	b.n	8018316 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8018298:	68bb      	ldr	r3, [r7, #8]
 801829a:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 801829c:	68bb      	ldr	r3, [r7, #8]
 801829e:	681b      	ldr	r3, [r3, #0]
 80182a0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 80182a2:	697b      	ldr	r3, [r7, #20]
 80182a4:	685b      	ldr	r3, [r3, #4]
 80182a6:	4618      	mov	r0, r3
 80182a8:	f7fc fd6c 	bl	8014d84 <pbuf_clen>
 80182ac:	4603      	mov	r3, r0
 80182ae:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 80182b0:	68fb      	ldr	r3, [r7, #12]
 80182b2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80182b6:	8a7a      	ldrh	r2, [r7, #18]
 80182b8:	429a      	cmp	r2, r3
 80182ba:	d906      	bls.n	80182ca <tcp_free_acked_segments+0x42>
 80182bc:	4b2a      	ldr	r3, [pc, #168]	; (8018368 <tcp_free_acked_segments+0xe0>)
 80182be:	f240 4257 	movw	r2, #1111	; 0x457
 80182c2:	492a      	ldr	r1, [pc, #168]	; (801836c <tcp_free_acked_segments+0xe4>)
 80182c4:	482a      	ldr	r0, [pc, #168]	; (8018370 <tcp_free_acked_segments+0xe8>)
 80182c6:	f005 ff15 	bl	801e0f4 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 80182ca:	68fb      	ldr	r3, [r7, #12]
 80182cc:	f8b3 2066 	ldrh.w	r2, [r3, #102]	; 0x66
 80182d0:	8a7b      	ldrh	r3, [r7, #18]
 80182d2:	1ad3      	subs	r3, r2, r3
 80182d4:	b29a      	uxth	r2, r3
 80182d6:	68fb      	ldr	r3, [r7, #12]
 80182d8:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 80182dc:	697b      	ldr	r3, [r7, #20]
 80182de:	891a      	ldrh	r2, [r3, #8]
 80182e0:	4b24      	ldr	r3, [pc, #144]	; (8018374 <tcp_free_acked_segments+0xec>)
 80182e2:	881b      	ldrh	r3, [r3, #0]
 80182e4:	4413      	add	r3, r2
 80182e6:	b29a      	uxth	r2, r3
 80182e8:	4b22      	ldr	r3, [pc, #136]	; (8018374 <tcp_free_acked_segments+0xec>)
 80182ea:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 80182ec:	6978      	ldr	r0, [r7, #20]
 80182ee:	f7fe f8e9 	bl	80164c4 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 80182f2:	68fb      	ldr	r3, [r7, #12]
 80182f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d00c      	beq.n	8018316 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 80182fc:	68bb      	ldr	r3, [r7, #8]
 80182fe:	2b00      	cmp	r3, #0
 8018300:	d109      	bne.n	8018316 <tcp_free_acked_segments+0x8e>
 8018302:	683b      	ldr	r3, [r7, #0]
 8018304:	2b00      	cmp	r3, #0
 8018306:	d106      	bne.n	8018316 <tcp_free_acked_segments+0x8e>
 8018308:	4b17      	ldr	r3, [pc, #92]	; (8018368 <tcp_free_acked_segments+0xe0>)
 801830a:	f240 4262 	movw	r2, #1122	; 0x462
 801830e:	491a      	ldr	r1, [pc, #104]	; (8018378 <tcp_free_acked_segments+0xf0>)
 8018310:	4817      	ldr	r0, [pc, #92]	; (8018370 <tcp_free_acked_segments+0xe8>)
 8018312:	f005 feef 	bl	801e0f4 <iprintf>
  while (seg_list != NULL &&
 8018316:	68bb      	ldr	r3, [r7, #8]
 8018318:	2b00      	cmp	r3, #0
 801831a:	d020      	beq.n	801835e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 801831c:	68bb      	ldr	r3, [r7, #8]
 801831e:	68db      	ldr	r3, [r3, #12]
 8018320:	685b      	ldr	r3, [r3, #4]
 8018322:	4618      	mov	r0, r3
 8018324:	f7fb f8d7 	bl	80134d6 <lwip_htonl>
 8018328:	4604      	mov	r4, r0
 801832a:	68bb      	ldr	r3, [r7, #8]
 801832c:	891b      	ldrh	r3, [r3, #8]
 801832e:	461d      	mov	r5, r3
 8018330:	68bb      	ldr	r3, [r7, #8]
 8018332:	68db      	ldr	r3, [r3, #12]
 8018334:	899b      	ldrh	r3, [r3, #12]
 8018336:	b29b      	uxth	r3, r3
 8018338:	4618      	mov	r0, r3
 801833a:	f7fb f8b7 	bl	80134ac <lwip_htons>
 801833e:	4603      	mov	r3, r0
 8018340:	b2db      	uxtb	r3, r3
 8018342:	f003 0303 	and.w	r3, r3, #3
 8018346:	2b00      	cmp	r3, #0
 8018348:	d001      	beq.n	801834e <tcp_free_acked_segments+0xc6>
 801834a:	2301      	movs	r3, #1
 801834c:	e000      	b.n	8018350 <tcp_free_acked_segments+0xc8>
 801834e:	2300      	movs	r3, #0
 8018350:	442b      	add	r3, r5
 8018352:	18e2      	adds	r2, r4, r3
 8018354:	4b09      	ldr	r3, [pc, #36]	; (801837c <tcp_free_acked_segments+0xf4>)
 8018356:	681b      	ldr	r3, [r3, #0]
 8018358:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 801835a:	2b00      	cmp	r3, #0
 801835c:	dd9c      	ble.n	8018298 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 801835e:	68bb      	ldr	r3, [r7, #8]
}
 8018360:	4618      	mov	r0, r3
 8018362:	3718      	adds	r7, #24
 8018364:	46bd      	mov	sp, r7
 8018366:	bdb0      	pop	{r4, r5, r7, pc}
 8018368:	08020554 	.word	0x08020554
 801836c:	0802083c 	.word	0x0802083c
 8018370:	080205a0 	.word	0x080205a0
 8018374:	20004558 	.word	0x20004558
 8018378:	08020864 	.word	0x08020864
 801837c:	20004554 	.word	0x20004554

08018380 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8018380:	b5b0      	push	{r4, r5, r7, lr}
 8018382:	b094      	sub	sp, #80	; 0x50
 8018384:	af00      	add	r7, sp, #0
 8018386:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8018388:	2300      	movs	r3, #0
 801838a:	64bb      	str	r3, [r7, #72]	; 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 801838c:	687b      	ldr	r3, [r7, #4]
 801838e:	2b00      	cmp	r3, #0
 8018390:	d106      	bne.n	80183a0 <tcp_receive+0x20>
 8018392:	4ba6      	ldr	r3, [pc, #664]	; (801862c <tcp_receive+0x2ac>)
 8018394:	f240 427b 	movw	r2, #1147	; 0x47b
 8018398:	49a5      	ldr	r1, [pc, #660]	; (8018630 <tcp_receive+0x2b0>)
 801839a:	48a6      	ldr	r0, [pc, #664]	; (8018634 <tcp_receive+0x2b4>)
 801839c:	f005 feaa 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 80183a0:	687b      	ldr	r3, [r7, #4]
 80183a2:	7d1b      	ldrb	r3, [r3, #20]
 80183a4:	2b03      	cmp	r3, #3
 80183a6:	d806      	bhi.n	80183b6 <tcp_receive+0x36>
 80183a8:	4ba0      	ldr	r3, [pc, #640]	; (801862c <tcp_receive+0x2ac>)
 80183aa:	f240 427c 	movw	r2, #1148	; 0x47c
 80183ae:	49a2      	ldr	r1, [pc, #648]	; (8018638 <tcp_receive+0x2b8>)
 80183b0:	48a0      	ldr	r0, [pc, #640]	; (8018634 <tcp_receive+0x2b4>)
 80183b2:	f005 fe9f 	bl	801e0f4 <iprintf>

  if (flags & TCP_ACK) {
 80183b6:	4ba1      	ldr	r3, [pc, #644]	; (801863c <tcp_receive+0x2bc>)
 80183b8:	781b      	ldrb	r3, [r3, #0]
 80183ba:	f003 0310 	and.w	r3, r3, #16
 80183be:	2b00      	cmp	r3, #0
 80183c0:	f000 8263 	beq.w	801888a <tcp_receive+0x50a>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 80183c4:	687b      	ldr	r3, [r7, #4]
 80183c6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80183ca:	461a      	mov	r2, r3
 80183cc:	687b      	ldr	r3, [r7, #4]
 80183ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80183d0:	4413      	add	r3, r2
 80183d2:	633b      	str	r3, [r7, #48]	; 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80183d4:	687b      	ldr	r3, [r7, #4]
 80183d6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80183d8:	4b99      	ldr	r3, [pc, #612]	; (8018640 <tcp_receive+0x2c0>)
 80183da:	681b      	ldr	r3, [r3, #0]
 80183dc:	1ad3      	subs	r3, r2, r3
 80183de:	2b00      	cmp	r3, #0
 80183e0:	db1b      	blt.n	801841a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80183e2:	687b      	ldr	r3, [r7, #4]
 80183e4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80183e6:	4b96      	ldr	r3, [pc, #600]	; (8018640 <tcp_receive+0x2c0>)
 80183e8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 80183ea:	429a      	cmp	r2, r3
 80183ec:	d106      	bne.n	80183fc <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 80183ee:	687b      	ldr	r3, [r7, #4]
 80183f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80183f2:	4b94      	ldr	r3, [pc, #592]	; (8018644 <tcp_receive+0x2c4>)
 80183f4:	681b      	ldr	r3, [r3, #0]
 80183f6:	1ad3      	subs	r3, r2, r3
 80183f8:	2b00      	cmp	r3, #0
 80183fa:	db0e      	blt.n	801841a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8018400:	4b90      	ldr	r3, [pc, #576]	; (8018644 <tcp_receive+0x2c4>)
 8018402:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8018404:	429a      	cmp	r2, r3
 8018406:	d125      	bne.n	8018454 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8018408:	4b8f      	ldr	r3, [pc, #572]	; (8018648 <tcp_receive+0x2c8>)
 801840a:	681b      	ldr	r3, [r3, #0]
 801840c:	89db      	ldrh	r3, [r3, #14]
 801840e:	b29a      	uxth	r2, r3
 8018410:	687b      	ldr	r3, [r7, #4]
 8018412:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018416:	429a      	cmp	r2, r3
 8018418:	d91c      	bls.n	8018454 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 801841a:	4b8b      	ldr	r3, [pc, #556]	; (8018648 <tcp_receive+0x2c8>)
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	89db      	ldrh	r3, [r3, #14]
 8018420:	b29a      	uxth	r2, r3
 8018422:	687b      	ldr	r3, [r7, #4]
 8018424:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8018428:	687b      	ldr	r3, [r7, #4]
 801842a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	; 0x62
 801842e:	687b      	ldr	r3, [r7, #4]
 8018430:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8018434:	429a      	cmp	r2, r3
 8018436:	d205      	bcs.n	8018444 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8018438:	687b      	ldr	r3, [r7, #4]
 801843a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801843e:	687b      	ldr	r3, [r7, #4]
 8018440:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
      }
      pcb->snd_wl1 = seqno;
 8018444:	4b7e      	ldr	r3, [pc, #504]	; (8018640 <tcp_receive+0x2c0>)
 8018446:	681a      	ldr	r2, [r3, #0]
 8018448:	687b      	ldr	r3, [r7, #4]
 801844a:	655a      	str	r2, [r3, #84]	; 0x54
      pcb->snd_wl2 = ackno;
 801844c:	4b7d      	ldr	r3, [pc, #500]	; (8018644 <tcp_receive+0x2c4>)
 801844e:	681a      	ldr	r2, [r3, #0]
 8018450:	687b      	ldr	r3, [r7, #4]
 8018452:	659a      	str	r2, [r3, #88]	; 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8018454:	4b7b      	ldr	r3, [pc, #492]	; (8018644 <tcp_receive+0x2c4>)
 8018456:	681a      	ldr	r2, [r3, #0]
 8018458:	687b      	ldr	r3, [r7, #4]
 801845a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801845c:	1ad3      	subs	r3, r2, r3
 801845e:	2b00      	cmp	r3, #0
 8018460:	dc58      	bgt.n	8018514 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8018462:	4b7a      	ldr	r3, [pc, #488]	; (801864c <tcp_receive+0x2cc>)
 8018464:	881b      	ldrh	r3, [r3, #0]
 8018466:	2b00      	cmp	r3, #0
 8018468:	d14b      	bne.n	8018502 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 801846a:	687b      	ldr	r3, [r7, #4]
 801846c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801846e:	687a      	ldr	r2, [r7, #4]
 8018470:	f8b2 2060 	ldrh.w	r2, [r2, #96]	; 0x60
 8018474:	4413      	add	r3, r2
 8018476:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8018478:	429a      	cmp	r2, r3
 801847a:	d142      	bne.n	8018502 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 801847c:	687b      	ldr	r3, [r7, #4]
 801847e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 8018482:	2b00      	cmp	r3, #0
 8018484:	db3d      	blt.n	8018502 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 801848a:	4b6e      	ldr	r3, [pc, #440]	; (8018644 <tcp_receive+0x2c4>)
 801848c:	681b      	ldr	r3, [r3, #0]
 801848e:	429a      	cmp	r2, r3
 8018490:	d137      	bne.n	8018502 <tcp_receive+0x182>
              found_dupack = 1;
 8018492:	2301      	movs	r3, #1
 8018494:	64bb      	str	r3, [r7, #72]	; 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8018496:	687b      	ldr	r3, [r7, #4]
 8018498:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 801849c:	2bff      	cmp	r3, #255	; 0xff
 801849e:	d007      	beq.n	80184b0 <tcp_receive+0x130>
                ++pcb->dupacks;
 80184a0:	687b      	ldr	r3, [r7, #4]
 80184a2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80184a6:	3301      	adds	r3, #1
 80184a8:	b2da      	uxtb	r2, r3
 80184aa:	687b      	ldr	r3, [r7, #4]
 80184ac:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
              }
              if (pcb->dupacks > 3) {
 80184b0:	687b      	ldr	r3, [r7, #4]
 80184b2:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80184b6:	2b03      	cmp	r3, #3
 80184b8:	d91b      	bls.n	80184f2 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 80184ba:	687b      	ldr	r3, [r7, #4]
 80184bc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80184c0:	687b      	ldr	r3, [r7, #4]
 80184c2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80184c4:	4413      	add	r3, r2
 80184c6:	b29a      	uxth	r2, r3
 80184c8:	687b      	ldr	r3, [r7, #4]
 80184ca:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80184ce:	429a      	cmp	r2, r3
 80184d0:	d30a      	bcc.n	80184e8 <tcp_receive+0x168>
 80184d2:	687b      	ldr	r3, [r7, #4]
 80184d4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80184dc:	4413      	add	r3, r2
 80184de:	b29a      	uxth	r2, r3
 80184e0:	687b      	ldr	r3, [r7, #4]
 80184e2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80184e6:	e004      	b.n	80184f2 <tcp_receive+0x172>
 80184e8:	687b      	ldr	r3, [r7, #4]
 80184ea:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80184ee:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
              }
              if (pcb->dupacks >= 3) {
 80184f2:	687b      	ldr	r3, [r7, #4]
 80184f4:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80184f8:	2b02      	cmp	r3, #2
 80184fa:	d902      	bls.n	8018502 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 80184fc:	6878      	ldr	r0, [r7, #4]
 80184fe:	f002 fb47 	bl	801ab90 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8018502:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8018504:	2b00      	cmp	r3, #0
 8018506:	f040 8160 	bne.w	80187ca <tcp_receive+0x44a>
        pcb->dupacks = 0;
 801850a:	687b      	ldr	r3, [r7, #4]
 801850c:	2200      	movs	r2, #0
 801850e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8018512:	e15a      	b.n	80187ca <tcp_receive+0x44a>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018514:	4b4b      	ldr	r3, [pc, #300]	; (8018644 <tcp_receive+0x2c4>)
 8018516:	681a      	ldr	r2, [r3, #0]
 8018518:	687b      	ldr	r3, [r7, #4]
 801851a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801851c:	1ad3      	subs	r3, r2, r3
 801851e:	3b01      	subs	r3, #1
 8018520:	2b00      	cmp	r3, #0
 8018522:	f2c0 814d 	blt.w	80187c0 <tcp_receive+0x440>
 8018526:	4b47      	ldr	r3, [pc, #284]	; (8018644 <tcp_receive+0x2c4>)
 8018528:	681a      	ldr	r2, [r3, #0]
 801852a:	687b      	ldr	r3, [r7, #4]
 801852c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801852e:	1ad3      	subs	r3, r2, r3
 8018530:	2b00      	cmp	r3, #0
 8018532:	f300 8145 	bgt.w	80187c0 <tcp_receive+0x440>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8018536:	687b      	ldr	r3, [r7, #4]
 8018538:	8b5b      	ldrh	r3, [r3, #26]
 801853a:	f003 0304 	and.w	r3, r3, #4
 801853e:	2b00      	cmp	r3, #0
 8018540:	d010      	beq.n	8018564 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8018542:	687b      	ldr	r3, [r7, #4]
 8018544:	8b5b      	ldrh	r3, [r3, #26]
 8018546:	f023 0304 	bic.w	r3, r3, #4
 801854a:	b29a      	uxth	r2, r3
 801854c:	687b      	ldr	r3, [r7, #4]
 801854e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8018550:	687b      	ldr	r3, [r7, #4]
 8018552:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 8018556:	687b      	ldr	r3, [r7, #4]
 8018558:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
        pcb->bytes_acked = 0;
 801855c:	687b      	ldr	r3, [r7, #4]
 801855e:	2200      	movs	r2, #0
 8018560:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8018564:	687b      	ldr	r3, [r7, #4]
 8018566:	2200      	movs	r2, #0
 8018568:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8018572:	10db      	asrs	r3, r3, #3
 8018574:	b21b      	sxth	r3, r3
 8018576:	b29a      	uxth	r2, r3
 8018578:	687b      	ldr	r3, [r7, #4]
 801857a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 801857e:	b29b      	uxth	r3, r3
 8018580:	4413      	add	r3, r2
 8018582:	b29b      	uxth	r3, r3
 8018584:	b21a      	sxth	r2, r3
 8018586:	687b      	ldr	r3, [r7, #4]
 8018588:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 801858c:	4b2d      	ldr	r3, [pc, #180]	; (8018644 <tcp_receive+0x2c4>)
 801858e:	681b      	ldr	r3, [r3, #0]
 8018590:	b29a      	uxth	r2, r3
 8018592:	687b      	ldr	r3, [r7, #4]
 8018594:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8018596:	b29b      	uxth	r3, r3
 8018598:	1ad3      	subs	r3, r2, r3
 801859a:	85fb      	strh	r3, [r7, #46]	; 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 801859c:	687b      	ldr	r3, [r7, #4]
 801859e:	2200      	movs	r2, #0
 80185a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
      pcb->lastack = ackno;
 80185a4:	4b27      	ldr	r3, [pc, #156]	; (8018644 <tcp_receive+0x2c4>)
 80185a6:	681a      	ldr	r2, [r3, #0]
 80185a8:	687b      	ldr	r3, [r7, #4]
 80185aa:	645a      	str	r2, [r3, #68]	; 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	7d1b      	ldrb	r3, [r3, #20]
 80185b0:	2b03      	cmp	r3, #3
 80185b2:	f240 8096 	bls.w	80186e2 <tcp_receive+0x362>
        if (pcb->cwnd < pcb->ssthresh) {
 80185b6:	687b      	ldr	r3, [r7, #4]
 80185b8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80185bc:	687b      	ldr	r3, [r7, #4]
 80185be:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 80185c2:	429a      	cmp	r2, r3
 80185c4:	d244      	bcs.n	8018650 <tcp_receive+0x2d0>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 80185c6:	687b      	ldr	r3, [r7, #4]
 80185c8:	8b5b      	ldrh	r3, [r3, #26]
 80185ca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80185ce:	2b00      	cmp	r3, #0
 80185d0:	d001      	beq.n	80185d6 <tcp_receive+0x256>
 80185d2:	2301      	movs	r3, #1
 80185d4:	e000      	b.n	80185d8 <tcp_receive+0x258>
 80185d6:	2302      	movs	r3, #2
 80185d8:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 80185dc:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80185e0:	b29a      	uxth	r2, r3
 80185e2:	687b      	ldr	r3, [r7, #4]
 80185e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80185e6:	fb12 f303 	smulbb	r3, r2, r3
 80185ea:	b29b      	uxth	r3, r3
 80185ec:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80185ee:	4293      	cmp	r3, r2
 80185f0:	bf28      	it	cs
 80185f2:	4613      	movcs	r3, r2
 80185f4:	857b      	strh	r3, [r7, #42]	; 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 80185f6:	687b      	ldr	r3, [r7, #4]
 80185f8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80185fc:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80185fe:	4413      	add	r3, r2
 8018600:	b29a      	uxth	r2, r3
 8018602:	687b      	ldr	r3, [r7, #4]
 8018604:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8018608:	429a      	cmp	r2, r3
 801860a:	d309      	bcc.n	8018620 <tcp_receive+0x2a0>
 801860c:	687b      	ldr	r3, [r7, #4]
 801860e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 8018612:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8018614:	4413      	add	r3, r2
 8018616:	b29a      	uxth	r2, r3
 8018618:	687b      	ldr	r3, [r7, #4]
 801861a:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801861e:	e060      	b.n	80186e2 <tcp_receive+0x362>
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018626:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 801862a:	e05a      	b.n	80186e2 <tcp_receive+0x362>
 801862c:	08020554 	.word	0x08020554
 8018630:	08020884 	.word	0x08020884
 8018634:	080205a0 	.word	0x080205a0
 8018638:	080208a0 	.word	0x080208a0
 801863c:	2000455c 	.word	0x2000455c
 8018640:	20004550 	.word	0x20004550
 8018644:	20004554 	.word	0x20004554
 8018648:	20004540 	.word	0x20004540
 801864c:	2000455a 	.word	0x2000455a
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 8018650:	687b      	ldr	r3, [r7, #4]
 8018652:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 8018656:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018658:	4413      	add	r3, r2
 801865a:	b29a      	uxth	r2, r3
 801865c:	687b      	ldr	r3, [r7, #4]
 801865e:	f8b3 306a 	ldrh.w	r3, [r3, #106]	; 0x6a
 8018662:	429a      	cmp	r2, r3
 8018664:	d309      	bcc.n	801867a <tcp_receive+0x2fa>
 8018666:	687b      	ldr	r3, [r7, #4]
 8018668:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801866c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801866e:	4413      	add	r3, r2
 8018670:	b29a      	uxth	r2, r3
 8018672:	687b      	ldr	r3, [r7, #4]
 8018674:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
 8018678:	e004      	b.n	8018684 <tcp_receive+0x304>
 801867a:	687b      	ldr	r3, [r7, #4]
 801867c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8018680:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 8018684:	687b      	ldr	r3, [r7, #4]
 8018686:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 8018690:	429a      	cmp	r2, r3
 8018692:	d326      	bcc.n	80186e2 <tcp_receive+0x362>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 8018694:	687b      	ldr	r3, [r7, #4]
 8018696:	f8b3 206a 	ldrh.w	r2, [r3, #106]	; 0x6a
 801869a:	687b      	ldr	r3, [r7, #4]
 801869c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80186a0:	1ad3      	subs	r3, r2, r3
 80186a2:	b29a      	uxth	r2, r3
 80186a4:	687b      	ldr	r3, [r7, #4]
 80186a6:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 80186aa:	687b      	ldr	r3, [r7, #4]
 80186ac:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80186b4:	4413      	add	r3, r2
 80186b6:	b29a      	uxth	r2, r3
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 80186be:	429a      	cmp	r2, r3
 80186c0:	d30a      	bcc.n	80186d8 <tcp_receive+0x358>
 80186c2:	687b      	ldr	r3, [r7, #4]
 80186c4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 80186c8:	687b      	ldr	r3, [r7, #4]
 80186ca:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80186cc:	4413      	add	r3, r2
 80186ce:	b29a      	uxth	r2, r3
 80186d0:	687b      	ldr	r3, [r7, #4]
 80186d2:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
 80186d6:	e004      	b.n	80186e2 <tcp_receive+0x362>
 80186d8:	687b      	ldr	r3, [r7, #4]
 80186da:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80186de:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 80186e2:	687b      	ldr	r3, [r7, #4]
 80186e4:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80186e6:	687b      	ldr	r3, [r7, #4]
 80186e8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80186ea:	4a98      	ldr	r2, [pc, #608]	; (801894c <tcp_receive+0x5cc>)
 80186ec:	6878      	ldr	r0, [r7, #4]
 80186ee:	f7ff fdcb 	bl	8018288 <tcp_free_acked_segments>
 80186f2:	4602      	mov	r2, r0
 80186f4:	687b      	ldr	r3, [r7, #4]
 80186f6:	671a      	str	r2, [r3, #112]	; 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 80186f8:	687b      	ldr	r3, [r7, #4]
 80186fa:	6ed9      	ldr	r1, [r3, #108]	; 0x6c
 80186fc:	687b      	ldr	r3, [r7, #4]
 80186fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018700:	4a93      	ldr	r2, [pc, #588]	; (8018950 <tcp_receive+0x5d0>)
 8018702:	6878      	ldr	r0, [r7, #4]
 8018704:	f7ff fdc0 	bl	8018288 <tcp_free_acked_segments>
 8018708:	4602      	mov	r2, r0
 801870a:	687b      	ldr	r3, [r7, #4]
 801870c:	66da      	str	r2, [r3, #108]	; 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801870e:	687b      	ldr	r3, [r7, #4]
 8018710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018712:	2b00      	cmp	r3, #0
 8018714:	d104      	bne.n	8018720 <tcp_receive+0x3a0>
        pcb->rtime = -1;
 8018716:	687b      	ldr	r3, [r7, #4]
 8018718:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801871c:	861a      	strh	r2, [r3, #48]	; 0x30
 801871e:	e002      	b.n	8018726 <tcp_receive+0x3a6>
      } else {
        pcb->rtime = 0;
 8018720:	687b      	ldr	r3, [r7, #4]
 8018722:	2200      	movs	r2, #0
 8018724:	861a      	strh	r2, [r3, #48]	; 0x30
      }

      pcb->polltmr = 0;
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	2200      	movs	r2, #0
 801872a:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801872c:	687b      	ldr	r3, [r7, #4]
 801872e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018730:	2b00      	cmp	r3, #0
 8018732:	d103      	bne.n	801873c <tcp_receive+0x3bc>
        pcb->unsent_oversize = 0;
 8018734:	687b      	ldr	r3, [r7, #4]
 8018736:	2200      	movs	r2, #0
 8018738:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801873c:	687b      	ldr	r3, [r7, #4]
 801873e:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8018742:	4b84      	ldr	r3, [pc, #528]	; (8018954 <tcp_receive+0x5d4>)
 8018744:	881b      	ldrh	r3, [r3, #0]
 8018746:	4413      	add	r3, r2
 8018748:	b29a      	uxth	r2, r3
 801874a:	687b      	ldr	r3, [r7, #4]
 801874c:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 8018750:	687b      	ldr	r3, [r7, #4]
 8018752:	8b5b      	ldrh	r3, [r3, #26]
 8018754:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8018758:	2b00      	cmp	r3, #0
 801875a:	d035      	beq.n	80187c8 <tcp_receive+0x448>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801875c:	687b      	ldr	r3, [r7, #4]
 801875e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8018760:	2b00      	cmp	r3, #0
 8018762:	d118      	bne.n	8018796 <tcp_receive+0x416>
          if ((pcb->unsent == NULL) ||
 8018764:	687b      	ldr	r3, [r7, #4]
 8018766:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018768:	2b00      	cmp	r3, #0
 801876a:	d00c      	beq.n	8018786 <tcp_receive+0x406>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801876c:	687b      	ldr	r3, [r7, #4]
 801876e:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 8018770:	687b      	ldr	r3, [r7, #4]
 8018772:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8018774:	68db      	ldr	r3, [r3, #12]
 8018776:	685b      	ldr	r3, [r3, #4]
 8018778:	4618      	mov	r0, r3
 801877a:	f7fa feac 	bl	80134d6 <lwip_htonl>
 801877e:	4603      	mov	r3, r0
 8018780:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 8018782:	2b00      	cmp	r3, #0
 8018784:	dc20      	bgt.n	80187c8 <tcp_receive+0x448>
            tcp_clear_flags(pcb, TF_RTO);
 8018786:	687b      	ldr	r3, [r7, #4]
 8018788:	8b5b      	ldrh	r3, [r3, #26]
 801878a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 801878e:	b29a      	uxth	r2, r3
 8018790:	687b      	ldr	r3, [r7, #4]
 8018792:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8018794:	e018      	b.n	80187c8 <tcp_receive+0x448>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 8018796:	687b      	ldr	r3, [r7, #4]
 8018798:	6cdc      	ldr	r4, [r3, #76]	; 0x4c
 801879a:	687b      	ldr	r3, [r7, #4]
 801879c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801879e:	68db      	ldr	r3, [r3, #12]
 80187a0:	685b      	ldr	r3, [r3, #4]
 80187a2:	4618      	mov	r0, r3
 80187a4:	f7fa fe97 	bl	80134d6 <lwip_htonl>
 80187a8:	4603      	mov	r3, r0
 80187aa:	1ae3      	subs	r3, r4, r3
 80187ac:	2b00      	cmp	r3, #0
 80187ae:	dc0b      	bgt.n	80187c8 <tcp_receive+0x448>
          tcp_clear_flags(pcb, TF_RTO);
 80187b0:	687b      	ldr	r3, [r7, #4]
 80187b2:	8b5b      	ldrh	r3, [r3, #26]
 80187b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80187b8:	b29a      	uxth	r2, r3
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80187be:	e003      	b.n	80187c8 <tcp_receive+0x448>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 80187c0:	6878      	ldr	r0, [r7, #4]
 80187c2:	f002 fbdf 	bl	801af84 <tcp_send_empty_ack>
 80187c6:	e000      	b.n	80187ca <tcp_receive+0x44a>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 80187c8:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 80187ca:	687b      	ldr	r3, [r7, #4]
 80187cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80187ce:	2b00      	cmp	r3, #0
 80187d0:	d05b      	beq.n	801888a <tcp_receive+0x50a>
 80187d2:	687b      	ldr	r3, [r7, #4]
 80187d4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80187d6:	4b60      	ldr	r3, [pc, #384]	; (8018958 <tcp_receive+0x5d8>)
 80187d8:	681b      	ldr	r3, [r3, #0]
 80187da:	1ad3      	subs	r3, r2, r3
 80187dc:	2b00      	cmp	r3, #0
 80187de:	da54      	bge.n	801888a <tcp_receive+0x50a>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 80187e0:	4b5e      	ldr	r3, [pc, #376]	; (801895c <tcp_receive+0x5dc>)
 80187e2:	681b      	ldr	r3, [r3, #0]
 80187e4:	b29a      	uxth	r2, r3
 80187e6:	687b      	ldr	r3, [r7, #4]
 80187e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80187ea:	b29b      	uxth	r3, r3
 80187ec:	1ad3      	subs	r3, r2, r3
 80187ee:	b29b      	uxth	r3, r3
 80187f0:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 80187f4:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 80187f8:	687b      	ldr	r3, [r7, #4]
 80187fa:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 80187fe:	10db      	asrs	r3, r3, #3
 8018800:	b21b      	sxth	r3, r3
 8018802:	b29b      	uxth	r3, r3
 8018804:	1ad3      	subs	r3, r2, r3
 8018806:	b29b      	uxth	r3, r3
 8018808:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801880c:	687b      	ldr	r3, [r7, #4]
 801880e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 8018812:	b29a      	uxth	r2, r3
 8018814:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8018818:	4413      	add	r3, r2
 801881a:	b29b      	uxth	r3, r3
 801881c:	b21a      	sxth	r2, r3
 801881e:	687b      	ldr	r3, [r7, #4]
 8018820:	879a      	strh	r2, [r3, #60]	; 0x3c
      if (m < 0) {
 8018822:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	; 0x4e
 8018826:	2b00      	cmp	r3, #0
 8018828:	da05      	bge.n	8018836 <tcp_receive+0x4b6>
        m = (s16_t) - m;
 801882a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801882e:	425b      	negs	r3, r3
 8018830:	b29b      	uxth	r3, r3
 8018832:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 8018836:	f8b7 204e 	ldrh.w	r2, [r7, #78]	; 0x4e
 801883a:	687b      	ldr	r3, [r7, #4]
 801883c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018840:	109b      	asrs	r3, r3, #2
 8018842:	b21b      	sxth	r3, r3
 8018844:	b29b      	uxth	r3, r3
 8018846:	1ad3      	subs	r3, r2, r3
 8018848:	b29b      	uxth	r3, r3
 801884a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801884e:	687b      	ldr	r3, [r7, #4]
 8018850:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018854:	b29a      	uxth	r2, r3
 8018856:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 801885a:	4413      	add	r3, r2
 801885c:	b29b      	uxth	r3, r3
 801885e:	b21a      	sxth	r2, r3
 8018860:	687b      	ldr	r3, [r7, #4]
 8018862:	87da      	strh	r2, [r3, #62]	; 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8018864:	687b      	ldr	r3, [r7, #4]
 8018866:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	; 0x3c
 801886a:	10db      	asrs	r3, r3, #3
 801886c:	b21b      	sxth	r3, r3
 801886e:	b29a      	uxth	r2, r3
 8018870:	687b      	ldr	r3, [r7, #4]
 8018872:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	; 0x3e
 8018876:	b29b      	uxth	r3, r3
 8018878:	4413      	add	r3, r2
 801887a:	b29b      	uxth	r3, r3
 801887c:	b21a      	sxth	r2, r3
 801887e:	687b      	ldr	r3, [r7, #4]
 8018880:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 8018884:	687b      	ldr	r3, [r7, #4]
 8018886:	2200      	movs	r2, #0
 8018888:	635a      	str	r2, [r3, #52]	; 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801888a:	4b35      	ldr	r3, [pc, #212]	; (8018960 <tcp_receive+0x5e0>)
 801888c:	881b      	ldrh	r3, [r3, #0]
 801888e:	2b00      	cmp	r3, #0
 8018890:	f000 84e1 	beq.w	8019256 <tcp_receive+0xed6>
 8018894:	687b      	ldr	r3, [r7, #4]
 8018896:	7d1b      	ldrb	r3, [r3, #20]
 8018898:	2b06      	cmp	r3, #6
 801889a:	f200 84dc 	bhi.w	8019256 <tcp_receive+0xed6>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188a2:	4b30      	ldr	r3, [pc, #192]	; (8018964 <tcp_receive+0x5e4>)
 80188a4:	681b      	ldr	r3, [r3, #0]
 80188a6:	1ad3      	subs	r3, r2, r3
 80188a8:	3b01      	subs	r3, #1
 80188aa:	2b00      	cmp	r3, #0
 80188ac:	f2c0 808e 	blt.w	80189cc <tcp_receive+0x64c>
 80188b0:	687b      	ldr	r3, [r7, #4]
 80188b2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188b4:	4b2a      	ldr	r3, [pc, #168]	; (8018960 <tcp_receive+0x5e0>)
 80188b6:	881b      	ldrh	r3, [r3, #0]
 80188b8:	4619      	mov	r1, r3
 80188ba:	4b2a      	ldr	r3, [pc, #168]	; (8018964 <tcp_receive+0x5e4>)
 80188bc:	681b      	ldr	r3, [r3, #0]
 80188be:	440b      	add	r3, r1
 80188c0:	1ad3      	subs	r3, r2, r3
 80188c2:	3301      	adds	r3, #1
 80188c4:	2b00      	cmp	r3, #0
 80188c6:	f300 8081 	bgt.w	80189cc <tcp_receive+0x64c>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 80188ca:	4b27      	ldr	r3, [pc, #156]	; (8018968 <tcp_receive+0x5e8>)
 80188cc:	685b      	ldr	r3, [r3, #4]
 80188ce:	647b      	str	r3, [r7, #68]	; 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 80188d0:	687b      	ldr	r3, [r7, #4]
 80188d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80188d4:	4b23      	ldr	r3, [pc, #140]	; (8018964 <tcp_receive+0x5e4>)
 80188d6:	681b      	ldr	r3, [r3, #0]
 80188d8:	1ad3      	subs	r3, r2, r3
 80188da:	627b      	str	r3, [r7, #36]	; 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 80188dc:	4b22      	ldr	r3, [pc, #136]	; (8018968 <tcp_receive+0x5e8>)
 80188de:	685b      	ldr	r3, [r3, #4]
 80188e0:	2b00      	cmp	r3, #0
 80188e2:	d106      	bne.n	80188f2 <tcp_receive+0x572>
 80188e4:	4b21      	ldr	r3, [pc, #132]	; (801896c <tcp_receive+0x5ec>)
 80188e6:	f240 5294 	movw	r2, #1428	; 0x594
 80188ea:	4921      	ldr	r1, [pc, #132]	; (8018970 <tcp_receive+0x5f0>)
 80188ec:	4821      	ldr	r0, [pc, #132]	; (8018974 <tcp_receive+0x5f4>)
 80188ee:	f005 fc01 	bl	801e0f4 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 80188f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80188f4:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80188f8:	4293      	cmp	r3, r2
 80188fa:	d906      	bls.n	801890a <tcp_receive+0x58a>
 80188fc:	4b1b      	ldr	r3, [pc, #108]	; (801896c <tcp_receive+0x5ec>)
 80188fe:	f240 5295 	movw	r2, #1429	; 0x595
 8018902:	491d      	ldr	r1, [pc, #116]	; (8018978 <tcp_receive+0x5f8>)
 8018904:	481b      	ldr	r0, [pc, #108]	; (8018974 <tcp_receive+0x5f4>)
 8018906:	f005 fbf5 	bl	801e0f4 <iprintf>
      off = (u16_t)off32;
 801890a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801890c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 8018910:	4b15      	ldr	r3, [pc, #84]	; (8018968 <tcp_receive+0x5e8>)
 8018912:	685b      	ldr	r3, [r3, #4]
 8018914:	891b      	ldrh	r3, [r3, #8]
 8018916:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801891a:	429a      	cmp	r2, r3
 801891c:	d906      	bls.n	801892c <tcp_receive+0x5ac>
 801891e:	4b13      	ldr	r3, [pc, #76]	; (801896c <tcp_receive+0x5ec>)
 8018920:	f240 5297 	movw	r2, #1431	; 0x597
 8018924:	4915      	ldr	r1, [pc, #84]	; (801897c <tcp_receive+0x5fc>)
 8018926:	4813      	ldr	r0, [pc, #76]	; (8018974 <tcp_receive+0x5f4>)
 8018928:	f005 fbe4 	bl	801e0f4 <iprintf>
      inseg.len -= off;
 801892c:	4b0e      	ldr	r3, [pc, #56]	; (8018968 <tcp_receive+0x5e8>)
 801892e:	891a      	ldrh	r2, [r3, #8]
 8018930:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018934:	1ad3      	subs	r3, r2, r3
 8018936:	b29a      	uxth	r2, r3
 8018938:	4b0b      	ldr	r3, [pc, #44]	; (8018968 <tcp_receive+0x5e8>)
 801893a:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801893c:	4b0a      	ldr	r3, [pc, #40]	; (8018968 <tcp_receive+0x5e8>)
 801893e:	685b      	ldr	r3, [r3, #4]
 8018940:	891a      	ldrh	r2, [r3, #8]
 8018942:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8018946:	1ad3      	subs	r3, r2, r3
 8018948:	847b      	strh	r3, [r7, #34]	; 0x22
      while (p->len < off) {
 801894a:	e029      	b.n	80189a0 <tcp_receive+0x620>
 801894c:	080208bc 	.word	0x080208bc
 8018950:	080208c4 	.word	0x080208c4
 8018954:	20004558 	.word	0x20004558
 8018958:	20004554 	.word	0x20004554
 801895c:	2000b514 	.word	0x2000b514
 8018960:	2000455a 	.word	0x2000455a
 8018964:	20004550 	.word	0x20004550
 8018968:	20004530 	.word	0x20004530
 801896c:	08020554 	.word	0x08020554
 8018970:	080208cc 	.word	0x080208cc
 8018974:	080205a0 	.word	0x080205a0
 8018978:	080208dc 	.word	0x080208dc
 801897c:	080208ec 	.word	0x080208ec
        off -= p->len;
 8018980:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018982:	895b      	ldrh	r3, [r3, #10]
 8018984:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8018988:	1ad3      	subs	r3, r2, r3
 801898a:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801898e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018990:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8018992:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 8018994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8018996:	2200      	movs	r2, #0
 8018998:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801899a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801899c:	681b      	ldr	r3, [r3, #0]
 801899e:	647b      	str	r3, [r7, #68]	; 0x44
      while (p->len < off) {
 80189a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80189a2:	895b      	ldrh	r3, [r3, #10]
 80189a4:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80189a8:	429a      	cmp	r2, r3
 80189aa:	d8e9      	bhi.n	8018980 <tcp_receive+0x600>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 80189ac:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80189b0:	4619      	mov	r1, r3
 80189b2:	6c78      	ldr	r0, [r7, #68]	; 0x44
 80189b4:	f7fc f8d2 	bl	8014b5c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 80189b8:	687b      	ldr	r3, [r7, #4]
 80189ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80189bc:	4a91      	ldr	r2, [pc, #580]	; (8018c04 <tcp_receive+0x884>)
 80189be:	6013      	str	r3, [r2, #0]
 80189c0:	4b91      	ldr	r3, [pc, #580]	; (8018c08 <tcp_receive+0x888>)
 80189c2:	68db      	ldr	r3, [r3, #12]
 80189c4:	4a8f      	ldr	r2, [pc, #572]	; (8018c04 <tcp_receive+0x884>)
 80189c6:	6812      	ldr	r2, [r2, #0]
 80189c8:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 80189ca:	e00d      	b.n	80189e8 <tcp_receive+0x668>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 80189cc:	4b8d      	ldr	r3, [pc, #564]	; (8018c04 <tcp_receive+0x884>)
 80189ce:	681a      	ldr	r2, [r3, #0]
 80189d0:	687b      	ldr	r3, [r7, #4]
 80189d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80189d4:	1ad3      	subs	r3, r2, r3
 80189d6:	2b00      	cmp	r3, #0
 80189d8:	da06      	bge.n	80189e8 <tcp_receive+0x668>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 80189da:	687b      	ldr	r3, [r7, #4]
 80189dc:	8b5b      	ldrh	r3, [r3, #26]
 80189de:	f043 0302 	orr.w	r3, r3, #2
 80189e2:	b29a      	uxth	r2, r3
 80189e4:	687b      	ldr	r3, [r7, #4]
 80189e6:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80189e8:	4b86      	ldr	r3, [pc, #536]	; (8018c04 <tcp_receive+0x884>)
 80189ea:	681a      	ldr	r2, [r3, #0]
 80189ec:	687b      	ldr	r3, [r7, #4]
 80189ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80189f0:	1ad3      	subs	r3, r2, r3
 80189f2:	2b00      	cmp	r3, #0
 80189f4:	f2c0 842a 	blt.w	801924c <tcp_receive+0xecc>
 80189f8:	4b82      	ldr	r3, [pc, #520]	; (8018c04 <tcp_receive+0x884>)
 80189fa:	681a      	ldr	r2, [r3, #0]
 80189fc:	687b      	ldr	r3, [r7, #4]
 80189fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018a00:	6879      	ldr	r1, [r7, #4]
 8018a02:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018a04:	440b      	add	r3, r1
 8018a06:	1ad3      	subs	r3, r2, r3
 8018a08:	3301      	adds	r3, #1
 8018a0a:	2b00      	cmp	r3, #0
 8018a0c:	f300 841e 	bgt.w	801924c <tcp_receive+0xecc>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 8018a10:	687b      	ldr	r3, [r7, #4]
 8018a12:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8018a14:	4b7b      	ldr	r3, [pc, #492]	; (8018c04 <tcp_receive+0x884>)
 8018a16:	681b      	ldr	r3, [r3, #0]
 8018a18:	429a      	cmp	r2, r3
 8018a1a:	f040 829a 	bne.w	8018f52 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 8018a1e:	4b7a      	ldr	r3, [pc, #488]	; (8018c08 <tcp_receive+0x888>)
 8018a20:	891c      	ldrh	r4, [r3, #8]
 8018a22:	4b79      	ldr	r3, [pc, #484]	; (8018c08 <tcp_receive+0x888>)
 8018a24:	68db      	ldr	r3, [r3, #12]
 8018a26:	899b      	ldrh	r3, [r3, #12]
 8018a28:	b29b      	uxth	r3, r3
 8018a2a:	4618      	mov	r0, r3
 8018a2c:	f7fa fd3e 	bl	80134ac <lwip_htons>
 8018a30:	4603      	mov	r3, r0
 8018a32:	b2db      	uxtb	r3, r3
 8018a34:	f003 0303 	and.w	r3, r3, #3
 8018a38:	2b00      	cmp	r3, #0
 8018a3a:	d001      	beq.n	8018a40 <tcp_receive+0x6c0>
 8018a3c:	2301      	movs	r3, #1
 8018a3e:	e000      	b.n	8018a42 <tcp_receive+0x6c2>
 8018a40:	2300      	movs	r3, #0
 8018a42:	4423      	add	r3, r4
 8018a44:	b29a      	uxth	r2, r3
 8018a46:	4b71      	ldr	r3, [pc, #452]	; (8018c0c <tcp_receive+0x88c>)
 8018a48:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 8018a4a:	687b      	ldr	r3, [r7, #4]
 8018a4c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018a4e:	4b6f      	ldr	r3, [pc, #444]	; (8018c0c <tcp_receive+0x88c>)
 8018a50:	881b      	ldrh	r3, [r3, #0]
 8018a52:	429a      	cmp	r2, r3
 8018a54:	d275      	bcs.n	8018b42 <tcp_receive+0x7c2>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018a56:	4b6c      	ldr	r3, [pc, #432]	; (8018c08 <tcp_receive+0x888>)
 8018a58:	68db      	ldr	r3, [r3, #12]
 8018a5a:	899b      	ldrh	r3, [r3, #12]
 8018a5c:	b29b      	uxth	r3, r3
 8018a5e:	4618      	mov	r0, r3
 8018a60:	f7fa fd24 	bl	80134ac <lwip_htons>
 8018a64:	4603      	mov	r3, r0
 8018a66:	b2db      	uxtb	r3, r3
 8018a68:	f003 0301 	and.w	r3, r3, #1
 8018a6c:	2b00      	cmp	r3, #0
 8018a6e:	d01f      	beq.n	8018ab0 <tcp_receive+0x730>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 8018a70:	4b65      	ldr	r3, [pc, #404]	; (8018c08 <tcp_receive+0x888>)
 8018a72:	68db      	ldr	r3, [r3, #12]
 8018a74:	899b      	ldrh	r3, [r3, #12]
 8018a76:	b29b      	uxth	r3, r3
 8018a78:	b21b      	sxth	r3, r3
 8018a7a:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8018a7e:	b21c      	sxth	r4, r3
 8018a80:	4b61      	ldr	r3, [pc, #388]	; (8018c08 <tcp_receive+0x888>)
 8018a82:	68db      	ldr	r3, [r3, #12]
 8018a84:	899b      	ldrh	r3, [r3, #12]
 8018a86:	b29b      	uxth	r3, r3
 8018a88:	4618      	mov	r0, r3
 8018a8a:	f7fa fd0f 	bl	80134ac <lwip_htons>
 8018a8e:	4603      	mov	r3, r0
 8018a90:	b2db      	uxtb	r3, r3
 8018a92:	b29b      	uxth	r3, r3
 8018a94:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8018a98:	b29b      	uxth	r3, r3
 8018a9a:	4618      	mov	r0, r3
 8018a9c:	f7fa fd06 	bl	80134ac <lwip_htons>
 8018aa0:	4603      	mov	r3, r0
 8018aa2:	b21b      	sxth	r3, r3
 8018aa4:	4323      	orrs	r3, r4
 8018aa6:	b21a      	sxth	r2, r3
 8018aa8:	4b57      	ldr	r3, [pc, #348]	; (8018c08 <tcp_receive+0x888>)
 8018aaa:	68db      	ldr	r3, [r3, #12]
 8018aac:	b292      	uxth	r2, r2
 8018aae:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 8018ab0:	687b      	ldr	r3, [r7, #4]
 8018ab2:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018ab4:	4b54      	ldr	r3, [pc, #336]	; (8018c08 <tcp_receive+0x888>)
 8018ab6:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018ab8:	4b53      	ldr	r3, [pc, #332]	; (8018c08 <tcp_receive+0x888>)
 8018aba:	68db      	ldr	r3, [r3, #12]
 8018abc:	899b      	ldrh	r3, [r3, #12]
 8018abe:	b29b      	uxth	r3, r3
 8018ac0:	4618      	mov	r0, r3
 8018ac2:	f7fa fcf3 	bl	80134ac <lwip_htons>
 8018ac6:	4603      	mov	r3, r0
 8018ac8:	b2db      	uxtb	r3, r3
 8018aca:	f003 0302 	and.w	r3, r3, #2
 8018ace:	2b00      	cmp	r3, #0
 8018ad0:	d005      	beq.n	8018ade <tcp_receive+0x75e>
            inseg.len -= 1;
 8018ad2:	4b4d      	ldr	r3, [pc, #308]	; (8018c08 <tcp_receive+0x888>)
 8018ad4:	891b      	ldrh	r3, [r3, #8]
 8018ad6:	3b01      	subs	r3, #1
 8018ad8:	b29a      	uxth	r2, r3
 8018ada:	4b4b      	ldr	r3, [pc, #300]	; (8018c08 <tcp_receive+0x888>)
 8018adc:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 8018ade:	4b4a      	ldr	r3, [pc, #296]	; (8018c08 <tcp_receive+0x888>)
 8018ae0:	685a      	ldr	r2, [r3, #4]
 8018ae2:	4b49      	ldr	r3, [pc, #292]	; (8018c08 <tcp_receive+0x888>)
 8018ae4:	891b      	ldrh	r3, [r3, #8]
 8018ae6:	4619      	mov	r1, r3
 8018ae8:	4610      	mov	r0, r2
 8018aea:	f7fb ff37 	bl	801495c <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 8018aee:	4b46      	ldr	r3, [pc, #280]	; (8018c08 <tcp_receive+0x888>)
 8018af0:	891c      	ldrh	r4, [r3, #8]
 8018af2:	4b45      	ldr	r3, [pc, #276]	; (8018c08 <tcp_receive+0x888>)
 8018af4:	68db      	ldr	r3, [r3, #12]
 8018af6:	899b      	ldrh	r3, [r3, #12]
 8018af8:	b29b      	uxth	r3, r3
 8018afa:	4618      	mov	r0, r3
 8018afc:	f7fa fcd6 	bl	80134ac <lwip_htons>
 8018b00:	4603      	mov	r3, r0
 8018b02:	b2db      	uxtb	r3, r3
 8018b04:	f003 0303 	and.w	r3, r3, #3
 8018b08:	2b00      	cmp	r3, #0
 8018b0a:	d001      	beq.n	8018b10 <tcp_receive+0x790>
 8018b0c:	2301      	movs	r3, #1
 8018b0e:	e000      	b.n	8018b12 <tcp_receive+0x792>
 8018b10:	2300      	movs	r3, #0
 8018b12:	4423      	add	r3, r4
 8018b14:	b29a      	uxth	r2, r3
 8018b16:	4b3d      	ldr	r3, [pc, #244]	; (8018c0c <tcp_receive+0x88c>)
 8018b18:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8018b1a:	4b3c      	ldr	r3, [pc, #240]	; (8018c0c <tcp_receive+0x88c>)
 8018b1c:	881b      	ldrh	r3, [r3, #0]
 8018b1e:	461a      	mov	r2, r3
 8018b20:	4b38      	ldr	r3, [pc, #224]	; (8018c04 <tcp_receive+0x884>)
 8018b22:	681b      	ldr	r3, [r3, #0]
 8018b24:	441a      	add	r2, r3
 8018b26:	687b      	ldr	r3, [r7, #4]
 8018b28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018b2a:	6879      	ldr	r1, [r7, #4]
 8018b2c:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8018b2e:	440b      	add	r3, r1
 8018b30:	429a      	cmp	r2, r3
 8018b32:	d006      	beq.n	8018b42 <tcp_receive+0x7c2>
 8018b34:	4b36      	ldr	r3, [pc, #216]	; (8018c10 <tcp_receive+0x890>)
 8018b36:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8018b3a:	4936      	ldr	r1, [pc, #216]	; (8018c14 <tcp_receive+0x894>)
 8018b3c:	4836      	ldr	r0, [pc, #216]	; (8018c18 <tcp_receive+0x898>)
 8018b3e:	f005 fad9 	bl	801e0f4 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 8018b42:	687b      	ldr	r3, [r7, #4]
 8018b44:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b46:	2b00      	cmp	r3, #0
 8018b48:	f000 80e7 	beq.w	8018d1a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018b4c:	4b2e      	ldr	r3, [pc, #184]	; (8018c08 <tcp_receive+0x888>)
 8018b4e:	68db      	ldr	r3, [r3, #12]
 8018b50:	899b      	ldrh	r3, [r3, #12]
 8018b52:	b29b      	uxth	r3, r3
 8018b54:	4618      	mov	r0, r3
 8018b56:	f7fa fca9 	bl	80134ac <lwip_htons>
 8018b5a:	4603      	mov	r3, r0
 8018b5c:	b2db      	uxtb	r3, r3
 8018b5e:	f003 0301 	and.w	r3, r3, #1
 8018b62:	2b00      	cmp	r3, #0
 8018b64:	d010      	beq.n	8018b88 <tcp_receive+0x808>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 8018b66:	e00a      	b.n	8018b7e <tcp_receive+0x7fe>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 8018b68:	687b      	ldr	r3, [r7, #4]
 8018b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b6c:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8018b6e:	687b      	ldr	r3, [r7, #4]
 8018b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b72:	681a      	ldr	r2, [r3, #0]
 8018b74:	687b      	ldr	r3, [r7, #4]
 8018b76:	675a      	str	r2, [r3, #116]	; 0x74
              tcp_seg_free(old_ooseq);
 8018b78:	68f8      	ldr	r0, [r7, #12]
 8018b7a:	f7fd fca3 	bl	80164c4 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8018b7e:	687b      	ldr	r3, [r7, #4]
 8018b80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b82:	2b00      	cmp	r3, #0
 8018b84:	d1f0      	bne.n	8018b68 <tcp_receive+0x7e8>
 8018b86:	e0c8      	b.n	8018d1a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 8018b88:	687b      	ldr	r3, [r7, #4]
 8018b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018b8c:	63fb      	str	r3, [r7, #60]	; 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8018b8e:	e052      	b.n	8018c36 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018b90:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018b92:	68db      	ldr	r3, [r3, #12]
 8018b94:	899b      	ldrh	r3, [r3, #12]
 8018b96:	b29b      	uxth	r3, r3
 8018b98:	4618      	mov	r0, r3
 8018b9a:	f7fa fc87 	bl	80134ac <lwip_htons>
 8018b9e:	4603      	mov	r3, r0
 8018ba0:	b2db      	uxtb	r3, r3
 8018ba2:	f003 0301 	and.w	r3, r3, #1
 8018ba6:	2b00      	cmp	r3, #0
 8018ba8:	d03d      	beq.n	8018c26 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8018baa:	4b17      	ldr	r3, [pc, #92]	; (8018c08 <tcp_receive+0x888>)
 8018bac:	68db      	ldr	r3, [r3, #12]
 8018bae:	899b      	ldrh	r3, [r3, #12]
 8018bb0:	b29b      	uxth	r3, r3
 8018bb2:	4618      	mov	r0, r3
 8018bb4:	f7fa fc7a 	bl	80134ac <lwip_htons>
 8018bb8:	4603      	mov	r3, r0
 8018bba:	b2db      	uxtb	r3, r3
 8018bbc:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8018bc0:	2b00      	cmp	r3, #0
 8018bc2:	d130      	bne.n	8018c26 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 8018bc4:	4b10      	ldr	r3, [pc, #64]	; (8018c08 <tcp_receive+0x888>)
 8018bc6:	68db      	ldr	r3, [r3, #12]
 8018bc8:	899b      	ldrh	r3, [r3, #12]
 8018bca:	b29c      	uxth	r4, r3
 8018bcc:	2001      	movs	r0, #1
 8018bce:	f7fa fc6d 	bl	80134ac <lwip_htons>
 8018bd2:	4603      	mov	r3, r0
 8018bd4:	461a      	mov	r2, r3
 8018bd6:	4b0c      	ldr	r3, [pc, #48]	; (8018c08 <tcp_receive+0x888>)
 8018bd8:	68db      	ldr	r3, [r3, #12]
 8018bda:	4322      	orrs	r2, r4
 8018bdc:	b292      	uxth	r2, r2
 8018bde:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8018be0:	4b09      	ldr	r3, [pc, #36]	; (8018c08 <tcp_receive+0x888>)
 8018be2:	891c      	ldrh	r4, [r3, #8]
 8018be4:	4b08      	ldr	r3, [pc, #32]	; (8018c08 <tcp_receive+0x888>)
 8018be6:	68db      	ldr	r3, [r3, #12]
 8018be8:	899b      	ldrh	r3, [r3, #12]
 8018bea:	b29b      	uxth	r3, r3
 8018bec:	4618      	mov	r0, r3
 8018bee:	f7fa fc5d 	bl	80134ac <lwip_htons>
 8018bf2:	4603      	mov	r3, r0
 8018bf4:	b2db      	uxtb	r3, r3
 8018bf6:	f003 0303 	and.w	r3, r3, #3
 8018bfa:	2b00      	cmp	r3, #0
 8018bfc:	d00e      	beq.n	8018c1c <tcp_receive+0x89c>
 8018bfe:	2301      	movs	r3, #1
 8018c00:	e00d      	b.n	8018c1e <tcp_receive+0x89e>
 8018c02:	bf00      	nop
 8018c04:	20004550 	.word	0x20004550
 8018c08:	20004530 	.word	0x20004530
 8018c0c:	2000455a 	.word	0x2000455a
 8018c10:	08020554 	.word	0x08020554
 8018c14:	080208fc 	.word	0x080208fc
 8018c18:	080205a0 	.word	0x080205a0
 8018c1c:	2300      	movs	r3, #0
 8018c1e:	4423      	add	r3, r4
 8018c20:	b29a      	uxth	r2, r3
 8018c22:	4b98      	ldr	r3, [pc, #608]	; (8018e84 <tcp_receive+0xb04>)
 8018c24:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 8018c26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c28:	613b      	str	r3, [r7, #16]
              next = next->next;
 8018c2a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c2c:	681b      	ldr	r3, [r3, #0]
 8018c2e:	63fb      	str	r3, [r7, #60]	; 0x3c
              tcp_seg_free(tmp);
 8018c30:	6938      	ldr	r0, [r7, #16]
 8018c32:	f7fd fc47 	bl	80164c4 <tcp_seg_free>
            while (next &&
 8018c36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c38:	2b00      	cmp	r3, #0
 8018c3a:	d00e      	beq.n	8018c5a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 8018c3c:	4b91      	ldr	r3, [pc, #580]	; (8018e84 <tcp_receive+0xb04>)
 8018c3e:	881b      	ldrh	r3, [r3, #0]
 8018c40:	461a      	mov	r2, r3
 8018c42:	4b91      	ldr	r3, [pc, #580]	; (8018e88 <tcp_receive+0xb08>)
 8018c44:	681b      	ldr	r3, [r3, #0]
 8018c46:	441a      	add	r2, r3
 8018c48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c4a:	68db      	ldr	r3, [r3, #12]
 8018c4c:	685b      	ldr	r3, [r3, #4]
 8018c4e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8018c50:	8909      	ldrh	r1, [r1, #8]
 8018c52:	440b      	add	r3, r1
 8018c54:	1ad3      	subs	r3, r2, r3
            while (next &&
 8018c56:	2b00      	cmp	r3, #0
 8018c58:	da9a      	bge.n	8018b90 <tcp_receive+0x810>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 8018c5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c5c:	2b00      	cmp	r3, #0
 8018c5e:	d059      	beq.n	8018d14 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8018c60:	4b88      	ldr	r3, [pc, #544]	; (8018e84 <tcp_receive+0xb04>)
 8018c62:	881b      	ldrh	r3, [r3, #0]
 8018c64:	461a      	mov	r2, r3
 8018c66:	4b88      	ldr	r3, [pc, #544]	; (8018e88 <tcp_receive+0xb08>)
 8018c68:	681b      	ldr	r3, [r3, #0]
 8018c6a:	441a      	add	r2, r3
 8018c6c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c6e:	68db      	ldr	r3, [r3, #12]
 8018c70:	685b      	ldr	r3, [r3, #4]
 8018c72:	1ad3      	subs	r3, r2, r3
            if (next &&
 8018c74:	2b00      	cmp	r3, #0
 8018c76:	dd4d      	ble.n	8018d14 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 8018c78:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018c7a:	68db      	ldr	r3, [r3, #12]
 8018c7c:	685b      	ldr	r3, [r3, #4]
 8018c7e:	b29a      	uxth	r2, r3
 8018c80:	4b81      	ldr	r3, [pc, #516]	; (8018e88 <tcp_receive+0xb08>)
 8018c82:	681b      	ldr	r3, [r3, #0]
 8018c84:	b29b      	uxth	r3, r3
 8018c86:	1ad3      	subs	r3, r2, r3
 8018c88:	b29a      	uxth	r2, r3
 8018c8a:	4b80      	ldr	r3, [pc, #512]	; (8018e8c <tcp_receive+0xb0c>)
 8018c8c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8018c8e:	4b7f      	ldr	r3, [pc, #508]	; (8018e8c <tcp_receive+0xb0c>)
 8018c90:	68db      	ldr	r3, [r3, #12]
 8018c92:	899b      	ldrh	r3, [r3, #12]
 8018c94:	b29b      	uxth	r3, r3
 8018c96:	4618      	mov	r0, r3
 8018c98:	f7fa fc08 	bl	80134ac <lwip_htons>
 8018c9c:	4603      	mov	r3, r0
 8018c9e:	b2db      	uxtb	r3, r3
 8018ca0:	f003 0302 	and.w	r3, r3, #2
 8018ca4:	2b00      	cmp	r3, #0
 8018ca6:	d005      	beq.n	8018cb4 <tcp_receive+0x934>
                inseg.len -= 1;
 8018ca8:	4b78      	ldr	r3, [pc, #480]	; (8018e8c <tcp_receive+0xb0c>)
 8018caa:	891b      	ldrh	r3, [r3, #8]
 8018cac:	3b01      	subs	r3, #1
 8018cae:	b29a      	uxth	r2, r3
 8018cb0:	4b76      	ldr	r3, [pc, #472]	; (8018e8c <tcp_receive+0xb0c>)
 8018cb2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8018cb4:	4b75      	ldr	r3, [pc, #468]	; (8018e8c <tcp_receive+0xb0c>)
 8018cb6:	685a      	ldr	r2, [r3, #4]
 8018cb8:	4b74      	ldr	r3, [pc, #464]	; (8018e8c <tcp_receive+0xb0c>)
 8018cba:	891b      	ldrh	r3, [r3, #8]
 8018cbc:	4619      	mov	r1, r3
 8018cbe:	4610      	mov	r0, r2
 8018cc0:	f7fb fe4c 	bl	801495c <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8018cc4:	4b71      	ldr	r3, [pc, #452]	; (8018e8c <tcp_receive+0xb0c>)
 8018cc6:	891c      	ldrh	r4, [r3, #8]
 8018cc8:	4b70      	ldr	r3, [pc, #448]	; (8018e8c <tcp_receive+0xb0c>)
 8018cca:	68db      	ldr	r3, [r3, #12]
 8018ccc:	899b      	ldrh	r3, [r3, #12]
 8018cce:	b29b      	uxth	r3, r3
 8018cd0:	4618      	mov	r0, r3
 8018cd2:	f7fa fbeb 	bl	80134ac <lwip_htons>
 8018cd6:	4603      	mov	r3, r0
 8018cd8:	b2db      	uxtb	r3, r3
 8018cda:	f003 0303 	and.w	r3, r3, #3
 8018cde:	2b00      	cmp	r3, #0
 8018ce0:	d001      	beq.n	8018ce6 <tcp_receive+0x966>
 8018ce2:	2301      	movs	r3, #1
 8018ce4:	e000      	b.n	8018ce8 <tcp_receive+0x968>
 8018ce6:	2300      	movs	r3, #0
 8018ce8:	4423      	add	r3, r4
 8018cea:	b29a      	uxth	r2, r3
 8018cec:	4b65      	ldr	r3, [pc, #404]	; (8018e84 <tcp_receive+0xb04>)
 8018cee:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8018cf0:	4b64      	ldr	r3, [pc, #400]	; (8018e84 <tcp_receive+0xb04>)
 8018cf2:	881b      	ldrh	r3, [r3, #0]
 8018cf4:	461a      	mov	r2, r3
 8018cf6:	4b64      	ldr	r3, [pc, #400]	; (8018e88 <tcp_receive+0xb08>)
 8018cf8:	681b      	ldr	r3, [r3, #0]
 8018cfa:	441a      	add	r2, r3
 8018cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8018cfe:	68db      	ldr	r3, [r3, #12]
 8018d00:	685b      	ldr	r3, [r3, #4]
 8018d02:	429a      	cmp	r2, r3
 8018d04:	d006      	beq.n	8018d14 <tcp_receive+0x994>
 8018d06:	4b62      	ldr	r3, [pc, #392]	; (8018e90 <tcp_receive+0xb10>)
 8018d08:	f240 52fd 	movw	r2, #1533	; 0x5fd
 8018d0c:	4961      	ldr	r1, [pc, #388]	; (8018e94 <tcp_receive+0xb14>)
 8018d0e:	4862      	ldr	r0, [pc, #392]	; (8018e98 <tcp_receive+0xb18>)
 8018d10:	f005 f9f0 	bl	801e0f4 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 8018d14:	687b      	ldr	r3, [r7, #4]
 8018d16:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8018d18:	675a      	str	r2, [r3, #116]	; 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 8018d1a:	4b5a      	ldr	r3, [pc, #360]	; (8018e84 <tcp_receive+0xb04>)
 8018d1c:	881b      	ldrh	r3, [r3, #0]
 8018d1e:	461a      	mov	r2, r3
 8018d20:	4b59      	ldr	r3, [pc, #356]	; (8018e88 <tcp_receive+0xb08>)
 8018d22:	681b      	ldr	r3, [r3, #0]
 8018d24:	441a      	add	r2, r3
 8018d26:	687b      	ldr	r3, [r7, #4]
 8018d28:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 8018d2a:	687b      	ldr	r3, [r7, #4]
 8018d2c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018d2e:	4b55      	ldr	r3, [pc, #340]	; (8018e84 <tcp_receive+0xb04>)
 8018d30:	881b      	ldrh	r3, [r3, #0]
 8018d32:	429a      	cmp	r2, r3
 8018d34:	d206      	bcs.n	8018d44 <tcp_receive+0x9c4>
 8018d36:	4b56      	ldr	r3, [pc, #344]	; (8018e90 <tcp_receive+0xb10>)
 8018d38:	f240 6207 	movw	r2, #1543	; 0x607
 8018d3c:	4957      	ldr	r1, [pc, #348]	; (8018e9c <tcp_receive+0xb1c>)
 8018d3e:	4856      	ldr	r0, [pc, #344]	; (8018e98 <tcp_receive+0xb18>)
 8018d40:	f005 f9d8 	bl	801e0f4 <iprintf>
        pcb->rcv_wnd -= tcplen;
 8018d44:	687b      	ldr	r3, [r7, #4]
 8018d46:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018d48:	4b4e      	ldr	r3, [pc, #312]	; (8018e84 <tcp_receive+0xb04>)
 8018d4a:	881b      	ldrh	r3, [r3, #0]
 8018d4c:	1ad3      	subs	r3, r2, r3
 8018d4e:	b29a      	uxth	r2, r3
 8018d50:	687b      	ldr	r3, [r7, #4]
 8018d52:	851a      	strh	r2, [r3, #40]	; 0x28

        tcp_update_rcv_ann_wnd(pcb);
 8018d54:	6878      	ldr	r0, [r7, #4]
 8018d56:	f7fc fe93 	bl	8015a80 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 8018d5a:	4b4c      	ldr	r3, [pc, #304]	; (8018e8c <tcp_receive+0xb0c>)
 8018d5c:	685b      	ldr	r3, [r3, #4]
 8018d5e:	891b      	ldrh	r3, [r3, #8]
 8018d60:	2b00      	cmp	r3, #0
 8018d62:	d006      	beq.n	8018d72 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8018d64:	4b49      	ldr	r3, [pc, #292]	; (8018e8c <tcp_receive+0xb0c>)
 8018d66:	685b      	ldr	r3, [r3, #4]
 8018d68:	4a4d      	ldr	r2, [pc, #308]	; (8018ea0 <tcp_receive+0xb20>)
 8018d6a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8018d6c:	4b47      	ldr	r3, [pc, #284]	; (8018e8c <tcp_receive+0xb0c>)
 8018d6e:	2200      	movs	r2, #0
 8018d70:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8018d72:	4b46      	ldr	r3, [pc, #280]	; (8018e8c <tcp_receive+0xb0c>)
 8018d74:	68db      	ldr	r3, [r3, #12]
 8018d76:	899b      	ldrh	r3, [r3, #12]
 8018d78:	b29b      	uxth	r3, r3
 8018d7a:	4618      	mov	r0, r3
 8018d7c:	f7fa fb96 	bl	80134ac <lwip_htons>
 8018d80:	4603      	mov	r3, r0
 8018d82:	b2db      	uxtb	r3, r3
 8018d84:	f003 0301 	and.w	r3, r3, #1
 8018d88:	2b00      	cmp	r3, #0
 8018d8a:	f000 80b8 	beq.w	8018efe <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8018d8e:	4b45      	ldr	r3, [pc, #276]	; (8018ea4 <tcp_receive+0xb24>)
 8018d90:	781b      	ldrb	r3, [r3, #0]
 8018d92:	f043 0320 	orr.w	r3, r3, #32
 8018d96:	b2da      	uxtb	r2, r3
 8018d98:	4b42      	ldr	r3, [pc, #264]	; (8018ea4 <tcp_receive+0xb24>)
 8018d9a:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8018d9c:	e0af      	b.n	8018efe <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8018d9e:	687b      	ldr	r3, [r7, #4]
 8018da0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018da2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8018da4:	687b      	ldr	r3, [r7, #4]
 8018da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018da8:	68db      	ldr	r3, [r3, #12]
 8018daa:	685b      	ldr	r3, [r3, #4]
 8018dac:	4a36      	ldr	r2, [pc, #216]	; (8018e88 <tcp_receive+0xb08>)
 8018dae:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8018db0:	68bb      	ldr	r3, [r7, #8]
 8018db2:	891b      	ldrh	r3, [r3, #8]
 8018db4:	461c      	mov	r4, r3
 8018db6:	68bb      	ldr	r3, [r7, #8]
 8018db8:	68db      	ldr	r3, [r3, #12]
 8018dba:	899b      	ldrh	r3, [r3, #12]
 8018dbc:	b29b      	uxth	r3, r3
 8018dbe:	4618      	mov	r0, r3
 8018dc0:	f7fa fb74 	bl	80134ac <lwip_htons>
 8018dc4:	4603      	mov	r3, r0
 8018dc6:	b2db      	uxtb	r3, r3
 8018dc8:	f003 0303 	and.w	r3, r3, #3
 8018dcc:	2b00      	cmp	r3, #0
 8018dce:	d001      	beq.n	8018dd4 <tcp_receive+0xa54>
 8018dd0:	2301      	movs	r3, #1
 8018dd2:	e000      	b.n	8018dd6 <tcp_receive+0xa56>
 8018dd4:	2300      	movs	r3, #0
 8018dd6:	191a      	adds	r2, r3, r4
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018ddc:	441a      	add	r2, r3
 8018dde:	687b      	ldr	r3, [r7, #4]
 8018de0:	625a      	str	r2, [r3, #36]	; 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8018de2:	687b      	ldr	r3, [r7, #4]
 8018de4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8018de6:	461c      	mov	r4, r3
 8018de8:	68bb      	ldr	r3, [r7, #8]
 8018dea:	891b      	ldrh	r3, [r3, #8]
 8018dec:	461d      	mov	r5, r3
 8018dee:	68bb      	ldr	r3, [r7, #8]
 8018df0:	68db      	ldr	r3, [r3, #12]
 8018df2:	899b      	ldrh	r3, [r3, #12]
 8018df4:	b29b      	uxth	r3, r3
 8018df6:	4618      	mov	r0, r3
 8018df8:	f7fa fb58 	bl	80134ac <lwip_htons>
 8018dfc:	4603      	mov	r3, r0
 8018dfe:	b2db      	uxtb	r3, r3
 8018e00:	f003 0303 	and.w	r3, r3, #3
 8018e04:	2b00      	cmp	r3, #0
 8018e06:	d001      	beq.n	8018e0c <tcp_receive+0xa8c>
 8018e08:	2301      	movs	r3, #1
 8018e0a:	e000      	b.n	8018e0e <tcp_receive+0xa8e>
 8018e0c:	2300      	movs	r3, #0
 8018e0e:	442b      	add	r3, r5
 8018e10:	429c      	cmp	r4, r3
 8018e12:	d206      	bcs.n	8018e22 <tcp_receive+0xaa2>
 8018e14:	4b1e      	ldr	r3, [pc, #120]	; (8018e90 <tcp_receive+0xb10>)
 8018e16:	f240 622c 	movw	r2, #1580	; 0x62c
 8018e1a:	4923      	ldr	r1, [pc, #140]	; (8018ea8 <tcp_receive+0xb28>)
 8018e1c:	481e      	ldr	r0, [pc, #120]	; (8018e98 <tcp_receive+0xb18>)
 8018e1e:	f005 f969 	bl	801e0f4 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 8018e22:	68bb      	ldr	r3, [r7, #8]
 8018e24:	891b      	ldrh	r3, [r3, #8]
 8018e26:	461c      	mov	r4, r3
 8018e28:	68bb      	ldr	r3, [r7, #8]
 8018e2a:	68db      	ldr	r3, [r3, #12]
 8018e2c:	899b      	ldrh	r3, [r3, #12]
 8018e2e:	b29b      	uxth	r3, r3
 8018e30:	4618      	mov	r0, r3
 8018e32:	f7fa fb3b 	bl	80134ac <lwip_htons>
 8018e36:	4603      	mov	r3, r0
 8018e38:	b2db      	uxtb	r3, r3
 8018e3a:	f003 0303 	and.w	r3, r3, #3
 8018e3e:	2b00      	cmp	r3, #0
 8018e40:	d001      	beq.n	8018e46 <tcp_receive+0xac6>
 8018e42:	2301      	movs	r3, #1
 8018e44:	e000      	b.n	8018e48 <tcp_receive+0xac8>
 8018e46:	2300      	movs	r3, #0
 8018e48:	1919      	adds	r1, r3, r4
 8018e4a:	687b      	ldr	r3, [r7, #4]
 8018e4c:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8018e4e:	b28b      	uxth	r3, r1
 8018e50:	1ad3      	subs	r3, r2, r3
 8018e52:	b29a      	uxth	r2, r3
 8018e54:	687b      	ldr	r3, [r7, #4]
 8018e56:	851a      	strh	r2, [r3, #40]	; 0x28

          tcp_update_rcv_ann_wnd(pcb);
 8018e58:	6878      	ldr	r0, [r7, #4]
 8018e5a:	f7fc fe11 	bl	8015a80 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8018e5e:	68bb      	ldr	r3, [r7, #8]
 8018e60:	685b      	ldr	r3, [r3, #4]
 8018e62:	891b      	ldrh	r3, [r3, #8]
 8018e64:	2b00      	cmp	r3, #0
 8018e66:	d028      	beq.n	8018eba <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 8018e68:	4b0d      	ldr	r3, [pc, #52]	; (8018ea0 <tcp_receive+0xb20>)
 8018e6a:	681b      	ldr	r3, [r3, #0]
 8018e6c:	2b00      	cmp	r3, #0
 8018e6e:	d01d      	beq.n	8018eac <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8018e70:	4b0b      	ldr	r3, [pc, #44]	; (8018ea0 <tcp_receive+0xb20>)
 8018e72:	681a      	ldr	r2, [r3, #0]
 8018e74:	68bb      	ldr	r3, [r7, #8]
 8018e76:	685b      	ldr	r3, [r3, #4]
 8018e78:	4619      	mov	r1, r3
 8018e7a:	4610      	mov	r0, r2
 8018e7c:	f7fb ffc2 	bl	8014e04 <pbuf_cat>
 8018e80:	e018      	b.n	8018eb4 <tcp_receive+0xb34>
 8018e82:	bf00      	nop
 8018e84:	2000455a 	.word	0x2000455a
 8018e88:	20004550 	.word	0x20004550
 8018e8c:	20004530 	.word	0x20004530
 8018e90:	08020554 	.word	0x08020554
 8018e94:	08020934 	.word	0x08020934
 8018e98:	080205a0 	.word	0x080205a0
 8018e9c:	08020970 	.word	0x08020970
 8018ea0:	20004560 	.word	0x20004560
 8018ea4:	2000455d 	.word	0x2000455d
 8018ea8:	08020990 	.word	0x08020990
            } else {
              recv_data = cseg->p;
 8018eac:	68bb      	ldr	r3, [r7, #8]
 8018eae:	685b      	ldr	r3, [r3, #4]
 8018eb0:	4a70      	ldr	r2, [pc, #448]	; (8019074 <tcp_receive+0xcf4>)
 8018eb2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8018eb4:	68bb      	ldr	r3, [r7, #8]
 8018eb6:	2200      	movs	r2, #0
 8018eb8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8018eba:	68bb      	ldr	r3, [r7, #8]
 8018ebc:	68db      	ldr	r3, [r3, #12]
 8018ebe:	899b      	ldrh	r3, [r3, #12]
 8018ec0:	b29b      	uxth	r3, r3
 8018ec2:	4618      	mov	r0, r3
 8018ec4:	f7fa faf2 	bl	80134ac <lwip_htons>
 8018ec8:	4603      	mov	r3, r0
 8018eca:	b2db      	uxtb	r3, r3
 8018ecc:	f003 0301 	and.w	r3, r3, #1
 8018ed0:	2b00      	cmp	r3, #0
 8018ed2:	d00d      	beq.n	8018ef0 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8018ed4:	4b68      	ldr	r3, [pc, #416]	; (8019078 <tcp_receive+0xcf8>)
 8018ed6:	781b      	ldrb	r3, [r3, #0]
 8018ed8:	f043 0320 	orr.w	r3, r3, #32
 8018edc:	b2da      	uxtb	r2, r3
 8018ede:	4b66      	ldr	r3, [pc, #408]	; (8019078 <tcp_receive+0xcf8>)
 8018ee0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8018ee2:	687b      	ldr	r3, [r7, #4]
 8018ee4:	7d1b      	ldrb	r3, [r3, #20]
 8018ee6:	2b04      	cmp	r3, #4
 8018ee8:	d102      	bne.n	8018ef0 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 8018eea:	687b      	ldr	r3, [r7, #4]
 8018eec:	2207      	movs	r2, #7
 8018eee:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8018ef0:	68bb      	ldr	r3, [r7, #8]
 8018ef2:	681a      	ldr	r2, [r3, #0]
 8018ef4:	687b      	ldr	r3, [r7, #4]
 8018ef6:	675a      	str	r2, [r3, #116]	; 0x74
          tcp_seg_free(cseg);
 8018ef8:	68b8      	ldr	r0, [r7, #8]
 8018efa:	f7fd fae3 	bl	80164c4 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018f02:	2b00      	cmp	r3, #0
 8018f04:	d008      	beq.n	8018f18 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 8018f06:	687b      	ldr	r3, [r7, #4]
 8018f08:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018f0a:	68db      	ldr	r3, [r3, #12]
 8018f0c:	685a      	ldr	r2, [r3, #4]
 8018f0e:	687b      	ldr	r3, [r7, #4]
 8018f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        while (pcb->ooseq != NULL &&
 8018f12:	429a      	cmp	r2, r3
 8018f14:	f43f af43 	beq.w	8018d9e <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 8018f18:	687b      	ldr	r3, [r7, #4]
 8018f1a:	8b5b      	ldrh	r3, [r3, #26]
 8018f1c:	f003 0301 	and.w	r3, r3, #1
 8018f20:	2b00      	cmp	r3, #0
 8018f22:	d00e      	beq.n	8018f42 <tcp_receive+0xbc2>
 8018f24:	687b      	ldr	r3, [r7, #4]
 8018f26:	8b5b      	ldrh	r3, [r3, #26]
 8018f28:	f023 0301 	bic.w	r3, r3, #1
 8018f2c:	b29a      	uxth	r2, r3
 8018f2e:	687b      	ldr	r3, [r7, #4]
 8018f30:	835a      	strh	r2, [r3, #26]
 8018f32:	687b      	ldr	r3, [r7, #4]
 8018f34:	8b5b      	ldrh	r3, [r3, #26]
 8018f36:	f043 0302 	orr.w	r3, r3, #2
 8018f3a:	b29a      	uxth	r2, r3
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8018f40:	e188      	b.n	8019254 <tcp_receive+0xed4>
        tcp_ack(pcb);
 8018f42:	687b      	ldr	r3, [r7, #4]
 8018f44:	8b5b      	ldrh	r3, [r3, #26]
 8018f46:	f043 0301 	orr.w	r3, r3, #1
 8018f4a:	b29a      	uxth	r2, r3
 8018f4c:	687b      	ldr	r3, [r7, #4]
 8018f4e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 8018f50:	e180      	b.n	8019254 <tcp_receive+0xed4>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 8018f52:	687b      	ldr	r3, [r7, #4]
 8018f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018f56:	2b00      	cmp	r3, #0
 8018f58:	d106      	bne.n	8018f68 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 8018f5a:	4848      	ldr	r0, [pc, #288]	; (801907c <tcp_receive+0xcfc>)
 8018f5c:	f7fd fae8 	bl	8016530 <tcp_seg_copy>
 8018f60:	4602      	mov	r2, r0
 8018f62:	687b      	ldr	r3, [r7, #4]
 8018f64:	675a      	str	r2, [r3, #116]	; 0x74
 8018f66:	e16d      	b.n	8019244 <tcp_receive+0xec4>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 8018f68:	2300      	movs	r3, #0
 8018f6a:	637b      	str	r3, [r7, #52]	; 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8018f70:	63bb      	str	r3, [r7, #56]	; 0x38
 8018f72:	e157      	b.n	8019224 <tcp_receive+0xea4>
            if (seqno == next->tcphdr->seqno) {
 8018f74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018f76:	68db      	ldr	r3, [r3, #12]
 8018f78:	685a      	ldr	r2, [r3, #4]
 8018f7a:	4b41      	ldr	r3, [pc, #260]	; (8019080 <tcp_receive+0xd00>)
 8018f7c:	681b      	ldr	r3, [r3, #0]
 8018f7e:	429a      	cmp	r2, r3
 8018f80:	d11d      	bne.n	8018fbe <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8018f82:	4b3e      	ldr	r3, [pc, #248]	; (801907c <tcp_receive+0xcfc>)
 8018f84:	891a      	ldrh	r2, [r3, #8]
 8018f86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018f88:	891b      	ldrh	r3, [r3, #8]
 8018f8a:	429a      	cmp	r2, r3
 8018f8c:	f240 814f 	bls.w	801922e <tcp_receive+0xeae>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018f90:	483a      	ldr	r0, [pc, #232]	; (801907c <tcp_receive+0xcfc>)
 8018f92:	f7fd facd 	bl	8016530 <tcp_seg_copy>
 8018f96:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 8018f98:	697b      	ldr	r3, [r7, #20]
 8018f9a:	2b00      	cmp	r3, #0
 8018f9c:	f000 8149 	beq.w	8019232 <tcp_receive+0xeb2>
                  if (prev != NULL) {
 8018fa0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018fa2:	2b00      	cmp	r3, #0
 8018fa4:	d003      	beq.n	8018fae <tcp_receive+0xc2e>
                    prev->next = cseg;
 8018fa6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018fa8:	697a      	ldr	r2, [r7, #20]
 8018faa:	601a      	str	r2, [r3, #0]
 8018fac:	e002      	b.n	8018fb4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8018fae:	687b      	ldr	r3, [r7, #4]
 8018fb0:	697a      	ldr	r2, [r7, #20]
 8018fb2:	675a      	str	r2, [r3, #116]	; 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8018fb4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8018fb6:	6978      	ldr	r0, [r7, #20]
 8018fb8:	f7ff f8de 	bl	8018178 <tcp_oos_insert_segment>
                }
                break;
 8018fbc:	e139      	b.n	8019232 <tcp_receive+0xeb2>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8018fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018fc0:	2b00      	cmp	r3, #0
 8018fc2:	d117      	bne.n	8018ff4 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8018fc4:	4b2e      	ldr	r3, [pc, #184]	; (8019080 <tcp_receive+0xd00>)
 8018fc6:	681a      	ldr	r2, [r3, #0]
 8018fc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8018fca:	68db      	ldr	r3, [r3, #12]
 8018fcc:	685b      	ldr	r3, [r3, #4]
 8018fce:	1ad3      	subs	r3, r2, r3
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	da57      	bge.n	8019084 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8018fd4:	4829      	ldr	r0, [pc, #164]	; (801907c <tcp_receive+0xcfc>)
 8018fd6:	f7fd faab 	bl	8016530 <tcp_seg_copy>
 8018fda:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8018fdc:	69bb      	ldr	r3, [r7, #24]
 8018fde:	2b00      	cmp	r3, #0
 8018fe0:	f000 8129 	beq.w	8019236 <tcp_receive+0xeb6>
                    pcb->ooseq = cseg;
 8018fe4:	687b      	ldr	r3, [r7, #4]
 8018fe6:	69ba      	ldr	r2, [r7, #24]
 8018fe8:	675a      	str	r2, [r3, #116]	; 0x74
                    tcp_oos_insert_segment(cseg, next);
 8018fea:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8018fec:	69b8      	ldr	r0, [r7, #24]
 8018fee:	f7ff f8c3 	bl	8018178 <tcp_oos_insert_segment>
                  }
                  break;
 8018ff2:	e120      	b.n	8019236 <tcp_receive+0xeb6>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8018ff4:	4b22      	ldr	r3, [pc, #136]	; (8019080 <tcp_receive+0xd00>)
 8018ff6:	681a      	ldr	r2, [r3, #0]
 8018ff8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8018ffa:	68db      	ldr	r3, [r3, #12]
 8018ffc:	685b      	ldr	r3, [r3, #4]
 8018ffe:	1ad3      	subs	r3, r2, r3
 8019000:	3b01      	subs	r3, #1
 8019002:	2b00      	cmp	r3, #0
 8019004:	db3e      	blt.n	8019084 <tcp_receive+0xd04>
 8019006:	4b1e      	ldr	r3, [pc, #120]	; (8019080 <tcp_receive+0xd00>)
 8019008:	681a      	ldr	r2, [r3, #0]
 801900a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801900c:	68db      	ldr	r3, [r3, #12]
 801900e:	685b      	ldr	r3, [r3, #4]
 8019010:	1ad3      	subs	r3, r2, r3
 8019012:	3301      	adds	r3, #1
 8019014:	2b00      	cmp	r3, #0
 8019016:	dc35      	bgt.n	8019084 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8019018:	4818      	ldr	r0, [pc, #96]	; (801907c <tcp_receive+0xcfc>)
 801901a:	f7fd fa89 	bl	8016530 <tcp_seg_copy>
 801901e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 8019020:	69fb      	ldr	r3, [r7, #28]
 8019022:	2b00      	cmp	r3, #0
 8019024:	f000 8109 	beq.w	801923a <tcp_receive+0xeba>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 8019028:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801902a:	68db      	ldr	r3, [r3, #12]
 801902c:	685b      	ldr	r3, [r3, #4]
 801902e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019030:	8912      	ldrh	r2, [r2, #8]
 8019032:	441a      	add	r2, r3
 8019034:	4b12      	ldr	r3, [pc, #72]	; (8019080 <tcp_receive+0xd00>)
 8019036:	681b      	ldr	r3, [r3, #0]
 8019038:	1ad3      	subs	r3, r2, r3
 801903a:	2b00      	cmp	r3, #0
 801903c:	dd12      	ble.n	8019064 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801903e:	4b10      	ldr	r3, [pc, #64]	; (8019080 <tcp_receive+0xd00>)
 8019040:	681b      	ldr	r3, [r3, #0]
 8019042:	b29a      	uxth	r2, r3
 8019044:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019046:	68db      	ldr	r3, [r3, #12]
 8019048:	685b      	ldr	r3, [r3, #4]
 801904a:	b29b      	uxth	r3, r3
 801904c:	1ad3      	subs	r3, r2, r3
 801904e:	b29a      	uxth	r2, r3
 8019050:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019052:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 8019054:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019056:	685a      	ldr	r2, [r3, #4]
 8019058:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801905a:	891b      	ldrh	r3, [r3, #8]
 801905c:	4619      	mov	r1, r3
 801905e:	4610      	mov	r0, r2
 8019060:	f7fb fc7c 	bl	801495c <pbuf_realloc>
                    }
                    prev->next = cseg;
 8019064:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8019066:	69fa      	ldr	r2, [r7, #28]
 8019068:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801906a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801906c:	69f8      	ldr	r0, [r7, #28]
 801906e:	f7ff f883 	bl	8018178 <tcp_oos_insert_segment>
                  }
                  break;
 8019072:	e0e2      	b.n	801923a <tcp_receive+0xeba>
 8019074:	20004560 	.word	0x20004560
 8019078:	2000455d 	.word	0x2000455d
 801907c:	20004530 	.word	0x20004530
 8019080:	20004550 	.word	0x20004550
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8019084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019086:	637b      	str	r3, [r7, #52]	; 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 8019088:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801908a:	681b      	ldr	r3, [r3, #0]
 801908c:	2b00      	cmp	r3, #0
 801908e:	f040 80c6 	bne.w	801921e <tcp_receive+0xe9e>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8019092:	4b80      	ldr	r3, [pc, #512]	; (8019294 <tcp_receive+0xf14>)
 8019094:	681a      	ldr	r2, [r3, #0]
 8019096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019098:	68db      	ldr	r3, [r3, #12]
 801909a:	685b      	ldr	r3, [r3, #4]
 801909c:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801909e:	2b00      	cmp	r3, #0
 80190a0:	f340 80bd 	ble.w	801921e <tcp_receive+0xe9e>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 80190a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80190a6:	68db      	ldr	r3, [r3, #12]
 80190a8:	899b      	ldrh	r3, [r3, #12]
 80190aa:	b29b      	uxth	r3, r3
 80190ac:	4618      	mov	r0, r3
 80190ae:	f7fa f9fd 	bl	80134ac <lwip_htons>
 80190b2:	4603      	mov	r3, r0
 80190b4:	b2db      	uxtb	r3, r3
 80190b6:	f003 0301 	and.w	r3, r3, #1
 80190ba:	2b00      	cmp	r3, #0
 80190bc:	f040 80bf 	bne.w	801923e <tcp_receive+0xebe>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 80190c0:	4875      	ldr	r0, [pc, #468]	; (8019298 <tcp_receive+0xf18>)
 80190c2:	f7fd fa35 	bl	8016530 <tcp_seg_copy>
 80190c6:	4602      	mov	r2, r0
 80190c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80190ca:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 80190cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80190ce:	681b      	ldr	r3, [r3, #0]
 80190d0:	2b00      	cmp	r3, #0
 80190d2:	f000 80b6 	beq.w	8019242 <tcp_receive+0xec2>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 80190d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80190d8:	68db      	ldr	r3, [r3, #12]
 80190da:	685b      	ldr	r3, [r3, #4]
 80190dc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80190de:	8912      	ldrh	r2, [r2, #8]
 80190e0:	441a      	add	r2, r3
 80190e2:	4b6c      	ldr	r3, [pc, #432]	; (8019294 <tcp_receive+0xf14>)
 80190e4:	681b      	ldr	r3, [r3, #0]
 80190e6:	1ad3      	subs	r3, r2, r3
 80190e8:	2b00      	cmp	r3, #0
 80190ea:	dd12      	ble.n	8019112 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 80190ec:	4b69      	ldr	r3, [pc, #420]	; (8019294 <tcp_receive+0xf14>)
 80190ee:	681b      	ldr	r3, [r3, #0]
 80190f0:	b29a      	uxth	r2, r3
 80190f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80190f4:	68db      	ldr	r3, [r3, #12]
 80190f6:	685b      	ldr	r3, [r3, #4]
 80190f8:	b29b      	uxth	r3, r3
 80190fa:	1ad3      	subs	r3, r2, r3
 80190fc:	b29a      	uxth	r2, r3
 80190fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019100:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 8019102:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019104:	685a      	ldr	r2, [r3, #4]
 8019106:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019108:	891b      	ldrh	r3, [r3, #8]
 801910a:	4619      	mov	r1, r3
 801910c:	4610      	mov	r0, r2
 801910e:	f7fb fc25 	bl	801495c <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 8019112:	4b62      	ldr	r3, [pc, #392]	; (801929c <tcp_receive+0xf1c>)
 8019114:	881b      	ldrh	r3, [r3, #0]
 8019116:	461a      	mov	r2, r3
 8019118:	4b5e      	ldr	r3, [pc, #376]	; (8019294 <tcp_receive+0xf14>)
 801911a:	681b      	ldr	r3, [r3, #0]
 801911c:	441a      	add	r2, r3
 801911e:	687b      	ldr	r3, [r7, #4]
 8019120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019122:	6879      	ldr	r1, [r7, #4]
 8019124:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019126:	440b      	add	r3, r1
 8019128:	1ad3      	subs	r3, r2, r3
 801912a:	2b00      	cmp	r3, #0
 801912c:	f340 8089 	ble.w	8019242 <tcp_receive+0xec2>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 8019130:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019132:	681b      	ldr	r3, [r3, #0]
 8019134:	68db      	ldr	r3, [r3, #12]
 8019136:	899b      	ldrh	r3, [r3, #12]
 8019138:	b29b      	uxth	r3, r3
 801913a:	4618      	mov	r0, r3
 801913c:	f7fa f9b6 	bl	80134ac <lwip_htons>
 8019140:	4603      	mov	r3, r0
 8019142:	b2db      	uxtb	r3, r3
 8019144:	f003 0301 	and.w	r3, r3, #1
 8019148:	2b00      	cmp	r3, #0
 801914a:	d022      	beq.n	8019192 <tcp_receive+0xe12>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801914c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801914e:	681b      	ldr	r3, [r3, #0]
 8019150:	68db      	ldr	r3, [r3, #12]
 8019152:	899b      	ldrh	r3, [r3, #12]
 8019154:	b29b      	uxth	r3, r3
 8019156:	b21b      	sxth	r3, r3
 8019158:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801915c:	b21c      	sxth	r4, r3
 801915e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019160:	681b      	ldr	r3, [r3, #0]
 8019162:	68db      	ldr	r3, [r3, #12]
 8019164:	899b      	ldrh	r3, [r3, #12]
 8019166:	b29b      	uxth	r3, r3
 8019168:	4618      	mov	r0, r3
 801916a:	f7fa f99f 	bl	80134ac <lwip_htons>
 801916e:	4603      	mov	r3, r0
 8019170:	b2db      	uxtb	r3, r3
 8019172:	b29b      	uxth	r3, r3
 8019174:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 8019178:	b29b      	uxth	r3, r3
 801917a:	4618      	mov	r0, r3
 801917c:	f7fa f996 	bl	80134ac <lwip_htons>
 8019180:	4603      	mov	r3, r0
 8019182:	b21b      	sxth	r3, r3
 8019184:	4323      	orrs	r3, r4
 8019186:	b21a      	sxth	r2, r3
 8019188:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801918a:	681b      	ldr	r3, [r3, #0]
 801918c:	68db      	ldr	r3, [r3, #12]
 801918e:	b292      	uxth	r2, r2
 8019190:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8019192:	687b      	ldr	r3, [r7, #4]
 8019194:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019196:	b29a      	uxth	r2, r3
 8019198:	687b      	ldr	r3, [r7, #4]
 801919a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 801919c:	4413      	add	r3, r2
 801919e:	b299      	uxth	r1, r3
 80191a0:	4b3c      	ldr	r3, [pc, #240]	; (8019294 <tcp_receive+0xf14>)
 80191a2:	681b      	ldr	r3, [r3, #0]
 80191a4:	b29a      	uxth	r2, r3
 80191a6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191a8:	681b      	ldr	r3, [r3, #0]
 80191aa:	1a8a      	subs	r2, r1, r2
 80191ac:	b292      	uxth	r2, r2
 80191ae:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 80191b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191b2:	681b      	ldr	r3, [r3, #0]
 80191b4:	685a      	ldr	r2, [r3, #4]
 80191b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191b8:	681b      	ldr	r3, [r3, #0]
 80191ba:	891b      	ldrh	r3, [r3, #8]
 80191bc:	4619      	mov	r1, r3
 80191be:	4610      	mov	r0, r2
 80191c0:	f7fb fbcc 	bl	801495c <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 80191c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191c6:	681b      	ldr	r3, [r3, #0]
 80191c8:	891c      	ldrh	r4, [r3, #8]
 80191ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80191cc:	681b      	ldr	r3, [r3, #0]
 80191ce:	68db      	ldr	r3, [r3, #12]
 80191d0:	899b      	ldrh	r3, [r3, #12]
 80191d2:	b29b      	uxth	r3, r3
 80191d4:	4618      	mov	r0, r3
 80191d6:	f7fa f969 	bl	80134ac <lwip_htons>
 80191da:	4603      	mov	r3, r0
 80191dc:	b2db      	uxtb	r3, r3
 80191de:	f003 0303 	and.w	r3, r3, #3
 80191e2:	2b00      	cmp	r3, #0
 80191e4:	d001      	beq.n	80191ea <tcp_receive+0xe6a>
 80191e6:	2301      	movs	r3, #1
 80191e8:	e000      	b.n	80191ec <tcp_receive+0xe6c>
 80191ea:	2300      	movs	r3, #0
 80191ec:	4423      	add	r3, r4
 80191ee:	b29a      	uxth	r2, r3
 80191f0:	4b2a      	ldr	r3, [pc, #168]	; (801929c <tcp_receive+0xf1c>)
 80191f2:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 80191f4:	4b29      	ldr	r3, [pc, #164]	; (801929c <tcp_receive+0xf1c>)
 80191f6:	881b      	ldrh	r3, [r3, #0]
 80191f8:	461a      	mov	r2, r3
 80191fa:	4b26      	ldr	r3, [pc, #152]	; (8019294 <tcp_receive+0xf14>)
 80191fc:	681b      	ldr	r3, [r3, #0]
 80191fe:	441a      	add	r2, r3
 8019200:	687b      	ldr	r3, [r7, #4]
 8019202:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019204:	6879      	ldr	r1, [r7, #4]
 8019206:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019208:	440b      	add	r3, r1
 801920a:	429a      	cmp	r2, r3
 801920c:	d019      	beq.n	8019242 <tcp_receive+0xec2>
 801920e:	4b24      	ldr	r3, [pc, #144]	; (80192a0 <tcp_receive+0xf20>)
 8019210:	f240 62f9 	movw	r2, #1785	; 0x6f9
 8019214:	4923      	ldr	r1, [pc, #140]	; (80192a4 <tcp_receive+0xf24>)
 8019216:	4824      	ldr	r0, [pc, #144]	; (80192a8 <tcp_receive+0xf28>)
 8019218:	f004 ff6c 	bl	801e0f4 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801921c:	e011      	b.n	8019242 <tcp_receive+0xec2>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801921e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019220:	681b      	ldr	r3, [r3, #0]
 8019222:	63bb      	str	r3, [r7, #56]	; 0x38
 8019224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8019226:	2b00      	cmp	r3, #0
 8019228:	f47f aea4 	bne.w	8018f74 <tcp_receive+0xbf4>
 801922c:	e00a      	b.n	8019244 <tcp_receive+0xec4>
                break;
 801922e:	bf00      	nop
 8019230:	e008      	b.n	8019244 <tcp_receive+0xec4>
                break;
 8019232:	bf00      	nop
 8019234:	e006      	b.n	8019244 <tcp_receive+0xec4>
                  break;
 8019236:	bf00      	nop
 8019238:	e004      	b.n	8019244 <tcp_receive+0xec4>
                  break;
 801923a:	bf00      	nop
 801923c:	e002      	b.n	8019244 <tcp_receive+0xec4>
                  break;
 801923e:	bf00      	nop
 8019240:	e000      	b.n	8019244 <tcp_receive+0xec4>
                break;
 8019242:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 8019244:	6878      	ldr	r0, [r7, #4]
 8019246:	f001 fe9d 	bl	801af84 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801924a:	e003      	b.n	8019254 <tcp_receive+0xed4>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801924c:	6878      	ldr	r0, [r7, #4]
 801924e:	f001 fe99 	bl	801af84 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019252:	e01a      	b.n	801928a <tcp_receive+0xf0a>
 8019254:	e019      	b.n	801928a <tcp_receive+0xf0a>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 8019256:	4b0f      	ldr	r3, [pc, #60]	; (8019294 <tcp_receive+0xf14>)
 8019258:	681a      	ldr	r2, [r3, #0]
 801925a:	687b      	ldr	r3, [r7, #4]
 801925c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801925e:	1ad3      	subs	r3, r2, r3
 8019260:	2b00      	cmp	r3, #0
 8019262:	db0a      	blt.n	801927a <tcp_receive+0xefa>
 8019264:	4b0b      	ldr	r3, [pc, #44]	; (8019294 <tcp_receive+0xf14>)
 8019266:	681a      	ldr	r2, [r3, #0]
 8019268:	687b      	ldr	r3, [r7, #4]
 801926a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801926c:	6879      	ldr	r1, [r7, #4]
 801926e:	8d09      	ldrh	r1, [r1, #40]	; 0x28
 8019270:	440b      	add	r3, r1
 8019272:	1ad3      	subs	r3, r2, r3
 8019274:	3301      	adds	r3, #1
 8019276:	2b00      	cmp	r3, #0
 8019278:	dd07      	ble.n	801928a <tcp_receive+0xf0a>
      tcp_ack_now(pcb);
 801927a:	687b      	ldr	r3, [r7, #4]
 801927c:	8b5b      	ldrh	r3, [r3, #26]
 801927e:	f043 0302 	orr.w	r3, r3, #2
 8019282:	b29a      	uxth	r2, r3
 8019284:	687b      	ldr	r3, [r7, #4]
 8019286:	835a      	strh	r2, [r3, #26]
    }
  }
}
 8019288:	e7ff      	b.n	801928a <tcp_receive+0xf0a>
 801928a:	bf00      	nop
 801928c:	3750      	adds	r7, #80	; 0x50
 801928e:	46bd      	mov	sp, r7
 8019290:	bdb0      	pop	{r4, r5, r7, pc}
 8019292:	bf00      	nop
 8019294:	20004550 	.word	0x20004550
 8019298:	20004530 	.word	0x20004530
 801929c:	2000455a 	.word	0x2000455a
 80192a0:	08020554 	.word	0x08020554
 80192a4:	080208fc 	.word	0x080208fc
 80192a8:	080205a0 	.word	0x080205a0

080192ac <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 80192ac:	b480      	push	{r7}
 80192ae:	b083      	sub	sp, #12
 80192b0:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 80192b2:	4b15      	ldr	r3, [pc, #84]	; (8019308 <tcp_get_next_optbyte+0x5c>)
 80192b4:	881b      	ldrh	r3, [r3, #0]
 80192b6:	1c5a      	adds	r2, r3, #1
 80192b8:	b291      	uxth	r1, r2
 80192ba:	4a13      	ldr	r2, [pc, #76]	; (8019308 <tcp_get_next_optbyte+0x5c>)
 80192bc:	8011      	strh	r1, [r2, #0]
 80192be:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 80192c0:	4b12      	ldr	r3, [pc, #72]	; (801930c <tcp_get_next_optbyte+0x60>)
 80192c2:	681b      	ldr	r3, [r3, #0]
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d004      	beq.n	80192d2 <tcp_get_next_optbyte+0x26>
 80192c8:	4b11      	ldr	r3, [pc, #68]	; (8019310 <tcp_get_next_optbyte+0x64>)
 80192ca:	881b      	ldrh	r3, [r3, #0]
 80192cc:	88fa      	ldrh	r2, [r7, #6]
 80192ce:	429a      	cmp	r2, r3
 80192d0:	d208      	bcs.n	80192e4 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 80192d2:	4b10      	ldr	r3, [pc, #64]	; (8019314 <tcp_get_next_optbyte+0x68>)
 80192d4:	681b      	ldr	r3, [r3, #0]
 80192d6:	3314      	adds	r3, #20
 80192d8:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 80192da:	88fb      	ldrh	r3, [r7, #6]
 80192dc:	683a      	ldr	r2, [r7, #0]
 80192de:	4413      	add	r3, r2
 80192e0:	781b      	ldrb	r3, [r3, #0]
 80192e2:	e00b      	b.n	80192fc <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 80192e4:	88fb      	ldrh	r3, [r7, #6]
 80192e6:	b2da      	uxtb	r2, r3
 80192e8:	4b09      	ldr	r3, [pc, #36]	; (8019310 <tcp_get_next_optbyte+0x64>)
 80192ea:	881b      	ldrh	r3, [r3, #0]
 80192ec:	b2db      	uxtb	r3, r3
 80192ee:	1ad3      	subs	r3, r2, r3
 80192f0:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 80192f2:	4b06      	ldr	r3, [pc, #24]	; (801930c <tcp_get_next_optbyte+0x60>)
 80192f4:	681a      	ldr	r2, [r3, #0]
 80192f6:	797b      	ldrb	r3, [r7, #5]
 80192f8:	4413      	add	r3, r2
 80192fa:	781b      	ldrb	r3, [r3, #0]
  }
}
 80192fc:	4618      	mov	r0, r3
 80192fe:	370c      	adds	r7, #12
 8019300:	46bd      	mov	sp, r7
 8019302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019306:	4770      	bx	lr
 8019308:	2000454c 	.word	0x2000454c
 801930c:	20004548 	.word	0x20004548
 8019310:	20004546 	.word	0x20004546
 8019314:	20004540 	.word	0x20004540

08019318 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 8019318:	b580      	push	{r7, lr}
 801931a:	b084      	sub	sp, #16
 801931c:	af00      	add	r7, sp, #0
 801931e:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 8019320:	687b      	ldr	r3, [r7, #4]
 8019322:	2b00      	cmp	r3, #0
 8019324:	d106      	bne.n	8019334 <tcp_parseopt+0x1c>
 8019326:	4b31      	ldr	r3, [pc, #196]	; (80193ec <tcp_parseopt+0xd4>)
 8019328:	f240 727d 	movw	r2, #1917	; 0x77d
 801932c:	4930      	ldr	r1, [pc, #192]	; (80193f0 <tcp_parseopt+0xd8>)
 801932e:	4831      	ldr	r0, [pc, #196]	; (80193f4 <tcp_parseopt+0xdc>)
 8019330:	f004 fee0 	bl	801e0f4 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 8019334:	4b30      	ldr	r3, [pc, #192]	; (80193f8 <tcp_parseopt+0xe0>)
 8019336:	881b      	ldrh	r3, [r3, #0]
 8019338:	2b00      	cmp	r3, #0
 801933a:	d053      	beq.n	80193e4 <tcp_parseopt+0xcc>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801933c:	4b2f      	ldr	r3, [pc, #188]	; (80193fc <tcp_parseopt+0xe4>)
 801933e:	2200      	movs	r2, #0
 8019340:	801a      	strh	r2, [r3, #0]
 8019342:	e043      	b.n	80193cc <tcp_parseopt+0xb4>
      u8_t opt = tcp_get_next_optbyte();
 8019344:	f7ff ffb2 	bl	80192ac <tcp_get_next_optbyte>
 8019348:	4603      	mov	r3, r0
 801934a:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801934c:	7bfb      	ldrb	r3, [r7, #15]
 801934e:	2b01      	cmp	r3, #1
 8019350:	d03c      	beq.n	80193cc <tcp_parseopt+0xb4>
 8019352:	2b02      	cmp	r3, #2
 8019354:	d002      	beq.n	801935c <tcp_parseopt+0x44>
 8019356:	2b00      	cmp	r3, #0
 8019358:	d03f      	beq.n	80193da <tcp_parseopt+0xc2>
 801935a:	e026      	b.n	80193aa <tcp_parseopt+0x92>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801935c:	f7ff ffa6 	bl	80192ac <tcp_get_next_optbyte>
 8019360:	4603      	mov	r3, r0
 8019362:	2b04      	cmp	r3, #4
 8019364:	d13b      	bne.n	80193de <tcp_parseopt+0xc6>
 8019366:	4b25      	ldr	r3, [pc, #148]	; (80193fc <tcp_parseopt+0xe4>)
 8019368:	881b      	ldrh	r3, [r3, #0]
 801936a:	3302      	adds	r3, #2
 801936c:	4a22      	ldr	r2, [pc, #136]	; (80193f8 <tcp_parseopt+0xe0>)
 801936e:	8812      	ldrh	r2, [r2, #0]
 8019370:	4293      	cmp	r3, r2
 8019372:	dc34      	bgt.n	80193de <tcp_parseopt+0xc6>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8019374:	f7ff ff9a 	bl	80192ac <tcp_get_next_optbyte>
 8019378:	4603      	mov	r3, r0
 801937a:	b29b      	uxth	r3, r3
 801937c:	021b      	lsls	r3, r3, #8
 801937e:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8019380:	f7ff ff94 	bl	80192ac <tcp_get_next_optbyte>
 8019384:	4603      	mov	r3, r0
 8019386:	b29a      	uxth	r2, r3
 8019388:	89bb      	ldrh	r3, [r7, #12]
 801938a:	4313      	orrs	r3, r2
 801938c:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801938e:	89bb      	ldrh	r3, [r7, #12]
 8019390:	f5b3 7f06 	cmp.w	r3, #536	; 0x218
 8019394:	d804      	bhi.n	80193a0 <tcp_parseopt+0x88>
 8019396:	89bb      	ldrh	r3, [r7, #12]
 8019398:	2b00      	cmp	r3, #0
 801939a:	d001      	beq.n	80193a0 <tcp_parseopt+0x88>
 801939c:	89ba      	ldrh	r2, [r7, #12]
 801939e:	e001      	b.n	80193a4 <tcp_parseopt+0x8c>
 80193a0:	f44f 7206 	mov.w	r2, #536	; 0x218
 80193a4:	687b      	ldr	r3, [r7, #4]
 80193a6:	865a      	strh	r2, [r3, #50]	; 0x32
          break;
 80193a8:	e010      	b.n	80193cc <tcp_parseopt+0xb4>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 80193aa:	f7ff ff7f 	bl	80192ac <tcp_get_next_optbyte>
 80193ae:	4603      	mov	r3, r0
 80193b0:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 80193b2:	7afb      	ldrb	r3, [r7, #11]
 80193b4:	2b01      	cmp	r3, #1
 80193b6:	d914      	bls.n	80193e2 <tcp_parseopt+0xca>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 80193b8:	7afb      	ldrb	r3, [r7, #11]
 80193ba:	b29a      	uxth	r2, r3
 80193bc:	4b0f      	ldr	r3, [pc, #60]	; (80193fc <tcp_parseopt+0xe4>)
 80193be:	881b      	ldrh	r3, [r3, #0]
 80193c0:	4413      	add	r3, r2
 80193c2:	b29b      	uxth	r3, r3
 80193c4:	3b02      	subs	r3, #2
 80193c6:	b29a      	uxth	r2, r3
 80193c8:	4b0c      	ldr	r3, [pc, #48]	; (80193fc <tcp_parseopt+0xe4>)
 80193ca:	801a      	strh	r2, [r3, #0]
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80193cc:	4b0b      	ldr	r3, [pc, #44]	; (80193fc <tcp_parseopt+0xe4>)
 80193ce:	881a      	ldrh	r2, [r3, #0]
 80193d0:	4b09      	ldr	r3, [pc, #36]	; (80193f8 <tcp_parseopt+0xe0>)
 80193d2:	881b      	ldrh	r3, [r3, #0]
 80193d4:	429a      	cmp	r2, r3
 80193d6:	d3b5      	bcc.n	8019344 <tcp_parseopt+0x2c>
 80193d8:	e004      	b.n	80193e4 <tcp_parseopt+0xcc>
          return;
 80193da:	bf00      	nop
 80193dc:	e002      	b.n	80193e4 <tcp_parseopt+0xcc>
            return;
 80193de:	bf00      	nop
 80193e0:	e000      	b.n	80193e4 <tcp_parseopt+0xcc>
            return;
 80193e2:	bf00      	nop
      }
    }
  }
}
 80193e4:	3710      	adds	r7, #16
 80193e6:	46bd      	mov	sp, r7
 80193e8:	bd80      	pop	{r7, pc}
 80193ea:	bf00      	nop
 80193ec:	08020554 	.word	0x08020554
 80193f0:	080209b8 	.word	0x080209b8
 80193f4:	080205a0 	.word	0x080205a0
 80193f8:	20004544 	.word	0x20004544
 80193fc:	2000454c 	.word	0x2000454c

08019400 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 8019400:	b480      	push	{r7}
 8019402:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 8019404:	4b05      	ldr	r3, [pc, #20]	; (801941c <tcp_trigger_input_pcb_close+0x1c>)
 8019406:	781b      	ldrb	r3, [r3, #0]
 8019408:	f043 0310 	orr.w	r3, r3, #16
 801940c:	b2da      	uxtb	r2, r3
 801940e:	4b03      	ldr	r3, [pc, #12]	; (801941c <tcp_trigger_input_pcb_close+0x1c>)
 8019410:	701a      	strb	r2, [r3, #0]
}
 8019412:	bf00      	nop
 8019414:	46bd      	mov	sp, r7
 8019416:	f85d 7b04 	ldr.w	r7, [sp], #4
 801941a:	4770      	bx	lr
 801941c:	2000455d 	.word	0x2000455d

08019420 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 8019420:	b580      	push	{r7, lr}
 8019422:	b084      	sub	sp, #16
 8019424:	af00      	add	r7, sp, #0
 8019426:	60f8      	str	r0, [r7, #12]
 8019428:	60b9      	str	r1, [r7, #8]
 801942a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801942c:	68fb      	ldr	r3, [r7, #12]
 801942e:	2b00      	cmp	r3, #0
 8019430:	d00a      	beq.n	8019448 <tcp_route+0x28>
 8019432:	68fb      	ldr	r3, [r7, #12]
 8019434:	7a1b      	ldrb	r3, [r3, #8]
 8019436:	2b00      	cmp	r3, #0
 8019438:	d006      	beq.n	8019448 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801943a:	68fb      	ldr	r3, [r7, #12]
 801943c:	7a1b      	ldrb	r3, [r3, #8]
 801943e:	4618      	mov	r0, r3
 8019440:	f7fb f888 	bl	8014554 <netif_get_by_index>
 8019444:	4603      	mov	r3, r0
 8019446:	e003      	b.n	8019450 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 8019448:	6878      	ldr	r0, [r7, #4]
 801944a:	f003 fb17 	bl	801ca7c <ip4_route>
 801944e:	4603      	mov	r3, r0
  }
}
 8019450:	4618      	mov	r0, r3
 8019452:	3710      	adds	r7, #16
 8019454:	46bd      	mov	sp, r7
 8019456:	bd80      	pop	{r7, pc}

08019458 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 8019458:	b590      	push	{r4, r7, lr}
 801945a:	b087      	sub	sp, #28
 801945c:	af00      	add	r7, sp, #0
 801945e:	60f8      	str	r0, [r7, #12]
 8019460:	60b9      	str	r1, [r7, #8]
 8019462:	603b      	str	r3, [r7, #0]
 8019464:	4613      	mov	r3, r2
 8019466:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 8019468:	68fb      	ldr	r3, [r7, #12]
 801946a:	2b00      	cmp	r3, #0
 801946c:	d105      	bne.n	801947a <tcp_create_segment+0x22>
 801946e:	4b44      	ldr	r3, [pc, #272]	; (8019580 <tcp_create_segment+0x128>)
 8019470:	22a3      	movs	r2, #163	; 0xa3
 8019472:	4944      	ldr	r1, [pc, #272]	; (8019584 <tcp_create_segment+0x12c>)
 8019474:	4844      	ldr	r0, [pc, #272]	; (8019588 <tcp_create_segment+0x130>)
 8019476:	f004 fe3d 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801947a:	68bb      	ldr	r3, [r7, #8]
 801947c:	2b00      	cmp	r3, #0
 801947e:	d105      	bne.n	801948c <tcp_create_segment+0x34>
 8019480:	4b3f      	ldr	r3, [pc, #252]	; (8019580 <tcp_create_segment+0x128>)
 8019482:	22a4      	movs	r2, #164	; 0xa4
 8019484:	4941      	ldr	r1, [pc, #260]	; (801958c <tcp_create_segment+0x134>)
 8019486:	4840      	ldr	r0, [pc, #256]	; (8019588 <tcp_create_segment+0x130>)
 8019488:	f004 fe34 	bl	801e0f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801948c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8019490:	009b      	lsls	r3, r3, #2
 8019492:	b2db      	uxtb	r3, r3
 8019494:	f003 0304 	and.w	r3, r3, #4
 8019498:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801949a:	2003      	movs	r0, #3
 801949c:	f7fa fcf2 	bl	8013e84 <memp_malloc>
 80194a0:	6138      	str	r0, [r7, #16]
 80194a2:	693b      	ldr	r3, [r7, #16]
 80194a4:	2b00      	cmp	r3, #0
 80194a6:	d104      	bne.n	80194b2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 80194a8:	68b8      	ldr	r0, [r7, #8]
 80194aa:	f7fb fbdd 	bl	8014c68 <pbuf_free>
    return NULL;
 80194ae:	2300      	movs	r3, #0
 80194b0:	e061      	b.n	8019576 <tcp_create_segment+0x11e>
  }
  seg->flags = optflags;
 80194b2:	693b      	ldr	r3, [r7, #16]
 80194b4:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 80194b8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 80194ba:	693b      	ldr	r3, [r7, #16]
 80194bc:	2200      	movs	r2, #0
 80194be:	601a      	str	r2, [r3, #0]
  seg->p = p;
 80194c0:	693b      	ldr	r3, [r7, #16]
 80194c2:	68ba      	ldr	r2, [r7, #8]
 80194c4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 80194c6:	68bb      	ldr	r3, [r7, #8]
 80194c8:	891a      	ldrh	r2, [r3, #8]
 80194ca:	7dfb      	ldrb	r3, [r7, #23]
 80194cc:	b29b      	uxth	r3, r3
 80194ce:	429a      	cmp	r2, r3
 80194d0:	d205      	bcs.n	80194de <tcp_create_segment+0x86>
 80194d2:	4b2b      	ldr	r3, [pc, #172]	; (8019580 <tcp_create_segment+0x128>)
 80194d4:	22b0      	movs	r2, #176	; 0xb0
 80194d6:	492e      	ldr	r1, [pc, #184]	; (8019590 <tcp_create_segment+0x138>)
 80194d8:	482b      	ldr	r0, [pc, #172]	; (8019588 <tcp_create_segment+0x130>)
 80194da:	f004 fe0b 	bl	801e0f4 <iprintf>
  seg->len = p->tot_len - optlen;
 80194de:	68bb      	ldr	r3, [r7, #8]
 80194e0:	891a      	ldrh	r2, [r3, #8]
 80194e2:	7dfb      	ldrb	r3, [r7, #23]
 80194e4:	b29b      	uxth	r3, r3
 80194e6:	1ad3      	subs	r3, r2, r3
 80194e8:	b29a      	uxth	r2, r3
 80194ea:	693b      	ldr	r3, [r7, #16]
 80194ec:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 80194ee:	2114      	movs	r1, #20
 80194f0:	68b8      	ldr	r0, [r7, #8]
 80194f2:	f7fb fb23 	bl	8014b3c <pbuf_add_header>
 80194f6:	4603      	mov	r3, r0
 80194f8:	2b00      	cmp	r3, #0
 80194fa:	d004      	beq.n	8019506 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80194fc:	6938      	ldr	r0, [r7, #16]
 80194fe:	f7fc ffe1 	bl	80164c4 <tcp_seg_free>
    return NULL;
 8019502:	2300      	movs	r3, #0
 8019504:	e037      	b.n	8019576 <tcp_create_segment+0x11e>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 8019506:	693b      	ldr	r3, [r7, #16]
 8019508:	685b      	ldr	r3, [r3, #4]
 801950a:	685a      	ldr	r2, [r3, #4]
 801950c:	693b      	ldr	r3, [r7, #16]
 801950e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 8019510:	68fb      	ldr	r3, [r7, #12]
 8019512:	8ada      	ldrh	r2, [r3, #22]
 8019514:	693b      	ldr	r3, [r7, #16]
 8019516:	68dc      	ldr	r4, [r3, #12]
 8019518:	4610      	mov	r0, r2
 801951a:	f7f9 ffc7 	bl	80134ac <lwip_htons>
 801951e:	4603      	mov	r3, r0
 8019520:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 8019522:	68fb      	ldr	r3, [r7, #12]
 8019524:	8b1a      	ldrh	r2, [r3, #24]
 8019526:	693b      	ldr	r3, [r7, #16]
 8019528:	68dc      	ldr	r4, [r3, #12]
 801952a:	4610      	mov	r0, r2
 801952c:	f7f9 ffbe 	bl	80134ac <lwip_htons>
 8019530:	4603      	mov	r3, r0
 8019532:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 8019534:	693b      	ldr	r3, [r7, #16]
 8019536:	68dc      	ldr	r4, [r3, #12]
 8019538:	6838      	ldr	r0, [r7, #0]
 801953a:	f7f9 ffcc 	bl	80134d6 <lwip_htonl>
 801953e:	4603      	mov	r3, r0
 8019540:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 8019542:	7dfb      	ldrb	r3, [r7, #23]
 8019544:	089b      	lsrs	r3, r3, #2
 8019546:	b2db      	uxtb	r3, r3
 8019548:	b29b      	uxth	r3, r3
 801954a:	3305      	adds	r3, #5
 801954c:	b29b      	uxth	r3, r3
 801954e:	031b      	lsls	r3, r3, #12
 8019550:	b29a      	uxth	r2, r3
 8019552:	79fb      	ldrb	r3, [r7, #7]
 8019554:	b29b      	uxth	r3, r3
 8019556:	4313      	orrs	r3, r2
 8019558:	b29a      	uxth	r2, r3
 801955a:	693b      	ldr	r3, [r7, #16]
 801955c:	68dc      	ldr	r4, [r3, #12]
 801955e:	4610      	mov	r0, r2
 8019560:	f7f9 ffa4 	bl	80134ac <lwip_htons>
 8019564:	4603      	mov	r3, r0
 8019566:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8019568:	693b      	ldr	r3, [r7, #16]
 801956a:	68db      	ldr	r3, [r3, #12]
 801956c:	2200      	movs	r2, #0
 801956e:	749a      	strb	r2, [r3, #18]
 8019570:	2200      	movs	r2, #0
 8019572:	74da      	strb	r2, [r3, #19]
  return seg;
 8019574:	693b      	ldr	r3, [r7, #16]
}
 8019576:	4618      	mov	r0, r3
 8019578:	371c      	adds	r7, #28
 801957a:	46bd      	mov	sp, r7
 801957c:	bd90      	pop	{r4, r7, pc}
 801957e:	bf00      	nop
 8019580:	080209d4 	.word	0x080209d4
 8019584:	08020a08 	.word	0x08020a08
 8019588:	08020a28 	.word	0x08020a28
 801958c:	08020a50 	.word	0x08020a50
 8019590:	08020a74 	.word	0x08020a74

08019594 <tcp_pbuf_prealloc>:
#if TCP_OVERSIZE
static struct pbuf *
tcp_pbuf_prealloc(pbuf_layer layer, u16_t length, u16_t max_length,
                  u16_t *oversize, const struct tcp_pcb *pcb, u8_t apiflags,
                  u8_t first_seg)
{
 8019594:	b580      	push	{r7, lr}
 8019596:	b086      	sub	sp, #24
 8019598:	af00      	add	r7, sp, #0
 801959a:	607b      	str	r3, [r7, #4]
 801959c:	4603      	mov	r3, r0
 801959e:	73fb      	strb	r3, [r7, #15]
 80195a0:	460b      	mov	r3, r1
 80195a2:	81bb      	strh	r3, [r7, #12]
 80195a4:	4613      	mov	r3, r2
 80195a6:	817b      	strh	r3, [r7, #10]
  struct pbuf *p;
  u16_t alloc = length;
 80195a8:	89bb      	ldrh	r3, [r7, #12]
 80195aa:	82fb      	strh	r3, [r7, #22]

  LWIP_ASSERT("tcp_pbuf_prealloc: invalid oversize", oversize != NULL);
 80195ac:	687b      	ldr	r3, [r7, #4]
 80195ae:	2b00      	cmp	r3, #0
 80195b0:	d105      	bne.n	80195be <tcp_pbuf_prealloc+0x2a>
 80195b2:	4b30      	ldr	r3, [pc, #192]	; (8019674 <tcp_pbuf_prealloc+0xe0>)
 80195b4:	22e8      	movs	r2, #232	; 0xe8
 80195b6:	4930      	ldr	r1, [pc, #192]	; (8019678 <tcp_pbuf_prealloc+0xe4>)
 80195b8:	4830      	ldr	r0, [pc, #192]	; (801967c <tcp_pbuf_prealloc+0xe8>)
 80195ba:	f004 fd9b 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_pbuf_prealloc: invalid pcb", pcb != NULL);
 80195be:	6a3b      	ldr	r3, [r7, #32]
 80195c0:	2b00      	cmp	r3, #0
 80195c2:	d105      	bne.n	80195d0 <tcp_pbuf_prealloc+0x3c>
 80195c4:	4b2b      	ldr	r3, [pc, #172]	; (8019674 <tcp_pbuf_prealloc+0xe0>)
 80195c6:	22e9      	movs	r2, #233	; 0xe9
 80195c8:	492d      	ldr	r1, [pc, #180]	; (8019680 <tcp_pbuf_prealloc+0xec>)
 80195ca:	482c      	ldr	r0, [pc, #176]	; (801967c <tcp_pbuf_prealloc+0xe8>)
 80195cc:	f004 fd92 	bl	801e0f4 <iprintf>
  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(apiflags);
  LWIP_UNUSED_ARG(first_seg);
  alloc = max_length;
#else /* LWIP_NETIF_TX_SINGLE_PBUF */
  if (length < max_length) {
 80195d0:	89ba      	ldrh	r2, [r7, #12]
 80195d2:	897b      	ldrh	r3, [r7, #10]
 80195d4:	429a      	cmp	r2, r3
 80195d6:	d221      	bcs.n	801961c <tcp_pbuf_prealloc+0x88>
     *
     * Did the user set TCP_WRITE_FLAG_MORE?
     *
     * Will the Nagle algorithm defer transmission of this segment?
     */
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80195d8:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80195dc:	f003 0302 	and.w	r3, r3, #2
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d111      	bne.n	8019608 <tcp_pbuf_prealloc+0x74>
        (!(pcb->flags & TF_NODELAY) &&
 80195e4:	6a3b      	ldr	r3, [r7, #32]
 80195e6:	8b5b      	ldrh	r3, [r3, #26]
 80195e8:	f003 0340 	and.w	r3, r3, #64	; 0x40
    if ((apiflags & TCP_WRITE_FLAG_MORE) ||
 80195ec:	2b00      	cmp	r3, #0
 80195ee:	d115      	bne.n	801961c <tcp_pbuf_prealloc+0x88>
        (!(pcb->flags & TF_NODELAY) &&
 80195f0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80195f4:	2b00      	cmp	r3, #0
 80195f6:	d007      	beq.n	8019608 <tcp_pbuf_prealloc+0x74>
         (!first_seg ||
          pcb->unsent != NULL ||
 80195f8:	6a3b      	ldr	r3, [r7, #32]
 80195fa:	6edb      	ldr	r3, [r3, #108]	; 0x6c
         (!first_seg ||
 80195fc:	2b00      	cmp	r3, #0
 80195fe:	d103      	bne.n	8019608 <tcp_pbuf_prealloc+0x74>
          pcb->unacked != NULL))) {
 8019600:	6a3b      	ldr	r3, [r7, #32]
 8019602:	6f1b      	ldr	r3, [r3, #112]	; 0x70
          pcb->unsent != NULL ||
 8019604:	2b00      	cmp	r3, #0
 8019606:	d009      	beq.n	801961c <tcp_pbuf_prealloc+0x88>
      alloc = LWIP_MIN(max_length, LWIP_MEM_ALIGN_SIZE(TCP_OVERSIZE_CALC_LENGTH(length)));
 8019608:	89bb      	ldrh	r3, [r7, #12]
 801960a:	f203 231b 	addw	r3, r3, #539	; 0x21b
 801960e:	f023 0203 	bic.w	r2, r3, #3
 8019612:	897b      	ldrh	r3, [r7, #10]
 8019614:	4293      	cmp	r3, r2
 8019616:	bf28      	it	cs
 8019618:	4613      	movcs	r3, r2
 801961a:	82fb      	strh	r3, [r7, #22]
    }
  }
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */
  p = pbuf_alloc(layer, alloc, PBUF_RAM);
 801961c:	8af9      	ldrh	r1, [r7, #22]
 801961e:	7bfb      	ldrb	r3, [r7, #15]
 8019620:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019624:	4618      	mov	r0, r3
 8019626:	f7fb f83f 	bl	80146a8 <pbuf_alloc>
 801962a:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801962c:	693b      	ldr	r3, [r7, #16]
 801962e:	2b00      	cmp	r3, #0
 8019630:	d101      	bne.n	8019636 <tcp_pbuf_prealloc+0xa2>
    return NULL;
 8019632:	2300      	movs	r3, #0
 8019634:	e019      	b.n	801966a <tcp_pbuf_prealloc+0xd6>
  }
  LWIP_ASSERT("need unchained pbuf", p->next == NULL);
 8019636:	693b      	ldr	r3, [r7, #16]
 8019638:	681b      	ldr	r3, [r3, #0]
 801963a:	2b00      	cmp	r3, #0
 801963c:	d006      	beq.n	801964c <tcp_pbuf_prealloc+0xb8>
 801963e:	4b0d      	ldr	r3, [pc, #52]	; (8019674 <tcp_pbuf_prealloc+0xe0>)
 8019640:	f240 120b 	movw	r2, #267	; 0x10b
 8019644:	490f      	ldr	r1, [pc, #60]	; (8019684 <tcp_pbuf_prealloc+0xf0>)
 8019646:	480d      	ldr	r0, [pc, #52]	; (801967c <tcp_pbuf_prealloc+0xe8>)
 8019648:	f004 fd54 	bl	801e0f4 <iprintf>
  *oversize = p->len - length;
 801964c:	693b      	ldr	r3, [r7, #16]
 801964e:	895a      	ldrh	r2, [r3, #10]
 8019650:	89bb      	ldrh	r3, [r7, #12]
 8019652:	1ad3      	subs	r3, r2, r3
 8019654:	b29a      	uxth	r2, r3
 8019656:	687b      	ldr	r3, [r7, #4]
 8019658:	801a      	strh	r2, [r3, #0]
  /* trim p->len to the currently used size */
  p->len = p->tot_len = length;
 801965a:	693b      	ldr	r3, [r7, #16]
 801965c:	89ba      	ldrh	r2, [r7, #12]
 801965e:	811a      	strh	r2, [r3, #8]
 8019660:	693b      	ldr	r3, [r7, #16]
 8019662:	891a      	ldrh	r2, [r3, #8]
 8019664:	693b      	ldr	r3, [r7, #16]
 8019666:	815a      	strh	r2, [r3, #10]
  return p;
 8019668:	693b      	ldr	r3, [r7, #16]
}
 801966a:	4618      	mov	r0, r3
 801966c:	3718      	adds	r7, #24
 801966e:	46bd      	mov	sp, r7
 8019670:	bd80      	pop	{r7, pc}
 8019672:	bf00      	nop
 8019674:	080209d4 	.word	0x080209d4
 8019678:	08020a8c 	.word	0x08020a8c
 801967c:	08020a28 	.word	0x08020a28
 8019680:	08020ab0 	.word	0x08020ab0
 8019684:	08020ad0 	.word	0x08020ad0

08019688 <tcp_write_checks>:
 * @param len length of data to send (checked agains snd_buf)
 * @return ERR_OK if tcp_write is allowed to proceed, another err_t otherwise
 */
static err_t
tcp_write_checks(struct tcp_pcb *pcb, u16_t len)
{
 8019688:	b580      	push	{r7, lr}
 801968a:	b082      	sub	sp, #8
 801968c:	af00      	add	r7, sp, #0
 801968e:	6078      	str	r0, [r7, #4]
 8019690:	460b      	mov	r3, r1
 8019692:	807b      	strh	r3, [r7, #2]
  LWIP_ASSERT("tcp_write_checks: invalid pcb", pcb != NULL);
 8019694:	687b      	ldr	r3, [r7, #4]
 8019696:	2b00      	cmp	r3, #0
 8019698:	d106      	bne.n	80196a8 <tcp_write_checks+0x20>
 801969a:	4b33      	ldr	r3, [pc, #204]	; (8019768 <tcp_write_checks+0xe0>)
 801969c:	f240 1233 	movw	r2, #307	; 0x133
 80196a0:	4932      	ldr	r1, [pc, #200]	; (801976c <tcp_write_checks+0xe4>)
 80196a2:	4833      	ldr	r0, [pc, #204]	; (8019770 <tcp_write_checks+0xe8>)
 80196a4:	f004 fd26 	bl	801e0f4 <iprintf>

  /* connection is in invalid state for data transmission? */
  if ((pcb->state != ESTABLISHED) &&
 80196a8:	687b      	ldr	r3, [r7, #4]
 80196aa:	7d1b      	ldrb	r3, [r3, #20]
 80196ac:	2b04      	cmp	r3, #4
 80196ae:	d00e      	beq.n	80196ce <tcp_write_checks+0x46>
      (pcb->state != CLOSE_WAIT) &&
 80196b0:	687b      	ldr	r3, [r7, #4]
 80196b2:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != ESTABLISHED) &&
 80196b4:	2b07      	cmp	r3, #7
 80196b6:	d00a      	beq.n	80196ce <tcp_write_checks+0x46>
      (pcb->state != SYN_SENT) &&
 80196b8:	687b      	ldr	r3, [r7, #4]
 80196ba:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != CLOSE_WAIT) &&
 80196bc:	2b02      	cmp	r3, #2
 80196be:	d006      	beq.n	80196ce <tcp_write_checks+0x46>
      (pcb->state != SYN_RCVD)) {
 80196c0:	687b      	ldr	r3, [r7, #4]
 80196c2:	7d1b      	ldrb	r3, [r3, #20]
      (pcb->state != SYN_SENT) &&
 80196c4:	2b03      	cmp	r3, #3
 80196c6:	d002      	beq.n	80196ce <tcp_write_checks+0x46>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_STATE | LWIP_DBG_LEVEL_SEVERE, ("tcp_write() called in invalid state\n"));
    return ERR_CONN;
 80196c8:	f06f 030a 	mvn.w	r3, #10
 80196cc:	e048      	b.n	8019760 <tcp_write_checks+0xd8>
  } else if (len == 0) {
 80196ce:	887b      	ldrh	r3, [r7, #2]
 80196d0:	2b00      	cmp	r3, #0
 80196d2:	d101      	bne.n	80196d8 <tcp_write_checks+0x50>
    return ERR_OK;
 80196d4:	2300      	movs	r3, #0
 80196d6:	e043      	b.n	8019760 <tcp_write_checks+0xd8>
  }

  /* fail on too much data */
  if (len > pcb->snd_buf) {
 80196d8:	687b      	ldr	r3, [r7, #4]
 80196da:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 80196de:	887a      	ldrh	r2, [r7, #2]
 80196e0:	429a      	cmp	r2, r3
 80196e2:	d909      	bls.n	80196f8 <tcp_write_checks+0x70>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too much data (len=%"U16_F" > snd_buf=%"TCPWNDSIZE_F")\n",
                len, pcb->snd_buf));
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 80196e4:	687b      	ldr	r3, [r7, #4]
 80196e6:	8b5b      	ldrh	r3, [r3, #26]
 80196e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80196ec:	b29a      	uxth	r2, r3
 80196ee:	687b      	ldr	r3, [r7, #4]
 80196f0:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 80196f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80196f6:	e033      	b.n	8019760 <tcp_write_checks+0xd8>
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: queuelen: %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));

  /* If total number of pbufs on the unsent/unacked queues exceeds the
   * configured maximum, return an error */
  /* check for configured max queuelen and possible overflow */
  if (pcb->snd_queuelen >= LWIP_MIN(TCP_SND_QUEUELEN, (TCP_SNDQUEUELEN_OVERFLOW + 1))) {
 80196f8:	687b      	ldr	r3, [r7, #4]
 80196fa:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 80196fe:	2b08      	cmp	r3, #8
 8019700:	d909      	bls.n	8019716 <tcp_write_checks+0x8e>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("tcp_write: too long queue %"U16_F" (max %"U16_F")\n",
                pcb->snd_queuelen, (u16_t)TCP_SND_QUEUELEN));
    TCP_STATS_INC(tcp.memerr);
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019702:	687b      	ldr	r3, [r7, #4]
 8019704:	8b5b      	ldrh	r3, [r3, #26]
 8019706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801970a:	b29a      	uxth	r2, r3
 801970c:	687b      	ldr	r3, [r7, #4]
 801970e:	835a      	strh	r2, [r3, #26]
    return ERR_MEM;
 8019710:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019714:	e024      	b.n	8019760 <tcp_write_checks+0xd8>
  }
  if (pcb->snd_queuelen != 0) {
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801971c:	2b00      	cmp	r3, #0
 801971e:	d00f      	beq.n	8019740 <tcp_write_checks+0xb8>
    LWIP_ASSERT("tcp_write: pbufs on queue => at least one queue non-empty",
 8019720:	687b      	ldr	r3, [r7, #4]
 8019722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019724:	2b00      	cmp	r3, #0
 8019726:	d11a      	bne.n	801975e <tcp_write_checks+0xd6>
 8019728:	687b      	ldr	r3, [r7, #4]
 801972a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801972c:	2b00      	cmp	r3, #0
 801972e:	d116      	bne.n	801975e <tcp_write_checks+0xd6>
 8019730:	4b0d      	ldr	r3, [pc, #52]	; (8019768 <tcp_write_checks+0xe0>)
 8019732:	f44f 72ab 	mov.w	r2, #342	; 0x156
 8019736:	490f      	ldr	r1, [pc, #60]	; (8019774 <tcp_write_checks+0xec>)
 8019738:	480d      	ldr	r0, [pc, #52]	; (8019770 <tcp_write_checks+0xe8>)
 801973a:	f004 fcdb 	bl	801e0f4 <iprintf>
 801973e:	e00e      	b.n	801975e <tcp_write_checks+0xd6>
                pcb->unacked != NULL || pcb->unsent != NULL);
  } else {
    LWIP_ASSERT("tcp_write: no pbufs on queue => both queues empty",
 8019740:	687b      	ldr	r3, [r7, #4]
 8019742:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019744:	2b00      	cmp	r3, #0
 8019746:	d103      	bne.n	8019750 <tcp_write_checks+0xc8>
 8019748:	687b      	ldr	r3, [r7, #4]
 801974a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801974c:	2b00      	cmp	r3, #0
 801974e:	d006      	beq.n	801975e <tcp_write_checks+0xd6>
 8019750:	4b05      	ldr	r3, [pc, #20]	; (8019768 <tcp_write_checks+0xe0>)
 8019752:	f240 1259 	movw	r2, #345	; 0x159
 8019756:	4908      	ldr	r1, [pc, #32]	; (8019778 <tcp_write_checks+0xf0>)
 8019758:	4805      	ldr	r0, [pc, #20]	; (8019770 <tcp_write_checks+0xe8>)
 801975a:	f004 fccb 	bl	801e0f4 <iprintf>
                pcb->unacked == NULL && pcb->unsent == NULL);
  }
  return ERR_OK;
 801975e:	2300      	movs	r3, #0
}
 8019760:	4618      	mov	r0, r3
 8019762:	3708      	adds	r7, #8
 8019764:	46bd      	mov	sp, r7
 8019766:	bd80      	pop	{r7, pc}
 8019768:	080209d4 	.word	0x080209d4
 801976c:	08020ae4 	.word	0x08020ae4
 8019770:	08020a28 	.word	0x08020a28
 8019774:	08020b04 	.word	0x08020b04
 8019778:	08020b40 	.word	0x08020b40

0801977c <tcp_write>:
 * - TCP_WRITE_FLAG_MORE (0x02) for TCP connection, PSH flag will not be set on last segment sent,
 * @return ERR_OK if enqueued, another err_t on error
 */
err_t
tcp_write(struct tcp_pcb *pcb, const void *arg, u16_t len, u8_t apiflags)
{
 801977c:	b590      	push	{r4, r7, lr}
 801977e:	b09b      	sub	sp, #108	; 0x6c
 8019780:	af04      	add	r7, sp, #16
 8019782:	60f8      	str	r0, [r7, #12]
 8019784:	60b9      	str	r1, [r7, #8]
 8019786:	4611      	mov	r1, r2
 8019788:	461a      	mov	r2, r3
 801978a:	460b      	mov	r3, r1
 801978c:	80fb      	strh	r3, [r7, #6]
 801978e:	4613      	mov	r3, r2
 8019790:	717b      	strb	r3, [r7, #5]
  struct pbuf *concat_p = NULL;
 8019792:	2300      	movs	r3, #0
 8019794:	657b      	str	r3, [r7, #84]	; 0x54
  struct tcp_seg *last_unsent = NULL, *seg = NULL, *prev_seg = NULL, *queue = NULL;
 8019796:	2300      	movs	r3, #0
 8019798:	653b      	str	r3, [r7, #80]	; 0x50
 801979a:	2300      	movs	r3, #0
 801979c:	64fb      	str	r3, [r7, #76]	; 0x4c
 801979e:	2300      	movs	r3, #0
 80197a0:	64bb      	str	r3, [r7, #72]	; 0x48
 80197a2:	2300      	movs	r3, #0
 80197a4:	647b      	str	r3, [r7, #68]	; 0x44
  u16_t pos = 0; /* position in 'arg' data */
 80197a6:	2300      	movs	r3, #0
 80197a8:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  u16_t queuelen;
  u8_t optlen;
  u8_t optflags = 0;
 80197ac:	2300      	movs	r3, #0
 80197ae:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
#if TCP_OVERSIZE
  u16_t oversize = 0;
 80197b2:	2300      	movs	r3, #0
 80197b4:	827b      	strh	r3, [r7, #18]
  u16_t oversize_used = 0;
 80197b6:	2300      	movs	r3, #0
 80197b8:	87fb      	strh	r3, [r7, #62]	; 0x3e
#if TCP_OVERSIZE_DBGCHECK
  u16_t oversize_add = 0;
#endif /* TCP_OVERSIZE_DBGCHECK*/
#endif /* TCP_OVERSIZE */
  u16_t extendlen = 0;
 80197ba:	2300      	movs	r3, #0
 80197bc:	87bb      	strh	r3, [r7, #60]	; 0x3c
  u16_t concat_chksummed = 0;
#endif /* TCP_CHECKSUM_ON_COPY */
  err_t err;
  u16_t mss_local;

  LWIP_ERROR("tcp_write: invalid pcb", pcb != NULL, return ERR_ARG);
 80197be:	68fb      	ldr	r3, [r7, #12]
 80197c0:	2b00      	cmp	r3, #0
 80197c2:	d109      	bne.n	80197d8 <tcp_write+0x5c>
 80197c4:	4ba5      	ldr	r3, [pc, #660]	; (8019a5c <tcp_write+0x2e0>)
 80197c6:	f44f 72cf 	mov.w	r2, #414	; 0x19e
 80197ca:	49a5      	ldr	r1, [pc, #660]	; (8019a60 <tcp_write+0x2e4>)
 80197cc:	48a5      	ldr	r0, [pc, #660]	; (8019a64 <tcp_write+0x2e8>)
 80197ce:	f004 fc91 	bl	801e0f4 <iprintf>
 80197d2:	f06f 030f 	mvn.w	r3, #15
 80197d6:	e32c      	b.n	8019e32 <tcp_write+0x6b6>

  /* don't allocate segments bigger than half the maximum window we ever received */
  mss_local = LWIP_MIN(pcb->mss, TCPWND_MIN16(pcb->snd_wnd_max / 2));
 80197d8:	68fb      	ldr	r3, [r7, #12]
 80197da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	; 0x62
 80197de:	085b      	lsrs	r3, r3, #1
 80197e0:	b29a      	uxth	r2, r3
 80197e2:	68fb      	ldr	r3, [r7, #12]
 80197e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80197e6:	4293      	cmp	r3, r2
 80197e8:	bf28      	it	cs
 80197ea:	4613      	movcs	r3, r2
 80197ec:	84bb      	strh	r3, [r7, #36]	; 0x24
  mss_local = mss_local ? mss_local : pcb->mss;
 80197ee:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80197f0:	2b00      	cmp	r3, #0
 80197f2:	d102      	bne.n	80197fa <tcp_write+0x7e>
 80197f4:	68fb      	ldr	r3, [r7, #12]
 80197f6:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80197f8:	e000      	b.n	80197fc <tcp_write+0x80>
 80197fa:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80197fc:	84bb      	strh	r3, [r7, #36]	; 0x24
  apiflags |= TCP_WRITE_FLAG_COPY;
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_write(pcb=%p, data=%p, len=%"U16_F", apiflags=%"U16_F")\n",
                                 (void *)pcb, arg, len, (u16_t)apiflags));
  LWIP_ERROR("tcp_write: arg == NULL (programmer violates API)",
 80197fe:	68bb      	ldr	r3, [r7, #8]
 8019800:	2b00      	cmp	r3, #0
 8019802:	d109      	bne.n	8019818 <tcp_write+0x9c>
 8019804:	4b95      	ldr	r3, [pc, #596]	; (8019a5c <tcp_write+0x2e0>)
 8019806:	f44f 72d7 	mov.w	r2, #430	; 0x1ae
 801980a:	4997      	ldr	r1, [pc, #604]	; (8019a68 <tcp_write+0x2ec>)
 801980c:	4895      	ldr	r0, [pc, #596]	; (8019a64 <tcp_write+0x2e8>)
 801980e:	f004 fc71 	bl	801e0f4 <iprintf>
 8019812:	f06f 030f 	mvn.w	r3, #15
 8019816:	e30c      	b.n	8019e32 <tcp_write+0x6b6>
             arg != NULL, return ERR_ARG;);

  err = tcp_write_checks(pcb, len);
 8019818:	88fb      	ldrh	r3, [r7, #6]
 801981a:	4619      	mov	r1, r3
 801981c:	68f8      	ldr	r0, [r7, #12]
 801981e:	f7ff ff33 	bl	8019688 <tcp_write_checks>
 8019822:	4603      	mov	r3, r0
 8019824:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (err != ERR_OK) {
 8019828:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 801982c:	2b00      	cmp	r3, #0
 801982e:	d002      	beq.n	8019836 <tcp_write+0xba>
    return err;
 8019830:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8019834:	e2fd      	b.n	8019e32 <tcp_write+0x6b6>
  }
  queuelen = pcb->snd_queuelen;
 8019836:	68fb      	ldr	r3, [r7, #12]
 8019838:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801983c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
    /* ensure that segments can hold at least one data byte... */
    mss_local = LWIP_MAX(mss_local, LWIP_TCP_OPT_LEN_TS + 1);
  } else
#endif /* LWIP_TCP_TIMESTAMPS */
  {
    optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8019840:	2300      	movs	r3, #0
 8019842:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
   *
   * pos records progress as data is segmented.
   */

  /* Find the tail of the unsent queue. */
  if (pcb->unsent != NULL) {
 8019846:	68fb      	ldr	r3, [r7, #12]
 8019848:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801984a:	2b00      	cmp	r3, #0
 801984c:	f000 80f7 	beq.w	8019a3e <tcp_write+0x2c2>
    u16_t space;
    u16_t unsent_optlen;

    /* @todo: this could be sped up by keeping last_unsent in the pcb */
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8019850:	68fb      	ldr	r3, [r7, #12]
 8019852:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019854:	653b      	str	r3, [r7, #80]	; 0x50
 8019856:	e002      	b.n	801985e <tcp_write+0xe2>
         last_unsent = last_unsent->next);
 8019858:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 801985a:	681b      	ldr	r3, [r3, #0]
 801985c:	653b      	str	r3, [r7, #80]	; 0x50
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801985e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019860:	681b      	ldr	r3, [r3, #0]
 8019862:	2b00      	cmp	r3, #0
 8019864:	d1f8      	bne.n	8019858 <tcp_write+0xdc>

    /* Usable space at the end of the last unsent segment */
    unsent_optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(last_unsent->flags, pcb);
 8019866:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019868:	7a9b      	ldrb	r3, [r3, #10]
 801986a:	009b      	lsls	r3, r3, #2
 801986c:	b29b      	uxth	r3, r3
 801986e:	f003 0304 	and.w	r3, r3, #4
 8019872:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("mss_local is too small", mss_local >= last_unsent->len + unsent_optlen);
 8019874:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019876:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019878:	891b      	ldrh	r3, [r3, #8]
 801987a:	4619      	mov	r1, r3
 801987c:	8c3b      	ldrh	r3, [r7, #32]
 801987e:	440b      	add	r3, r1
 8019880:	429a      	cmp	r2, r3
 8019882:	da06      	bge.n	8019892 <tcp_write+0x116>
 8019884:	4b75      	ldr	r3, [pc, #468]	; (8019a5c <tcp_write+0x2e0>)
 8019886:	f44f 72f3 	mov.w	r2, #486	; 0x1e6
 801988a:	4978      	ldr	r1, [pc, #480]	; (8019a6c <tcp_write+0x2f0>)
 801988c:	4875      	ldr	r0, [pc, #468]	; (8019a64 <tcp_write+0x2e8>)
 801988e:	f004 fc31 	bl	801e0f4 <iprintf>
    space = mss_local - (last_unsent->len + unsent_optlen);
 8019892:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019894:	891a      	ldrh	r2, [r3, #8]
 8019896:	8c3b      	ldrh	r3, [r7, #32]
 8019898:	4413      	add	r3, r2
 801989a:	b29b      	uxth	r3, r3
 801989c:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801989e:	1ad3      	subs	r3, r2, r3
 80198a0:	877b      	strh	r3, [r7, #58]	; 0x3a
#if TCP_OVERSIZE_DBGCHECK
    /* check that pcb->unsent_oversize matches last_unsent->oversize_left */
    LWIP_ASSERT("unsent_oversize mismatch (pcb vs. last_unsent)",
                pcb->unsent_oversize == last_unsent->oversize_left);
#endif /* TCP_OVERSIZE_DBGCHECK */
    oversize = pcb->unsent_oversize;
 80198a2:	68fb      	ldr	r3, [r7, #12]
 80198a4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80198a8:	827b      	strh	r3, [r7, #18]
    if (oversize > 0) {
 80198aa:	8a7b      	ldrh	r3, [r7, #18]
 80198ac:	2b00      	cmp	r3, #0
 80198ae:	d027      	beq.n	8019900 <tcp_write+0x184>
      LWIP_ASSERT("inconsistent oversize vs. space", oversize <= space);
 80198b0:	8a7b      	ldrh	r3, [r7, #18]
 80198b2:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198b4:	429a      	cmp	r2, r3
 80198b6:	d206      	bcs.n	80198c6 <tcp_write+0x14a>
 80198b8:	4b68      	ldr	r3, [pc, #416]	; (8019a5c <tcp_write+0x2e0>)
 80198ba:	f44f 72fc 	mov.w	r2, #504	; 0x1f8
 80198be:	496c      	ldr	r1, [pc, #432]	; (8019a70 <tcp_write+0x2f4>)
 80198c0:	4868      	ldr	r0, [pc, #416]	; (8019a64 <tcp_write+0x2e8>)
 80198c2:	f004 fc17 	bl	801e0f4 <iprintf>
      seg = last_unsent;
 80198c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80198c8:	64fb      	str	r3, [r7, #76]	; 0x4c
      oversize_used = LWIP_MIN(space, LWIP_MIN(oversize, len));
 80198ca:	8a7b      	ldrh	r3, [r7, #18]
 80198cc:	88fa      	ldrh	r2, [r7, #6]
 80198ce:	429a      	cmp	r2, r3
 80198d0:	d901      	bls.n	80198d6 <tcp_write+0x15a>
 80198d2:	8a7b      	ldrh	r3, [r7, #18]
 80198d4:	e000      	b.n	80198d8 <tcp_write+0x15c>
 80198d6:	88fb      	ldrh	r3, [r7, #6]
 80198d8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198da:	4293      	cmp	r3, r2
 80198dc:	bfa8      	it	ge
 80198de:	4613      	movge	r3, r2
 80198e0:	87fb      	strh	r3, [r7, #62]	; 0x3e
      pos += oversize_used;
 80198e2:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 80198e6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80198e8:	4413      	add	r3, r2
 80198ea:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
      oversize -= oversize_used;
 80198ee:	8a7a      	ldrh	r2, [r7, #18]
 80198f0:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80198f2:	1ad3      	subs	r3, r2, r3
 80198f4:	b29b      	uxth	r3, r3
 80198f6:	827b      	strh	r3, [r7, #18]
      space -= oversize_used;
 80198f8:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 80198fa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80198fc:	1ad3      	subs	r3, r2, r3
 80198fe:	877b      	strh	r3, [r7, #58]	; 0x3a
    }
    /* now we are either finished or oversize is zero */
    LWIP_ASSERT("inconsistent oversize vs. len", (oversize == 0) || (pos == len));
 8019900:	8a7b      	ldrh	r3, [r7, #18]
 8019902:	2b00      	cmp	r3, #0
 8019904:	d00b      	beq.n	801991e <tcp_write+0x1a2>
 8019906:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801990a:	88fb      	ldrh	r3, [r7, #6]
 801990c:	429a      	cmp	r2, r3
 801990e:	d006      	beq.n	801991e <tcp_write+0x1a2>
 8019910:	4b52      	ldr	r3, [pc, #328]	; (8019a5c <tcp_write+0x2e0>)
 8019912:	f44f 7200 	mov.w	r2, #512	; 0x200
 8019916:	4957      	ldr	r1, [pc, #348]	; (8019a74 <tcp_write+0x2f8>)
 8019918:	4852      	ldr	r0, [pc, #328]	; (8019a64 <tcp_write+0x2e8>)
 801991a:	f004 fbeb 	bl	801e0f4 <iprintf>
     *
     * This phase is skipped for LWIP_NETIF_TX_SINGLE_PBUF as we could only execute
     * it after rexmit puts a segment from unacked to unsent and at this point,
     * oversize info is lost.
     */
    if ((pos < len) && (space > 0) && (last_unsent->len > 0)) {
 801991e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019922:	88fb      	ldrh	r3, [r7, #6]
 8019924:	429a      	cmp	r2, r3
 8019926:	f080 8168 	bcs.w	8019bfa <tcp_write+0x47e>
 801992a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801992c:	2b00      	cmp	r3, #0
 801992e:	f000 8164 	beq.w	8019bfa <tcp_write+0x47e>
 8019932:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019934:	891b      	ldrh	r3, [r3, #8]
 8019936:	2b00      	cmp	r3, #0
 8019938:	f000 815f 	beq.w	8019bfa <tcp_write+0x47e>
      u16_t seglen = LWIP_MIN(space, len - pos);
 801993c:	88fa      	ldrh	r2, [r7, #6]
 801993e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019942:	1ad2      	subs	r2, r2, r3
 8019944:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8019946:	4293      	cmp	r3, r2
 8019948:	bfa8      	it	ge
 801994a:	4613      	movge	r3, r2
 801994c:	83fb      	strh	r3, [r7, #30]
      seg = last_unsent;
 801994e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019950:	64fb      	str	r3, [r7, #76]	; 0x4c

      /* Create a pbuf with a copy or reference to seglen bytes. We
       * can use PBUF_RAW here since the data appears in the middle of
       * a segment. A header will never be prepended. */
      if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019952:	797b      	ldrb	r3, [r7, #5]
 8019954:	f003 0301 	and.w	r3, r3, #1
 8019958:	2b00      	cmp	r3, #0
 801995a:	d027      	beq.n	80199ac <tcp_write+0x230>
        /* Data is copied */
        if ((concat_p = tcp_pbuf_prealloc(PBUF_RAW, seglen, space, &oversize, pcb, apiflags, 1)) == NULL) {
 801995c:	f107 0012 	add.w	r0, r7, #18
 8019960:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 8019962:	8bf9      	ldrh	r1, [r7, #30]
 8019964:	2301      	movs	r3, #1
 8019966:	9302      	str	r3, [sp, #8]
 8019968:	797b      	ldrb	r3, [r7, #5]
 801996a:	9301      	str	r3, [sp, #4]
 801996c:	68fb      	ldr	r3, [r7, #12]
 801996e:	9300      	str	r3, [sp, #0]
 8019970:	4603      	mov	r3, r0
 8019972:	2000      	movs	r0, #0
 8019974:	f7ff fe0e 	bl	8019594 <tcp_pbuf_prealloc>
 8019978:	6578      	str	r0, [r7, #84]	; 0x54
 801997a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801997c:	2b00      	cmp	r3, #0
 801997e:	f000 8226 	beq.w	8019dce <tcp_write+0x652>
          goto memerr;
        }
#if TCP_OVERSIZE_DBGCHECK
        oversize_add = oversize;
#endif /* TCP_OVERSIZE_DBGCHECK */
        TCP_DATA_COPY2(concat_p->payload, (const u8_t *)arg + pos, seglen, &concat_chksum, &concat_chksum_swapped);
 8019982:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019984:	6858      	ldr	r0, [r3, #4]
 8019986:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801998a:	68ba      	ldr	r2, [r7, #8]
 801998c:	4413      	add	r3, r2
 801998e:	8bfa      	ldrh	r2, [r7, #30]
 8019990:	4619      	mov	r1, r3
 8019992:	f004 fb9c 	bl	801e0ce <memcpy>
#if TCP_CHECKSUM_ON_COPY
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
        queuelen += pbuf_clen(concat_p);
 8019996:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8019998:	f7fb f9f4 	bl	8014d84 <pbuf_clen>
 801999c:	4603      	mov	r3, r0
 801999e:	461a      	mov	r2, r3
 80199a0:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80199a4:	4413      	add	r3, r2
 80199a6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 80199aa:	e041      	b.n	8019a30 <tcp_write+0x2b4>
      } else {
        /* Data is not copied */
        /* If the last unsent pbuf is of type PBUF_ROM, try to extend it. */
        struct pbuf *p;
        for (p = last_unsent->p; p->next != NULL; p = p->next);
 80199ac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80199ae:	685b      	ldr	r3, [r3, #4]
 80199b0:	637b      	str	r3, [r7, #52]	; 0x34
 80199b2:	e002      	b.n	80199ba <tcp_write+0x23e>
 80199b4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199b6:	681b      	ldr	r3, [r3, #0]
 80199b8:	637b      	str	r3, [r7, #52]	; 0x34
 80199ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199bc:	681b      	ldr	r3, [r3, #0]
 80199be:	2b00      	cmp	r3, #0
 80199c0:	d1f8      	bne.n	80199b4 <tcp_write+0x238>
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80199c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199c4:	7b1b      	ldrb	r3, [r3, #12]
 80199c6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80199ca:	2b00      	cmp	r3, #0
 80199cc:	d115      	bne.n	80199fa <tcp_write+0x27e>
            (const u8_t *)p->payload + p->len == (const u8_t *)arg) {
 80199ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80199d0:	685b      	ldr	r3, [r3, #4]
 80199d2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80199d4:	8952      	ldrh	r2, [r2, #10]
 80199d6:	4413      	add	r3, r2
        if (((p->type_internal & (PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS | PBUF_TYPE_FLAG_DATA_VOLATILE)) == 0) &&
 80199d8:	68ba      	ldr	r2, [r7, #8]
 80199da:	429a      	cmp	r2, r3
 80199dc:	d10d      	bne.n	80199fa <tcp_write+0x27e>
          LWIP_ASSERT("tcp_write: ROM pbufs cannot be oversized", pos == 0);
 80199de:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	d006      	beq.n	80199f4 <tcp_write+0x278>
 80199e6:	4b1d      	ldr	r3, [pc, #116]	; (8019a5c <tcp_write+0x2e0>)
 80199e8:	f240 2231 	movw	r2, #561	; 0x231
 80199ec:	4922      	ldr	r1, [pc, #136]	; (8019a78 <tcp_write+0x2fc>)
 80199ee:	481d      	ldr	r0, [pc, #116]	; (8019a64 <tcp_write+0x2e8>)
 80199f0:	f004 fb80 	bl	801e0f4 <iprintf>
          extendlen = seglen;
 80199f4:	8bfb      	ldrh	r3, [r7, #30]
 80199f6:	87bb      	strh	r3, [r7, #60]	; 0x3c
 80199f8:	e01a      	b.n	8019a30 <tcp_write+0x2b4>
        } else {
          if ((concat_p = pbuf_alloc(PBUF_RAW, seglen, PBUF_ROM)) == NULL) {
 80199fa:	8bfb      	ldrh	r3, [r7, #30]
 80199fc:	2201      	movs	r2, #1
 80199fe:	4619      	mov	r1, r3
 8019a00:	2000      	movs	r0, #0
 8019a02:	f7fa fe51 	bl	80146a8 <pbuf_alloc>
 8019a06:	6578      	str	r0, [r7, #84]	; 0x54
 8019a08:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a0a:	2b00      	cmp	r3, #0
 8019a0c:	f000 81e1 	beq.w	8019dd2 <tcp_write+0x656>
            LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                        ("tcp_write: could not allocate memory for zero-copy pbuf\n"));
            goto memerr;
          }
          /* reference the non-volatile payload data */
          ((struct pbuf_rom *)concat_p)->payload = (const u8_t *)arg + pos;
 8019a10:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019a14:	68ba      	ldr	r2, [r7, #8]
 8019a16:	441a      	add	r2, r3
 8019a18:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a1a:	605a      	str	r2, [r3, #4]
          queuelen += pbuf_clen(concat_p);
 8019a1c:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8019a1e:	f7fb f9b1 	bl	8014d84 <pbuf_clen>
 8019a22:	4603      	mov	r3, r0
 8019a24:	461a      	mov	r2, r3
 8019a26:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019a2a:	4413      	add	r3, r2
 8019a2c:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                           &concat_chksum, &concat_chksum_swapped);
        concat_chksummed += seglen;
#endif /* TCP_CHECKSUM_ON_COPY */
      }

      pos += seglen;
 8019a30:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019a34:	8bfb      	ldrh	r3, [r7, #30]
 8019a36:	4413      	add	r3, r2
 8019a38:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8019a3c:	e0dd      	b.n	8019bfa <tcp_write+0x47e>
    }
#endif /* !LWIP_NETIF_TX_SINGLE_PBUF */
  } else {
#if TCP_OVERSIZE
    LWIP_ASSERT("unsent_oversize mismatch (pcb->unsent is NULL)",
 8019a3e:	68fb      	ldr	r3, [r7, #12]
 8019a40:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8019a44:	2b00      	cmp	r3, #0
 8019a46:	f000 80d8 	beq.w	8019bfa <tcp_write+0x47e>
 8019a4a:	4b04      	ldr	r3, [pc, #16]	; (8019a5c <tcp_write+0x2e0>)
 8019a4c:	f240 224b 	movw	r2, #587	; 0x24b
 8019a50:	490a      	ldr	r1, [pc, #40]	; (8019a7c <tcp_write+0x300>)
 8019a52:	4804      	ldr	r0, [pc, #16]	; (8019a64 <tcp_write+0x2e8>)
 8019a54:	f004 fb4e 	bl	801e0f4 <iprintf>
   * Phase 3: Create new segments.
   *
   * The new segments are chained together in the local 'queue'
   * variable, ready to be appended to pcb->unsent.
   */
  while (pos < len) {
 8019a58:	e0cf      	b.n	8019bfa <tcp_write+0x47e>
 8019a5a:	bf00      	nop
 8019a5c:	080209d4 	.word	0x080209d4
 8019a60:	08020b74 	.word	0x08020b74
 8019a64:	08020a28 	.word	0x08020a28
 8019a68:	08020b8c 	.word	0x08020b8c
 8019a6c:	08020bc0 	.word	0x08020bc0
 8019a70:	08020bd8 	.word	0x08020bd8
 8019a74:	08020bf8 	.word	0x08020bf8
 8019a78:	08020c18 	.word	0x08020c18
 8019a7c:	08020c44 	.word	0x08020c44
    struct pbuf *p;
    u16_t left = len - pos;
 8019a80:	88fa      	ldrh	r2, [r7, #6]
 8019a82:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019a86:	1ad3      	subs	r3, r2, r3
 8019a88:	83bb      	strh	r3, [r7, #28]
    u16_t max_len = mss_local - optlen;
 8019a8a:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019a8e:	b29b      	uxth	r3, r3
 8019a90:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019a92:	1ad3      	subs	r3, r2, r3
 8019a94:	837b      	strh	r3, [r7, #26]
    u16_t seglen = LWIP_MIN(left, max_len);
 8019a96:	8b7a      	ldrh	r2, [r7, #26]
 8019a98:	8bbb      	ldrh	r3, [r7, #28]
 8019a9a:	4293      	cmp	r3, r2
 8019a9c:	bf28      	it	cs
 8019a9e:	4613      	movcs	r3, r2
 8019aa0:	833b      	strh	r3, [r7, #24]
#if TCP_CHECKSUM_ON_COPY
    u16_t chksum = 0;
    u8_t chksum_swapped = 0;
#endif /* TCP_CHECKSUM_ON_COPY */

    if (apiflags & TCP_WRITE_FLAG_COPY) {
 8019aa2:	797b      	ldrb	r3, [r7, #5]
 8019aa4:	f003 0301 	and.w	r3, r3, #1
 8019aa8:	2b00      	cmp	r3, #0
 8019aaa:	d036      	beq.n	8019b1a <tcp_write+0x39e>
      /* If copy is set, memory should be allocated and data copied
       * into pbuf */
      if ((p = tcp_pbuf_prealloc(PBUF_TRANSPORT, seglen + optlen, mss_local, &oversize, pcb, apiflags, queue == NULL)) == NULL) {
 8019aac:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019ab0:	b29a      	uxth	r2, r3
 8019ab2:	8b3b      	ldrh	r3, [r7, #24]
 8019ab4:	4413      	add	r3, r2
 8019ab6:	b299      	uxth	r1, r3
 8019ab8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019aba:	2b00      	cmp	r3, #0
 8019abc:	bf0c      	ite	eq
 8019abe:	2301      	moveq	r3, #1
 8019ac0:	2300      	movne	r3, #0
 8019ac2:	b2db      	uxtb	r3, r3
 8019ac4:	f107 0012 	add.w	r0, r7, #18
 8019ac8:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8019aca:	9302      	str	r3, [sp, #8]
 8019acc:	797b      	ldrb	r3, [r7, #5]
 8019ace:	9301      	str	r3, [sp, #4]
 8019ad0:	68fb      	ldr	r3, [r7, #12]
 8019ad2:	9300      	str	r3, [sp, #0]
 8019ad4:	4603      	mov	r3, r0
 8019ad6:	2036      	movs	r0, #54	; 0x36
 8019ad8:	f7ff fd5c 	bl	8019594 <tcp_pbuf_prealloc>
 8019adc:	6338      	str	r0, [r7, #48]	; 0x30
 8019ade:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ae0:	2b00      	cmp	r3, #0
 8019ae2:	f000 8178 	beq.w	8019dd6 <tcp_write+0x65a>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write : could not allocate memory for pbuf copy size %"U16_F"\n", seglen));
        goto memerr;
      }
      LWIP_ASSERT("tcp_write: check that first pbuf can hold the complete seglen",
 8019ae6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019ae8:	895b      	ldrh	r3, [r3, #10]
 8019aea:	8b3a      	ldrh	r2, [r7, #24]
 8019aec:	429a      	cmp	r2, r3
 8019aee:	d906      	bls.n	8019afe <tcp_write+0x382>
 8019af0:	4b8c      	ldr	r3, [pc, #560]	; (8019d24 <tcp_write+0x5a8>)
 8019af2:	f240 2267 	movw	r2, #615	; 0x267
 8019af6:	498c      	ldr	r1, [pc, #560]	; (8019d28 <tcp_write+0x5ac>)
 8019af8:	488c      	ldr	r0, [pc, #560]	; (8019d2c <tcp_write+0x5b0>)
 8019afa:	f004 fafb 	bl	801e0f4 <iprintf>
                  (p->len >= seglen));
      TCP_DATA_COPY2((char *)p->payload + optlen, (const u8_t *)arg + pos, seglen, &chksum, &chksum_swapped);
 8019afe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b00:	685a      	ldr	r2, [r3, #4]
 8019b02:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019b06:	18d0      	adds	r0, r2, r3
 8019b08:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019b0c:	68ba      	ldr	r2, [r7, #8]
 8019b0e:	4413      	add	r3, r2
 8019b10:	8b3a      	ldrh	r2, [r7, #24]
 8019b12:	4619      	mov	r1, r3
 8019b14:	f004 fadb 	bl	801e0ce <memcpy>
 8019b18:	e02f      	b.n	8019b7a <tcp_write+0x3fe>
       * sent out on the link (as it has to be ACKed by the remote
       * party) we can safely use PBUF_ROM instead of PBUF_REF here.
       */
      struct pbuf *p2;
#if TCP_OVERSIZE
      LWIP_ASSERT("oversize == 0", oversize == 0);
 8019b1a:	8a7b      	ldrh	r3, [r7, #18]
 8019b1c:	2b00      	cmp	r3, #0
 8019b1e:	d006      	beq.n	8019b2e <tcp_write+0x3b2>
 8019b20:	4b80      	ldr	r3, [pc, #512]	; (8019d24 <tcp_write+0x5a8>)
 8019b22:	f240 2271 	movw	r2, #625	; 0x271
 8019b26:	4982      	ldr	r1, [pc, #520]	; (8019d30 <tcp_write+0x5b4>)
 8019b28:	4880      	ldr	r0, [pc, #512]	; (8019d2c <tcp_write+0x5b0>)
 8019b2a:	f004 fae3 	bl	801e0f4 <iprintf>
#endif /* TCP_OVERSIZE */
      if ((p2 = pbuf_alloc(PBUF_TRANSPORT, seglen, PBUF_ROM)) == NULL) {
 8019b2e:	8b3b      	ldrh	r3, [r7, #24]
 8019b30:	2201      	movs	r2, #1
 8019b32:	4619      	mov	r1, r3
 8019b34:	2036      	movs	r0, #54	; 0x36
 8019b36:	f7fa fdb7 	bl	80146a8 <pbuf_alloc>
 8019b3a:	6178      	str	r0, [r7, #20]
 8019b3c:	697b      	ldr	r3, [r7, #20]
 8019b3e:	2b00      	cmp	r3, #0
 8019b40:	f000 814b 	beq.w	8019dda <tcp_write+0x65e>
        chksum_swapped = 1;
        chksum = SWAP_BYTES_IN_WORD(chksum);
      }
#endif /* TCP_CHECKSUM_ON_COPY */
      /* reference the non-volatile payload data */
      ((struct pbuf_rom *)p2)->payload = (const u8_t *)arg + pos;
 8019b44:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019b48:	68ba      	ldr	r2, [r7, #8]
 8019b4a:	441a      	add	r2, r3
 8019b4c:	697b      	ldr	r3, [r7, #20]
 8019b4e:	605a      	str	r2, [r3, #4]

      /* Second, allocate a pbuf for the headers. */
      if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8019b50:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019b54:	b29b      	uxth	r3, r3
 8019b56:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019b5a:	4619      	mov	r1, r3
 8019b5c:	2036      	movs	r0, #54	; 0x36
 8019b5e:	f7fa fda3 	bl	80146a8 <pbuf_alloc>
 8019b62:	6338      	str	r0, [r7, #48]	; 0x30
 8019b64:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019b66:	2b00      	cmp	r3, #0
 8019b68:	d103      	bne.n	8019b72 <tcp_write+0x3f6>
        /* If allocation fails, we have to deallocate the data pbuf as
         * well. */
        pbuf_free(p2);
 8019b6a:	6978      	ldr	r0, [r7, #20]
 8019b6c:	f7fb f87c 	bl	8014c68 <pbuf_free>
        LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: could not allocate memory for header pbuf\n"));
        goto memerr;
 8019b70:	e136      	b.n	8019de0 <tcp_write+0x664>
      }
      /* Concatenate the headers and data pbufs together. */
      pbuf_cat(p/*header*/, p2/*data*/);
 8019b72:	6979      	ldr	r1, [r7, #20]
 8019b74:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019b76:	f7fb f945 	bl	8014e04 <pbuf_cat>
    }

    queuelen += pbuf_clen(p);
 8019b7a:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019b7c:	f7fb f902 	bl	8014d84 <pbuf_clen>
 8019b80:	4603      	mov	r3, r0
 8019b82:	461a      	mov	r2, r3
 8019b84:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019b88:	4413      	add	r3, r2
 8019b8a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40

    /* Now that there are more segments queued, we check again if the
     * length of the queue exceeds the configured maximum or
     * overflows. */
    if (queuelen > LWIP_MIN(TCP_SND_QUEUELEN, TCP_SNDQUEUELEN_OVERFLOW)) {
 8019b8e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8019b92:	2b09      	cmp	r3, #9
 8019b94:	d903      	bls.n	8019b9e <tcp_write+0x422>
      LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_write: queue too long %"U16_F" (%d)\n",
                  queuelen, (int)TCP_SND_QUEUELEN));
      pbuf_free(p);
 8019b96:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8019b98:	f7fb f866 	bl	8014c68 <pbuf_free>
      goto memerr;
 8019b9c:	e120      	b.n	8019de0 <tcp_write+0x664>
    }

    if ((seg = tcp_create_segment(pcb, p, 0, pcb->snd_lbb + pos, optflags)) == NULL) {
 8019b9e:	68fb      	ldr	r3, [r7, #12]
 8019ba0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8019ba2:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8019ba6:	441a      	add	r2, r3
 8019ba8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8019bac:	9300      	str	r3, [sp, #0]
 8019bae:	4613      	mov	r3, r2
 8019bb0:	2200      	movs	r2, #0
 8019bb2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8019bb4:	68f8      	ldr	r0, [r7, #12]
 8019bb6:	f7ff fc4f 	bl	8019458 <tcp_create_segment>
 8019bba:	64f8      	str	r0, [r7, #76]	; 0x4c
 8019bbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019bbe:	2b00      	cmp	r3, #0
 8019bc0:	f000 810d 	beq.w	8019dde <tcp_write+0x662>
    seg->chksum_swapped = chksum_swapped;
    seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

    /* first segment of to-be-queued data? */
    if (queue == NULL) {
 8019bc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019bc6:	2b00      	cmp	r3, #0
 8019bc8:	d102      	bne.n	8019bd0 <tcp_write+0x454>
      queue = seg;
 8019bca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019bcc:	647b      	str	r3, [r7, #68]	; 0x44
 8019bce:	e00c      	b.n	8019bea <tcp_write+0x46e>
    } else {
      /* Attach the segment to the end of the queued segments */
      LWIP_ASSERT("prev_seg != NULL", prev_seg != NULL);
 8019bd0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019bd2:	2b00      	cmp	r3, #0
 8019bd4:	d106      	bne.n	8019be4 <tcp_write+0x468>
 8019bd6:	4b53      	ldr	r3, [pc, #332]	; (8019d24 <tcp_write+0x5a8>)
 8019bd8:	f240 22ab 	movw	r2, #683	; 0x2ab
 8019bdc:	4955      	ldr	r1, [pc, #340]	; (8019d34 <tcp_write+0x5b8>)
 8019bde:	4853      	ldr	r0, [pc, #332]	; (8019d2c <tcp_write+0x5b0>)
 8019be0:	f004 fa88 	bl	801e0f4 <iprintf>
      prev_seg->next = seg;
 8019be4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019be6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8019be8:	601a      	str	r2, [r3, #0]
    }
    /* remember last segment of to-be-queued data for next iteration */
    prev_seg = seg;
 8019bea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019bec:	64bb      	str	r3, [r7, #72]	; 0x48

    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_TRACE, ("tcp_write: queueing %"U32_F":%"U32_F"\n",
                lwip_ntohl(seg->tcphdr->seqno),
                lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg)));

    pos += seglen;
 8019bee:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019bf2:	8b3b      	ldrh	r3, [r7, #24]
 8019bf4:	4413      	add	r3, r2
 8019bf6:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
  while (pos < len) {
 8019bfa:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 8019bfe:	88fb      	ldrh	r3, [r7, #6]
 8019c00:	429a      	cmp	r2, r3
 8019c02:	f4ff af3d 	bcc.w	8019a80 <tcp_write+0x304>
  /*
   * Phase 1: If data has been added to the preallocated tail of
   * last_unsent, we update the length fields of the pbuf chain.
   */
#if TCP_OVERSIZE
  if (oversize_used > 0) {
 8019c06:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019c08:	2b00      	cmp	r3, #0
 8019c0a:	d02c      	beq.n	8019c66 <tcp_write+0x4ea>
    struct pbuf *p;
    /* Bump tot_len of whole chain, len of tail */
    for (p = last_unsent->p; p; p = p->next) {
 8019c0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c0e:	685b      	ldr	r3, [r3, #4]
 8019c10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019c12:	e01e      	b.n	8019c52 <tcp_write+0x4d6>
      p->tot_len += oversize_used;
 8019c14:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c16:	891a      	ldrh	r2, [r3, #8]
 8019c18:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019c1a:	4413      	add	r3, r2
 8019c1c:	b29a      	uxth	r2, r3
 8019c1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c20:	811a      	strh	r2, [r3, #8]
      if (p->next == NULL) {
 8019c22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c24:	681b      	ldr	r3, [r3, #0]
 8019c26:	2b00      	cmp	r3, #0
 8019c28:	d110      	bne.n	8019c4c <tcp_write+0x4d0>
        TCP_DATA_COPY((char *)p->payload + p->len, arg, oversize_used, last_unsent);
 8019c2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c2c:	685b      	ldr	r3, [r3, #4]
 8019c2e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019c30:	8952      	ldrh	r2, [r2, #10]
 8019c32:	4413      	add	r3, r2
 8019c34:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8019c36:	68b9      	ldr	r1, [r7, #8]
 8019c38:	4618      	mov	r0, r3
 8019c3a:	f004 fa48 	bl	801e0ce <memcpy>
        p->len += oversize_used;
 8019c3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c40:	895a      	ldrh	r2, [r3, #10]
 8019c42:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019c44:	4413      	add	r3, r2
 8019c46:	b29a      	uxth	r2, r3
 8019c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c4a:	815a      	strh	r2, [r3, #10]
    for (p = last_unsent->p; p; p = p->next) {
 8019c4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c4e:	681b      	ldr	r3, [r3, #0]
 8019c50:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019c54:	2b00      	cmp	r3, #0
 8019c56:	d1dd      	bne.n	8019c14 <tcp_write+0x498>
      }
    }
    last_unsent->len += oversize_used;
 8019c58:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c5a:	891a      	ldrh	r2, [r3, #8]
 8019c5c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8019c5e:	4413      	add	r3, r2
 8019c60:	b29a      	uxth	r2, r3
 8019c62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c64:	811a      	strh	r2, [r3, #8]
    LWIP_ASSERT("last_unsent->oversize_left >= oversize_used",
                last_unsent->oversize_left >= oversize_used);
    last_unsent->oversize_left -= oversize_used;
#endif /* TCP_OVERSIZE_DBGCHECK */
  }
  pcb->unsent_oversize = oversize;
 8019c66:	8a7a      	ldrh	r2, [r7, #18]
 8019c68:	68fb      	ldr	r3, [r7, #12]
 8019c6a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /*
   * Phase 2: concat_p can be concatenated onto last_unsent->p, unless we
   * determined that the last ROM pbuf can be extended to include the new data.
   */
  if (concat_p != NULL) {
 8019c6e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019c70:	2b00      	cmp	r3, #0
 8019c72:	d018      	beq.n	8019ca6 <tcp_write+0x52a>
    LWIP_ASSERT("tcp_write: cannot concatenate when pcb->unsent is empty",
 8019c74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c76:	2b00      	cmp	r3, #0
 8019c78:	d106      	bne.n	8019c88 <tcp_write+0x50c>
 8019c7a:	4b2a      	ldr	r3, [pc, #168]	; (8019d24 <tcp_write+0x5a8>)
 8019c7c:	f240 22e1 	movw	r2, #737	; 0x2e1
 8019c80:	492d      	ldr	r1, [pc, #180]	; (8019d38 <tcp_write+0x5bc>)
 8019c82:	482a      	ldr	r0, [pc, #168]	; (8019d2c <tcp_write+0x5b0>)
 8019c84:	f004 fa36 	bl	801e0f4 <iprintf>
                (last_unsent != NULL));
    pbuf_cat(last_unsent->p, concat_p);
 8019c88:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c8a:	685b      	ldr	r3, [r3, #4]
 8019c8c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8019c8e:	4618      	mov	r0, r3
 8019c90:	f7fb f8b8 	bl	8014e04 <pbuf_cat>
    last_unsent->len += concat_p->tot_len;
 8019c94:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019c96:	891a      	ldrh	r2, [r3, #8]
 8019c98:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019c9a:	891b      	ldrh	r3, [r3, #8]
 8019c9c:	4413      	add	r3, r2
 8019c9e:	b29a      	uxth	r2, r3
 8019ca0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019ca2:	811a      	strh	r2, [r3, #8]
 8019ca4:	e037      	b.n	8019d16 <tcp_write+0x59a>
  } else if (extendlen > 0) {
 8019ca6:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d034      	beq.n	8019d16 <tcp_write+0x59a>
    struct pbuf *p;
    LWIP_ASSERT("tcp_write: extension of reference requires reference",
 8019cac:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019cae:	2b00      	cmp	r3, #0
 8019cb0:	d003      	beq.n	8019cba <tcp_write+0x53e>
 8019cb2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019cb4:	685b      	ldr	r3, [r3, #4]
 8019cb6:	2b00      	cmp	r3, #0
 8019cb8:	d106      	bne.n	8019cc8 <tcp_write+0x54c>
 8019cba:	4b1a      	ldr	r3, [pc, #104]	; (8019d24 <tcp_write+0x5a8>)
 8019cbc:	f240 22e7 	movw	r2, #743	; 0x2e7
 8019cc0:	491e      	ldr	r1, [pc, #120]	; (8019d3c <tcp_write+0x5c0>)
 8019cc2:	481a      	ldr	r0, [pc, #104]	; (8019d2c <tcp_write+0x5b0>)
 8019cc4:	f004 fa16 	bl	801e0f4 <iprintf>
                last_unsent != NULL && last_unsent->p != NULL);
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019cc8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019cca:	685b      	ldr	r3, [r3, #4]
 8019ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8019cce:	e009      	b.n	8019ce4 <tcp_write+0x568>
      p->tot_len += extendlen;
 8019cd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cd2:	891a      	ldrh	r2, [r3, #8]
 8019cd4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019cd6:	4413      	add	r3, r2
 8019cd8:	b29a      	uxth	r2, r3
 8019cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cdc:	811a      	strh	r2, [r3, #8]
    for (p = last_unsent->p; p->next != NULL; p = p->next) {
 8019cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ce0:	681b      	ldr	r3, [r3, #0]
 8019ce2:	62bb      	str	r3, [r7, #40]	; 0x28
 8019ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019ce6:	681b      	ldr	r3, [r3, #0]
 8019ce8:	2b00      	cmp	r3, #0
 8019cea:	d1f1      	bne.n	8019cd0 <tcp_write+0x554>
    }
    p->tot_len += extendlen;
 8019cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cee:	891a      	ldrh	r2, [r3, #8]
 8019cf0:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019cf2:	4413      	add	r3, r2
 8019cf4:	b29a      	uxth	r2, r3
 8019cf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cf8:	811a      	strh	r2, [r3, #8]
    p->len += extendlen;
 8019cfa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019cfc:	895a      	ldrh	r2, [r3, #10]
 8019cfe:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019d00:	4413      	add	r3, r2
 8019d02:	b29a      	uxth	r2, r3
 8019d04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d06:	815a      	strh	r2, [r3, #10]
    last_unsent->len += extendlen;
 8019d08:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019d0a:	891a      	ldrh	r2, [r3, #8]
 8019d0c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8019d0e:	4413      	add	r3, r2
 8019d10:	b29a      	uxth	r2, r3
 8019d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019d14:	811a      	strh	r2, [r3, #8]

  /*
   * Phase 3: Append queue to pcb->unsent. Queue may be NULL, but that
   * is harmless
   */
  if (last_unsent == NULL) {
 8019d16:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019d18:	2b00      	cmp	r3, #0
 8019d1a:	d111      	bne.n	8019d40 <tcp_write+0x5c4>
    pcb->unsent = queue;
 8019d1c:	68fb      	ldr	r3, [r7, #12]
 8019d1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8019d20:	66da      	str	r2, [r3, #108]	; 0x6c
 8019d22:	e010      	b.n	8019d46 <tcp_write+0x5ca>
 8019d24:	080209d4 	.word	0x080209d4
 8019d28:	08020c74 	.word	0x08020c74
 8019d2c:	08020a28 	.word	0x08020a28
 8019d30:	08020cb4 	.word	0x08020cb4
 8019d34:	08020cc4 	.word	0x08020cc4
 8019d38:	08020cd8 	.word	0x08020cd8
 8019d3c:	08020d10 	.word	0x08020d10
  } else {
    last_unsent->next = queue;
 8019d40:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8019d42:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8019d44:	601a      	str	r2, [r3, #0]
  }

  /*
   * Finally update the pcb state.
   */
  pcb->snd_lbb += len;
 8019d46:	68fb      	ldr	r3, [r7, #12]
 8019d48:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8019d4a:	88fb      	ldrh	r3, [r7, #6]
 8019d4c:	441a      	add	r2, r3
 8019d4e:	68fb      	ldr	r3, [r7, #12]
 8019d50:	65da      	str	r2, [r3, #92]	; 0x5c
  pcb->snd_buf -= len;
 8019d52:	68fb      	ldr	r3, [r7, #12]
 8019d54:	f8b3 2064 	ldrh.w	r2, [r3, #100]	; 0x64
 8019d58:	88fb      	ldrh	r3, [r7, #6]
 8019d5a:	1ad3      	subs	r3, r2, r3
 8019d5c:	b29a      	uxth	r2, r3
 8019d5e:	68fb      	ldr	r3, [r7, #12]
 8019d60:	f8a3 2064 	strh.w	r2, [r3, #100]	; 0x64
  pcb->snd_queuelen = queuelen;
 8019d64:	68fb      	ldr	r3, [r7, #12]
 8019d66:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8019d6a:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_write: %"S16_F" (after enqueued)\n",
                               pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8019d6e:	68fb      	ldr	r3, [r7, #12]
 8019d70:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019d74:	2b00      	cmp	r3, #0
 8019d76:	d00e      	beq.n	8019d96 <tcp_write+0x61a>
    LWIP_ASSERT("tcp_write: valid queue length",
 8019d78:	68fb      	ldr	r3, [r7, #12]
 8019d7a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019d7c:	2b00      	cmp	r3, #0
 8019d7e:	d10a      	bne.n	8019d96 <tcp_write+0x61a>
 8019d80:	68fb      	ldr	r3, [r7, #12]
 8019d82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019d84:	2b00      	cmp	r3, #0
 8019d86:	d106      	bne.n	8019d96 <tcp_write+0x61a>
 8019d88:	4b2c      	ldr	r3, [pc, #176]	; (8019e3c <tcp_write+0x6c0>)
 8019d8a:	f240 3213 	movw	r2, #787	; 0x313
 8019d8e:	492c      	ldr	r1, [pc, #176]	; (8019e40 <tcp_write+0x6c4>)
 8019d90:	482c      	ldr	r0, [pc, #176]	; (8019e44 <tcp_write+0x6c8>)
 8019d92:	f004 f9af 	bl	801e0f4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  /* Set the PSH flag in the last segment that we enqueued. */
  if (seg != NULL && seg->tcphdr != NULL && ((apiflags & TCP_WRITE_FLAG_MORE) == 0)) {
 8019d96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019d98:	2b00      	cmp	r3, #0
 8019d9a:	d016      	beq.n	8019dca <tcp_write+0x64e>
 8019d9c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019d9e:	68db      	ldr	r3, [r3, #12]
 8019da0:	2b00      	cmp	r3, #0
 8019da2:	d012      	beq.n	8019dca <tcp_write+0x64e>
 8019da4:	797b      	ldrb	r3, [r7, #5]
 8019da6:	f003 0302 	and.w	r3, r3, #2
 8019daa:	2b00      	cmp	r3, #0
 8019dac:	d10d      	bne.n	8019dca <tcp_write+0x64e>
    TCPH_SET_FLAG(seg->tcphdr, TCP_PSH);
 8019dae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019db0:	68db      	ldr	r3, [r3, #12]
 8019db2:	899b      	ldrh	r3, [r3, #12]
 8019db4:	b29c      	uxth	r4, r3
 8019db6:	2008      	movs	r0, #8
 8019db8:	f7f9 fb78 	bl	80134ac <lwip_htons>
 8019dbc:	4603      	mov	r3, r0
 8019dbe:	461a      	mov	r2, r3
 8019dc0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019dc2:	68db      	ldr	r3, [r3, #12]
 8019dc4:	4322      	orrs	r2, r4
 8019dc6:	b292      	uxth	r2, r2
 8019dc8:	819a      	strh	r2, [r3, #12]
  }

  return ERR_OK;
 8019dca:	2300      	movs	r3, #0
 8019dcc:	e031      	b.n	8019e32 <tcp_write+0x6b6>
          goto memerr;
 8019dce:	bf00      	nop
 8019dd0:	e006      	b.n	8019de0 <tcp_write+0x664>
            goto memerr;
 8019dd2:	bf00      	nop
 8019dd4:	e004      	b.n	8019de0 <tcp_write+0x664>
        goto memerr;
 8019dd6:	bf00      	nop
 8019dd8:	e002      	b.n	8019de0 <tcp_write+0x664>
        goto memerr;
 8019dda:	bf00      	nop
 8019ddc:	e000      	b.n	8019de0 <tcp_write+0x664>
      goto memerr;
 8019dde:	bf00      	nop
memerr:
  tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8019de0:	68fb      	ldr	r3, [r7, #12]
 8019de2:	8b5b      	ldrh	r3, [r3, #26]
 8019de4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019de8:	b29a      	uxth	r2, r3
 8019dea:	68fb      	ldr	r3, [r7, #12]
 8019dec:	835a      	strh	r2, [r3, #26]
  TCP_STATS_INC(tcp.memerr);

  if (concat_p != NULL) {
 8019dee:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019df0:	2b00      	cmp	r3, #0
 8019df2:	d002      	beq.n	8019dfa <tcp_write+0x67e>
    pbuf_free(concat_p);
 8019df4:	6d78      	ldr	r0, [r7, #84]	; 0x54
 8019df6:	f7fa ff37 	bl	8014c68 <pbuf_free>
  }
  if (queue != NULL) {
 8019dfa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019dfc:	2b00      	cmp	r3, #0
 8019dfe:	d002      	beq.n	8019e06 <tcp_write+0x68a>
    tcp_segs_free(queue);
 8019e00:	6c78      	ldr	r0, [r7, #68]	; 0x44
 8019e02:	f7fc fb4b 	bl	801649c <tcp_segs_free>
  }
  if (pcb->snd_queuelen != 0) {
 8019e06:	68fb      	ldr	r3, [r7, #12]
 8019e08:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019e0c:	2b00      	cmp	r3, #0
 8019e0e:	d00e      	beq.n	8019e2e <tcp_write+0x6b2>
    LWIP_ASSERT("tcp_write: valid queue length", pcb->unacked != NULL ||
 8019e10:	68fb      	ldr	r3, [r7, #12]
 8019e12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8019e14:	2b00      	cmp	r3, #0
 8019e16:	d10a      	bne.n	8019e2e <tcp_write+0x6b2>
 8019e18:	68fb      	ldr	r3, [r7, #12]
 8019e1a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019e1c:	2b00      	cmp	r3, #0
 8019e1e:	d106      	bne.n	8019e2e <tcp_write+0x6b2>
 8019e20:	4b06      	ldr	r3, [pc, #24]	; (8019e3c <tcp_write+0x6c0>)
 8019e22:	f44f 724a 	mov.w	r2, #808	; 0x328
 8019e26:	4906      	ldr	r1, [pc, #24]	; (8019e40 <tcp_write+0x6c4>)
 8019e28:	4806      	ldr	r0, [pc, #24]	; (8019e44 <tcp_write+0x6c8>)
 8019e2a:	f004 f963 	bl	801e0f4 <iprintf>
                pcb->unsent != NULL);
  }
  LWIP_DEBUGF(TCP_QLEN_DEBUG | LWIP_DBG_STATE, ("tcp_write: %"S16_F" (with mem err)\n", pcb->snd_queuelen));
  return ERR_MEM;
 8019e2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8019e32:	4618      	mov	r0, r3
 8019e34:	375c      	adds	r7, #92	; 0x5c
 8019e36:	46bd      	mov	sp, r7
 8019e38:	bd90      	pop	{r4, r7, pc}
 8019e3a:	bf00      	nop
 8019e3c:	080209d4 	.word	0x080209d4
 8019e40:	08020d48 	.word	0x08020d48
 8019e44:	08020a28 	.word	0x08020a28

08019e48 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8019e48:	b590      	push	{r4, r7, lr}
 8019e4a:	b08b      	sub	sp, #44	; 0x2c
 8019e4c:	af02      	add	r7, sp, #8
 8019e4e:	6078      	str	r0, [r7, #4]
 8019e50:	460b      	mov	r3, r1
 8019e52:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8019e54:	2300      	movs	r3, #0
 8019e56:	61fb      	str	r3, [r7, #28]
 8019e58:	2300      	movs	r3, #0
 8019e5a:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8019e5c:	2300      	movs	r3, #0
 8019e5e:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	2b00      	cmp	r3, #0
 8019e64:	d106      	bne.n	8019e74 <tcp_split_unsent_seg+0x2c>
 8019e66:	4b95      	ldr	r3, [pc, #596]	; (801a0bc <tcp_split_unsent_seg+0x274>)
 8019e68:	f240 324b 	movw	r2, #843	; 0x34b
 8019e6c:	4994      	ldr	r1, [pc, #592]	; (801a0c0 <tcp_split_unsent_seg+0x278>)
 8019e6e:	4895      	ldr	r0, [pc, #596]	; (801a0c4 <tcp_split_unsent_seg+0x27c>)
 8019e70:	f004 f940 	bl	801e0f4 <iprintf>

  useg = pcb->unsent;
 8019e74:	687b      	ldr	r3, [r7, #4]
 8019e76:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8019e78:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8019e7a:	697b      	ldr	r3, [r7, #20]
 8019e7c:	2b00      	cmp	r3, #0
 8019e7e:	d102      	bne.n	8019e86 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8019e80:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019e84:	e116      	b.n	801a0b4 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8019e86:	887b      	ldrh	r3, [r7, #2]
 8019e88:	2b00      	cmp	r3, #0
 8019e8a:	d109      	bne.n	8019ea0 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8019e8c:	4b8b      	ldr	r3, [pc, #556]	; (801a0bc <tcp_split_unsent_seg+0x274>)
 8019e8e:	f240 3253 	movw	r2, #851	; 0x353
 8019e92:	498d      	ldr	r1, [pc, #564]	; (801a0c8 <tcp_split_unsent_seg+0x280>)
 8019e94:	488b      	ldr	r0, [pc, #556]	; (801a0c4 <tcp_split_unsent_seg+0x27c>)
 8019e96:	f004 f92d 	bl	801e0f4 <iprintf>
    return ERR_VAL;
 8019e9a:	f06f 0305 	mvn.w	r3, #5
 8019e9e:	e109      	b.n	801a0b4 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8019ea0:	697b      	ldr	r3, [r7, #20]
 8019ea2:	891b      	ldrh	r3, [r3, #8]
 8019ea4:	887a      	ldrh	r2, [r7, #2]
 8019ea6:	429a      	cmp	r2, r3
 8019ea8:	d301      	bcc.n	8019eae <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8019eaa:	2300      	movs	r3, #0
 8019eac:	e102      	b.n	801a0b4 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8019eae:	687b      	ldr	r3, [r7, #4]
 8019eb0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8019eb2:	887a      	ldrh	r2, [r7, #2]
 8019eb4:	429a      	cmp	r2, r3
 8019eb6:	d906      	bls.n	8019ec6 <tcp_split_unsent_seg+0x7e>
 8019eb8:	4b80      	ldr	r3, [pc, #512]	; (801a0bc <tcp_split_unsent_seg+0x274>)
 8019eba:	f240 325b 	movw	r2, #859	; 0x35b
 8019ebe:	4983      	ldr	r1, [pc, #524]	; (801a0cc <tcp_split_unsent_seg+0x284>)
 8019ec0:	4880      	ldr	r0, [pc, #512]	; (801a0c4 <tcp_split_unsent_seg+0x27c>)
 8019ec2:	f004 f917 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8019ec6:	697b      	ldr	r3, [r7, #20]
 8019ec8:	891b      	ldrh	r3, [r3, #8]
 8019eca:	2b00      	cmp	r3, #0
 8019ecc:	d106      	bne.n	8019edc <tcp_split_unsent_seg+0x94>
 8019ece:	4b7b      	ldr	r3, [pc, #492]	; (801a0bc <tcp_split_unsent_seg+0x274>)
 8019ed0:	f44f 7257 	mov.w	r2, #860	; 0x35c
 8019ed4:	497e      	ldr	r1, [pc, #504]	; (801a0d0 <tcp_split_unsent_seg+0x288>)
 8019ed6:	487b      	ldr	r0, [pc, #492]	; (801a0c4 <tcp_split_unsent_seg+0x27c>)
 8019ed8:	f004 f90c 	bl	801e0f4 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8019edc:	697b      	ldr	r3, [r7, #20]
 8019ede:	7a9b      	ldrb	r3, [r3, #10]
 8019ee0:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8019ee2:	7bfb      	ldrb	r3, [r7, #15]
 8019ee4:	009b      	lsls	r3, r3, #2
 8019ee6:	b2db      	uxtb	r3, r3
 8019ee8:	f003 0304 	and.w	r3, r3, #4
 8019eec:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8019eee:	697b      	ldr	r3, [r7, #20]
 8019ef0:	891a      	ldrh	r2, [r3, #8]
 8019ef2:	887b      	ldrh	r3, [r7, #2]
 8019ef4:	1ad3      	subs	r3, r2, r3
 8019ef6:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8019ef8:	7bbb      	ldrb	r3, [r7, #14]
 8019efa:	b29a      	uxth	r2, r3
 8019efc:	89bb      	ldrh	r3, [r7, #12]
 8019efe:	4413      	add	r3, r2
 8019f00:	b29b      	uxth	r3, r3
 8019f02:	f44f 7220 	mov.w	r2, #640	; 0x280
 8019f06:	4619      	mov	r1, r3
 8019f08:	2036      	movs	r0, #54	; 0x36
 8019f0a:	f7fa fbcd 	bl	80146a8 <pbuf_alloc>
 8019f0e:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8019f10:	693b      	ldr	r3, [r7, #16]
 8019f12:	2b00      	cmp	r3, #0
 8019f14:	f000 80b7 	beq.w	801a086 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8019f18:	697b      	ldr	r3, [r7, #20]
 8019f1a:	685b      	ldr	r3, [r3, #4]
 8019f1c:	891a      	ldrh	r2, [r3, #8]
 8019f1e:	697b      	ldr	r3, [r7, #20]
 8019f20:	891b      	ldrh	r3, [r3, #8]
 8019f22:	1ad3      	subs	r3, r2, r3
 8019f24:	b29a      	uxth	r2, r3
 8019f26:	887b      	ldrh	r3, [r7, #2]
 8019f28:	4413      	add	r3, r2
 8019f2a:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8019f2c:	697b      	ldr	r3, [r7, #20]
 8019f2e:	6858      	ldr	r0, [r3, #4]
 8019f30:	693b      	ldr	r3, [r7, #16]
 8019f32:	685a      	ldr	r2, [r3, #4]
 8019f34:	7bbb      	ldrb	r3, [r7, #14]
 8019f36:	18d1      	adds	r1, r2, r3
 8019f38:	897b      	ldrh	r3, [r7, #10]
 8019f3a:	89ba      	ldrh	r2, [r7, #12]
 8019f3c:	f7fb f88a 	bl	8015054 <pbuf_copy_partial>
 8019f40:	4603      	mov	r3, r0
 8019f42:	461a      	mov	r2, r3
 8019f44:	89bb      	ldrh	r3, [r7, #12]
 8019f46:	4293      	cmp	r3, r2
 8019f48:	f040 809f 	bne.w	801a08a <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8019f4c:	697b      	ldr	r3, [r7, #20]
 8019f4e:	68db      	ldr	r3, [r3, #12]
 8019f50:	899b      	ldrh	r3, [r3, #12]
 8019f52:	b29b      	uxth	r3, r3
 8019f54:	4618      	mov	r0, r3
 8019f56:	f7f9 faa9 	bl	80134ac <lwip_htons>
 8019f5a:	4603      	mov	r3, r0
 8019f5c:	b2db      	uxtb	r3, r3
 8019f5e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8019f62:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8019f64:	2300      	movs	r3, #0
 8019f66:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8019f68:	7efb      	ldrb	r3, [r7, #27]
 8019f6a:	f003 0308 	and.w	r3, r3, #8
 8019f6e:	2b00      	cmp	r3, #0
 8019f70:	d007      	beq.n	8019f82 <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8019f72:	7efb      	ldrb	r3, [r7, #27]
 8019f74:	f023 0308 	bic.w	r3, r3, #8
 8019f78:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8019f7a:	7ebb      	ldrb	r3, [r7, #26]
 8019f7c:	f043 0308 	orr.w	r3, r3, #8
 8019f80:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8019f82:	7efb      	ldrb	r3, [r7, #27]
 8019f84:	f003 0301 	and.w	r3, r3, #1
 8019f88:	2b00      	cmp	r3, #0
 8019f8a:	d007      	beq.n	8019f9c <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8019f8c:	7efb      	ldrb	r3, [r7, #27]
 8019f8e:	f023 0301 	bic.w	r3, r3, #1
 8019f92:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8019f94:	7ebb      	ldrb	r3, [r7, #26]
 8019f96:	f043 0301 	orr.w	r3, r3, #1
 8019f9a:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8019f9c:	697b      	ldr	r3, [r7, #20]
 8019f9e:	68db      	ldr	r3, [r3, #12]
 8019fa0:	685b      	ldr	r3, [r3, #4]
 8019fa2:	4618      	mov	r0, r3
 8019fa4:	f7f9 fa97 	bl	80134d6 <lwip_htonl>
 8019fa8:	4602      	mov	r2, r0
 8019faa:	887b      	ldrh	r3, [r7, #2]
 8019fac:	18d1      	adds	r1, r2, r3
 8019fae:	7eba      	ldrb	r2, [r7, #26]
 8019fb0:	7bfb      	ldrb	r3, [r7, #15]
 8019fb2:	9300      	str	r3, [sp, #0]
 8019fb4:	460b      	mov	r3, r1
 8019fb6:	6939      	ldr	r1, [r7, #16]
 8019fb8:	6878      	ldr	r0, [r7, #4]
 8019fba:	f7ff fa4d 	bl	8019458 <tcp_create_segment>
 8019fbe:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8019fc0:	69fb      	ldr	r3, [r7, #28]
 8019fc2:	2b00      	cmp	r3, #0
 8019fc4:	d063      	beq.n	801a08e <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8019fc6:	697b      	ldr	r3, [r7, #20]
 8019fc8:	685b      	ldr	r3, [r3, #4]
 8019fca:	4618      	mov	r0, r3
 8019fcc:	f7fa feda 	bl	8014d84 <pbuf_clen>
 8019fd0:	4603      	mov	r3, r0
 8019fd2:	461a      	mov	r2, r3
 8019fd4:	687b      	ldr	r3, [r7, #4]
 8019fd6:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 8019fda:	1a9b      	subs	r3, r3, r2
 8019fdc:	b29a      	uxth	r2, r3
 8019fde:	687b      	ldr	r3, [r7, #4]
 8019fe0:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8019fe4:	697b      	ldr	r3, [r7, #20]
 8019fe6:	6858      	ldr	r0, [r3, #4]
 8019fe8:	697b      	ldr	r3, [r7, #20]
 8019fea:	685b      	ldr	r3, [r3, #4]
 8019fec:	891a      	ldrh	r2, [r3, #8]
 8019fee:	89bb      	ldrh	r3, [r7, #12]
 8019ff0:	1ad3      	subs	r3, r2, r3
 8019ff2:	b29b      	uxth	r3, r3
 8019ff4:	4619      	mov	r1, r3
 8019ff6:	f7fa fcb1 	bl	801495c <pbuf_realloc>
  useg->len -= remainder;
 8019ffa:	697b      	ldr	r3, [r7, #20]
 8019ffc:	891a      	ldrh	r2, [r3, #8]
 8019ffe:	89bb      	ldrh	r3, [r7, #12]
 801a000:	1ad3      	subs	r3, r2, r3
 801a002:	b29a      	uxth	r2, r3
 801a004:	697b      	ldr	r3, [r7, #20]
 801a006:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801a008:	697b      	ldr	r3, [r7, #20]
 801a00a:	68db      	ldr	r3, [r3, #12]
 801a00c:	899b      	ldrh	r3, [r3, #12]
 801a00e:	b29c      	uxth	r4, r3
 801a010:	7efb      	ldrb	r3, [r7, #27]
 801a012:	b29b      	uxth	r3, r3
 801a014:	4618      	mov	r0, r3
 801a016:	f7f9 fa49 	bl	80134ac <lwip_htons>
 801a01a:	4603      	mov	r3, r0
 801a01c:	461a      	mov	r2, r3
 801a01e:	697b      	ldr	r3, [r7, #20]
 801a020:	68db      	ldr	r3, [r3, #12]
 801a022:	4322      	orrs	r2, r4
 801a024:	b292      	uxth	r2, r2
 801a026:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801a028:	697b      	ldr	r3, [r7, #20]
 801a02a:	685b      	ldr	r3, [r3, #4]
 801a02c:	4618      	mov	r0, r3
 801a02e:	f7fa fea9 	bl	8014d84 <pbuf_clen>
 801a032:	4603      	mov	r3, r0
 801a034:	461a      	mov	r2, r3
 801a036:	687b      	ldr	r3, [r7, #4]
 801a038:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a03c:	4413      	add	r3, r2
 801a03e:	b29a      	uxth	r2, r3
 801a040:	687b      	ldr	r3, [r7, #4]
 801a042:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a046:	69fb      	ldr	r3, [r7, #28]
 801a048:	685b      	ldr	r3, [r3, #4]
 801a04a:	4618      	mov	r0, r3
 801a04c:	f7fa fe9a 	bl	8014d84 <pbuf_clen>
 801a050:	4603      	mov	r3, r0
 801a052:	461a      	mov	r2, r3
 801a054:	687b      	ldr	r3, [r7, #4]
 801a056:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a05a:	4413      	add	r3, r2
 801a05c:	b29a      	uxth	r2, r3
 801a05e:	687b      	ldr	r3, [r7, #4]
 801a060:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801a064:	697b      	ldr	r3, [r7, #20]
 801a066:	681a      	ldr	r2, [r3, #0]
 801a068:	69fb      	ldr	r3, [r7, #28]
 801a06a:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801a06c:	697b      	ldr	r3, [r7, #20]
 801a06e:	69fa      	ldr	r2, [r7, #28]
 801a070:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801a072:	69fb      	ldr	r3, [r7, #28]
 801a074:	681b      	ldr	r3, [r3, #0]
 801a076:	2b00      	cmp	r3, #0
 801a078:	d103      	bne.n	801a082 <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801a07a:	687b      	ldr	r3, [r7, #4]
 801a07c:	2200      	movs	r2, #0
 801a07e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801a082:	2300      	movs	r3, #0
 801a084:	e016      	b.n	801a0b4 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801a086:	bf00      	nop
 801a088:	e002      	b.n	801a090 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a08a:	bf00      	nop
 801a08c:	e000      	b.n	801a090 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801a08e:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801a090:	69fb      	ldr	r3, [r7, #28]
 801a092:	2b00      	cmp	r3, #0
 801a094:	d006      	beq.n	801a0a4 <tcp_split_unsent_seg+0x25c>
 801a096:	4b09      	ldr	r3, [pc, #36]	; (801a0bc <tcp_split_unsent_seg+0x274>)
 801a098:	f44f 7276 	mov.w	r2, #984	; 0x3d8
 801a09c:	490d      	ldr	r1, [pc, #52]	; (801a0d4 <tcp_split_unsent_seg+0x28c>)
 801a09e:	4809      	ldr	r0, [pc, #36]	; (801a0c4 <tcp_split_unsent_seg+0x27c>)
 801a0a0:	f004 f828 	bl	801e0f4 <iprintf>
  if (p != NULL) {
 801a0a4:	693b      	ldr	r3, [r7, #16]
 801a0a6:	2b00      	cmp	r3, #0
 801a0a8:	d002      	beq.n	801a0b0 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801a0aa:	6938      	ldr	r0, [r7, #16]
 801a0ac:	f7fa fddc 	bl	8014c68 <pbuf_free>
  }

  return ERR_MEM;
 801a0b0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801a0b4:	4618      	mov	r0, r3
 801a0b6:	3724      	adds	r7, #36	; 0x24
 801a0b8:	46bd      	mov	sp, r7
 801a0ba:	bd90      	pop	{r4, r7, pc}
 801a0bc:	080209d4 	.word	0x080209d4
 801a0c0:	08020d68 	.word	0x08020d68
 801a0c4:	08020a28 	.word	0x08020a28
 801a0c8:	08020d8c 	.word	0x08020d8c
 801a0cc:	08020db0 	.word	0x08020db0
 801a0d0:	08020dc0 	.word	0x08020dc0
 801a0d4:	08020dd0 	.word	0x08020dd0

0801a0d8 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801a0d8:	b590      	push	{r4, r7, lr}
 801a0da:	b085      	sub	sp, #20
 801a0dc:	af00      	add	r7, sp, #0
 801a0de:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801a0e0:	687b      	ldr	r3, [r7, #4]
 801a0e2:	2b00      	cmp	r3, #0
 801a0e4:	d106      	bne.n	801a0f4 <tcp_send_fin+0x1c>
 801a0e6:	4b21      	ldr	r3, [pc, #132]	; (801a16c <tcp_send_fin+0x94>)
 801a0e8:	f240 32eb 	movw	r2, #1003	; 0x3eb
 801a0ec:	4920      	ldr	r1, [pc, #128]	; (801a170 <tcp_send_fin+0x98>)
 801a0ee:	4821      	ldr	r0, [pc, #132]	; (801a174 <tcp_send_fin+0x9c>)
 801a0f0:	f004 f800 	bl	801e0f4 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a0f8:	2b00      	cmp	r3, #0
 801a0fa:	d02e      	beq.n	801a15a <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a0fc:	687b      	ldr	r3, [r7, #4]
 801a0fe:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a100:	60fb      	str	r3, [r7, #12]
 801a102:	e002      	b.n	801a10a <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801a104:	68fb      	ldr	r3, [r7, #12]
 801a106:	681b      	ldr	r3, [r3, #0]
 801a108:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801a10a:	68fb      	ldr	r3, [r7, #12]
 801a10c:	681b      	ldr	r3, [r3, #0]
 801a10e:	2b00      	cmp	r3, #0
 801a110:	d1f8      	bne.n	801a104 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801a112:	68fb      	ldr	r3, [r7, #12]
 801a114:	68db      	ldr	r3, [r3, #12]
 801a116:	899b      	ldrh	r3, [r3, #12]
 801a118:	b29b      	uxth	r3, r3
 801a11a:	4618      	mov	r0, r3
 801a11c:	f7f9 f9c6 	bl	80134ac <lwip_htons>
 801a120:	4603      	mov	r3, r0
 801a122:	b2db      	uxtb	r3, r3
 801a124:	f003 0307 	and.w	r3, r3, #7
 801a128:	2b00      	cmp	r3, #0
 801a12a:	d116      	bne.n	801a15a <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801a12c:	68fb      	ldr	r3, [r7, #12]
 801a12e:	68db      	ldr	r3, [r3, #12]
 801a130:	899b      	ldrh	r3, [r3, #12]
 801a132:	b29c      	uxth	r4, r3
 801a134:	2001      	movs	r0, #1
 801a136:	f7f9 f9b9 	bl	80134ac <lwip_htons>
 801a13a:	4603      	mov	r3, r0
 801a13c:	461a      	mov	r2, r3
 801a13e:	68fb      	ldr	r3, [r7, #12]
 801a140:	68db      	ldr	r3, [r3, #12]
 801a142:	4322      	orrs	r2, r4
 801a144:	b292      	uxth	r2, r2
 801a146:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801a148:	687b      	ldr	r3, [r7, #4]
 801a14a:	8b5b      	ldrh	r3, [r3, #26]
 801a14c:	f043 0320 	orr.w	r3, r3, #32
 801a150:	b29a      	uxth	r2, r3
 801a152:	687b      	ldr	r3, [r7, #4]
 801a154:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801a156:	2300      	movs	r3, #0
 801a158:	e004      	b.n	801a164 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801a15a:	2101      	movs	r1, #1
 801a15c:	6878      	ldr	r0, [r7, #4]
 801a15e:	f000 f80b 	bl	801a178 <tcp_enqueue_flags>
 801a162:	4603      	mov	r3, r0
}
 801a164:	4618      	mov	r0, r3
 801a166:	3714      	adds	r7, #20
 801a168:	46bd      	mov	sp, r7
 801a16a:	bd90      	pop	{r4, r7, pc}
 801a16c:	080209d4 	.word	0x080209d4
 801a170:	08020ddc 	.word	0x08020ddc
 801a174:	08020a28 	.word	0x08020a28

0801a178 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801a178:	b580      	push	{r7, lr}
 801a17a:	b08a      	sub	sp, #40	; 0x28
 801a17c:	af02      	add	r7, sp, #8
 801a17e:	6078      	str	r0, [r7, #4]
 801a180:	460b      	mov	r3, r1
 801a182:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801a184:	2300      	movs	r3, #0
 801a186:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801a188:	2300      	movs	r3, #0
 801a18a:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801a18c:	78fb      	ldrb	r3, [r7, #3]
 801a18e:	f003 0303 	and.w	r3, r3, #3
 801a192:	2b00      	cmp	r3, #0
 801a194:	d106      	bne.n	801a1a4 <tcp_enqueue_flags+0x2c>
 801a196:	4b67      	ldr	r3, [pc, #412]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a198:	f240 4212 	movw	r2, #1042	; 0x412
 801a19c:	4966      	ldr	r1, [pc, #408]	; (801a338 <tcp_enqueue_flags+0x1c0>)
 801a19e:	4867      	ldr	r0, [pc, #412]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a1a0:	f003 ffa8 	bl	801e0f4 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801a1a4:	687b      	ldr	r3, [r7, #4]
 801a1a6:	2b00      	cmp	r3, #0
 801a1a8:	d106      	bne.n	801a1b8 <tcp_enqueue_flags+0x40>
 801a1aa:	4b62      	ldr	r3, [pc, #392]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a1ac:	f240 4213 	movw	r2, #1043	; 0x413
 801a1b0:	4963      	ldr	r1, [pc, #396]	; (801a340 <tcp_enqueue_flags+0x1c8>)
 801a1b2:	4862      	ldr	r0, [pc, #392]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a1b4:	f003 ff9e 	bl	801e0f4 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801a1b8:	78fb      	ldrb	r3, [r7, #3]
 801a1ba:	f003 0302 	and.w	r3, r3, #2
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	d001      	beq.n	801a1c6 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801a1c2:	2301      	movs	r3, #1
 801a1c4:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801a1c6:	7ffb      	ldrb	r3, [r7, #31]
 801a1c8:	009b      	lsls	r3, r3, #2
 801a1ca:	b2db      	uxtb	r3, r3
 801a1cc:	f003 0304 	and.w	r3, r3, #4
 801a1d0:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801a1d2:	7dfb      	ldrb	r3, [r7, #23]
 801a1d4:	b29b      	uxth	r3, r3
 801a1d6:	f44f 7220 	mov.w	r2, #640	; 0x280
 801a1da:	4619      	mov	r1, r3
 801a1dc:	2036      	movs	r0, #54	; 0x36
 801a1de:	f7fa fa63 	bl	80146a8 <pbuf_alloc>
 801a1e2:	6138      	str	r0, [r7, #16]
 801a1e4:	693b      	ldr	r3, [r7, #16]
 801a1e6:	2b00      	cmp	r3, #0
 801a1e8:	d109      	bne.n	801a1fe <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a1ea:	687b      	ldr	r3, [r7, #4]
 801a1ec:	8b5b      	ldrh	r3, [r3, #26]
 801a1ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a1f2:	b29a      	uxth	r2, r3
 801a1f4:	687b      	ldr	r3, [r7, #4]
 801a1f6:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a1f8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a1fc:	e095      	b.n	801a32a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801a1fe:	693b      	ldr	r3, [r7, #16]
 801a200:	895a      	ldrh	r2, [r3, #10]
 801a202:	7dfb      	ldrb	r3, [r7, #23]
 801a204:	b29b      	uxth	r3, r3
 801a206:	429a      	cmp	r2, r3
 801a208:	d206      	bcs.n	801a218 <tcp_enqueue_flags+0xa0>
 801a20a:	4b4a      	ldr	r3, [pc, #296]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a20c:	f240 423a 	movw	r2, #1082	; 0x43a
 801a210:	494c      	ldr	r1, [pc, #304]	; (801a344 <tcp_enqueue_flags+0x1cc>)
 801a212:	484a      	ldr	r0, [pc, #296]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a214:	f003 ff6e 	bl	801e0f4 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801a218:	687b      	ldr	r3, [r7, #4]
 801a21a:	6dd9      	ldr	r1, [r3, #92]	; 0x5c
 801a21c:	78fa      	ldrb	r2, [r7, #3]
 801a21e:	7ffb      	ldrb	r3, [r7, #31]
 801a220:	9300      	str	r3, [sp, #0]
 801a222:	460b      	mov	r3, r1
 801a224:	6939      	ldr	r1, [r7, #16]
 801a226:	6878      	ldr	r0, [r7, #4]
 801a228:	f7ff f916 	bl	8019458 <tcp_create_segment>
 801a22c:	60f8      	str	r0, [r7, #12]
 801a22e:	68fb      	ldr	r3, [r7, #12]
 801a230:	2b00      	cmp	r3, #0
 801a232:	d109      	bne.n	801a248 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a234:	687b      	ldr	r3, [r7, #4]
 801a236:	8b5b      	ldrh	r3, [r3, #26]
 801a238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a23c:	b29a      	uxth	r2, r3
 801a23e:	687b      	ldr	r3, [r7, #4]
 801a240:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801a242:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801a246:	e070      	b.n	801a32a <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801a248:	68fb      	ldr	r3, [r7, #12]
 801a24a:	68db      	ldr	r3, [r3, #12]
 801a24c:	f003 0303 	and.w	r3, r3, #3
 801a250:	2b00      	cmp	r3, #0
 801a252:	d006      	beq.n	801a262 <tcp_enqueue_flags+0xea>
 801a254:	4b37      	ldr	r3, [pc, #220]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a256:	f240 4242 	movw	r2, #1090	; 0x442
 801a25a:	493b      	ldr	r1, [pc, #236]	; (801a348 <tcp_enqueue_flags+0x1d0>)
 801a25c:	4837      	ldr	r0, [pc, #220]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a25e:	f003 ff49 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801a262:	68fb      	ldr	r3, [r7, #12]
 801a264:	891b      	ldrh	r3, [r3, #8]
 801a266:	2b00      	cmp	r3, #0
 801a268:	d006      	beq.n	801a278 <tcp_enqueue_flags+0x100>
 801a26a:	4b32      	ldr	r3, [pc, #200]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a26c:	f240 4243 	movw	r2, #1091	; 0x443
 801a270:	4936      	ldr	r1, [pc, #216]	; (801a34c <tcp_enqueue_flags+0x1d4>)
 801a272:	4832      	ldr	r0, [pc, #200]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a274:	f003 ff3e 	bl	801e0f4 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a27c:	2b00      	cmp	r3, #0
 801a27e:	d103      	bne.n	801a288 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801a280:	687b      	ldr	r3, [r7, #4]
 801a282:	68fa      	ldr	r2, [r7, #12]
 801a284:	66da      	str	r2, [r3, #108]	; 0x6c
 801a286:	e00d      	b.n	801a2a4 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801a288:	687b      	ldr	r3, [r7, #4]
 801a28a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a28c:	61bb      	str	r3, [r7, #24]
 801a28e:	e002      	b.n	801a296 <tcp_enqueue_flags+0x11e>
 801a290:	69bb      	ldr	r3, [r7, #24]
 801a292:	681b      	ldr	r3, [r3, #0]
 801a294:	61bb      	str	r3, [r7, #24]
 801a296:	69bb      	ldr	r3, [r7, #24]
 801a298:	681b      	ldr	r3, [r3, #0]
 801a29a:	2b00      	cmp	r3, #0
 801a29c:	d1f8      	bne.n	801a290 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801a29e:	69bb      	ldr	r3, [r7, #24]
 801a2a0:	68fa      	ldr	r2, [r7, #12]
 801a2a2:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801a2a4:	687b      	ldr	r3, [r7, #4]
 801a2a6:	2200      	movs	r2, #0
 801a2a8:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801a2ac:	78fb      	ldrb	r3, [r7, #3]
 801a2ae:	f003 0302 	and.w	r3, r3, #2
 801a2b2:	2b00      	cmp	r3, #0
 801a2b4:	d104      	bne.n	801a2c0 <tcp_enqueue_flags+0x148>
 801a2b6:	78fb      	ldrb	r3, [r7, #3]
 801a2b8:	f003 0301 	and.w	r3, r3, #1
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	d004      	beq.n	801a2ca <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801a2c0:	687b      	ldr	r3, [r7, #4]
 801a2c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801a2c4:	1c5a      	adds	r2, r3, #1
 801a2c6:	687b      	ldr	r3, [r7, #4]
 801a2c8:	65da      	str	r2, [r3, #92]	; 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801a2ca:	78fb      	ldrb	r3, [r7, #3]
 801a2cc:	f003 0301 	and.w	r3, r3, #1
 801a2d0:	2b00      	cmp	r3, #0
 801a2d2:	d006      	beq.n	801a2e2 <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801a2d4:	687b      	ldr	r3, [r7, #4]
 801a2d6:	8b5b      	ldrh	r3, [r3, #26]
 801a2d8:	f043 0320 	orr.w	r3, r3, #32
 801a2dc:	b29a      	uxth	r2, r3
 801a2de:	687b      	ldr	r3, [r7, #4]
 801a2e0:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801a2e2:	68fb      	ldr	r3, [r7, #12]
 801a2e4:	685b      	ldr	r3, [r3, #4]
 801a2e6:	4618      	mov	r0, r3
 801a2e8:	f7fa fd4c 	bl	8014d84 <pbuf_clen>
 801a2ec:	4603      	mov	r3, r0
 801a2ee:	461a      	mov	r2, r3
 801a2f0:	687b      	ldr	r3, [r7, #4]
 801a2f2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a2f6:	4413      	add	r3, r2
 801a2f8:	b29a      	uxth	r2, r3
 801a2fa:	687b      	ldr	r3, [r7, #4]
 801a2fc:	f8a3 2066 	strh.w	r2, [r3, #102]	; 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801a300:	687b      	ldr	r3, [r7, #4]
 801a302:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a306:	2b00      	cmp	r3, #0
 801a308:	d00e      	beq.n	801a328 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801a30a:	687b      	ldr	r3, [r7, #4]
 801a30c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a30e:	2b00      	cmp	r3, #0
 801a310:	d10a      	bne.n	801a328 <tcp_enqueue_flags+0x1b0>
 801a312:	687b      	ldr	r3, [r7, #4]
 801a314:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a316:	2b00      	cmp	r3, #0
 801a318:	d106      	bne.n	801a328 <tcp_enqueue_flags+0x1b0>
 801a31a:	4b06      	ldr	r3, [pc, #24]	; (801a334 <tcp_enqueue_flags+0x1bc>)
 801a31c:	f240 4266 	movw	r2, #1126	; 0x466
 801a320:	490b      	ldr	r1, [pc, #44]	; (801a350 <tcp_enqueue_flags+0x1d8>)
 801a322:	4806      	ldr	r0, [pc, #24]	; (801a33c <tcp_enqueue_flags+0x1c4>)
 801a324:	f003 fee6 	bl	801e0f4 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801a328:	2300      	movs	r3, #0
}
 801a32a:	4618      	mov	r0, r3
 801a32c:	3720      	adds	r7, #32
 801a32e:	46bd      	mov	sp, r7
 801a330:	bd80      	pop	{r7, pc}
 801a332:	bf00      	nop
 801a334:	080209d4 	.word	0x080209d4
 801a338:	08020df8 	.word	0x08020df8
 801a33c:	08020a28 	.word	0x08020a28
 801a340:	08020e50 	.word	0x08020e50
 801a344:	08020e70 	.word	0x08020e70
 801a348:	08020eac 	.word	0x08020eac
 801a34c:	08020ec4 	.word	0x08020ec4
 801a350:	08020ef0 	.word	0x08020ef0

0801a354 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801a354:	b5b0      	push	{r4, r5, r7, lr}
 801a356:	b08a      	sub	sp, #40	; 0x28
 801a358:	af00      	add	r7, sp, #0
 801a35a:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801a35c:	687b      	ldr	r3, [r7, #4]
 801a35e:	2b00      	cmp	r3, #0
 801a360:	d106      	bne.n	801a370 <tcp_output+0x1c>
 801a362:	4ba0      	ldr	r3, [pc, #640]	; (801a5e4 <tcp_output+0x290>)
 801a364:	f240 42e1 	movw	r2, #1249	; 0x4e1
 801a368:	499f      	ldr	r1, [pc, #636]	; (801a5e8 <tcp_output+0x294>)
 801a36a:	48a0      	ldr	r0, [pc, #640]	; (801a5ec <tcp_output+0x298>)
 801a36c:	f003 fec2 	bl	801e0f4 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801a370:	687b      	ldr	r3, [r7, #4]
 801a372:	7d1b      	ldrb	r3, [r3, #20]
 801a374:	2b01      	cmp	r3, #1
 801a376:	d106      	bne.n	801a386 <tcp_output+0x32>
 801a378:	4b9a      	ldr	r3, [pc, #616]	; (801a5e4 <tcp_output+0x290>)
 801a37a:	f240 42e4 	movw	r2, #1252	; 0x4e4
 801a37e:	499c      	ldr	r1, [pc, #624]	; (801a5f0 <tcp_output+0x29c>)
 801a380:	489a      	ldr	r0, [pc, #616]	; (801a5ec <tcp_output+0x298>)
 801a382:	f003 feb7 	bl	801e0f4 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801a386:	4b9b      	ldr	r3, [pc, #620]	; (801a5f4 <tcp_output+0x2a0>)
 801a388:	681b      	ldr	r3, [r3, #0]
 801a38a:	687a      	ldr	r2, [r7, #4]
 801a38c:	429a      	cmp	r2, r3
 801a38e:	d101      	bne.n	801a394 <tcp_output+0x40>
    return ERR_OK;
 801a390:	2300      	movs	r3, #0
 801a392:	e1d2      	b.n	801a73a <tcp_output+0x3e6>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801a394:	687b      	ldr	r3, [r7, #4]
 801a396:	f8b3 2060 	ldrh.w	r2, [r3, #96]	; 0x60
 801a39a:	687b      	ldr	r3, [r7, #4]
 801a39c:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a3a0:	429a      	cmp	r2, r3
 801a3a2:	d203      	bcs.n	801a3ac <tcp_output+0x58>
 801a3a4:	687b      	ldr	r3, [r7, #4]
 801a3a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a3aa:	e002      	b.n	801a3b2 <tcp_output+0x5e>
 801a3ac:	687b      	ldr	r3, [r7, #4]
 801a3ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801a3b2:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801a3b4:	687b      	ldr	r3, [r7, #4]
 801a3b6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a3b8:	627b      	str	r3, [r7, #36]	; 0x24

  if (seg == NULL) {
 801a3ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a3bc:	2b00      	cmp	r3, #0
 801a3be:	d10b      	bne.n	801a3d8 <tcp_output+0x84>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801a3c0:	687b      	ldr	r3, [r7, #4]
 801a3c2:	8b5b      	ldrh	r3, [r3, #26]
 801a3c4:	f003 0302 	and.w	r3, r3, #2
 801a3c8:	2b00      	cmp	r3, #0
 801a3ca:	f000 81a9 	beq.w	801a720 <tcp_output+0x3cc>
      return tcp_send_empty_ack(pcb);
 801a3ce:	6878      	ldr	r0, [r7, #4]
 801a3d0:	f000 fdd8 	bl	801af84 <tcp_send_empty_ack>
 801a3d4:	4603      	mov	r3, r0
 801a3d6:	e1b0      	b.n	801a73a <tcp_output+0x3e6>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801a3d8:	6879      	ldr	r1, [r7, #4]
 801a3da:	687b      	ldr	r3, [r7, #4]
 801a3dc:	3304      	adds	r3, #4
 801a3de:	461a      	mov	r2, r3
 801a3e0:	6878      	ldr	r0, [r7, #4]
 801a3e2:	f7ff f81d 	bl	8019420 <tcp_route>
 801a3e6:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801a3e8:	697b      	ldr	r3, [r7, #20]
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	d102      	bne.n	801a3f4 <tcp_output+0xa0>
    return ERR_RTE;
 801a3ee:	f06f 0303 	mvn.w	r3, #3
 801a3f2:	e1a2      	b.n	801a73a <tcp_output+0x3e6>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801a3f4:	687b      	ldr	r3, [r7, #4]
 801a3f6:	2b00      	cmp	r3, #0
 801a3f8:	d003      	beq.n	801a402 <tcp_output+0xae>
 801a3fa:	687b      	ldr	r3, [r7, #4]
 801a3fc:	681b      	ldr	r3, [r3, #0]
 801a3fe:	2b00      	cmp	r3, #0
 801a400:	d111      	bne.n	801a426 <tcp_output+0xd2>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801a402:	697b      	ldr	r3, [r7, #20]
 801a404:	2b00      	cmp	r3, #0
 801a406:	d002      	beq.n	801a40e <tcp_output+0xba>
 801a408:	697b      	ldr	r3, [r7, #20]
 801a40a:	3304      	adds	r3, #4
 801a40c:	e000      	b.n	801a410 <tcp_output+0xbc>
 801a40e:	2300      	movs	r3, #0
 801a410:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801a412:	693b      	ldr	r3, [r7, #16]
 801a414:	2b00      	cmp	r3, #0
 801a416:	d102      	bne.n	801a41e <tcp_output+0xca>
      return ERR_RTE;
 801a418:	f06f 0303 	mvn.w	r3, #3
 801a41c:	e18d      	b.n	801a73a <tcp_output+0x3e6>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801a41e:	693b      	ldr	r3, [r7, #16]
 801a420:	681a      	ldr	r2, [r3, #0]
 801a422:	687b      	ldr	r3, [r7, #4]
 801a424:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801a426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a428:	68db      	ldr	r3, [r3, #12]
 801a42a:	685b      	ldr	r3, [r3, #4]
 801a42c:	4618      	mov	r0, r3
 801a42e:	f7f9 f852 	bl	80134d6 <lwip_htonl>
 801a432:	4602      	mov	r2, r0
 801a434:	687b      	ldr	r3, [r7, #4]
 801a436:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a438:	1ad3      	subs	r3, r2, r3
 801a43a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a43c:	8912      	ldrh	r2, [r2, #8]
 801a43e:	4413      	add	r3, r2
 801a440:	69ba      	ldr	r2, [r7, #24]
 801a442:	429a      	cmp	r2, r3
 801a444:	d227      	bcs.n	801a496 <tcp_output+0x142>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801a446:	687b      	ldr	r3, [r7, #4]
 801a448:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801a44c:	461a      	mov	r2, r3
 801a44e:	69bb      	ldr	r3, [r7, #24]
 801a450:	4293      	cmp	r3, r2
 801a452:	d114      	bne.n	801a47e <tcp_output+0x12a>
 801a454:	687b      	ldr	r3, [r7, #4]
 801a456:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a458:	2b00      	cmp	r3, #0
 801a45a:	d110      	bne.n	801a47e <tcp_output+0x12a>
 801a45c:	687b      	ldr	r3, [r7, #4]
 801a45e:	f893 3099 	ldrb.w	r3, [r3, #153]	; 0x99
 801a462:	2b00      	cmp	r3, #0
 801a464:	d10b      	bne.n	801a47e <tcp_output+0x12a>
      pcb->persist_cnt = 0;
 801a466:	687b      	ldr	r3, [r7, #4]
 801a468:	2200      	movs	r2, #0
 801a46a:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
      pcb->persist_backoff = 1;
 801a46e:	687b      	ldr	r3, [r7, #4]
 801a470:	2201      	movs	r2, #1
 801a472:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99
      pcb->persist_probe = 0;
 801a476:	687b      	ldr	r3, [r7, #4]
 801a478:	2200      	movs	r2, #0
 801a47a:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801a47e:	687b      	ldr	r3, [r7, #4]
 801a480:	8b5b      	ldrh	r3, [r3, #26]
 801a482:	f003 0302 	and.w	r3, r3, #2
 801a486:	2b00      	cmp	r3, #0
 801a488:	f000 814c 	beq.w	801a724 <tcp_output+0x3d0>
      return tcp_send_empty_ack(pcb);
 801a48c:	6878      	ldr	r0, [r7, #4]
 801a48e:	f000 fd79 	bl	801af84 <tcp_send_empty_ack>
 801a492:	4603      	mov	r3, r0
 801a494:	e151      	b.n	801a73a <tcp_output+0x3e6>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801a496:	687b      	ldr	r3, [r7, #4]
 801a498:	2200      	movs	r2, #0
 801a49a:	f883 2099 	strb.w	r2, [r3, #153]	; 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801a49e:	687b      	ldr	r3, [r7, #4]
 801a4a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a4a2:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801a4a4:	6a3b      	ldr	r3, [r7, #32]
 801a4a6:	2b00      	cmp	r3, #0
 801a4a8:	f000 811b 	beq.w	801a6e2 <tcp_output+0x38e>
    for (; useg->next != NULL; useg = useg->next);
 801a4ac:	e002      	b.n	801a4b4 <tcp_output+0x160>
 801a4ae:	6a3b      	ldr	r3, [r7, #32]
 801a4b0:	681b      	ldr	r3, [r3, #0]
 801a4b2:	623b      	str	r3, [r7, #32]
 801a4b4:	6a3b      	ldr	r3, [r7, #32]
 801a4b6:	681b      	ldr	r3, [r3, #0]
 801a4b8:	2b00      	cmp	r3, #0
 801a4ba:	d1f8      	bne.n	801a4ae <tcp_output+0x15a>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801a4bc:	e111      	b.n	801a6e2 <tcp_output+0x38e>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801a4be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a4c0:	68db      	ldr	r3, [r3, #12]
 801a4c2:	899b      	ldrh	r3, [r3, #12]
 801a4c4:	b29b      	uxth	r3, r3
 801a4c6:	4618      	mov	r0, r3
 801a4c8:	f7f8 fff0 	bl	80134ac <lwip_htons>
 801a4cc:	4603      	mov	r3, r0
 801a4ce:	b2db      	uxtb	r3, r3
 801a4d0:	f003 0304 	and.w	r3, r3, #4
 801a4d4:	2b00      	cmp	r3, #0
 801a4d6:	d006      	beq.n	801a4e6 <tcp_output+0x192>
 801a4d8:	4b42      	ldr	r3, [pc, #264]	; (801a5e4 <tcp_output+0x290>)
 801a4da:	f240 5237 	movw	r2, #1335	; 0x537
 801a4de:	4946      	ldr	r1, [pc, #280]	; (801a5f8 <tcp_output+0x2a4>)
 801a4e0:	4842      	ldr	r0, [pc, #264]	; (801a5ec <tcp_output+0x298>)
 801a4e2:	f003 fe07 	bl	801e0f4 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a4e6:	687b      	ldr	r3, [r7, #4]
 801a4e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a4ea:	2b00      	cmp	r3, #0
 801a4ec:	d01f      	beq.n	801a52e <tcp_output+0x1da>
 801a4ee:	687b      	ldr	r3, [r7, #4]
 801a4f0:	8b5b      	ldrh	r3, [r3, #26]
 801a4f2:	f003 0344 	and.w	r3, r3, #68	; 0x44
 801a4f6:	2b00      	cmp	r3, #0
 801a4f8:	d119      	bne.n	801a52e <tcp_output+0x1da>
 801a4fa:	687b      	ldr	r3, [r7, #4]
 801a4fc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a4fe:	2b00      	cmp	r3, #0
 801a500:	d00b      	beq.n	801a51a <tcp_output+0x1c6>
 801a502:	687b      	ldr	r3, [r7, #4]
 801a504:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a506:	681b      	ldr	r3, [r3, #0]
 801a508:	2b00      	cmp	r3, #0
 801a50a:	d110      	bne.n	801a52e <tcp_output+0x1da>
 801a50c:	687b      	ldr	r3, [r7, #4]
 801a50e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a510:	891a      	ldrh	r2, [r3, #8]
 801a512:	687b      	ldr	r3, [r7, #4]
 801a514:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801a516:	429a      	cmp	r2, r3
 801a518:	d209      	bcs.n	801a52e <tcp_output+0x1da>
 801a51a:	687b      	ldr	r3, [r7, #4]
 801a51c:	f8b3 3064 	ldrh.w	r3, [r3, #100]	; 0x64
 801a520:	2b00      	cmp	r3, #0
 801a522:	d004      	beq.n	801a52e <tcp_output+0x1da>
 801a524:	687b      	ldr	r3, [r7, #4]
 801a526:	f8b3 3066 	ldrh.w	r3, [r3, #102]	; 0x66
 801a52a:	2b08      	cmp	r3, #8
 801a52c:	d901      	bls.n	801a532 <tcp_output+0x1de>
 801a52e:	2301      	movs	r3, #1
 801a530:	e000      	b.n	801a534 <tcp_output+0x1e0>
 801a532:	2300      	movs	r3, #0
 801a534:	2b00      	cmp	r3, #0
 801a536:	d106      	bne.n	801a546 <tcp_output+0x1f2>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801a538:	687b      	ldr	r3, [r7, #4]
 801a53a:	8b5b      	ldrh	r3, [r3, #26]
 801a53c:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801a540:	2b00      	cmp	r3, #0
 801a542:	f000 80e3 	beq.w	801a70c <tcp_output+0x3b8>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801a546:	687b      	ldr	r3, [r7, #4]
 801a548:	7d1b      	ldrb	r3, [r3, #20]
 801a54a:	2b02      	cmp	r3, #2
 801a54c:	d00d      	beq.n	801a56a <tcp_output+0x216>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801a54e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a550:	68db      	ldr	r3, [r3, #12]
 801a552:	899b      	ldrh	r3, [r3, #12]
 801a554:	b29c      	uxth	r4, r3
 801a556:	2010      	movs	r0, #16
 801a558:	f7f8 ffa8 	bl	80134ac <lwip_htons>
 801a55c:	4603      	mov	r3, r0
 801a55e:	461a      	mov	r2, r3
 801a560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a562:	68db      	ldr	r3, [r3, #12]
 801a564:	4322      	orrs	r2, r4
 801a566:	b292      	uxth	r2, r2
 801a568:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801a56a:	697a      	ldr	r2, [r7, #20]
 801a56c:	6879      	ldr	r1, [r7, #4]
 801a56e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a570:	f000 f908 	bl	801a784 <tcp_output_segment>
 801a574:	4603      	mov	r3, r0
 801a576:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801a578:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a57c:	2b00      	cmp	r3, #0
 801a57e:	d009      	beq.n	801a594 <tcp_output+0x240>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	8b5b      	ldrh	r3, [r3, #26]
 801a584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801a588:	b29a      	uxth	r2, r3
 801a58a:	687b      	ldr	r3, [r7, #4]
 801a58c:	835a      	strh	r2, [r3, #26]
      return err;
 801a58e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a592:	e0d2      	b.n	801a73a <tcp_output+0x3e6>
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801a594:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a596:	681a      	ldr	r2, [r3, #0]
 801a598:	687b      	ldr	r3, [r7, #4]
 801a59a:	66da      	str	r2, [r3, #108]	; 0x6c
    if (pcb->state != SYN_SENT) {
 801a59c:	687b      	ldr	r3, [r7, #4]
 801a59e:	7d1b      	ldrb	r3, [r3, #20]
 801a5a0:	2b02      	cmp	r3, #2
 801a5a2:	d006      	beq.n	801a5b2 <tcp_output+0x25e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801a5a4:	687b      	ldr	r3, [r7, #4]
 801a5a6:	8b5b      	ldrh	r3, [r3, #26]
 801a5a8:	f023 0303 	bic.w	r3, r3, #3
 801a5ac:	b29a      	uxth	r2, r3
 801a5ae:	687b      	ldr	r3, [r7, #4]
 801a5b0:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a5b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5b4:	68db      	ldr	r3, [r3, #12]
 801a5b6:	685b      	ldr	r3, [r3, #4]
 801a5b8:	4618      	mov	r0, r3
 801a5ba:	f7f8 ff8c 	bl	80134d6 <lwip_htonl>
 801a5be:	4604      	mov	r4, r0
 801a5c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5c2:	891b      	ldrh	r3, [r3, #8]
 801a5c4:	461d      	mov	r5, r3
 801a5c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a5c8:	68db      	ldr	r3, [r3, #12]
 801a5ca:	899b      	ldrh	r3, [r3, #12]
 801a5cc:	b29b      	uxth	r3, r3
 801a5ce:	4618      	mov	r0, r3
 801a5d0:	f7f8 ff6c 	bl	80134ac <lwip_htons>
 801a5d4:	4603      	mov	r3, r0
 801a5d6:	b2db      	uxtb	r3, r3
 801a5d8:	f003 0303 	and.w	r3, r3, #3
 801a5dc:	2b00      	cmp	r3, #0
 801a5de:	d00d      	beq.n	801a5fc <tcp_output+0x2a8>
 801a5e0:	2301      	movs	r3, #1
 801a5e2:	e00c      	b.n	801a5fe <tcp_output+0x2aa>
 801a5e4:	080209d4 	.word	0x080209d4
 801a5e8:	08020f18 	.word	0x08020f18
 801a5ec:	08020a28 	.word	0x08020a28
 801a5f0:	08020f30 	.word	0x08020f30
 801a5f4:	2000b524 	.word	0x2000b524
 801a5f8:	08020f58 	.word	0x08020f58
 801a5fc:	2300      	movs	r3, #0
 801a5fe:	442b      	add	r3, r5
 801a600:	4423      	add	r3, r4
 801a602:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801a604:	687b      	ldr	r3, [r7, #4]
 801a606:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801a608:	68bb      	ldr	r3, [r7, #8]
 801a60a:	1ad3      	subs	r3, r2, r3
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	da02      	bge.n	801a616 <tcp_output+0x2c2>
      pcb->snd_nxt = snd_nxt;
 801a610:	687b      	ldr	r3, [r7, #4]
 801a612:	68ba      	ldr	r2, [r7, #8]
 801a614:	651a      	str	r2, [r3, #80]	; 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801a616:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a618:	891b      	ldrh	r3, [r3, #8]
 801a61a:	461c      	mov	r4, r3
 801a61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a61e:	68db      	ldr	r3, [r3, #12]
 801a620:	899b      	ldrh	r3, [r3, #12]
 801a622:	b29b      	uxth	r3, r3
 801a624:	4618      	mov	r0, r3
 801a626:	f7f8 ff41 	bl	80134ac <lwip_htons>
 801a62a:	4603      	mov	r3, r0
 801a62c:	b2db      	uxtb	r3, r3
 801a62e:	f003 0303 	and.w	r3, r3, #3
 801a632:	2b00      	cmp	r3, #0
 801a634:	d001      	beq.n	801a63a <tcp_output+0x2e6>
 801a636:	2301      	movs	r3, #1
 801a638:	e000      	b.n	801a63c <tcp_output+0x2e8>
 801a63a:	2300      	movs	r3, #0
 801a63c:	4423      	add	r3, r4
 801a63e:	2b00      	cmp	r3, #0
 801a640:	d049      	beq.n	801a6d6 <tcp_output+0x382>
      seg->next = NULL;
 801a642:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a644:	2200      	movs	r2, #0
 801a646:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801a648:	687b      	ldr	r3, [r7, #4]
 801a64a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a64c:	2b00      	cmp	r3, #0
 801a64e:	d105      	bne.n	801a65c <tcp_output+0x308>
        pcb->unacked = seg;
 801a650:	687b      	ldr	r3, [r7, #4]
 801a652:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a654:	671a      	str	r2, [r3, #112]	; 0x70
        useg = seg;
 801a656:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a658:	623b      	str	r3, [r7, #32]
 801a65a:	e03f      	b.n	801a6dc <tcp_output+0x388>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801a65c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a65e:	68db      	ldr	r3, [r3, #12]
 801a660:	685b      	ldr	r3, [r3, #4]
 801a662:	4618      	mov	r0, r3
 801a664:	f7f8 ff37 	bl	80134d6 <lwip_htonl>
 801a668:	4604      	mov	r4, r0
 801a66a:	6a3b      	ldr	r3, [r7, #32]
 801a66c:	68db      	ldr	r3, [r3, #12]
 801a66e:	685b      	ldr	r3, [r3, #4]
 801a670:	4618      	mov	r0, r3
 801a672:	f7f8 ff30 	bl	80134d6 <lwip_htonl>
 801a676:	4603      	mov	r3, r0
 801a678:	1ae3      	subs	r3, r4, r3
 801a67a:	2b00      	cmp	r3, #0
 801a67c:	da24      	bge.n	801a6c8 <tcp_output+0x374>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801a67e:	687b      	ldr	r3, [r7, #4]
 801a680:	3370      	adds	r3, #112	; 0x70
 801a682:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a684:	e002      	b.n	801a68c <tcp_output+0x338>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801a686:	69fb      	ldr	r3, [r7, #28]
 801a688:	681b      	ldr	r3, [r3, #0]
 801a68a:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801a68c:	69fb      	ldr	r3, [r7, #28]
 801a68e:	681b      	ldr	r3, [r3, #0]
 801a690:	2b00      	cmp	r3, #0
 801a692:	d011      	beq.n	801a6b8 <tcp_output+0x364>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801a694:	69fb      	ldr	r3, [r7, #28]
 801a696:	681b      	ldr	r3, [r3, #0]
 801a698:	68db      	ldr	r3, [r3, #12]
 801a69a:	685b      	ldr	r3, [r3, #4]
 801a69c:	4618      	mov	r0, r3
 801a69e:	f7f8 ff1a 	bl	80134d6 <lwip_htonl>
 801a6a2:	4604      	mov	r4, r0
 801a6a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6a6:	68db      	ldr	r3, [r3, #12]
 801a6a8:	685b      	ldr	r3, [r3, #4]
 801a6aa:	4618      	mov	r0, r3
 801a6ac:	f7f8 ff13 	bl	80134d6 <lwip_htonl>
 801a6b0:	4603      	mov	r3, r0
 801a6b2:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	dbe6      	blt.n	801a686 <tcp_output+0x332>
          }
          seg->next = (*cur_seg);
 801a6b8:	69fb      	ldr	r3, [r7, #28]
 801a6ba:	681a      	ldr	r2, [r3, #0]
 801a6bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6be:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801a6c0:	69fb      	ldr	r3, [r7, #28]
 801a6c2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a6c4:	601a      	str	r2, [r3, #0]
 801a6c6:	e009      	b.n	801a6dc <tcp_output+0x388>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801a6c8:	6a3b      	ldr	r3, [r7, #32]
 801a6ca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a6cc:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801a6ce:	6a3b      	ldr	r3, [r7, #32]
 801a6d0:	681b      	ldr	r3, [r3, #0]
 801a6d2:	623b      	str	r3, [r7, #32]
 801a6d4:	e002      	b.n	801a6dc <tcp_output+0x388>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801a6d6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801a6d8:	f7fb fef4 	bl	80164c4 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801a6dc:	687b      	ldr	r3, [r7, #4]
 801a6de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a6e0:	627b      	str	r3, [r7, #36]	; 0x24
  while (seg != NULL &&
 801a6e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6e4:	2b00      	cmp	r3, #0
 801a6e6:	d012      	beq.n	801a70e <tcp_output+0x3ba>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801a6e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801a6ea:	68db      	ldr	r3, [r3, #12]
 801a6ec:	685b      	ldr	r3, [r3, #4]
 801a6ee:	4618      	mov	r0, r3
 801a6f0:	f7f8 fef1 	bl	80134d6 <lwip_htonl>
 801a6f4:	4602      	mov	r2, r0
 801a6f6:	687b      	ldr	r3, [r7, #4]
 801a6f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 801a6fa:	1ad3      	subs	r3, r2, r3
 801a6fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801a6fe:	8912      	ldrh	r2, [r2, #8]
 801a700:	4413      	add	r3, r2
  while (seg != NULL &&
 801a702:	69ba      	ldr	r2, [r7, #24]
 801a704:	429a      	cmp	r2, r3
 801a706:	f4bf aeda 	bcs.w	801a4be <tcp_output+0x16a>
 801a70a:	e000      	b.n	801a70e <tcp_output+0x3ba>
      break;
 801a70c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801a70e:	687b      	ldr	r3, [r7, #4]
 801a710:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801a712:	2b00      	cmp	r3, #0
 801a714:	d108      	bne.n	801a728 <tcp_output+0x3d4>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801a716:	687b      	ldr	r3, [r7, #4]
 801a718:	2200      	movs	r2, #0
 801a71a:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
 801a71e:	e004      	b.n	801a72a <tcp_output+0x3d6>
    goto output_done;
 801a720:	bf00      	nop
 801a722:	e002      	b.n	801a72a <tcp_output+0x3d6>
    goto output_done;
 801a724:	bf00      	nop
 801a726:	e000      	b.n	801a72a <tcp_output+0x3d6>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801a728:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801a72a:	687b      	ldr	r3, [r7, #4]
 801a72c:	8b5b      	ldrh	r3, [r3, #26]
 801a72e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 801a732:	b29a      	uxth	r2, r3
 801a734:	687b      	ldr	r3, [r7, #4]
 801a736:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801a738:	2300      	movs	r3, #0
}
 801a73a:	4618      	mov	r0, r3
 801a73c:	3728      	adds	r7, #40	; 0x28
 801a73e:	46bd      	mov	sp, r7
 801a740:	bdb0      	pop	{r4, r5, r7, pc}
 801a742:	bf00      	nop

0801a744 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801a744:	b580      	push	{r7, lr}
 801a746:	b082      	sub	sp, #8
 801a748:	af00      	add	r7, sp, #0
 801a74a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801a74c:	687b      	ldr	r3, [r7, #4]
 801a74e:	2b00      	cmp	r3, #0
 801a750:	d106      	bne.n	801a760 <tcp_output_segment_busy+0x1c>
 801a752:	4b09      	ldr	r3, [pc, #36]	; (801a778 <tcp_output_segment_busy+0x34>)
 801a754:	f240 529a 	movw	r2, #1434	; 0x59a
 801a758:	4908      	ldr	r1, [pc, #32]	; (801a77c <tcp_output_segment_busy+0x38>)
 801a75a:	4809      	ldr	r0, [pc, #36]	; (801a780 <tcp_output_segment_busy+0x3c>)
 801a75c:	f003 fcca 	bl	801e0f4 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801a760:	687b      	ldr	r3, [r7, #4]
 801a762:	685b      	ldr	r3, [r3, #4]
 801a764:	7b9b      	ldrb	r3, [r3, #14]
 801a766:	2b01      	cmp	r3, #1
 801a768:	d001      	beq.n	801a76e <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801a76a:	2301      	movs	r3, #1
 801a76c:	e000      	b.n	801a770 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801a76e:	2300      	movs	r3, #0
}
 801a770:	4618      	mov	r0, r3
 801a772:	3708      	adds	r7, #8
 801a774:	46bd      	mov	sp, r7
 801a776:	bd80      	pop	{r7, pc}
 801a778:	080209d4 	.word	0x080209d4
 801a77c:	08020f70 	.word	0x08020f70
 801a780:	08020a28 	.word	0x08020a28

0801a784 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801a784:	b5b0      	push	{r4, r5, r7, lr}
 801a786:	b08c      	sub	sp, #48	; 0x30
 801a788:	af04      	add	r7, sp, #16
 801a78a:	60f8      	str	r0, [r7, #12]
 801a78c:	60b9      	str	r1, [r7, #8]
 801a78e:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801a790:	68fb      	ldr	r3, [r7, #12]
 801a792:	2b00      	cmp	r3, #0
 801a794:	d106      	bne.n	801a7a4 <tcp_output_segment+0x20>
 801a796:	4b64      	ldr	r3, [pc, #400]	; (801a928 <tcp_output_segment+0x1a4>)
 801a798:	f44f 62b7 	mov.w	r2, #1464	; 0x5b8
 801a79c:	4963      	ldr	r1, [pc, #396]	; (801a92c <tcp_output_segment+0x1a8>)
 801a79e:	4864      	ldr	r0, [pc, #400]	; (801a930 <tcp_output_segment+0x1ac>)
 801a7a0:	f003 fca8 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801a7a4:	68bb      	ldr	r3, [r7, #8]
 801a7a6:	2b00      	cmp	r3, #0
 801a7a8:	d106      	bne.n	801a7b8 <tcp_output_segment+0x34>
 801a7aa:	4b5f      	ldr	r3, [pc, #380]	; (801a928 <tcp_output_segment+0x1a4>)
 801a7ac:	f240 52b9 	movw	r2, #1465	; 0x5b9
 801a7b0:	4960      	ldr	r1, [pc, #384]	; (801a934 <tcp_output_segment+0x1b0>)
 801a7b2:	485f      	ldr	r0, [pc, #380]	; (801a930 <tcp_output_segment+0x1ac>)
 801a7b4:	f003 fc9e 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801a7b8:	687b      	ldr	r3, [r7, #4]
 801a7ba:	2b00      	cmp	r3, #0
 801a7bc:	d106      	bne.n	801a7cc <tcp_output_segment+0x48>
 801a7be:	4b5a      	ldr	r3, [pc, #360]	; (801a928 <tcp_output_segment+0x1a4>)
 801a7c0:	f240 52ba 	movw	r2, #1466	; 0x5ba
 801a7c4:	495c      	ldr	r1, [pc, #368]	; (801a938 <tcp_output_segment+0x1b4>)
 801a7c6:	485a      	ldr	r0, [pc, #360]	; (801a930 <tcp_output_segment+0x1ac>)
 801a7c8:	f003 fc94 	bl	801e0f4 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801a7cc:	68f8      	ldr	r0, [r7, #12]
 801a7ce:	f7ff ffb9 	bl	801a744 <tcp_output_segment_busy>
 801a7d2:	4603      	mov	r3, r0
 801a7d4:	2b00      	cmp	r3, #0
 801a7d6:	d001      	beq.n	801a7dc <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801a7d8:	2300      	movs	r3, #0
 801a7da:	e0a0      	b.n	801a91e <tcp_output_segment+0x19a>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801a7dc:	68bb      	ldr	r3, [r7, #8]
 801a7de:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 801a7e0:	68fb      	ldr	r3, [r7, #12]
 801a7e2:	68dc      	ldr	r4, [r3, #12]
 801a7e4:	4610      	mov	r0, r2
 801a7e6:	f7f8 fe76 	bl	80134d6 <lwip_htonl>
 801a7ea:	4603      	mov	r3, r0
 801a7ec:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801a7ee:	68bb      	ldr	r3, [r7, #8]
 801a7f0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 801a7f2:	68fb      	ldr	r3, [r7, #12]
 801a7f4:	68dc      	ldr	r4, [r3, #12]
 801a7f6:	4610      	mov	r0, r2
 801a7f8:	f7f8 fe58 	bl	80134ac <lwip_htons>
 801a7fc:	4603      	mov	r3, r0
 801a7fe:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801a800:	68bb      	ldr	r3, [r7, #8]
 801a802:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801a804:	68ba      	ldr	r2, [r7, #8]
 801a806:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801a808:	441a      	add	r2, r3
 801a80a:	68bb      	ldr	r3, [r7, #8]
 801a80c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801a80e:	68fb      	ldr	r3, [r7, #12]
 801a810:	68db      	ldr	r3, [r3, #12]
 801a812:	3314      	adds	r3, #20
 801a814:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801a816:	68fb      	ldr	r3, [r7, #12]
 801a818:	7a9b      	ldrb	r3, [r3, #10]
 801a81a:	f003 0301 	and.w	r3, r3, #1
 801a81e:	2b00      	cmp	r3, #0
 801a820:	d015      	beq.n	801a84e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801a822:	68bb      	ldr	r3, [r7, #8]
 801a824:	3304      	adds	r3, #4
 801a826:	461a      	mov	r2, r3
 801a828:	6879      	ldr	r1, [r7, #4]
 801a82a:	f44f 7006 	mov.w	r0, #536	; 0x218
 801a82e:	f7fc fa33 	bl	8016c98 <tcp_eff_send_mss_netif>
 801a832:	4603      	mov	r3, r0
 801a834:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801a836:	8b7b      	ldrh	r3, [r7, #26]
 801a838:	f043 7301 	orr.w	r3, r3, #33816576	; 0x2040000
 801a83c:	4618      	mov	r0, r3
 801a83e:	f7f8 fe4a 	bl	80134d6 <lwip_htonl>
 801a842:	4602      	mov	r2, r0
 801a844:	69fb      	ldr	r3, [r7, #28]
 801a846:	601a      	str	r2, [r3, #0]
    opts += 1;
 801a848:	69fb      	ldr	r3, [r7, #28]
 801a84a:	3304      	adds	r3, #4
 801a84c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801a84e:	68bb      	ldr	r3, [r7, #8]
 801a850:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	; 0x30
 801a854:	2b00      	cmp	r3, #0
 801a856:	da02      	bge.n	801a85e <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801a858:	68bb      	ldr	r3, [r7, #8]
 801a85a:	2200      	movs	r2, #0
 801a85c:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  if (pcb->rttest == 0) {
 801a85e:	68bb      	ldr	r3, [r7, #8]
 801a860:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801a862:	2b00      	cmp	r3, #0
 801a864:	d10c      	bne.n	801a880 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801a866:	4b35      	ldr	r3, [pc, #212]	; (801a93c <tcp_output_segment+0x1b8>)
 801a868:	681a      	ldr	r2, [r3, #0]
 801a86a:	68bb      	ldr	r3, [r7, #8]
 801a86c:	635a      	str	r2, [r3, #52]	; 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801a86e:	68fb      	ldr	r3, [r7, #12]
 801a870:	68db      	ldr	r3, [r3, #12]
 801a872:	685b      	ldr	r3, [r3, #4]
 801a874:	4618      	mov	r0, r3
 801a876:	f7f8 fe2e 	bl	80134d6 <lwip_htonl>
 801a87a:	4602      	mov	r2, r0
 801a87c:	68bb      	ldr	r3, [r7, #8]
 801a87e:	639a      	str	r2, [r3, #56]	; 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801a880:	68fb      	ldr	r3, [r7, #12]
 801a882:	68db      	ldr	r3, [r3, #12]
 801a884:	461a      	mov	r2, r3
 801a886:	68fb      	ldr	r3, [r7, #12]
 801a888:	685b      	ldr	r3, [r3, #4]
 801a88a:	685b      	ldr	r3, [r3, #4]
 801a88c:	1ad3      	subs	r3, r2, r3
 801a88e:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801a890:	68fb      	ldr	r3, [r7, #12]
 801a892:	685b      	ldr	r3, [r3, #4]
 801a894:	8959      	ldrh	r1, [r3, #10]
 801a896:	68fb      	ldr	r3, [r7, #12]
 801a898:	685b      	ldr	r3, [r3, #4]
 801a89a:	8b3a      	ldrh	r2, [r7, #24]
 801a89c:	1a8a      	subs	r2, r1, r2
 801a89e:	b292      	uxth	r2, r2
 801a8a0:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801a8a2:	68fb      	ldr	r3, [r7, #12]
 801a8a4:	685b      	ldr	r3, [r3, #4]
 801a8a6:	8919      	ldrh	r1, [r3, #8]
 801a8a8:	68fb      	ldr	r3, [r7, #12]
 801a8aa:	685b      	ldr	r3, [r3, #4]
 801a8ac:	8b3a      	ldrh	r2, [r7, #24]
 801a8ae:	1a8a      	subs	r2, r1, r2
 801a8b0:	b292      	uxth	r2, r2
 801a8b2:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801a8b4:	68fb      	ldr	r3, [r7, #12]
 801a8b6:	685b      	ldr	r3, [r3, #4]
 801a8b8:	68fa      	ldr	r2, [r7, #12]
 801a8ba:	68d2      	ldr	r2, [r2, #12]
 801a8bc:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801a8be:	68fb      	ldr	r3, [r7, #12]
 801a8c0:	68db      	ldr	r3, [r3, #12]
 801a8c2:	2200      	movs	r2, #0
 801a8c4:	741a      	strb	r2, [r3, #16]
 801a8c6:	2200      	movs	r2, #0
 801a8c8:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801a8ca:	68fb      	ldr	r3, [r7, #12]
 801a8cc:	68db      	ldr	r3, [r3, #12]
 801a8ce:	f103 0214 	add.w	r2, r3, #20
 801a8d2:	68fb      	ldr	r3, [r7, #12]
 801a8d4:	7a9b      	ldrb	r3, [r3, #10]
 801a8d6:	009b      	lsls	r3, r3, #2
 801a8d8:	f003 0304 	and.w	r3, r3, #4
 801a8dc:	4413      	add	r3, r2
 801a8de:	69fa      	ldr	r2, [r7, #28]
 801a8e0:	429a      	cmp	r2, r3
 801a8e2:	d006      	beq.n	801a8f2 <tcp_output_segment+0x16e>
 801a8e4:	4b10      	ldr	r3, [pc, #64]	; (801a928 <tcp_output_segment+0x1a4>)
 801a8e6:	f240 621c 	movw	r2, #1564	; 0x61c
 801a8ea:	4915      	ldr	r1, [pc, #84]	; (801a940 <tcp_output_segment+0x1bc>)
 801a8ec:	4810      	ldr	r0, [pc, #64]	; (801a930 <tcp_output_segment+0x1ac>)
 801a8ee:	f003 fc01 	bl	801e0f4 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801a8f2:	68fb      	ldr	r3, [r7, #12]
 801a8f4:	6858      	ldr	r0, [r3, #4]
 801a8f6:	68b9      	ldr	r1, [r7, #8]
 801a8f8:	68bb      	ldr	r3, [r7, #8]
 801a8fa:	1d1c      	adds	r4, r3, #4
 801a8fc:	68bb      	ldr	r3, [r7, #8]
 801a8fe:	7add      	ldrb	r5, [r3, #11]
 801a900:	68bb      	ldr	r3, [r7, #8]
 801a902:	7a9b      	ldrb	r3, [r3, #10]
 801a904:	687a      	ldr	r2, [r7, #4]
 801a906:	9202      	str	r2, [sp, #8]
 801a908:	2206      	movs	r2, #6
 801a90a:	9201      	str	r2, [sp, #4]
 801a90c:	9300      	str	r3, [sp, #0]
 801a90e:	462b      	mov	r3, r5
 801a910:	4622      	mov	r2, r4
 801a912:	f002 fa6f 	bl	801cdf4 <ip4_output_if>
 801a916:	4603      	mov	r3, r0
 801a918:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801a91a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a91e:	4618      	mov	r0, r3
 801a920:	3720      	adds	r7, #32
 801a922:	46bd      	mov	sp, r7
 801a924:	bdb0      	pop	{r4, r5, r7, pc}
 801a926:	bf00      	nop
 801a928:	080209d4 	.word	0x080209d4
 801a92c:	08020f98 	.word	0x08020f98
 801a930:	08020a28 	.word	0x08020a28
 801a934:	08020fb8 	.word	0x08020fb8
 801a938:	08020fd8 	.word	0x08020fd8
 801a93c:	2000b514 	.word	0x2000b514
 801a940:	08020ffc 	.word	0x08020ffc

0801a944 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801a944:	b5b0      	push	{r4, r5, r7, lr}
 801a946:	b084      	sub	sp, #16
 801a948:	af00      	add	r7, sp, #0
 801a94a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801a94c:	687b      	ldr	r3, [r7, #4]
 801a94e:	2b00      	cmp	r3, #0
 801a950:	d106      	bne.n	801a960 <tcp_rexmit_rto_prepare+0x1c>
 801a952:	4b31      	ldr	r3, [pc, #196]	; (801aa18 <tcp_rexmit_rto_prepare+0xd4>)
 801a954:	f240 6263 	movw	r2, #1635	; 0x663
 801a958:	4930      	ldr	r1, [pc, #192]	; (801aa1c <tcp_rexmit_rto_prepare+0xd8>)
 801a95a:	4831      	ldr	r0, [pc, #196]	; (801aa20 <tcp_rexmit_rto_prepare+0xdc>)
 801a95c:	f003 fbca 	bl	801e0f4 <iprintf>

  if (pcb->unacked == NULL) {
 801a960:	687b      	ldr	r3, [r7, #4]
 801a962:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a964:	2b00      	cmp	r3, #0
 801a966:	d102      	bne.n	801a96e <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801a968:	f06f 0305 	mvn.w	r3, #5
 801a96c:	e050      	b.n	801aa10 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a96e:	687b      	ldr	r3, [r7, #4]
 801a970:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801a972:	60fb      	str	r3, [r7, #12]
 801a974:	e00b      	b.n	801a98e <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801a976:	68f8      	ldr	r0, [r7, #12]
 801a978:	f7ff fee4 	bl	801a744 <tcp_output_segment_busy>
 801a97c:	4603      	mov	r3, r0
 801a97e:	2b00      	cmp	r3, #0
 801a980:	d002      	beq.n	801a988 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801a982:	f06f 0305 	mvn.w	r3, #5
 801a986:	e043      	b.n	801aa10 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801a988:	68fb      	ldr	r3, [r7, #12]
 801a98a:	681b      	ldr	r3, [r3, #0]
 801a98c:	60fb      	str	r3, [r7, #12]
 801a98e:	68fb      	ldr	r3, [r7, #12]
 801a990:	681b      	ldr	r3, [r3, #0]
 801a992:	2b00      	cmp	r3, #0
 801a994:	d1ef      	bne.n	801a976 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801a996:	68f8      	ldr	r0, [r7, #12]
 801a998:	f7ff fed4 	bl	801a744 <tcp_output_segment_busy>
 801a99c:	4603      	mov	r3, r0
 801a99e:	2b00      	cmp	r3, #0
 801a9a0:	d002      	beq.n	801a9a8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801a9a2:	f06f 0305 	mvn.w	r3, #5
 801a9a6:	e033      	b.n	801aa10 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801a9a8:	687b      	ldr	r3, [r7, #4]
 801a9aa:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 801a9ac:	68fb      	ldr	r3, [r7, #12]
 801a9ae:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801a9b0:	687b      	ldr	r3, [r7, #4]
 801a9b2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 801a9b4:	687b      	ldr	r3, [r7, #4]
 801a9b6:	66da      	str	r2, [r3, #108]	; 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801a9b8:	687b      	ldr	r3, [r7, #4]
 801a9ba:	2200      	movs	r2, #0
 801a9bc:	671a      	str	r2, [r3, #112]	; 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	8b5b      	ldrh	r3, [r3, #26]
 801a9c2:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 801a9c6:	b29a      	uxth	r2, r3
 801a9c8:	687b      	ldr	r3, [r7, #4]
 801a9ca:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801a9cc:	68fb      	ldr	r3, [r7, #12]
 801a9ce:	68db      	ldr	r3, [r3, #12]
 801a9d0:	685b      	ldr	r3, [r3, #4]
 801a9d2:	4618      	mov	r0, r3
 801a9d4:	f7f8 fd7f 	bl	80134d6 <lwip_htonl>
 801a9d8:	4604      	mov	r4, r0
 801a9da:	68fb      	ldr	r3, [r7, #12]
 801a9dc:	891b      	ldrh	r3, [r3, #8]
 801a9de:	461d      	mov	r5, r3
 801a9e0:	68fb      	ldr	r3, [r7, #12]
 801a9e2:	68db      	ldr	r3, [r3, #12]
 801a9e4:	899b      	ldrh	r3, [r3, #12]
 801a9e6:	b29b      	uxth	r3, r3
 801a9e8:	4618      	mov	r0, r3
 801a9ea:	f7f8 fd5f 	bl	80134ac <lwip_htons>
 801a9ee:	4603      	mov	r3, r0
 801a9f0:	b2db      	uxtb	r3, r3
 801a9f2:	f003 0303 	and.w	r3, r3, #3
 801a9f6:	2b00      	cmp	r3, #0
 801a9f8:	d001      	beq.n	801a9fe <tcp_rexmit_rto_prepare+0xba>
 801a9fa:	2301      	movs	r3, #1
 801a9fc:	e000      	b.n	801aa00 <tcp_rexmit_rto_prepare+0xbc>
 801a9fe:	2300      	movs	r3, #0
 801aa00:	442b      	add	r3, r5
 801aa02:	18e2      	adds	r2, r4, r3
 801aa04:	687b      	ldr	r3, [r7, #4]
 801aa06:	64da      	str	r2, [r3, #76]	; 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801aa08:	687b      	ldr	r3, [r7, #4]
 801aa0a:	2200      	movs	r2, #0
 801aa0c:	635a      	str	r2, [r3, #52]	; 0x34

  return ERR_OK;
 801aa0e:	2300      	movs	r3, #0
}
 801aa10:	4618      	mov	r0, r3
 801aa12:	3710      	adds	r7, #16
 801aa14:	46bd      	mov	sp, r7
 801aa16:	bdb0      	pop	{r4, r5, r7, pc}
 801aa18:	080209d4 	.word	0x080209d4
 801aa1c:	08021010 	.word	0x08021010
 801aa20:	08020a28 	.word	0x08020a28

0801aa24 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801aa24:	b580      	push	{r7, lr}
 801aa26:	b082      	sub	sp, #8
 801aa28:	af00      	add	r7, sp, #0
 801aa2a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801aa2c:	687b      	ldr	r3, [r7, #4]
 801aa2e:	2b00      	cmp	r3, #0
 801aa30:	d106      	bne.n	801aa40 <tcp_rexmit_rto_commit+0x1c>
 801aa32:	4b0d      	ldr	r3, [pc, #52]	; (801aa68 <tcp_rexmit_rto_commit+0x44>)
 801aa34:	f44f 62d3 	mov.w	r2, #1688	; 0x698
 801aa38:	490c      	ldr	r1, [pc, #48]	; (801aa6c <tcp_rexmit_rto_commit+0x48>)
 801aa3a:	480d      	ldr	r0, [pc, #52]	; (801aa70 <tcp_rexmit_rto_commit+0x4c>)
 801aa3c:	f003 fb5a 	bl	801e0f4 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801aa40:	687b      	ldr	r3, [r7, #4]
 801aa42:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801aa46:	2bff      	cmp	r3, #255	; 0xff
 801aa48:	d007      	beq.n	801aa5a <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801aa4a:	687b      	ldr	r3, [r7, #4]
 801aa4c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801aa50:	3301      	adds	r3, #1
 801aa52:	b2da      	uxtb	r2, r3
 801aa54:	687b      	ldr	r3, [r7, #4]
 801aa56:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801aa5a:	6878      	ldr	r0, [r7, #4]
 801aa5c:	f7ff fc7a 	bl	801a354 <tcp_output>
}
 801aa60:	bf00      	nop
 801aa62:	3708      	adds	r7, #8
 801aa64:	46bd      	mov	sp, r7
 801aa66:	bd80      	pop	{r7, pc}
 801aa68:	080209d4 	.word	0x080209d4
 801aa6c:	08021034 	.word	0x08021034
 801aa70:	08020a28 	.word	0x08020a28

0801aa74 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801aa74:	b580      	push	{r7, lr}
 801aa76:	b082      	sub	sp, #8
 801aa78:	af00      	add	r7, sp, #0
 801aa7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801aa7c:	687b      	ldr	r3, [r7, #4]
 801aa7e:	2b00      	cmp	r3, #0
 801aa80:	d106      	bne.n	801aa90 <tcp_rexmit_rto+0x1c>
 801aa82:	4b0a      	ldr	r3, [pc, #40]	; (801aaac <tcp_rexmit_rto+0x38>)
 801aa84:	f240 62ad 	movw	r2, #1709	; 0x6ad
 801aa88:	4909      	ldr	r1, [pc, #36]	; (801aab0 <tcp_rexmit_rto+0x3c>)
 801aa8a:	480a      	ldr	r0, [pc, #40]	; (801aab4 <tcp_rexmit_rto+0x40>)
 801aa8c:	f003 fb32 	bl	801e0f4 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801aa90:	6878      	ldr	r0, [r7, #4]
 801aa92:	f7ff ff57 	bl	801a944 <tcp_rexmit_rto_prepare>
 801aa96:	4603      	mov	r3, r0
 801aa98:	2b00      	cmp	r3, #0
 801aa9a:	d102      	bne.n	801aaa2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801aa9c:	6878      	ldr	r0, [r7, #4]
 801aa9e:	f7ff ffc1 	bl	801aa24 <tcp_rexmit_rto_commit>
  }
}
 801aaa2:	bf00      	nop
 801aaa4:	3708      	adds	r7, #8
 801aaa6:	46bd      	mov	sp, r7
 801aaa8:	bd80      	pop	{r7, pc}
 801aaaa:	bf00      	nop
 801aaac:	080209d4 	.word	0x080209d4
 801aab0:	08021058 	.word	0x08021058
 801aab4:	08020a28 	.word	0x08020a28

0801aab8 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801aab8:	b590      	push	{r4, r7, lr}
 801aaba:	b085      	sub	sp, #20
 801aabc:	af00      	add	r7, sp, #0
 801aabe:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801aac0:	687b      	ldr	r3, [r7, #4]
 801aac2:	2b00      	cmp	r3, #0
 801aac4:	d106      	bne.n	801aad4 <tcp_rexmit+0x1c>
 801aac6:	4b2f      	ldr	r3, [pc, #188]	; (801ab84 <tcp_rexmit+0xcc>)
 801aac8:	f240 62c1 	movw	r2, #1729	; 0x6c1
 801aacc:	492e      	ldr	r1, [pc, #184]	; (801ab88 <tcp_rexmit+0xd0>)
 801aace:	482f      	ldr	r0, [pc, #188]	; (801ab8c <tcp_rexmit+0xd4>)
 801aad0:	f003 fb10 	bl	801e0f4 <iprintf>

  if (pcb->unacked == NULL) {
 801aad4:	687b      	ldr	r3, [r7, #4]
 801aad6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aad8:	2b00      	cmp	r3, #0
 801aada:	d102      	bne.n	801aae2 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801aadc:	f06f 0305 	mvn.w	r3, #5
 801aae0:	e04c      	b.n	801ab7c <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801aae2:	687b      	ldr	r3, [r7, #4]
 801aae4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801aae6:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801aae8:	68b8      	ldr	r0, [r7, #8]
 801aaea:	f7ff fe2b 	bl	801a744 <tcp_output_segment_busy>
 801aaee:	4603      	mov	r3, r0
 801aaf0:	2b00      	cmp	r3, #0
 801aaf2:	d002      	beq.n	801aafa <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801aaf4:	f06f 0305 	mvn.w	r3, #5
 801aaf8:	e040      	b.n	801ab7c <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801aafa:	68bb      	ldr	r3, [r7, #8]
 801aafc:	681a      	ldr	r2, [r3, #0]
 801aafe:	687b      	ldr	r3, [r7, #4]
 801ab00:	671a      	str	r2, [r3, #112]	; 0x70

  cur_seg = &(pcb->unsent);
 801ab02:	687b      	ldr	r3, [r7, #4]
 801ab04:	336c      	adds	r3, #108	; 0x6c
 801ab06:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801ab08:	e002      	b.n	801ab10 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801ab0a:	68fb      	ldr	r3, [r7, #12]
 801ab0c:	681b      	ldr	r3, [r3, #0]
 801ab0e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801ab10:	68fb      	ldr	r3, [r7, #12]
 801ab12:	681b      	ldr	r3, [r3, #0]
 801ab14:	2b00      	cmp	r3, #0
 801ab16:	d011      	beq.n	801ab3c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801ab18:	68fb      	ldr	r3, [r7, #12]
 801ab1a:	681b      	ldr	r3, [r3, #0]
 801ab1c:	68db      	ldr	r3, [r3, #12]
 801ab1e:	685b      	ldr	r3, [r3, #4]
 801ab20:	4618      	mov	r0, r3
 801ab22:	f7f8 fcd8 	bl	80134d6 <lwip_htonl>
 801ab26:	4604      	mov	r4, r0
 801ab28:	68bb      	ldr	r3, [r7, #8]
 801ab2a:	68db      	ldr	r3, [r3, #12]
 801ab2c:	685b      	ldr	r3, [r3, #4]
 801ab2e:	4618      	mov	r0, r3
 801ab30:	f7f8 fcd1 	bl	80134d6 <lwip_htonl>
 801ab34:	4603      	mov	r3, r0
 801ab36:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801ab38:	2b00      	cmp	r3, #0
 801ab3a:	dbe6      	blt.n	801ab0a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801ab3c:	68fb      	ldr	r3, [r7, #12]
 801ab3e:	681a      	ldr	r2, [r3, #0]
 801ab40:	68bb      	ldr	r3, [r7, #8]
 801ab42:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801ab44:	68fb      	ldr	r3, [r7, #12]
 801ab46:	68ba      	ldr	r2, [r7, #8]
 801ab48:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801ab4a:	68bb      	ldr	r3, [r7, #8]
 801ab4c:	681b      	ldr	r3, [r3, #0]
 801ab4e:	2b00      	cmp	r3, #0
 801ab50:	d103      	bne.n	801ab5a <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801ab52:	687b      	ldr	r3, [r7, #4]
 801ab54:	2200      	movs	r2, #0
 801ab56:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801ab5a:	687b      	ldr	r3, [r7, #4]
 801ab5c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801ab60:	2bff      	cmp	r3, #255	; 0xff
 801ab62:	d007      	beq.n	801ab74 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801ab64:	687b      	ldr	r3, [r7, #4]
 801ab66:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 801ab6a:	3301      	adds	r3, #1
 801ab6c:	b2da      	uxtb	r2, r3
 801ab6e:	687b      	ldr	r3, [r7, #4]
 801ab70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801ab74:	687b      	ldr	r3, [r7, #4]
 801ab76:	2200      	movs	r2, #0
 801ab78:	635a      	str	r2, [r3, #52]	; 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801ab7a:	2300      	movs	r3, #0
}
 801ab7c:	4618      	mov	r0, r3
 801ab7e:	3714      	adds	r7, #20
 801ab80:	46bd      	mov	sp, r7
 801ab82:	bd90      	pop	{r4, r7, pc}
 801ab84:	080209d4 	.word	0x080209d4
 801ab88:	08021074 	.word	0x08021074
 801ab8c:	08020a28 	.word	0x08020a28

0801ab90 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801ab90:	b580      	push	{r7, lr}
 801ab92:	b082      	sub	sp, #8
 801ab94:	af00      	add	r7, sp, #0
 801ab96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801ab98:	687b      	ldr	r3, [r7, #4]
 801ab9a:	2b00      	cmp	r3, #0
 801ab9c:	d106      	bne.n	801abac <tcp_rexmit_fast+0x1c>
 801ab9e:	4b2f      	ldr	r3, [pc, #188]	; (801ac5c <tcp_rexmit_fast+0xcc>)
 801aba0:	f240 62f9 	movw	r2, #1785	; 0x6f9
 801aba4:	492e      	ldr	r1, [pc, #184]	; (801ac60 <tcp_rexmit_fast+0xd0>)
 801aba6:	482f      	ldr	r0, [pc, #188]	; (801ac64 <tcp_rexmit_fast+0xd4>)
 801aba8:	f003 faa4 	bl	801e0f4 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801abac:	687b      	ldr	r3, [r7, #4]
 801abae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 801abb0:	2b00      	cmp	r3, #0
 801abb2:	d04f      	beq.n	801ac54 <tcp_rexmit_fast+0xc4>
 801abb4:	687b      	ldr	r3, [r7, #4]
 801abb6:	8b5b      	ldrh	r3, [r3, #26]
 801abb8:	f003 0304 	and.w	r3, r3, #4
 801abbc:	2b00      	cmp	r3, #0
 801abbe:	d149      	bne.n	801ac54 <tcp_rexmit_fast+0xc4>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801abc0:	6878      	ldr	r0, [r7, #4]
 801abc2:	f7ff ff79 	bl	801aab8 <tcp_rexmit>
 801abc6:	4603      	mov	r3, r0
 801abc8:	2b00      	cmp	r3, #0
 801abca:	d143      	bne.n	801ac54 <tcp_rexmit_fast+0xc4>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801abcc:	687b      	ldr	r3, [r7, #4]
 801abce:	f8b3 2048 	ldrh.w	r2, [r3, #72]	; 0x48
 801abd2:	687b      	ldr	r3, [r7, #4]
 801abd4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801abd8:	429a      	cmp	r2, r3
 801abda:	d208      	bcs.n	801abee <tcp_rexmit_fast+0x5e>
 801abdc:	687b      	ldr	r3, [r7, #4]
 801abde:	f8b3 3048 	ldrh.w	r3, [r3, #72]	; 0x48
 801abe2:	2b00      	cmp	r3, #0
 801abe4:	da00      	bge.n	801abe8 <tcp_rexmit_fast+0x58>
 801abe6:	3301      	adds	r3, #1
 801abe8:	105b      	asrs	r3, r3, #1
 801abea:	b29b      	uxth	r3, r3
 801abec:	e007      	b.n	801abfe <tcp_rexmit_fast+0x6e>
 801abee:	687b      	ldr	r3, [r7, #4]
 801abf0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 801abf4:	2b00      	cmp	r3, #0
 801abf6:	da00      	bge.n	801abfa <tcp_rexmit_fast+0x6a>
 801abf8:	3301      	adds	r3, #1
 801abfa:	105b      	asrs	r3, r3, #1
 801abfc:	b29b      	uxth	r3, r3
 801abfe:	687a      	ldr	r2, [r7, #4]
 801ac00:	f8a2 304a 	strh.w	r3, [r2, #74]	; 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801ac04:	687b      	ldr	r3, [r7, #4]
 801ac06:	f8b3 304a 	ldrh.w	r3, [r3, #74]	; 0x4a
 801ac0a:	461a      	mov	r2, r3
 801ac0c:	687b      	ldr	r3, [r7, #4]
 801ac0e:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ac10:	005b      	lsls	r3, r3, #1
 801ac12:	429a      	cmp	r2, r3
 801ac14:	d206      	bcs.n	801ac24 <tcp_rexmit_fast+0x94>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801ac16:	687b      	ldr	r3, [r7, #4]
 801ac18:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ac1a:	005b      	lsls	r3, r3, #1
 801ac1c:	b29a      	uxth	r2, r3
 801ac1e:	687b      	ldr	r3, [r7, #4]
 801ac20:	f8a3 204a 	strh.w	r2, [r3, #74]	; 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801ac24:	687b      	ldr	r3, [r7, #4]
 801ac26:	f8b3 204a 	ldrh.w	r2, [r3, #74]	; 0x4a
 801ac2a:	687b      	ldr	r3, [r7, #4]
 801ac2c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 801ac2e:	4619      	mov	r1, r3
 801ac30:	0049      	lsls	r1, r1, #1
 801ac32:	440b      	add	r3, r1
 801ac34:	b29b      	uxth	r3, r3
 801ac36:	4413      	add	r3, r2
 801ac38:	b29a      	uxth	r2, r3
 801ac3a:	687b      	ldr	r3, [r7, #4]
 801ac3c:	f8a3 2048 	strh.w	r2, [r3, #72]	; 0x48
      tcp_set_flags(pcb, TF_INFR);
 801ac40:	687b      	ldr	r3, [r7, #4]
 801ac42:	8b5b      	ldrh	r3, [r3, #26]
 801ac44:	f043 0304 	orr.w	r3, r3, #4
 801ac48:	b29a      	uxth	r2, r3
 801ac4a:	687b      	ldr	r3, [r7, #4]
 801ac4c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801ac4e:	687b      	ldr	r3, [r7, #4]
 801ac50:	2200      	movs	r2, #0
 801ac52:	861a      	strh	r2, [r3, #48]	; 0x30
    }
  }
}
 801ac54:	bf00      	nop
 801ac56:	3708      	adds	r7, #8
 801ac58:	46bd      	mov	sp, r7
 801ac5a:	bd80      	pop	{r7, pc}
 801ac5c:	080209d4 	.word	0x080209d4
 801ac60:	0802108c 	.word	0x0802108c
 801ac64:	08020a28 	.word	0x08020a28

0801ac68 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801ac68:	b580      	push	{r7, lr}
 801ac6a:	b086      	sub	sp, #24
 801ac6c:	af00      	add	r7, sp, #0
 801ac6e:	60f8      	str	r0, [r7, #12]
 801ac70:	607b      	str	r3, [r7, #4]
 801ac72:	460b      	mov	r3, r1
 801ac74:	817b      	strh	r3, [r7, #10]
 801ac76:	4613      	mov	r3, r2
 801ac78:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801ac7a:	897a      	ldrh	r2, [r7, #10]
 801ac7c:	893b      	ldrh	r3, [r7, #8]
 801ac7e:	4413      	add	r3, r2
 801ac80:	b29b      	uxth	r3, r3
 801ac82:	3314      	adds	r3, #20
 801ac84:	b29b      	uxth	r3, r3
 801ac86:	f44f 7220 	mov.w	r2, #640	; 0x280
 801ac8a:	4619      	mov	r1, r3
 801ac8c:	2022      	movs	r0, #34	; 0x22
 801ac8e:	f7f9 fd0b 	bl	80146a8 <pbuf_alloc>
 801ac92:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801ac94:	697b      	ldr	r3, [r7, #20]
 801ac96:	2b00      	cmp	r3, #0
 801ac98:	d04e      	beq.n	801ad38 <tcp_output_alloc_header_common+0xd0>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801ac9a:	697b      	ldr	r3, [r7, #20]
 801ac9c:	895b      	ldrh	r3, [r3, #10]
 801ac9e:	461a      	mov	r2, r3
 801aca0:	897b      	ldrh	r3, [r7, #10]
 801aca2:	3314      	adds	r3, #20
 801aca4:	429a      	cmp	r2, r3
 801aca6:	da06      	bge.n	801acb6 <tcp_output_alloc_header_common+0x4e>
 801aca8:	4b26      	ldr	r3, [pc, #152]	; (801ad44 <tcp_output_alloc_header_common+0xdc>)
 801acaa:	f240 7224 	movw	r2, #1828	; 0x724
 801acae:	4926      	ldr	r1, [pc, #152]	; (801ad48 <tcp_output_alloc_header_common+0xe0>)
 801acb0:	4826      	ldr	r0, [pc, #152]	; (801ad4c <tcp_output_alloc_header_common+0xe4>)
 801acb2:	f003 fa1f 	bl	801e0f4 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801acb6:	697b      	ldr	r3, [r7, #20]
 801acb8:	685b      	ldr	r3, [r3, #4]
 801acba:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801acbc:	8c3b      	ldrh	r3, [r7, #32]
 801acbe:	4618      	mov	r0, r3
 801acc0:	f7f8 fbf4 	bl	80134ac <lwip_htons>
 801acc4:	4603      	mov	r3, r0
 801acc6:	461a      	mov	r2, r3
 801acc8:	693b      	ldr	r3, [r7, #16]
 801acca:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801accc:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801acce:	4618      	mov	r0, r3
 801acd0:	f7f8 fbec 	bl	80134ac <lwip_htons>
 801acd4:	4603      	mov	r3, r0
 801acd6:	461a      	mov	r2, r3
 801acd8:	693b      	ldr	r3, [r7, #16]
 801acda:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801acdc:	693b      	ldr	r3, [r7, #16]
 801acde:	687a      	ldr	r2, [r7, #4]
 801ace0:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801ace2:	68f8      	ldr	r0, [r7, #12]
 801ace4:	f7f8 fbf7 	bl	80134d6 <lwip_htonl>
 801ace8:	4602      	mov	r2, r0
 801acea:	693b      	ldr	r3, [r7, #16]
 801acec:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801acee:	897b      	ldrh	r3, [r7, #10]
 801acf0:	089b      	lsrs	r3, r3, #2
 801acf2:	b29b      	uxth	r3, r3
 801acf4:	3305      	adds	r3, #5
 801acf6:	b29b      	uxth	r3, r3
 801acf8:	031b      	lsls	r3, r3, #12
 801acfa:	b29a      	uxth	r2, r3
 801acfc:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801ad00:	b29b      	uxth	r3, r3
 801ad02:	4313      	orrs	r3, r2
 801ad04:	b29b      	uxth	r3, r3
 801ad06:	4618      	mov	r0, r3
 801ad08:	f7f8 fbd0 	bl	80134ac <lwip_htons>
 801ad0c:	4603      	mov	r3, r0
 801ad0e:	461a      	mov	r2, r3
 801ad10:	693b      	ldr	r3, [r7, #16]
 801ad12:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801ad14:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801ad16:	4618      	mov	r0, r3
 801ad18:	f7f8 fbc8 	bl	80134ac <lwip_htons>
 801ad1c:	4603      	mov	r3, r0
 801ad1e:	461a      	mov	r2, r3
 801ad20:	693b      	ldr	r3, [r7, #16]
 801ad22:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801ad24:	693b      	ldr	r3, [r7, #16]
 801ad26:	2200      	movs	r2, #0
 801ad28:	741a      	strb	r2, [r3, #16]
 801ad2a:	2200      	movs	r2, #0
 801ad2c:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801ad2e:	693b      	ldr	r3, [r7, #16]
 801ad30:	2200      	movs	r2, #0
 801ad32:	749a      	strb	r2, [r3, #18]
 801ad34:	2200      	movs	r2, #0
 801ad36:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801ad38:	697b      	ldr	r3, [r7, #20]
}
 801ad3a:	4618      	mov	r0, r3
 801ad3c:	3718      	adds	r7, #24
 801ad3e:	46bd      	mov	sp, r7
 801ad40:	bd80      	pop	{r7, pc}
 801ad42:	bf00      	nop
 801ad44:	080209d4 	.word	0x080209d4
 801ad48:	080210ac 	.word	0x080210ac
 801ad4c:	08020a28 	.word	0x08020a28

0801ad50 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801ad50:	b5b0      	push	{r4, r5, r7, lr}
 801ad52:	b08a      	sub	sp, #40	; 0x28
 801ad54:	af04      	add	r7, sp, #16
 801ad56:	60f8      	str	r0, [r7, #12]
 801ad58:	607b      	str	r3, [r7, #4]
 801ad5a:	460b      	mov	r3, r1
 801ad5c:	817b      	strh	r3, [r7, #10]
 801ad5e:	4613      	mov	r3, r2
 801ad60:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801ad62:	68fb      	ldr	r3, [r7, #12]
 801ad64:	2b00      	cmp	r3, #0
 801ad66:	d106      	bne.n	801ad76 <tcp_output_alloc_header+0x26>
 801ad68:	4b15      	ldr	r3, [pc, #84]	; (801adc0 <tcp_output_alloc_header+0x70>)
 801ad6a:	f240 7242 	movw	r2, #1858	; 0x742
 801ad6e:	4915      	ldr	r1, [pc, #84]	; (801adc4 <tcp_output_alloc_header+0x74>)
 801ad70:	4815      	ldr	r0, [pc, #84]	; (801adc8 <tcp_output_alloc_header+0x78>)
 801ad72:	f003 f9bf 	bl	801e0f4 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801ad76:	68fb      	ldr	r3, [r7, #12]
 801ad78:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801ad7a:	68fb      	ldr	r3, [r7, #12]
 801ad7c:	8adb      	ldrh	r3, [r3, #22]
 801ad7e:	68fa      	ldr	r2, [r7, #12]
 801ad80:	8b12      	ldrh	r2, [r2, #24]
 801ad82:	68f9      	ldr	r1, [r7, #12]
 801ad84:	8d49      	ldrh	r1, [r1, #42]	; 0x2a
 801ad86:	893d      	ldrh	r5, [r7, #8]
 801ad88:	897c      	ldrh	r4, [r7, #10]
 801ad8a:	9103      	str	r1, [sp, #12]
 801ad8c:	2110      	movs	r1, #16
 801ad8e:	9102      	str	r1, [sp, #8]
 801ad90:	9201      	str	r2, [sp, #4]
 801ad92:	9300      	str	r3, [sp, #0]
 801ad94:	687b      	ldr	r3, [r7, #4]
 801ad96:	462a      	mov	r2, r5
 801ad98:	4621      	mov	r1, r4
 801ad9a:	f7ff ff65 	bl	801ac68 <tcp_output_alloc_header_common>
 801ad9e:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801ada0:	697b      	ldr	r3, [r7, #20]
 801ada2:	2b00      	cmp	r3, #0
 801ada4:	d006      	beq.n	801adb4 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801ada6:	68fb      	ldr	r3, [r7, #12]
 801ada8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801adaa:	68fa      	ldr	r2, [r7, #12]
 801adac:	8d52      	ldrh	r2, [r2, #42]	; 0x2a
 801adae:	441a      	add	r2, r3
 801adb0:	68fb      	ldr	r3, [r7, #12]
 801adb2:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  return p;
 801adb4:	697b      	ldr	r3, [r7, #20]
}
 801adb6:	4618      	mov	r0, r3
 801adb8:	3718      	adds	r7, #24
 801adba:	46bd      	mov	sp, r7
 801adbc:	bdb0      	pop	{r4, r5, r7, pc}
 801adbe:	bf00      	nop
 801adc0:	080209d4 	.word	0x080209d4
 801adc4:	080210dc 	.word	0x080210dc
 801adc8:	08020a28 	.word	0x08020a28

0801adcc <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801adcc:	b580      	push	{r7, lr}
 801adce:	b088      	sub	sp, #32
 801add0:	af00      	add	r7, sp, #0
 801add2:	60f8      	str	r0, [r7, #12]
 801add4:	60b9      	str	r1, [r7, #8]
 801add6:	4611      	mov	r1, r2
 801add8:	461a      	mov	r2, r3
 801adda:	460b      	mov	r3, r1
 801addc:	71fb      	strb	r3, [r7, #7]
 801adde:	4613      	mov	r3, r2
 801ade0:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801ade2:	2300      	movs	r3, #0
 801ade4:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801ade6:	68bb      	ldr	r3, [r7, #8]
 801ade8:	2b00      	cmp	r3, #0
 801adea:	d106      	bne.n	801adfa <tcp_output_fill_options+0x2e>
 801adec:	4b13      	ldr	r3, [pc, #76]	; (801ae3c <tcp_output_fill_options+0x70>)
 801adee:	f240 7256 	movw	r2, #1878	; 0x756
 801adf2:	4913      	ldr	r1, [pc, #76]	; (801ae40 <tcp_output_fill_options+0x74>)
 801adf4:	4813      	ldr	r0, [pc, #76]	; (801ae44 <tcp_output_fill_options+0x78>)
 801adf6:	f003 f97d 	bl	801e0f4 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801adfa:	68bb      	ldr	r3, [r7, #8]
 801adfc:	685b      	ldr	r3, [r3, #4]
 801adfe:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801ae00:	69bb      	ldr	r3, [r7, #24]
 801ae02:	3314      	adds	r3, #20
 801ae04:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801ae06:	69bb      	ldr	r3, [r7, #24]
 801ae08:	f103 0214 	add.w	r2, r3, #20
 801ae0c:	8bfb      	ldrh	r3, [r7, #30]
 801ae0e:	009b      	lsls	r3, r3, #2
 801ae10:	4619      	mov	r1, r3
 801ae12:	79fb      	ldrb	r3, [r7, #7]
 801ae14:	009b      	lsls	r3, r3, #2
 801ae16:	f003 0304 	and.w	r3, r3, #4
 801ae1a:	440b      	add	r3, r1
 801ae1c:	4413      	add	r3, r2
 801ae1e:	697a      	ldr	r2, [r7, #20]
 801ae20:	429a      	cmp	r2, r3
 801ae22:	d006      	beq.n	801ae32 <tcp_output_fill_options+0x66>
 801ae24:	4b05      	ldr	r3, [pc, #20]	; (801ae3c <tcp_output_fill_options+0x70>)
 801ae26:	f240 7275 	movw	r2, #1909	; 0x775
 801ae2a:	4907      	ldr	r1, [pc, #28]	; (801ae48 <tcp_output_fill_options+0x7c>)
 801ae2c:	4805      	ldr	r0, [pc, #20]	; (801ae44 <tcp_output_fill_options+0x78>)
 801ae2e:	f003 f961 	bl	801e0f4 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801ae32:	bf00      	nop
 801ae34:	3720      	adds	r7, #32
 801ae36:	46bd      	mov	sp, r7
 801ae38:	bd80      	pop	{r7, pc}
 801ae3a:	bf00      	nop
 801ae3c:	080209d4 	.word	0x080209d4
 801ae40:	08021104 	.word	0x08021104
 801ae44:	08020a28 	.word	0x08020a28
 801ae48:	08020ffc 	.word	0x08020ffc

0801ae4c <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801ae4c:	b580      	push	{r7, lr}
 801ae4e:	b08a      	sub	sp, #40	; 0x28
 801ae50:	af04      	add	r7, sp, #16
 801ae52:	60f8      	str	r0, [r7, #12]
 801ae54:	60b9      	str	r1, [r7, #8]
 801ae56:	607a      	str	r2, [r7, #4]
 801ae58:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801ae5a:	68bb      	ldr	r3, [r7, #8]
 801ae5c:	2b00      	cmp	r3, #0
 801ae5e:	d106      	bne.n	801ae6e <tcp_output_control_segment+0x22>
 801ae60:	4b1c      	ldr	r3, [pc, #112]	; (801aed4 <tcp_output_control_segment+0x88>)
 801ae62:	f240 7287 	movw	r2, #1927	; 0x787
 801ae66:	491c      	ldr	r1, [pc, #112]	; (801aed8 <tcp_output_control_segment+0x8c>)
 801ae68:	481c      	ldr	r0, [pc, #112]	; (801aedc <tcp_output_control_segment+0x90>)
 801ae6a:	f003 f943 	bl	801e0f4 <iprintf>

  netif = tcp_route(pcb, src, dst);
 801ae6e:	683a      	ldr	r2, [r7, #0]
 801ae70:	6879      	ldr	r1, [r7, #4]
 801ae72:	68f8      	ldr	r0, [r7, #12]
 801ae74:	f7fe fad4 	bl	8019420 <tcp_route>
 801ae78:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801ae7a:	693b      	ldr	r3, [r7, #16]
 801ae7c:	2b00      	cmp	r3, #0
 801ae7e:	d102      	bne.n	801ae86 <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801ae80:	23fc      	movs	r3, #252	; 0xfc
 801ae82:	75fb      	strb	r3, [r7, #23]
 801ae84:	e01c      	b.n	801aec0 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801ae86:	68fb      	ldr	r3, [r7, #12]
 801ae88:	2b00      	cmp	r3, #0
 801ae8a:	d006      	beq.n	801ae9a <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801ae8c:	68fb      	ldr	r3, [r7, #12]
 801ae8e:	7adb      	ldrb	r3, [r3, #11]
 801ae90:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801ae92:	68fb      	ldr	r3, [r7, #12]
 801ae94:	7a9b      	ldrb	r3, [r3, #10]
 801ae96:	757b      	strb	r3, [r7, #21]
 801ae98:	e003      	b.n	801aea2 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801ae9a:	23ff      	movs	r3, #255	; 0xff
 801ae9c:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801ae9e:	2300      	movs	r3, #0
 801aea0:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801aea2:	7dba      	ldrb	r2, [r7, #22]
 801aea4:	693b      	ldr	r3, [r7, #16]
 801aea6:	9302      	str	r3, [sp, #8]
 801aea8:	2306      	movs	r3, #6
 801aeaa:	9301      	str	r3, [sp, #4]
 801aeac:	7d7b      	ldrb	r3, [r7, #21]
 801aeae:	9300      	str	r3, [sp, #0]
 801aeb0:	4613      	mov	r3, r2
 801aeb2:	683a      	ldr	r2, [r7, #0]
 801aeb4:	6879      	ldr	r1, [r7, #4]
 801aeb6:	68b8      	ldr	r0, [r7, #8]
 801aeb8:	f001 ff9c 	bl	801cdf4 <ip4_output_if>
 801aebc:	4603      	mov	r3, r0
 801aebe:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801aec0:	68b8      	ldr	r0, [r7, #8]
 801aec2:	f7f9 fed1 	bl	8014c68 <pbuf_free>
  return err;
 801aec6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801aeca:	4618      	mov	r0, r3
 801aecc:	3718      	adds	r7, #24
 801aece:	46bd      	mov	sp, r7
 801aed0:	bd80      	pop	{r7, pc}
 801aed2:	bf00      	nop
 801aed4:	080209d4 	.word	0x080209d4
 801aed8:	0802112c 	.word	0x0802112c
 801aedc:	08020a28 	.word	0x08020a28

0801aee0 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801aee0:	b590      	push	{r4, r7, lr}
 801aee2:	b08b      	sub	sp, #44	; 0x2c
 801aee4:	af04      	add	r7, sp, #16
 801aee6:	60f8      	str	r0, [r7, #12]
 801aee8:	60b9      	str	r1, [r7, #8]
 801aeea:	607a      	str	r2, [r7, #4]
 801aeec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801aeee:	683b      	ldr	r3, [r7, #0]
 801aef0:	2b00      	cmp	r3, #0
 801aef2:	d106      	bne.n	801af02 <tcp_rst+0x22>
 801aef4:	4b1f      	ldr	r3, [pc, #124]	; (801af74 <tcp_rst+0x94>)
 801aef6:	f240 72c4 	movw	r2, #1988	; 0x7c4
 801aefa:	491f      	ldr	r1, [pc, #124]	; (801af78 <tcp_rst+0x98>)
 801aefc:	481f      	ldr	r0, [pc, #124]	; (801af7c <tcp_rst+0x9c>)
 801aefe:	f003 f8f9 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801af02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801af04:	2b00      	cmp	r3, #0
 801af06:	d106      	bne.n	801af16 <tcp_rst+0x36>
 801af08:	4b1a      	ldr	r3, [pc, #104]	; (801af74 <tcp_rst+0x94>)
 801af0a:	f240 72c5 	movw	r2, #1989	; 0x7c5
 801af0e:	491c      	ldr	r1, [pc, #112]	; (801af80 <tcp_rst+0xa0>)
 801af10:	481a      	ldr	r0, [pc, #104]	; (801af7c <tcp_rst+0x9c>)
 801af12:	f003 f8ef 	bl	801e0f4 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801af16:	2300      	movs	r3, #0
 801af18:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801af1a:	f246 0308 	movw	r3, #24584	; 0x6008
 801af1e:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801af20:	7dfb      	ldrb	r3, [r7, #23]
 801af22:	b29c      	uxth	r4, r3
 801af24:	68b8      	ldr	r0, [r7, #8]
 801af26:	f7f8 fad6 	bl	80134d6 <lwip_htonl>
 801af2a:	4602      	mov	r2, r0
 801af2c:	8abb      	ldrh	r3, [r7, #20]
 801af2e:	9303      	str	r3, [sp, #12]
 801af30:	2314      	movs	r3, #20
 801af32:	9302      	str	r3, [sp, #8]
 801af34:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 801af36:	9301      	str	r3, [sp, #4]
 801af38:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 801af3a:	9300      	str	r3, [sp, #0]
 801af3c:	4613      	mov	r3, r2
 801af3e:	2200      	movs	r2, #0
 801af40:	4621      	mov	r1, r4
 801af42:	6878      	ldr	r0, [r7, #4]
 801af44:	f7ff fe90 	bl	801ac68 <tcp_output_alloc_header_common>
 801af48:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801af4a:	693b      	ldr	r3, [r7, #16]
 801af4c:	2b00      	cmp	r3, #0
 801af4e:	d00c      	beq.n	801af6a <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801af50:	7dfb      	ldrb	r3, [r7, #23]
 801af52:	2200      	movs	r2, #0
 801af54:	6939      	ldr	r1, [r7, #16]
 801af56:	68f8      	ldr	r0, [r7, #12]
 801af58:	f7ff ff38 	bl	801adcc <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801af5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801af5e:	683a      	ldr	r2, [r7, #0]
 801af60:	6939      	ldr	r1, [r7, #16]
 801af62:	68f8      	ldr	r0, [r7, #12]
 801af64:	f7ff ff72 	bl	801ae4c <tcp_output_control_segment>
 801af68:	e000      	b.n	801af6c <tcp_rst+0x8c>
    return;
 801af6a:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801af6c:	371c      	adds	r7, #28
 801af6e:	46bd      	mov	sp, r7
 801af70:	bd90      	pop	{r4, r7, pc}
 801af72:	bf00      	nop
 801af74:	080209d4 	.word	0x080209d4
 801af78:	08021158 	.word	0x08021158
 801af7c:	08020a28 	.word	0x08020a28
 801af80:	08021174 	.word	0x08021174

0801af84 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801af84:	b590      	push	{r4, r7, lr}
 801af86:	b087      	sub	sp, #28
 801af88:	af00      	add	r7, sp, #0
 801af8a:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801af8c:	2300      	movs	r3, #0
 801af8e:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801af90:	2300      	movs	r3, #0
 801af92:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801af94:	687b      	ldr	r3, [r7, #4]
 801af96:	2b00      	cmp	r3, #0
 801af98:	d106      	bne.n	801afa8 <tcp_send_empty_ack+0x24>
 801af9a:	4b28      	ldr	r3, [pc, #160]	; (801b03c <tcp_send_empty_ack+0xb8>)
 801af9c:	f240 72ea 	movw	r2, #2026	; 0x7ea
 801afa0:	4927      	ldr	r1, [pc, #156]	; (801b040 <tcp_send_empty_ack+0xbc>)
 801afa2:	4828      	ldr	r0, [pc, #160]	; (801b044 <tcp_send_empty_ack+0xc0>)
 801afa4:	f003 f8a6 	bl	801e0f4 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801afa8:	7dfb      	ldrb	r3, [r7, #23]
 801afaa:	009b      	lsls	r3, r3, #2
 801afac:	b2db      	uxtb	r3, r3
 801afae:	f003 0304 	and.w	r3, r3, #4
 801afb2:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801afb4:	7d7b      	ldrb	r3, [r7, #21]
 801afb6:	b29c      	uxth	r4, r3
 801afb8:	687b      	ldr	r3, [r7, #4]
 801afba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801afbc:	4618      	mov	r0, r3
 801afbe:	f7f8 fa8a 	bl	80134d6 <lwip_htonl>
 801afc2:	4603      	mov	r3, r0
 801afc4:	2200      	movs	r2, #0
 801afc6:	4621      	mov	r1, r4
 801afc8:	6878      	ldr	r0, [r7, #4]
 801afca:	f7ff fec1 	bl	801ad50 <tcp_output_alloc_header>
 801afce:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801afd0:	693b      	ldr	r3, [r7, #16]
 801afd2:	2b00      	cmp	r3, #0
 801afd4:	d109      	bne.n	801afea <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801afd6:	687b      	ldr	r3, [r7, #4]
 801afd8:	8b5b      	ldrh	r3, [r3, #26]
 801afda:	f043 0303 	orr.w	r3, r3, #3
 801afde:	b29a      	uxth	r2, r3
 801afe0:	687b      	ldr	r3, [r7, #4]
 801afe2:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801afe4:	f06f 0301 	mvn.w	r3, #1
 801afe8:	e023      	b.n	801b032 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801afea:	7dbb      	ldrb	r3, [r7, #22]
 801afec:	7dfa      	ldrb	r2, [r7, #23]
 801afee:	6939      	ldr	r1, [r7, #16]
 801aff0:	6878      	ldr	r0, [r7, #4]
 801aff2:	f7ff feeb 	bl	801adcc <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801aff6:	687a      	ldr	r2, [r7, #4]
 801aff8:	687b      	ldr	r3, [r7, #4]
 801affa:	3304      	adds	r3, #4
 801affc:	6939      	ldr	r1, [r7, #16]
 801affe:	6878      	ldr	r0, [r7, #4]
 801b000:	f7ff ff24 	bl	801ae4c <tcp_output_control_segment>
 801b004:	4603      	mov	r3, r0
 801b006:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801b008:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b00c:	2b00      	cmp	r3, #0
 801b00e:	d007      	beq.n	801b020 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	8b5b      	ldrh	r3, [r3, #26]
 801b014:	f043 0303 	orr.w	r3, r3, #3
 801b018:	b29a      	uxth	r2, r3
 801b01a:	687b      	ldr	r3, [r7, #4]
 801b01c:	835a      	strh	r2, [r3, #26]
 801b01e:	e006      	b.n	801b02e <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b020:	687b      	ldr	r3, [r7, #4]
 801b022:	8b5b      	ldrh	r3, [r3, #26]
 801b024:	f023 0303 	bic.w	r3, r3, #3
 801b028:	b29a      	uxth	r2, r3
 801b02a:	687b      	ldr	r3, [r7, #4]
 801b02c:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801b02e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b032:	4618      	mov	r0, r3
 801b034:	371c      	adds	r7, #28
 801b036:	46bd      	mov	sp, r7
 801b038:	bd90      	pop	{r4, r7, pc}
 801b03a:	bf00      	nop
 801b03c:	080209d4 	.word	0x080209d4
 801b040:	08021190 	.word	0x08021190
 801b044:	08020a28 	.word	0x08020a28

0801b048 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801b048:	b590      	push	{r4, r7, lr}
 801b04a:	b087      	sub	sp, #28
 801b04c:	af00      	add	r7, sp, #0
 801b04e:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b050:	2300      	movs	r3, #0
 801b052:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801b054:	687b      	ldr	r3, [r7, #4]
 801b056:	2b00      	cmp	r3, #0
 801b058:	d106      	bne.n	801b068 <tcp_keepalive+0x20>
 801b05a:	4b18      	ldr	r3, [pc, #96]	; (801b0bc <tcp_keepalive+0x74>)
 801b05c:	f640 0224 	movw	r2, #2084	; 0x824
 801b060:	4917      	ldr	r1, [pc, #92]	; (801b0c0 <tcp_keepalive+0x78>)
 801b062:	4818      	ldr	r0, [pc, #96]	; (801b0c4 <tcp_keepalive+0x7c>)
 801b064:	f003 f846 	bl	801e0f4 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801b068:	7dfb      	ldrb	r3, [r7, #23]
 801b06a:	b29c      	uxth	r4, r3
 801b06c:	687b      	ldr	r3, [r7, #4]
 801b06e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 801b070:	3b01      	subs	r3, #1
 801b072:	4618      	mov	r0, r3
 801b074:	f7f8 fa2f 	bl	80134d6 <lwip_htonl>
 801b078:	4603      	mov	r3, r0
 801b07a:	2200      	movs	r2, #0
 801b07c:	4621      	mov	r1, r4
 801b07e:	6878      	ldr	r0, [r7, #4]
 801b080:	f7ff fe66 	bl	801ad50 <tcp_output_alloc_header>
 801b084:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b086:	693b      	ldr	r3, [r7, #16]
 801b088:	2b00      	cmp	r3, #0
 801b08a:	d102      	bne.n	801b092 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801b08c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b090:	e010      	b.n	801b0b4 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b092:	7dfb      	ldrb	r3, [r7, #23]
 801b094:	2200      	movs	r2, #0
 801b096:	6939      	ldr	r1, [r7, #16]
 801b098:	6878      	ldr	r0, [r7, #4]
 801b09a:	f7ff fe97 	bl	801adcc <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b09e:	687a      	ldr	r2, [r7, #4]
 801b0a0:	687b      	ldr	r3, [r7, #4]
 801b0a2:	3304      	adds	r3, #4
 801b0a4:	6939      	ldr	r1, [r7, #16]
 801b0a6:	6878      	ldr	r0, [r7, #4]
 801b0a8:	f7ff fed0 	bl	801ae4c <tcp_output_control_segment>
 801b0ac:	4603      	mov	r3, r0
 801b0ae:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b0b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801b0b4:	4618      	mov	r0, r3
 801b0b6:	371c      	adds	r7, #28
 801b0b8:	46bd      	mov	sp, r7
 801b0ba:	bd90      	pop	{r4, r7, pc}
 801b0bc:	080209d4 	.word	0x080209d4
 801b0c0:	080211b0 	.word	0x080211b0
 801b0c4:	08020a28 	.word	0x08020a28

0801b0c8 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801b0c8:	b590      	push	{r4, r7, lr}
 801b0ca:	b08b      	sub	sp, #44	; 0x2c
 801b0cc:	af00      	add	r7, sp, #0
 801b0ce:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801b0d0:	2300      	movs	r3, #0
 801b0d2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801b0d6:	687b      	ldr	r3, [r7, #4]
 801b0d8:	2b00      	cmp	r3, #0
 801b0da:	d106      	bne.n	801b0ea <tcp_zero_window_probe+0x22>
 801b0dc:	4b4c      	ldr	r3, [pc, #304]	; (801b210 <tcp_zero_window_probe+0x148>)
 801b0de:	f640 024f 	movw	r2, #2127	; 0x84f
 801b0e2:	494c      	ldr	r1, [pc, #304]	; (801b214 <tcp_zero_window_probe+0x14c>)
 801b0e4:	484c      	ldr	r0, [pc, #304]	; (801b218 <tcp_zero_window_probe+0x150>)
 801b0e6:	f003 f805 	bl	801e0f4 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801b0ea:	687b      	ldr	r3, [r7, #4]
 801b0ec:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 801b0ee:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801b0f0:	6a3b      	ldr	r3, [r7, #32]
 801b0f2:	2b00      	cmp	r3, #0
 801b0f4:	d101      	bne.n	801b0fa <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801b0f6:	2300      	movs	r3, #0
 801b0f8:	e086      	b.n	801b208 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801b0fa:	687b      	ldr	r3, [r7, #4]
 801b0fc:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801b100:	2bff      	cmp	r3, #255	; 0xff
 801b102:	d007      	beq.n	801b114 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801b104:	687b      	ldr	r3, [r7, #4]
 801b106:	f893 309a 	ldrb.w	r3, [r3, #154]	; 0x9a
 801b10a:	3301      	adds	r3, #1
 801b10c:	b2da      	uxtb	r2, r3
 801b10e:	687b      	ldr	r3, [r7, #4]
 801b110:	f883 209a 	strb.w	r2, [r3, #154]	; 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801b114:	6a3b      	ldr	r3, [r7, #32]
 801b116:	68db      	ldr	r3, [r3, #12]
 801b118:	899b      	ldrh	r3, [r3, #12]
 801b11a:	b29b      	uxth	r3, r3
 801b11c:	4618      	mov	r0, r3
 801b11e:	f7f8 f9c5 	bl	80134ac <lwip_htons>
 801b122:	4603      	mov	r3, r0
 801b124:	b2db      	uxtb	r3, r3
 801b126:	f003 0301 	and.w	r3, r3, #1
 801b12a:	2b00      	cmp	r3, #0
 801b12c:	d005      	beq.n	801b13a <tcp_zero_window_probe+0x72>
 801b12e:	6a3b      	ldr	r3, [r7, #32]
 801b130:	891b      	ldrh	r3, [r3, #8]
 801b132:	2b00      	cmp	r3, #0
 801b134:	d101      	bne.n	801b13a <tcp_zero_window_probe+0x72>
 801b136:	2301      	movs	r3, #1
 801b138:	e000      	b.n	801b13c <tcp_zero_window_probe+0x74>
 801b13a:	2300      	movs	r3, #0
 801b13c:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801b13e:	7ffb      	ldrb	r3, [r7, #31]
 801b140:	2b00      	cmp	r3, #0
 801b142:	bf0c      	ite	eq
 801b144:	2301      	moveq	r3, #1
 801b146:	2300      	movne	r3, #0
 801b148:	b2db      	uxtb	r3, r3
 801b14a:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801b14c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b150:	b299      	uxth	r1, r3
 801b152:	6a3b      	ldr	r3, [r7, #32]
 801b154:	68db      	ldr	r3, [r3, #12]
 801b156:	685b      	ldr	r3, [r3, #4]
 801b158:	8bba      	ldrh	r2, [r7, #28]
 801b15a:	6878      	ldr	r0, [r7, #4]
 801b15c:	f7ff fdf8 	bl	801ad50 <tcp_output_alloc_header>
 801b160:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801b162:	69bb      	ldr	r3, [r7, #24]
 801b164:	2b00      	cmp	r3, #0
 801b166:	d102      	bne.n	801b16e <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801b168:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b16c:	e04c      	b.n	801b208 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801b16e:	69bb      	ldr	r3, [r7, #24]
 801b170:	685b      	ldr	r3, [r3, #4]
 801b172:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801b174:	7ffb      	ldrb	r3, [r7, #31]
 801b176:	2b00      	cmp	r3, #0
 801b178:	d011      	beq.n	801b19e <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801b17a:	697b      	ldr	r3, [r7, #20]
 801b17c:	899b      	ldrh	r3, [r3, #12]
 801b17e:	b29b      	uxth	r3, r3
 801b180:	b21b      	sxth	r3, r3
 801b182:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 801b186:	b21c      	sxth	r4, r3
 801b188:	2011      	movs	r0, #17
 801b18a:	f7f8 f98f 	bl	80134ac <lwip_htons>
 801b18e:	4603      	mov	r3, r0
 801b190:	b21b      	sxth	r3, r3
 801b192:	4323      	orrs	r3, r4
 801b194:	b21b      	sxth	r3, r3
 801b196:	b29a      	uxth	r2, r3
 801b198:	697b      	ldr	r3, [r7, #20]
 801b19a:	819a      	strh	r2, [r3, #12]
 801b19c:	e010      	b.n	801b1c0 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801b19e:	69bb      	ldr	r3, [r7, #24]
 801b1a0:	685b      	ldr	r3, [r3, #4]
 801b1a2:	3314      	adds	r3, #20
 801b1a4:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801b1a6:	6a3b      	ldr	r3, [r7, #32]
 801b1a8:	6858      	ldr	r0, [r3, #4]
 801b1aa:	6a3b      	ldr	r3, [r7, #32]
 801b1ac:	685b      	ldr	r3, [r3, #4]
 801b1ae:	891a      	ldrh	r2, [r3, #8]
 801b1b0:	6a3b      	ldr	r3, [r7, #32]
 801b1b2:	891b      	ldrh	r3, [r3, #8]
 801b1b4:	1ad3      	subs	r3, r2, r3
 801b1b6:	b29b      	uxth	r3, r3
 801b1b8:	2201      	movs	r2, #1
 801b1ba:	6939      	ldr	r1, [r7, #16]
 801b1bc:	f7f9 ff4a 	bl	8015054 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801b1c0:	6a3b      	ldr	r3, [r7, #32]
 801b1c2:	68db      	ldr	r3, [r3, #12]
 801b1c4:	685b      	ldr	r3, [r3, #4]
 801b1c6:	4618      	mov	r0, r3
 801b1c8:	f7f8 f985 	bl	80134d6 <lwip_htonl>
 801b1cc:	4603      	mov	r3, r0
 801b1ce:	3301      	adds	r3, #1
 801b1d0:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b1d2:	687b      	ldr	r3, [r7, #4]
 801b1d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 801b1d6:	68fb      	ldr	r3, [r7, #12]
 801b1d8:	1ad3      	subs	r3, r2, r3
 801b1da:	2b00      	cmp	r3, #0
 801b1dc:	da02      	bge.n	801b1e4 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801b1de:	687b      	ldr	r3, [r7, #4]
 801b1e0:	68fa      	ldr	r2, [r7, #12]
 801b1e2:	651a      	str	r2, [r3, #80]	; 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801b1e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801b1e8:	2200      	movs	r2, #0
 801b1ea:	69b9      	ldr	r1, [r7, #24]
 801b1ec:	6878      	ldr	r0, [r7, #4]
 801b1ee:	f7ff fded 	bl	801adcc <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801b1f2:	687a      	ldr	r2, [r7, #4]
 801b1f4:	687b      	ldr	r3, [r7, #4]
 801b1f6:	3304      	adds	r3, #4
 801b1f8:	69b9      	ldr	r1, [r7, #24]
 801b1fa:	6878      	ldr	r0, [r7, #4]
 801b1fc:	f7ff fe26 	bl	801ae4c <tcp_output_control_segment>
 801b200:	4603      	mov	r3, r0
 801b202:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801b204:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801b208:	4618      	mov	r0, r3
 801b20a:	372c      	adds	r7, #44	; 0x2c
 801b20c:	46bd      	mov	sp, r7
 801b20e:	bd90      	pop	{r4, r7, pc}
 801b210:	080209d4 	.word	0x080209d4
 801b214:	080211cc 	.word	0x080211cc
 801b218:	08020a28 	.word	0x08020a28

0801b21c <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801b21c:	b580      	push	{r7, lr}
 801b21e:	b082      	sub	sp, #8
 801b220:	af00      	add	r7, sp, #0
 801b222:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801b224:	f7fa f804 	bl	8015230 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801b228:	4b0a      	ldr	r3, [pc, #40]	; (801b254 <tcpip_tcp_timer+0x38>)
 801b22a:	681b      	ldr	r3, [r3, #0]
 801b22c:	2b00      	cmp	r3, #0
 801b22e:	d103      	bne.n	801b238 <tcpip_tcp_timer+0x1c>
 801b230:	4b09      	ldr	r3, [pc, #36]	; (801b258 <tcpip_tcp_timer+0x3c>)
 801b232:	681b      	ldr	r3, [r3, #0]
 801b234:	2b00      	cmp	r3, #0
 801b236:	d005      	beq.n	801b244 <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b238:	2200      	movs	r2, #0
 801b23a:	4908      	ldr	r1, [pc, #32]	; (801b25c <tcpip_tcp_timer+0x40>)
 801b23c:	20fa      	movs	r0, #250	; 0xfa
 801b23e:	f000 f8f1 	bl	801b424 <sys_timeout>
 801b242:	e002      	b.n	801b24a <tcpip_tcp_timer+0x2e>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801b244:	4b06      	ldr	r3, [pc, #24]	; (801b260 <tcpip_tcp_timer+0x44>)
 801b246:	2200      	movs	r2, #0
 801b248:	601a      	str	r2, [r3, #0]
  }
}
 801b24a:	bf00      	nop
 801b24c:	3708      	adds	r7, #8
 801b24e:	46bd      	mov	sp, r7
 801b250:	bd80      	pop	{r7, pc}
 801b252:	bf00      	nop
 801b254:	2000b510 	.word	0x2000b510
 801b258:	2000b520 	.word	0x2000b520
 801b25c:	0801b21d 	.word	0x0801b21d
 801b260:	2000456c 	.word	0x2000456c

0801b264 <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801b264:	b580      	push	{r7, lr}
 801b266:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801b268:	4b0a      	ldr	r3, [pc, #40]	; (801b294 <tcp_timer_needed+0x30>)
 801b26a:	681b      	ldr	r3, [r3, #0]
 801b26c:	2b00      	cmp	r3, #0
 801b26e:	d10f      	bne.n	801b290 <tcp_timer_needed+0x2c>
 801b270:	4b09      	ldr	r3, [pc, #36]	; (801b298 <tcp_timer_needed+0x34>)
 801b272:	681b      	ldr	r3, [r3, #0]
 801b274:	2b00      	cmp	r3, #0
 801b276:	d103      	bne.n	801b280 <tcp_timer_needed+0x1c>
 801b278:	4b08      	ldr	r3, [pc, #32]	; (801b29c <tcp_timer_needed+0x38>)
 801b27a:	681b      	ldr	r3, [r3, #0]
 801b27c:	2b00      	cmp	r3, #0
 801b27e:	d007      	beq.n	801b290 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801b280:	4b04      	ldr	r3, [pc, #16]	; (801b294 <tcp_timer_needed+0x30>)
 801b282:	2201      	movs	r2, #1
 801b284:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801b286:	2200      	movs	r2, #0
 801b288:	4905      	ldr	r1, [pc, #20]	; (801b2a0 <tcp_timer_needed+0x3c>)
 801b28a:	20fa      	movs	r0, #250	; 0xfa
 801b28c:	f000 f8ca 	bl	801b424 <sys_timeout>
  }
}
 801b290:	bf00      	nop
 801b292:	bd80      	pop	{r7, pc}
 801b294:	2000456c 	.word	0x2000456c
 801b298:	2000b510 	.word	0x2000b510
 801b29c:	2000b520 	.word	0x2000b520
 801b2a0:	0801b21d 	.word	0x0801b21d

0801b2a4 <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801b2a4:	b580      	push	{r7, lr}
 801b2a6:	b086      	sub	sp, #24
 801b2a8:	af00      	add	r7, sp, #0
 801b2aa:	60f8      	str	r0, [r7, #12]
 801b2ac:	60b9      	str	r1, [r7, #8]
 801b2ae:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801b2b0:	200a      	movs	r0, #10
 801b2b2:	f7f8 fde7 	bl	8013e84 <memp_malloc>
 801b2b6:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801b2b8:	693b      	ldr	r3, [r7, #16]
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	d109      	bne.n	801b2d2 <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801b2be:	693b      	ldr	r3, [r7, #16]
 801b2c0:	2b00      	cmp	r3, #0
 801b2c2:	d151      	bne.n	801b368 <sys_timeout_abs+0xc4>
 801b2c4:	4b2a      	ldr	r3, [pc, #168]	; (801b370 <sys_timeout_abs+0xcc>)
 801b2c6:	22be      	movs	r2, #190	; 0xbe
 801b2c8:	492a      	ldr	r1, [pc, #168]	; (801b374 <sys_timeout_abs+0xd0>)
 801b2ca:	482b      	ldr	r0, [pc, #172]	; (801b378 <sys_timeout_abs+0xd4>)
 801b2cc:	f002 ff12 	bl	801e0f4 <iprintf>
    return;
 801b2d0:	e04a      	b.n	801b368 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801b2d2:	693b      	ldr	r3, [r7, #16]
 801b2d4:	2200      	movs	r2, #0
 801b2d6:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801b2d8:	693b      	ldr	r3, [r7, #16]
 801b2da:	68ba      	ldr	r2, [r7, #8]
 801b2dc:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801b2de:	693b      	ldr	r3, [r7, #16]
 801b2e0:	687a      	ldr	r2, [r7, #4]
 801b2e2:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801b2e4:	693b      	ldr	r3, [r7, #16]
 801b2e6:	68fa      	ldr	r2, [r7, #12]
 801b2e8:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801b2ea:	4b24      	ldr	r3, [pc, #144]	; (801b37c <sys_timeout_abs+0xd8>)
 801b2ec:	681b      	ldr	r3, [r3, #0]
 801b2ee:	2b00      	cmp	r3, #0
 801b2f0:	d103      	bne.n	801b2fa <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801b2f2:	4a22      	ldr	r2, [pc, #136]	; (801b37c <sys_timeout_abs+0xd8>)
 801b2f4:	693b      	ldr	r3, [r7, #16]
 801b2f6:	6013      	str	r3, [r2, #0]
    return;
 801b2f8:	e037      	b.n	801b36a <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801b2fa:	693b      	ldr	r3, [r7, #16]
 801b2fc:	685a      	ldr	r2, [r3, #4]
 801b2fe:	4b1f      	ldr	r3, [pc, #124]	; (801b37c <sys_timeout_abs+0xd8>)
 801b300:	681b      	ldr	r3, [r3, #0]
 801b302:	685b      	ldr	r3, [r3, #4]
 801b304:	1ad3      	subs	r3, r2, r3
 801b306:	0fdb      	lsrs	r3, r3, #31
 801b308:	f003 0301 	and.w	r3, r3, #1
 801b30c:	b2db      	uxtb	r3, r3
 801b30e:	2b00      	cmp	r3, #0
 801b310:	d007      	beq.n	801b322 <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801b312:	4b1a      	ldr	r3, [pc, #104]	; (801b37c <sys_timeout_abs+0xd8>)
 801b314:	681a      	ldr	r2, [r3, #0]
 801b316:	693b      	ldr	r3, [r7, #16]
 801b318:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801b31a:	4a18      	ldr	r2, [pc, #96]	; (801b37c <sys_timeout_abs+0xd8>)
 801b31c:	693b      	ldr	r3, [r7, #16]
 801b31e:	6013      	str	r3, [r2, #0]
 801b320:	e023      	b.n	801b36a <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801b322:	4b16      	ldr	r3, [pc, #88]	; (801b37c <sys_timeout_abs+0xd8>)
 801b324:	681b      	ldr	r3, [r3, #0]
 801b326:	617b      	str	r3, [r7, #20]
 801b328:	e01a      	b.n	801b360 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801b32a:	697b      	ldr	r3, [r7, #20]
 801b32c:	681b      	ldr	r3, [r3, #0]
 801b32e:	2b00      	cmp	r3, #0
 801b330:	d00b      	beq.n	801b34a <sys_timeout_abs+0xa6>
 801b332:	693b      	ldr	r3, [r7, #16]
 801b334:	685a      	ldr	r2, [r3, #4]
 801b336:	697b      	ldr	r3, [r7, #20]
 801b338:	681b      	ldr	r3, [r3, #0]
 801b33a:	685b      	ldr	r3, [r3, #4]
 801b33c:	1ad3      	subs	r3, r2, r3
 801b33e:	0fdb      	lsrs	r3, r3, #31
 801b340:	f003 0301 	and.w	r3, r3, #1
 801b344:	b2db      	uxtb	r3, r3
 801b346:	2b00      	cmp	r3, #0
 801b348:	d007      	beq.n	801b35a <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801b34a:	697b      	ldr	r3, [r7, #20]
 801b34c:	681a      	ldr	r2, [r3, #0]
 801b34e:	693b      	ldr	r3, [r7, #16]
 801b350:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801b352:	697b      	ldr	r3, [r7, #20]
 801b354:	693a      	ldr	r2, [r7, #16]
 801b356:	601a      	str	r2, [r3, #0]
        break;
 801b358:	e007      	b.n	801b36a <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801b35a:	697b      	ldr	r3, [r7, #20]
 801b35c:	681b      	ldr	r3, [r3, #0]
 801b35e:	617b      	str	r3, [r7, #20]
 801b360:	697b      	ldr	r3, [r7, #20]
 801b362:	2b00      	cmp	r3, #0
 801b364:	d1e1      	bne.n	801b32a <sys_timeout_abs+0x86>
 801b366:	e000      	b.n	801b36a <sys_timeout_abs+0xc6>
    return;
 801b368:	bf00      	nop
      }
    }
  }
}
 801b36a:	3718      	adds	r7, #24
 801b36c:	46bd      	mov	sp, r7
 801b36e:	bd80      	pop	{r7, pc}
 801b370:	080211f0 	.word	0x080211f0
 801b374:	08021224 	.word	0x08021224
 801b378:	08021264 	.word	0x08021264
 801b37c:	20004564 	.word	0x20004564

0801b380 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801b380:	b580      	push	{r7, lr}
 801b382:	b086      	sub	sp, #24
 801b384:	af00      	add	r7, sp, #0
 801b386:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801b388:	687b      	ldr	r3, [r7, #4]
 801b38a:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801b38c:	697b      	ldr	r3, [r7, #20]
 801b38e:	685b      	ldr	r3, [r3, #4]
 801b390:	4798      	blx	r3

  now = sys_now();
 801b392:	f7f4 f8e3 	bl	800f55c <sys_now>
 801b396:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801b398:	697b      	ldr	r3, [r7, #20]
 801b39a:	681a      	ldr	r2, [r3, #0]
 801b39c:	4b0f      	ldr	r3, [pc, #60]	; (801b3dc <lwip_cyclic_timer+0x5c>)
 801b39e:	681b      	ldr	r3, [r3, #0]
 801b3a0:	4413      	add	r3, r2
 801b3a2:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801b3a4:	68fa      	ldr	r2, [r7, #12]
 801b3a6:	693b      	ldr	r3, [r7, #16]
 801b3a8:	1ad3      	subs	r3, r2, r3
 801b3aa:	0fdb      	lsrs	r3, r3, #31
 801b3ac:	f003 0301 	and.w	r3, r3, #1
 801b3b0:	b2db      	uxtb	r3, r3
 801b3b2:	2b00      	cmp	r3, #0
 801b3b4:	d009      	beq.n	801b3ca <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801b3b6:	697b      	ldr	r3, [r7, #20]
 801b3b8:	681a      	ldr	r2, [r3, #0]
 801b3ba:	693b      	ldr	r3, [r7, #16]
 801b3bc:	4413      	add	r3, r2
 801b3be:	687a      	ldr	r2, [r7, #4]
 801b3c0:	4907      	ldr	r1, [pc, #28]	; (801b3e0 <lwip_cyclic_timer+0x60>)
 801b3c2:	4618      	mov	r0, r3
 801b3c4:	f7ff ff6e 	bl	801b2a4 <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801b3c8:	e004      	b.n	801b3d4 <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801b3ca:	687a      	ldr	r2, [r7, #4]
 801b3cc:	4904      	ldr	r1, [pc, #16]	; (801b3e0 <lwip_cyclic_timer+0x60>)
 801b3ce:	68f8      	ldr	r0, [r7, #12]
 801b3d0:	f7ff ff68 	bl	801b2a4 <sys_timeout_abs>
}
 801b3d4:	bf00      	nop
 801b3d6:	3718      	adds	r7, #24
 801b3d8:	46bd      	mov	sp, r7
 801b3da:	bd80      	pop	{r7, pc}
 801b3dc:	20004568 	.word	0x20004568
 801b3e0:	0801b381 	.word	0x0801b381

0801b3e4 <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801b3e4:	b580      	push	{r7, lr}
 801b3e6:	b082      	sub	sp, #8
 801b3e8:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b3ea:	2301      	movs	r3, #1
 801b3ec:	607b      	str	r3, [r7, #4]
 801b3ee:	e00e      	b.n	801b40e <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801b3f0:	4a0a      	ldr	r2, [pc, #40]	; (801b41c <sys_timeouts_init+0x38>)
 801b3f2:	687b      	ldr	r3, [r7, #4]
 801b3f4:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801b3f8:	687b      	ldr	r3, [r7, #4]
 801b3fa:	00db      	lsls	r3, r3, #3
 801b3fc:	4a07      	ldr	r2, [pc, #28]	; (801b41c <sys_timeouts_init+0x38>)
 801b3fe:	4413      	add	r3, r2
 801b400:	461a      	mov	r2, r3
 801b402:	4907      	ldr	r1, [pc, #28]	; (801b420 <sys_timeouts_init+0x3c>)
 801b404:	f000 f80e 	bl	801b424 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801b408:	687b      	ldr	r3, [r7, #4]
 801b40a:	3301      	adds	r3, #1
 801b40c:	607b      	str	r3, [r7, #4]
 801b40e:	687b      	ldr	r3, [r7, #4]
 801b410:	2b02      	cmp	r3, #2
 801b412:	d9ed      	bls.n	801b3f0 <sys_timeouts_init+0xc>
  }
}
 801b414:	bf00      	nop
 801b416:	3708      	adds	r7, #8
 801b418:	46bd      	mov	sp, r7
 801b41a:	bd80      	pop	{r7, pc}
 801b41c:	08032958 	.word	0x08032958
 801b420:	0801b381 	.word	0x0801b381

0801b424 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801b424:	b580      	push	{r7, lr}
 801b426:	b086      	sub	sp, #24
 801b428:	af00      	add	r7, sp, #0
 801b42a:	60f8      	str	r0, [r7, #12]
 801b42c:	60b9      	str	r1, [r7, #8]
 801b42e:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801b430:	68fb      	ldr	r3, [r7, #12]
 801b432:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 801b436:	d306      	bcc.n	801b446 <sys_timeout+0x22>
 801b438:	4b0a      	ldr	r3, [pc, #40]	; (801b464 <sys_timeout+0x40>)
 801b43a:	f240 1229 	movw	r2, #297	; 0x129
 801b43e:	490a      	ldr	r1, [pc, #40]	; (801b468 <sys_timeout+0x44>)
 801b440:	480a      	ldr	r0, [pc, #40]	; (801b46c <sys_timeout+0x48>)
 801b442:	f002 fe57 	bl	801e0f4 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801b446:	f7f4 f889 	bl	800f55c <sys_now>
 801b44a:	4602      	mov	r2, r0
 801b44c:	68fb      	ldr	r3, [r7, #12]
 801b44e:	4413      	add	r3, r2
 801b450:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801b452:	687a      	ldr	r2, [r7, #4]
 801b454:	68b9      	ldr	r1, [r7, #8]
 801b456:	6978      	ldr	r0, [r7, #20]
 801b458:	f7ff ff24 	bl	801b2a4 <sys_timeout_abs>
#endif
}
 801b45c:	bf00      	nop
 801b45e:	3718      	adds	r7, #24
 801b460:	46bd      	mov	sp, r7
 801b462:	bd80      	pop	{r7, pc}
 801b464:	080211f0 	.word	0x080211f0
 801b468:	0802128c 	.word	0x0802128c
 801b46c:	08021264 	.word	0x08021264

0801b470 <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801b470:	b580      	push	{r7, lr}
 801b472:	b084      	sub	sp, #16
 801b474:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801b476:	f7f4 f871 	bl	800f55c <sys_now>
 801b47a:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801b47c:	4b17      	ldr	r3, [pc, #92]	; (801b4dc <sys_check_timeouts+0x6c>)
 801b47e:	681b      	ldr	r3, [r3, #0]
 801b480:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801b482:	68bb      	ldr	r3, [r7, #8]
 801b484:	2b00      	cmp	r3, #0
 801b486:	d022      	beq.n	801b4ce <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801b488:	68bb      	ldr	r3, [r7, #8]
 801b48a:	685b      	ldr	r3, [r3, #4]
 801b48c:	68fa      	ldr	r2, [r7, #12]
 801b48e:	1ad3      	subs	r3, r2, r3
 801b490:	0fdb      	lsrs	r3, r3, #31
 801b492:	f003 0301 	and.w	r3, r3, #1
 801b496:	b2db      	uxtb	r3, r3
 801b498:	2b00      	cmp	r3, #0
 801b49a:	d11a      	bne.n	801b4d2 <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801b49c:	68bb      	ldr	r3, [r7, #8]
 801b49e:	681b      	ldr	r3, [r3, #0]
 801b4a0:	4a0e      	ldr	r2, [pc, #56]	; (801b4dc <sys_check_timeouts+0x6c>)
 801b4a2:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801b4a4:	68bb      	ldr	r3, [r7, #8]
 801b4a6:	689b      	ldr	r3, [r3, #8]
 801b4a8:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801b4aa:	68bb      	ldr	r3, [r7, #8]
 801b4ac:	68db      	ldr	r3, [r3, #12]
 801b4ae:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801b4b0:	68bb      	ldr	r3, [r7, #8]
 801b4b2:	685b      	ldr	r3, [r3, #4]
 801b4b4:	4a0a      	ldr	r2, [pc, #40]	; (801b4e0 <sys_check_timeouts+0x70>)
 801b4b6:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801b4b8:	68b9      	ldr	r1, [r7, #8]
 801b4ba:	200a      	movs	r0, #10
 801b4bc:	f7f8 fd34 	bl	8013f28 <memp_free>
    if (handler != NULL) {
 801b4c0:	687b      	ldr	r3, [r7, #4]
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	d0da      	beq.n	801b47c <sys_check_timeouts+0xc>
      handler(arg);
 801b4c6:	687b      	ldr	r3, [r7, #4]
 801b4c8:	6838      	ldr	r0, [r7, #0]
 801b4ca:	4798      	blx	r3
  do {
 801b4cc:	e7d6      	b.n	801b47c <sys_check_timeouts+0xc>
      return;
 801b4ce:	bf00      	nop
 801b4d0:	e000      	b.n	801b4d4 <sys_check_timeouts+0x64>
      return;
 801b4d2:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801b4d4:	3710      	adds	r7, #16
 801b4d6:	46bd      	mov	sp, r7
 801b4d8:	bd80      	pop	{r7, pc}
 801b4da:	bf00      	nop
 801b4dc:	20004564 	.word	0x20004564
 801b4e0:	20004568 	.word	0x20004568

0801b4e4 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801b4e4:	b580      	push	{r7, lr}
 801b4e6:	b082      	sub	sp, #8
 801b4e8:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801b4ea:	4b16      	ldr	r3, [pc, #88]	; (801b544 <sys_timeouts_sleeptime+0x60>)
 801b4ec:	681b      	ldr	r3, [r3, #0]
 801b4ee:	2b00      	cmp	r3, #0
 801b4f0:	d102      	bne.n	801b4f8 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801b4f2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b4f6:	e020      	b.n	801b53a <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801b4f8:	f7f4 f830 	bl	800f55c <sys_now>
 801b4fc:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801b4fe:	4b11      	ldr	r3, [pc, #68]	; (801b544 <sys_timeouts_sleeptime+0x60>)
 801b500:	681b      	ldr	r3, [r3, #0]
 801b502:	685a      	ldr	r2, [r3, #4]
 801b504:	687b      	ldr	r3, [r7, #4]
 801b506:	1ad3      	subs	r3, r2, r3
 801b508:	0fdb      	lsrs	r3, r3, #31
 801b50a:	f003 0301 	and.w	r3, r3, #1
 801b50e:	b2db      	uxtb	r3, r3
 801b510:	2b00      	cmp	r3, #0
 801b512:	d001      	beq.n	801b518 <sys_timeouts_sleeptime+0x34>
    return 0;
 801b514:	2300      	movs	r3, #0
 801b516:	e010      	b.n	801b53a <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801b518:	4b0a      	ldr	r3, [pc, #40]	; (801b544 <sys_timeouts_sleeptime+0x60>)
 801b51a:	681b      	ldr	r3, [r3, #0]
 801b51c:	685a      	ldr	r2, [r3, #4]
 801b51e:	687b      	ldr	r3, [r7, #4]
 801b520:	1ad3      	subs	r3, r2, r3
 801b522:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801b524:	683b      	ldr	r3, [r7, #0]
 801b526:	2b00      	cmp	r3, #0
 801b528:	da06      	bge.n	801b538 <sys_timeouts_sleeptime+0x54>
 801b52a:	4b07      	ldr	r3, [pc, #28]	; (801b548 <sys_timeouts_sleeptime+0x64>)
 801b52c:	f44f 72dc 	mov.w	r2, #440	; 0x1b8
 801b530:	4906      	ldr	r1, [pc, #24]	; (801b54c <sys_timeouts_sleeptime+0x68>)
 801b532:	4807      	ldr	r0, [pc, #28]	; (801b550 <sys_timeouts_sleeptime+0x6c>)
 801b534:	f002 fdde 	bl	801e0f4 <iprintf>
    return ret;
 801b538:	683b      	ldr	r3, [r7, #0]
  }
}
 801b53a:	4618      	mov	r0, r3
 801b53c:	3708      	adds	r7, #8
 801b53e:	46bd      	mov	sp, r7
 801b540:	bd80      	pop	{r7, pc}
 801b542:	bf00      	nop
 801b544:	20004564 	.word	0x20004564
 801b548:	080211f0 	.word	0x080211f0
 801b54c:	080212c4 	.word	0x080212c4
 801b550:	08021264 	.word	0x08021264

0801b554 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801b554:	b580      	push	{r7, lr}
 801b556:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801b558:	f002 fde4 	bl	801e124 <rand>
 801b55c:	4603      	mov	r3, r0
 801b55e:	b29b      	uxth	r3, r3
 801b560:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801b564:	b29b      	uxth	r3, r3
 801b566:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 801b56a:	b29a      	uxth	r2, r3
 801b56c:	4b01      	ldr	r3, [pc, #4]	; (801b574 <udp_init+0x20>)
 801b56e:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801b570:	bf00      	nop
 801b572:	bd80      	pop	{r7, pc}
 801b574:	20000058 	.word	0x20000058

0801b578 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801b578:	b580      	push	{r7, lr}
 801b57a:	b084      	sub	sp, #16
 801b57c:	af00      	add	r7, sp, #0
 801b57e:	60f8      	str	r0, [r7, #12]
 801b580:	60b9      	str	r1, [r7, #8]
 801b582:	4613      	mov	r3, r2
 801b584:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801b586:	68fb      	ldr	r3, [r7, #12]
 801b588:	2b00      	cmp	r3, #0
 801b58a:	d105      	bne.n	801b598 <udp_input_local_match+0x20>
 801b58c:	4b27      	ldr	r3, [pc, #156]	; (801b62c <udp_input_local_match+0xb4>)
 801b58e:	2287      	movs	r2, #135	; 0x87
 801b590:	4927      	ldr	r1, [pc, #156]	; (801b630 <udp_input_local_match+0xb8>)
 801b592:	4828      	ldr	r0, [pc, #160]	; (801b634 <udp_input_local_match+0xbc>)
 801b594:	f002 fdae 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801b598:	68bb      	ldr	r3, [r7, #8]
 801b59a:	2b00      	cmp	r3, #0
 801b59c:	d105      	bne.n	801b5aa <udp_input_local_match+0x32>
 801b59e:	4b23      	ldr	r3, [pc, #140]	; (801b62c <udp_input_local_match+0xb4>)
 801b5a0:	2288      	movs	r2, #136	; 0x88
 801b5a2:	4925      	ldr	r1, [pc, #148]	; (801b638 <udp_input_local_match+0xc0>)
 801b5a4:	4823      	ldr	r0, [pc, #140]	; (801b634 <udp_input_local_match+0xbc>)
 801b5a6:	f002 fda5 	bl	801e0f4 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b5aa:	68fb      	ldr	r3, [r7, #12]
 801b5ac:	7a1b      	ldrb	r3, [r3, #8]
 801b5ae:	2b00      	cmp	r3, #0
 801b5b0:	d00b      	beq.n	801b5ca <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801b5b2:	68fb      	ldr	r3, [r7, #12]
 801b5b4:	7a1a      	ldrb	r2, [r3, #8]
 801b5b6:	4b21      	ldr	r3, [pc, #132]	; (801b63c <udp_input_local_match+0xc4>)
 801b5b8:	685b      	ldr	r3, [r3, #4]
 801b5ba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801b5be:	3301      	adds	r3, #1
 801b5c0:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801b5c2:	429a      	cmp	r2, r3
 801b5c4:	d001      	beq.n	801b5ca <udp_input_local_match+0x52>
    return 0;
 801b5c6:	2300      	movs	r3, #0
 801b5c8:	e02b      	b.n	801b622 <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801b5ca:	79fb      	ldrb	r3, [r7, #7]
 801b5cc:	2b00      	cmp	r3, #0
 801b5ce:	d018      	beq.n	801b602 <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b5d0:	68fb      	ldr	r3, [r7, #12]
 801b5d2:	2b00      	cmp	r3, #0
 801b5d4:	d013      	beq.n	801b5fe <udp_input_local_match+0x86>
 801b5d6:	68fb      	ldr	r3, [r7, #12]
 801b5d8:	681b      	ldr	r3, [r3, #0]
 801b5da:	2b00      	cmp	r3, #0
 801b5dc:	d00f      	beq.n	801b5fe <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b5de:	4b17      	ldr	r3, [pc, #92]	; (801b63c <udp_input_local_match+0xc4>)
 801b5e0:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801b5e2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801b5e6:	d00a      	beq.n	801b5fe <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801b5e8:	68fb      	ldr	r3, [r7, #12]
 801b5ea:	681a      	ldr	r2, [r3, #0]
 801b5ec:	4b13      	ldr	r3, [pc, #76]	; (801b63c <udp_input_local_match+0xc4>)
 801b5ee:	695b      	ldr	r3, [r3, #20]
 801b5f0:	405a      	eors	r2, r3
 801b5f2:	68bb      	ldr	r3, [r7, #8]
 801b5f4:	3308      	adds	r3, #8
 801b5f6:	681b      	ldr	r3, [r3, #0]
 801b5f8:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801b5fa:	2b00      	cmp	r3, #0
 801b5fc:	d110      	bne.n	801b620 <udp_input_local_match+0xa8>
          return 1;
 801b5fe:	2301      	movs	r3, #1
 801b600:	e00f      	b.n	801b622 <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801b602:	68fb      	ldr	r3, [r7, #12]
 801b604:	2b00      	cmp	r3, #0
 801b606:	d009      	beq.n	801b61c <udp_input_local_match+0xa4>
 801b608:	68fb      	ldr	r3, [r7, #12]
 801b60a:	681b      	ldr	r3, [r3, #0]
 801b60c:	2b00      	cmp	r3, #0
 801b60e:	d005      	beq.n	801b61c <udp_input_local_match+0xa4>
 801b610:	68fb      	ldr	r3, [r7, #12]
 801b612:	681a      	ldr	r2, [r3, #0]
 801b614:	4b09      	ldr	r3, [pc, #36]	; (801b63c <udp_input_local_match+0xc4>)
 801b616:	695b      	ldr	r3, [r3, #20]
 801b618:	429a      	cmp	r2, r3
 801b61a:	d101      	bne.n	801b620 <udp_input_local_match+0xa8>
        return 1;
 801b61c:	2301      	movs	r3, #1
 801b61e:	e000      	b.n	801b622 <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801b620:	2300      	movs	r3, #0
}
 801b622:	4618      	mov	r0, r3
 801b624:	3710      	adds	r7, #16
 801b626:	46bd      	mov	sp, r7
 801b628:	bd80      	pop	{r7, pc}
 801b62a:	bf00      	nop
 801b62c:	080212d8 	.word	0x080212d8
 801b630:	08021308 	.word	0x08021308
 801b634:	0802132c 	.word	0x0802132c
 801b638:	08021354 	.word	0x08021354
 801b63c:	20007dfc 	.word	0x20007dfc

0801b640 <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801b640:	b590      	push	{r4, r7, lr}
 801b642:	b08d      	sub	sp, #52	; 0x34
 801b644:	af02      	add	r7, sp, #8
 801b646:	6078      	str	r0, [r7, #4]
 801b648:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801b64a:	2300      	movs	r3, #0
 801b64c:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801b64e:	687b      	ldr	r3, [r7, #4]
 801b650:	2b00      	cmp	r3, #0
 801b652:	d105      	bne.n	801b660 <udp_input+0x20>
 801b654:	4b7c      	ldr	r3, [pc, #496]	; (801b848 <udp_input+0x208>)
 801b656:	22cf      	movs	r2, #207	; 0xcf
 801b658:	497c      	ldr	r1, [pc, #496]	; (801b84c <udp_input+0x20c>)
 801b65a:	487d      	ldr	r0, [pc, #500]	; (801b850 <udp_input+0x210>)
 801b65c:	f002 fd4a 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801b660:	683b      	ldr	r3, [r7, #0]
 801b662:	2b00      	cmp	r3, #0
 801b664:	d105      	bne.n	801b672 <udp_input+0x32>
 801b666:	4b78      	ldr	r3, [pc, #480]	; (801b848 <udp_input+0x208>)
 801b668:	22d0      	movs	r2, #208	; 0xd0
 801b66a:	497a      	ldr	r1, [pc, #488]	; (801b854 <udp_input+0x214>)
 801b66c:	4878      	ldr	r0, [pc, #480]	; (801b850 <udp_input+0x210>)
 801b66e:	f002 fd41 	bl	801e0f4 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	895b      	ldrh	r3, [r3, #10]
 801b676:	2b07      	cmp	r3, #7
 801b678:	d803      	bhi.n	801b682 <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801b67a:	6878      	ldr	r0, [r7, #4]
 801b67c:	f7f9 faf4 	bl	8014c68 <pbuf_free>
    goto end;
 801b680:	e0de      	b.n	801b840 <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801b682:	687b      	ldr	r3, [r7, #4]
 801b684:	685b      	ldr	r3, [r3, #4]
 801b686:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801b688:	4b73      	ldr	r3, [pc, #460]	; (801b858 <udp_input+0x218>)
 801b68a:	695a      	ldr	r2, [r3, #20]
 801b68c:	4b72      	ldr	r3, [pc, #456]	; (801b858 <udp_input+0x218>)
 801b68e:	681b      	ldr	r3, [r3, #0]
 801b690:	4619      	mov	r1, r3
 801b692:	4610      	mov	r0, r2
 801b694:	f001 fc86 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801b698:	4603      	mov	r3, r0
 801b69a:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801b69c:	697b      	ldr	r3, [r7, #20]
 801b69e:	881b      	ldrh	r3, [r3, #0]
 801b6a0:	b29b      	uxth	r3, r3
 801b6a2:	4618      	mov	r0, r3
 801b6a4:	f7f7 ff02 	bl	80134ac <lwip_htons>
 801b6a8:	4603      	mov	r3, r0
 801b6aa:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801b6ac:	697b      	ldr	r3, [r7, #20]
 801b6ae:	885b      	ldrh	r3, [r3, #2]
 801b6b0:	b29b      	uxth	r3, r3
 801b6b2:	4618      	mov	r0, r3
 801b6b4:	f7f7 fefa 	bl	80134ac <lwip_htons>
 801b6b8:	4603      	mov	r3, r0
 801b6ba:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801b6bc:	2300      	movs	r3, #0
 801b6be:	627b      	str	r3, [r7, #36]	; 0x24
  prev = NULL;
 801b6c0:	2300      	movs	r3, #0
 801b6c2:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801b6c4:	2300      	movs	r3, #0
 801b6c6:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b6c8:	4b64      	ldr	r3, [pc, #400]	; (801b85c <udp_input+0x21c>)
 801b6ca:	681b      	ldr	r3, [r3, #0]
 801b6cc:	627b      	str	r3, [r7, #36]	; 0x24
 801b6ce:	e054      	b.n	801b77a <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801b6d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6d2:	8a5b      	ldrh	r3, [r3, #18]
 801b6d4:	89fa      	ldrh	r2, [r7, #14]
 801b6d6:	429a      	cmp	r2, r3
 801b6d8:	d14a      	bne.n	801b770 <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801b6da:	7cfb      	ldrb	r3, [r7, #19]
 801b6dc:	461a      	mov	r2, r3
 801b6de:	6839      	ldr	r1, [r7, #0]
 801b6e0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801b6e2:	f7ff ff49 	bl	801b578 <udp_input_local_match>
 801b6e6:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801b6e8:	2b00      	cmp	r3, #0
 801b6ea:	d041      	beq.n	801b770 <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801b6ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b6ee:	7c1b      	ldrb	r3, [r3, #16]
 801b6f0:	f003 0304 	and.w	r3, r3, #4
 801b6f4:	2b00      	cmp	r3, #0
 801b6f6:	d11d      	bne.n	801b734 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801b6f8:	69fb      	ldr	r3, [r7, #28]
 801b6fa:	2b00      	cmp	r3, #0
 801b6fc:	d102      	bne.n	801b704 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801b6fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b700:	61fb      	str	r3, [r7, #28]
 801b702:	e017      	b.n	801b734 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801b704:	7cfb      	ldrb	r3, [r7, #19]
 801b706:	2b00      	cmp	r3, #0
 801b708:	d014      	beq.n	801b734 <udp_input+0xf4>
 801b70a:	4b53      	ldr	r3, [pc, #332]	; (801b858 <udp_input+0x218>)
 801b70c:	695b      	ldr	r3, [r3, #20]
 801b70e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801b712:	d10f      	bne.n	801b734 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801b714:	69fb      	ldr	r3, [r7, #28]
 801b716:	681a      	ldr	r2, [r3, #0]
 801b718:	683b      	ldr	r3, [r7, #0]
 801b71a:	3304      	adds	r3, #4
 801b71c:	681b      	ldr	r3, [r3, #0]
 801b71e:	429a      	cmp	r2, r3
 801b720:	d008      	beq.n	801b734 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801b722:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b724:	681a      	ldr	r2, [r3, #0]
 801b726:	683b      	ldr	r3, [r7, #0]
 801b728:	3304      	adds	r3, #4
 801b72a:	681b      	ldr	r3, [r3, #0]
 801b72c:	429a      	cmp	r2, r3
 801b72e:	d101      	bne.n	801b734 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801b730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b732:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801b734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b736:	8a9b      	ldrh	r3, [r3, #20]
 801b738:	8a3a      	ldrh	r2, [r7, #16]
 801b73a:	429a      	cmp	r2, r3
 801b73c:	d118      	bne.n	801b770 <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b73e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b740:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801b742:	2b00      	cmp	r3, #0
 801b744:	d005      	beq.n	801b752 <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801b746:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b748:	685a      	ldr	r2, [r3, #4]
 801b74a:	4b43      	ldr	r3, [pc, #268]	; (801b858 <udp_input+0x218>)
 801b74c:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801b74e:	429a      	cmp	r2, r3
 801b750:	d10e      	bne.n	801b770 <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801b752:	6a3b      	ldr	r3, [r7, #32]
 801b754:	2b00      	cmp	r3, #0
 801b756:	d014      	beq.n	801b782 <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801b758:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b75a:	68da      	ldr	r2, [r3, #12]
 801b75c:	6a3b      	ldr	r3, [r7, #32]
 801b75e:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801b760:	4b3e      	ldr	r3, [pc, #248]	; (801b85c <udp_input+0x21c>)
 801b762:	681a      	ldr	r2, [r3, #0]
 801b764:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b766:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801b768:	4a3c      	ldr	r2, [pc, #240]	; (801b85c <udp_input+0x21c>)
 801b76a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b76c:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801b76e:	e008      	b.n	801b782 <udp_input+0x142>
      }
    }

    prev = pcb;
 801b770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b772:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801b774:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b776:	68db      	ldr	r3, [r3, #12]
 801b778:	627b      	str	r3, [r7, #36]	; 0x24
 801b77a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b77c:	2b00      	cmp	r3, #0
 801b77e:	d1a7      	bne.n	801b6d0 <udp_input+0x90>
 801b780:	e000      	b.n	801b784 <udp_input+0x144>
        break;
 801b782:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801b784:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b786:	2b00      	cmp	r3, #0
 801b788:	d101      	bne.n	801b78e <udp_input+0x14e>
    pcb = uncon_pcb;
 801b78a:	69fb      	ldr	r3, [r7, #28]
 801b78c:	627b      	str	r3, [r7, #36]	; 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801b78e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b790:	2b00      	cmp	r3, #0
 801b792:	d002      	beq.n	801b79a <udp_input+0x15a>
    for_us = 1;
 801b794:	2301      	movs	r3, #1
 801b796:	76fb      	strb	r3, [r7, #27]
 801b798:	e00a      	b.n	801b7b0 <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801b79a:	683b      	ldr	r3, [r7, #0]
 801b79c:	3304      	adds	r3, #4
 801b79e:	681a      	ldr	r2, [r3, #0]
 801b7a0:	4b2d      	ldr	r3, [pc, #180]	; (801b858 <udp_input+0x218>)
 801b7a2:	695b      	ldr	r3, [r3, #20]
 801b7a4:	429a      	cmp	r2, r3
 801b7a6:	bf0c      	ite	eq
 801b7a8:	2301      	moveq	r3, #1
 801b7aa:	2300      	movne	r3, #0
 801b7ac:	b2db      	uxtb	r3, r3
 801b7ae:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801b7b0:	7efb      	ldrb	r3, [r7, #27]
 801b7b2:	2b00      	cmp	r3, #0
 801b7b4:	d041      	beq.n	801b83a <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801b7b6:	2108      	movs	r1, #8
 801b7b8:	6878      	ldr	r0, [r7, #4]
 801b7ba:	f7f9 f9cf 	bl	8014b5c <pbuf_remove_header>
 801b7be:	4603      	mov	r3, r0
 801b7c0:	2b00      	cmp	r3, #0
 801b7c2:	d00a      	beq.n	801b7da <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801b7c4:	4b20      	ldr	r3, [pc, #128]	; (801b848 <udp_input+0x208>)
 801b7c6:	f44f 72b8 	mov.w	r2, #368	; 0x170
 801b7ca:	4925      	ldr	r1, [pc, #148]	; (801b860 <udp_input+0x220>)
 801b7cc:	4820      	ldr	r0, [pc, #128]	; (801b850 <udp_input+0x210>)
 801b7ce:	f002 fc91 	bl	801e0f4 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801b7d2:	6878      	ldr	r0, [r7, #4]
 801b7d4:	f7f9 fa48 	bl	8014c68 <pbuf_free>
      goto end;
 801b7d8:	e032      	b.n	801b840 <udp_input+0x200>
    }

    if (pcb != NULL) {
 801b7da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b7dc:	2b00      	cmp	r3, #0
 801b7de:	d012      	beq.n	801b806 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801b7e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b7e2:	699b      	ldr	r3, [r3, #24]
 801b7e4:	2b00      	cmp	r3, #0
 801b7e6:	d00a      	beq.n	801b7fe <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801b7e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b7ea:	699c      	ldr	r4, [r3, #24]
 801b7ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801b7ee:	69d8      	ldr	r0, [r3, #28]
 801b7f0:	8a3b      	ldrh	r3, [r7, #16]
 801b7f2:	9300      	str	r3, [sp, #0]
 801b7f4:	4b1b      	ldr	r3, [pc, #108]	; (801b864 <udp_input+0x224>)
 801b7f6:	687a      	ldr	r2, [r7, #4]
 801b7f8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801b7fa:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801b7fc:	e021      	b.n	801b842 <udp_input+0x202>
        pbuf_free(p);
 801b7fe:	6878      	ldr	r0, [r7, #4]
 801b800:	f7f9 fa32 	bl	8014c68 <pbuf_free>
        goto end;
 801b804:	e01c      	b.n	801b840 <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801b806:	7cfb      	ldrb	r3, [r7, #19]
 801b808:	2b00      	cmp	r3, #0
 801b80a:	d112      	bne.n	801b832 <udp_input+0x1f2>
 801b80c:	4b12      	ldr	r3, [pc, #72]	; (801b858 <udp_input+0x218>)
 801b80e:	695b      	ldr	r3, [r3, #20]
 801b810:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801b814:	2be0      	cmp	r3, #224	; 0xe0
 801b816:	d00c      	beq.n	801b832 <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801b818:	4b0f      	ldr	r3, [pc, #60]	; (801b858 <udp_input+0x218>)
 801b81a:	899b      	ldrh	r3, [r3, #12]
 801b81c:	3308      	adds	r3, #8
 801b81e:	b29b      	uxth	r3, r3
 801b820:	b21b      	sxth	r3, r3
 801b822:	4619      	mov	r1, r3
 801b824:	6878      	ldr	r0, [r7, #4]
 801b826:	f7f9 fa0c 	bl	8014c42 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801b82a:	2103      	movs	r1, #3
 801b82c:	6878      	ldr	r0, [r7, #4]
 801b82e:	f001 f89b 	bl	801c968 <icmp_dest_unreach>
      pbuf_free(p);
 801b832:	6878      	ldr	r0, [r7, #4]
 801b834:	f7f9 fa18 	bl	8014c68 <pbuf_free>
  return;
 801b838:	e003      	b.n	801b842 <udp_input+0x202>
    pbuf_free(p);
 801b83a:	6878      	ldr	r0, [r7, #4]
 801b83c:	f7f9 fa14 	bl	8014c68 <pbuf_free>
  return;
 801b840:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801b842:	372c      	adds	r7, #44	; 0x2c
 801b844:	46bd      	mov	sp, r7
 801b846:	bd90      	pop	{r4, r7, pc}
 801b848:	080212d8 	.word	0x080212d8
 801b84c:	0802137c 	.word	0x0802137c
 801b850:	0802132c 	.word	0x0802132c
 801b854:	08021394 	.word	0x08021394
 801b858:	20007dfc 	.word	0x20007dfc
 801b85c:	2000b528 	.word	0x2000b528
 801b860:	080213b0 	.word	0x080213b0
 801b864:	20007e0c 	.word	0x20007e0c

0801b868 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801b868:	b480      	push	{r7}
 801b86a:	b085      	sub	sp, #20
 801b86c:	af00      	add	r7, sp, #0
 801b86e:	6078      	str	r0, [r7, #4]
 801b870:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801b872:	687b      	ldr	r3, [r7, #4]
 801b874:	2b00      	cmp	r3, #0
 801b876:	d01e      	beq.n	801b8b6 <udp_netif_ip_addr_changed+0x4e>
 801b878:	687b      	ldr	r3, [r7, #4]
 801b87a:	681b      	ldr	r3, [r3, #0]
 801b87c:	2b00      	cmp	r3, #0
 801b87e:	d01a      	beq.n	801b8b6 <udp_netif_ip_addr_changed+0x4e>
 801b880:	683b      	ldr	r3, [r7, #0]
 801b882:	2b00      	cmp	r3, #0
 801b884:	d017      	beq.n	801b8b6 <udp_netif_ip_addr_changed+0x4e>
 801b886:	683b      	ldr	r3, [r7, #0]
 801b888:	681b      	ldr	r3, [r3, #0]
 801b88a:	2b00      	cmp	r3, #0
 801b88c:	d013      	beq.n	801b8b6 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b88e:	4b0d      	ldr	r3, [pc, #52]	; (801b8c4 <udp_netif_ip_addr_changed+0x5c>)
 801b890:	681b      	ldr	r3, [r3, #0]
 801b892:	60fb      	str	r3, [r7, #12]
 801b894:	e00c      	b.n	801b8b0 <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801b896:	68fb      	ldr	r3, [r7, #12]
 801b898:	681a      	ldr	r2, [r3, #0]
 801b89a:	687b      	ldr	r3, [r7, #4]
 801b89c:	681b      	ldr	r3, [r3, #0]
 801b89e:	429a      	cmp	r2, r3
 801b8a0:	d103      	bne.n	801b8aa <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801b8a2:	683b      	ldr	r3, [r7, #0]
 801b8a4:	681a      	ldr	r2, [r3, #0]
 801b8a6:	68fb      	ldr	r3, [r7, #12]
 801b8a8:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801b8aa:	68fb      	ldr	r3, [r7, #12]
 801b8ac:	68db      	ldr	r3, [r3, #12]
 801b8ae:	60fb      	str	r3, [r7, #12]
 801b8b0:	68fb      	ldr	r3, [r7, #12]
 801b8b2:	2b00      	cmp	r3, #0
 801b8b4:	d1ef      	bne.n	801b896 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801b8b6:	bf00      	nop
 801b8b8:	3714      	adds	r7, #20
 801b8ba:	46bd      	mov	sp, r7
 801b8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b8c0:	4770      	bx	lr
 801b8c2:	bf00      	nop
 801b8c4:	2000b528 	.word	0x2000b528

0801b8c8 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 801b8c8:	b580      	push	{r7, lr}
 801b8ca:	b082      	sub	sp, #8
 801b8cc:	af00      	add	r7, sp, #0
 801b8ce:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801b8d0:	4915      	ldr	r1, [pc, #84]	; (801b928 <etharp_free_entry+0x60>)
 801b8d2:	687a      	ldr	r2, [r7, #4]
 801b8d4:	4613      	mov	r3, r2
 801b8d6:	005b      	lsls	r3, r3, #1
 801b8d8:	4413      	add	r3, r2
 801b8da:	00db      	lsls	r3, r3, #3
 801b8dc:	440b      	add	r3, r1
 801b8de:	681b      	ldr	r3, [r3, #0]
 801b8e0:	2b00      	cmp	r3, #0
 801b8e2:	d013      	beq.n	801b90c <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 801b8e4:	4910      	ldr	r1, [pc, #64]	; (801b928 <etharp_free_entry+0x60>)
 801b8e6:	687a      	ldr	r2, [r7, #4]
 801b8e8:	4613      	mov	r3, r2
 801b8ea:	005b      	lsls	r3, r3, #1
 801b8ec:	4413      	add	r3, r2
 801b8ee:	00db      	lsls	r3, r3, #3
 801b8f0:	440b      	add	r3, r1
 801b8f2:	681b      	ldr	r3, [r3, #0]
 801b8f4:	4618      	mov	r0, r3
 801b8f6:	f7f9 f9b7 	bl	8014c68 <pbuf_free>
    arp_table[i].q = NULL;
 801b8fa:	490b      	ldr	r1, [pc, #44]	; (801b928 <etharp_free_entry+0x60>)
 801b8fc:	687a      	ldr	r2, [r7, #4]
 801b8fe:	4613      	mov	r3, r2
 801b900:	005b      	lsls	r3, r3, #1
 801b902:	4413      	add	r3, r2
 801b904:	00db      	lsls	r3, r3, #3
 801b906:	440b      	add	r3, r1
 801b908:	2200      	movs	r2, #0
 801b90a:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 801b90c:	4906      	ldr	r1, [pc, #24]	; (801b928 <etharp_free_entry+0x60>)
 801b90e:	687a      	ldr	r2, [r7, #4]
 801b910:	4613      	mov	r3, r2
 801b912:	005b      	lsls	r3, r3, #1
 801b914:	4413      	add	r3, r2
 801b916:	00db      	lsls	r3, r3, #3
 801b918:	440b      	add	r3, r1
 801b91a:	3314      	adds	r3, #20
 801b91c:	2200      	movs	r2, #0
 801b91e:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 801b920:	bf00      	nop
 801b922:	3708      	adds	r7, #8
 801b924:	46bd      	mov	sp, r7
 801b926:	bd80      	pop	{r7, pc}
 801b928:	20004570 	.word	0x20004570

0801b92c <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 801b92c:	b580      	push	{r7, lr}
 801b92e:	b082      	sub	sp, #8
 801b930:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801b932:	2300      	movs	r3, #0
 801b934:	607b      	str	r3, [r7, #4]
 801b936:	e096      	b.n	801ba66 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 801b938:	494f      	ldr	r1, [pc, #316]	; (801ba78 <etharp_tmr+0x14c>)
 801b93a:	687a      	ldr	r2, [r7, #4]
 801b93c:	4613      	mov	r3, r2
 801b93e:	005b      	lsls	r3, r3, #1
 801b940:	4413      	add	r3, r2
 801b942:	00db      	lsls	r3, r3, #3
 801b944:	440b      	add	r3, r1
 801b946:	3314      	adds	r3, #20
 801b948:	781b      	ldrb	r3, [r3, #0]
 801b94a:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 801b94c:	78fb      	ldrb	r3, [r7, #3]
 801b94e:	2b00      	cmp	r3, #0
 801b950:	f000 8086 	beq.w	801ba60 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 801b954:	4948      	ldr	r1, [pc, #288]	; (801ba78 <etharp_tmr+0x14c>)
 801b956:	687a      	ldr	r2, [r7, #4]
 801b958:	4613      	mov	r3, r2
 801b95a:	005b      	lsls	r3, r3, #1
 801b95c:	4413      	add	r3, r2
 801b95e:	00db      	lsls	r3, r3, #3
 801b960:	440b      	add	r3, r1
 801b962:	3312      	adds	r3, #18
 801b964:	881b      	ldrh	r3, [r3, #0]
 801b966:	3301      	adds	r3, #1
 801b968:	b298      	uxth	r0, r3
 801b96a:	4943      	ldr	r1, [pc, #268]	; (801ba78 <etharp_tmr+0x14c>)
 801b96c:	687a      	ldr	r2, [r7, #4]
 801b96e:	4613      	mov	r3, r2
 801b970:	005b      	lsls	r3, r3, #1
 801b972:	4413      	add	r3, r2
 801b974:	00db      	lsls	r3, r3, #3
 801b976:	440b      	add	r3, r1
 801b978:	3312      	adds	r3, #18
 801b97a:	4602      	mov	r2, r0
 801b97c:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b97e:	493e      	ldr	r1, [pc, #248]	; (801ba78 <etharp_tmr+0x14c>)
 801b980:	687a      	ldr	r2, [r7, #4]
 801b982:	4613      	mov	r3, r2
 801b984:	005b      	lsls	r3, r3, #1
 801b986:	4413      	add	r3, r2
 801b988:	00db      	lsls	r3, r3, #3
 801b98a:	440b      	add	r3, r1
 801b98c:	3312      	adds	r3, #18
 801b98e:	881b      	ldrh	r3, [r3, #0]
 801b990:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 801b994:	d215      	bcs.n	801b9c2 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b996:	4938      	ldr	r1, [pc, #224]	; (801ba78 <etharp_tmr+0x14c>)
 801b998:	687a      	ldr	r2, [r7, #4]
 801b99a:	4613      	mov	r3, r2
 801b99c:	005b      	lsls	r3, r3, #1
 801b99e:	4413      	add	r3, r2
 801b9a0:	00db      	lsls	r3, r3, #3
 801b9a2:	440b      	add	r3, r1
 801b9a4:	3314      	adds	r3, #20
 801b9a6:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801b9a8:	2b01      	cmp	r3, #1
 801b9aa:	d10e      	bne.n	801b9ca <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 801b9ac:	4932      	ldr	r1, [pc, #200]	; (801ba78 <etharp_tmr+0x14c>)
 801b9ae:	687a      	ldr	r2, [r7, #4]
 801b9b0:	4613      	mov	r3, r2
 801b9b2:	005b      	lsls	r3, r3, #1
 801b9b4:	4413      	add	r3, r2
 801b9b6:	00db      	lsls	r3, r3, #3
 801b9b8:	440b      	add	r3, r1
 801b9ba:	3312      	adds	r3, #18
 801b9bc:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801b9be:	2b04      	cmp	r3, #4
 801b9c0:	d903      	bls.n	801b9ca <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801b9c2:	6878      	ldr	r0, [r7, #4]
 801b9c4:	f7ff ff80 	bl	801b8c8 <etharp_free_entry>
 801b9c8:	e04a      	b.n	801ba60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 801b9ca:	492b      	ldr	r1, [pc, #172]	; (801ba78 <etharp_tmr+0x14c>)
 801b9cc:	687a      	ldr	r2, [r7, #4]
 801b9ce:	4613      	mov	r3, r2
 801b9d0:	005b      	lsls	r3, r3, #1
 801b9d2:	4413      	add	r3, r2
 801b9d4:	00db      	lsls	r3, r3, #3
 801b9d6:	440b      	add	r3, r1
 801b9d8:	3314      	adds	r3, #20
 801b9da:	781b      	ldrb	r3, [r3, #0]
 801b9dc:	2b03      	cmp	r3, #3
 801b9de:	d10a      	bne.n	801b9f6 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 801b9e0:	4925      	ldr	r1, [pc, #148]	; (801ba78 <etharp_tmr+0x14c>)
 801b9e2:	687a      	ldr	r2, [r7, #4]
 801b9e4:	4613      	mov	r3, r2
 801b9e6:	005b      	lsls	r3, r3, #1
 801b9e8:	4413      	add	r3, r2
 801b9ea:	00db      	lsls	r3, r3, #3
 801b9ec:	440b      	add	r3, r1
 801b9ee:	3314      	adds	r3, #20
 801b9f0:	2204      	movs	r2, #4
 801b9f2:	701a      	strb	r2, [r3, #0]
 801b9f4:	e034      	b.n	801ba60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 801b9f6:	4920      	ldr	r1, [pc, #128]	; (801ba78 <etharp_tmr+0x14c>)
 801b9f8:	687a      	ldr	r2, [r7, #4]
 801b9fa:	4613      	mov	r3, r2
 801b9fc:	005b      	lsls	r3, r3, #1
 801b9fe:	4413      	add	r3, r2
 801ba00:	00db      	lsls	r3, r3, #3
 801ba02:	440b      	add	r3, r1
 801ba04:	3314      	adds	r3, #20
 801ba06:	781b      	ldrb	r3, [r3, #0]
 801ba08:	2b04      	cmp	r3, #4
 801ba0a:	d10a      	bne.n	801ba22 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 801ba0c:	491a      	ldr	r1, [pc, #104]	; (801ba78 <etharp_tmr+0x14c>)
 801ba0e:	687a      	ldr	r2, [r7, #4]
 801ba10:	4613      	mov	r3, r2
 801ba12:	005b      	lsls	r3, r3, #1
 801ba14:	4413      	add	r3, r2
 801ba16:	00db      	lsls	r3, r3, #3
 801ba18:	440b      	add	r3, r1
 801ba1a:	3314      	adds	r3, #20
 801ba1c:	2202      	movs	r2, #2
 801ba1e:	701a      	strb	r2, [r3, #0]
 801ba20:	e01e      	b.n	801ba60 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801ba22:	4915      	ldr	r1, [pc, #84]	; (801ba78 <etharp_tmr+0x14c>)
 801ba24:	687a      	ldr	r2, [r7, #4]
 801ba26:	4613      	mov	r3, r2
 801ba28:	005b      	lsls	r3, r3, #1
 801ba2a:	4413      	add	r3, r2
 801ba2c:	00db      	lsls	r3, r3, #3
 801ba2e:	440b      	add	r3, r1
 801ba30:	3314      	adds	r3, #20
 801ba32:	781b      	ldrb	r3, [r3, #0]
 801ba34:	2b01      	cmp	r3, #1
 801ba36:	d113      	bne.n	801ba60 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 801ba38:	490f      	ldr	r1, [pc, #60]	; (801ba78 <etharp_tmr+0x14c>)
 801ba3a:	687a      	ldr	r2, [r7, #4]
 801ba3c:	4613      	mov	r3, r2
 801ba3e:	005b      	lsls	r3, r3, #1
 801ba40:	4413      	add	r3, r2
 801ba42:	00db      	lsls	r3, r3, #3
 801ba44:	440b      	add	r3, r1
 801ba46:	3308      	adds	r3, #8
 801ba48:	6818      	ldr	r0, [r3, #0]
 801ba4a:	687a      	ldr	r2, [r7, #4]
 801ba4c:	4613      	mov	r3, r2
 801ba4e:	005b      	lsls	r3, r3, #1
 801ba50:	4413      	add	r3, r2
 801ba52:	00db      	lsls	r3, r3, #3
 801ba54:	4a08      	ldr	r2, [pc, #32]	; (801ba78 <etharp_tmr+0x14c>)
 801ba56:	4413      	add	r3, r2
 801ba58:	3304      	adds	r3, #4
 801ba5a:	4619      	mov	r1, r3
 801ba5c:	f000 fe6e 	bl	801c73c <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801ba60:	687b      	ldr	r3, [r7, #4]
 801ba62:	3301      	adds	r3, #1
 801ba64:	607b      	str	r3, [r7, #4]
 801ba66:	687b      	ldr	r3, [r7, #4]
 801ba68:	2b09      	cmp	r3, #9
 801ba6a:	f77f af65 	ble.w	801b938 <etharp_tmr+0xc>
      }
    }
  }
}
 801ba6e:	bf00      	nop
 801ba70:	3708      	adds	r7, #8
 801ba72:	46bd      	mov	sp, r7
 801ba74:	bd80      	pop	{r7, pc}
 801ba76:	bf00      	nop
 801ba78:	20004570 	.word	0x20004570

0801ba7c <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 801ba7c:	b580      	push	{r7, lr}
 801ba7e:	b08a      	sub	sp, #40	; 0x28
 801ba80:	af00      	add	r7, sp, #0
 801ba82:	60f8      	str	r0, [r7, #12]
 801ba84:	460b      	mov	r3, r1
 801ba86:	607a      	str	r2, [r7, #4]
 801ba88:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 801ba8a:	230a      	movs	r3, #10
 801ba8c:	84fb      	strh	r3, [r7, #38]	; 0x26
 801ba8e:	230a      	movs	r3, #10
 801ba90:	84bb      	strh	r3, [r7, #36]	; 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801ba92:	230a      	movs	r3, #10
 801ba94:	847b      	strh	r3, [r7, #34]	; 0x22
  s16_t i = 0;
 801ba96:	2300      	movs	r3, #0
 801ba98:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 801ba9a:	230a      	movs	r3, #10
 801ba9c:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801ba9e:	2300      	movs	r3, #0
 801baa0:	83bb      	strh	r3, [r7, #28]
 801baa2:	2300      	movs	r3, #0
 801baa4:	837b      	strh	r3, [r7, #26]
 801baa6:	2300      	movs	r3, #0
 801baa8:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801baaa:	2300      	movs	r3, #0
 801baac:	843b      	strh	r3, [r7, #32]
 801baae:	e0ae      	b.n	801bc0e <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801bab0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bab4:	49a6      	ldr	r1, [pc, #664]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bab6:	4613      	mov	r3, r2
 801bab8:	005b      	lsls	r3, r3, #1
 801baba:	4413      	add	r3, r2
 801babc:	00db      	lsls	r3, r3, #3
 801babe:	440b      	add	r3, r1
 801bac0:	3314      	adds	r3, #20
 801bac2:	781b      	ldrb	r3, [r3, #0]
 801bac4:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 801bac6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801baca:	2b0a      	cmp	r3, #10
 801bacc:	d105      	bne.n	801bada <etharp_find_entry+0x5e>
 801bace:	7dfb      	ldrb	r3, [r7, #23]
 801bad0:	2b00      	cmp	r3, #0
 801bad2:	d102      	bne.n	801bada <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 801bad4:	8c3b      	ldrh	r3, [r7, #32]
 801bad6:	847b      	strh	r3, [r7, #34]	; 0x22
 801bad8:	e095      	b.n	801bc06 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 801bada:	7dfb      	ldrb	r3, [r7, #23]
 801badc:	2b00      	cmp	r3, #0
 801bade:	f000 8092 	beq.w	801bc06 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 801bae2:	7dfb      	ldrb	r3, [r7, #23]
 801bae4:	2b01      	cmp	r3, #1
 801bae6:	d009      	beq.n	801bafc <etharp_find_entry+0x80>
 801bae8:	7dfb      	ldrb	r3, [r7, #23]
 801baea:	2b01      	cmp	r3, #1
 801baec:	d806      	bhi.n	801bafc <etharp_find_entry+0x80>
 801baee:	4b99      	ldr	r3, [pc, #612]	; (801bd54 <etharp_find_entry+0x2d8>)
 801baf0:	f44f 7292 	mov.w	r2, #292	; 0x124
 801baf4:	4998      	ldr	r1, [pc, #608]	; (801bd58 <etharp_find_entry+0x2dc>)
 801baf6:	4899      	ldr	r0, [pc, #612]	; (801bd5c <etharp_find_entry+0x2e0>)
 801baf8:	f002 fafc 	bl	801e0f4 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 801bafc:	68fb      	ldr	r3, [r7, #12]
 801bafe:	2b00      	cmp	r3, #0
 801bb00:	d020      	beq.n	801bb44 <etharp_find_entry+0xc8>
 801bb02:	68fb      	ldr	r3, [r7, #12]
 801bb04:	6819      	ldr	r1, [r3, #0]
 801bb06:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb0a:	4891      	ldr	r0, [pc, #580]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb0c:	4613      	mov	r3, r2
 801bb0e:	005b      	lsls	r3, r3, #1
 801bb10:	4413      	add	r3, r2
 801bb12:	00db      	lsls	r3, r3, #3
 801bb14:	4403      	add	r3, r0
 801bb16:	3304      	adds	r3, #4
 801bb18:	681b      	ldr	r3, [r3, #0]
 801bb1a:	4299      	cmp	r1, r3
 801bb1c:	d112      	bne.n	801bb44 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 801bb1e:	687b      	ldr	r3, [r7, #4]
 801bb20:	2b00      	cmp	r3, #0
 801bb22:	d00c      	beq.n	801bb3e <etharp_find_entry+0xc2>
 801bb24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb28:	4989      	ldr	r1, [pc, #548]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb2a:	4613      	mov	r3, r2
 801bb2c:	005b      	lsls	r3, r3, #1
 801bb2e:	4413      	add	r3, r2
 801bb30:	00db      	lsls	r3, r3, #3
 801bb32:	440b      	add	r3, r1
 801bb34:	3308      	adds	r3, #8
 801bb36:	681b      	ldr	r3, [r3, #0]
 801bb38:	687a      	ldr	r2, [r7, #4]
 801bb3a:	429a      	cmp	r2, r3
 801bb3c:	d102      	bne.n	801bb44 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801bb3e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bb42:	e100      	b.n	801bd46 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 801bb44:	7dfb      	ldrb	r3, [r7, #23]
 801bb46:	2b01      	cmp	r3, #1
 801bb48:	d140      	bne.n	801bbcc <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 801bb4a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb4e:	4980      	ldr	r1, [pc, #512]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb50:	4613      	mov	r3, r2
 801bb52:	005b      	lsls	r3, r3, #1
 801bb54:	4413      	add	r3, r2
 801bb56:	00db      	lsls	r3, r3, #3
 801bb58:	440b      	add	r3, r1
 801bb5a:	681b      	ldr	r3, [r3, #0]
 801bb5c:	2b00      	cmp	r3, #0
 801bb5e:	d01a      	beq.n	801bb96 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801bb60:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb64:	497a      	ldr	r1, [pc, #488]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb66:	4613      	mov	r3, r2
 801bb68:	005b      	lsls	r3, r3, #1
 801bb6a:	4413      	add	r3, r2
 801bb6c:	00db      	lsls	r3, r3, #3
 801bb6e:	440b      	add	r3, r1
 801bb70:	3312      	adds	r3, #18
 801bb72:	881b      	ldrh	r3, [r3, #0]
 801bb74:	8bba      	ldrh	r2, [r7, #28]
 801bb76:	429a      	cmp	r2, r3
 801bb78:	d845      	bhi.n	801bc06 <etharp_find_entry+0x18a>
            old_queue = i;
 801bb7a:	8c3b      	ldrh	r3, [r7, #32]
 801bb7c:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801bb7e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb82:	4973      	ldr	r1, [pc, #460]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb84:	4613      	mov	r3, r2
 801bb86:	005b      	lsls	r3, r3, #1
 801bb88:	4413      	add	r3, r2
 801bb8a:	00db      	lsls	r3, r3, #3
 801bb8c:	440b      	add	r3, r1
 801bb8e:	3312      	adds	r3, #18
 801bb90:	881b      	ldrh	r3, [r3, #0]
 801bb92:	83bb      	strh	r3, [r7, #28]
 801bb94:	e037      	b.n	801bc06 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 801bb96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bb9a:	496d      	ldr	r1, [pc, #436]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bb9c:	4613      	mov	r3, r2
 801bb9e:	005b      	lsls	r3, r3, #1
 801bba0:	4413      	add	r3, r2
 801bba2:	00db      	lsls	r3, r3, #3
 801bba4:	440b      	add	r3, r1
 801bba6:	3312      	adds	r3, #18
 801bba8:	881b      	ldrh	r3, [r3, #0]
 801bbaa:	8b7a      	ldrh	r2, [r7, #26]
 801bbac:	429a      	cmp	r2, r3
 801bbae:	d82a      	bhi.n	801bc06 <etharp_find_entry+0x18a>
            old_pending = i;
 801bbb0:	8c3b      	ldrh	r3, [r7, #32]
 801bbb2:	84fb      	strh	r3, [r7, #38]	; 0x26
            age_pending = arp_table[i].ctime;
 801bbb4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bbb8:	4965      	ldr	r1, [pc, #404]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bbba:	4613      	mov	r3, r2
 801bbbc:	005b      	lsls	r3, r3, #1
 801bbbe:	4413      	add	r3, r2
 801bbc0:	00db      	lsls	r3, r3, #3
 801bbc2:	440b      	add	r3, r1
 801bbc4:	3312      	adds	r3, #18
 801bbc6:	881b      	ldrh	r3, [r3, #0]
 801bbc8:	837b      	strh	r3, [r7, #26]
 801bbca:	e01c      	b.n	801bc06 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 801bbcc:	7dfb      	ldrb	r3, [r7, #23]
 801bbce:	2b01      	cmp	r3, #1
 801bbd0:	d919      	bls.n	801bc06 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801bbd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bbd6:	495e      	ldr	r1, [pc, #376]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bbd8:	4613      	mov	r3, r2
 801bbda:	005b      	lsls	r3, r3, #1
 801bbdc:	4413      	add	r3, r2
 801bbde:	00db      	lsls	r3, r3, #3
 801bbe0:	440b      	add	r3, r1
 801bbe2:	3312      	adds	r3, #18
 801bbe4:	881b      	ldrh	r3, [r3, #0]
 801bbe6:	8b3a      	ldrh	r2, [r7, #24]
 801bbe8:	429a      	cmp	r2, r3
 801bbea:	d80c      	bhi.n	801bc06 <etharp_find_entry+0x18a>
            old_stable = i;
 801bbec:	8c3b      	ldrh	r3, [r7, #32]
 801bbee:	84bb      	strh	r3, [r7, #36]	; 0x24
            age_stable = arp_table[i].ctime;
 801bbf0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bbf4:	4956      	ldr	r1, [pc, #344]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bbf6:	4613      	mov	r3, r2
 801bbf8:	005b      	lsls	r3, r3, #1
 801bbfa:	4413      	add	r3, r2
 801bbfc:	00db      	lsls	r3, r3, #3
 801bbfe:	440b      	add	r3, r1
 801bc00:	3312      	adds	r3, #18
 801bc02:	881b      	ldrh	r3, [r3, #0]
 801bc04:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bc06:	8c3b      	ldrh	r3, [r7, #32]
 801bc08:	3301      	adds	r3, #1
 801bc0a:	b29b      	uxth	r3, r3
 801bc0c:	843b      	strh	r3, [r7, #32]
 801bc0e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bc12:	2b09      	cmp	r3, #9
 801bc14:	f77f af4c 	ble.w	801bab0 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 801bc18:	7afb      	ldrb	r3, [r7, #11]
 801bc1a:	f003 0302 	and.w	r3, r3, #2
 801bc1e:	2b00      	cmp	r3, #0
 801bc20:	d108      	bne.n	801bc34 <etharp_find_entry+0x1b8>
 801bc22:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801bc26:	2b0a      	cmp	r3, #10
 801bc28:	d107      	bne.n	801bc3a <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 801bc2a:	7afb      	ldrb	r3, [r7, #11]
 801bc2c:	f003 0301 	and.w	r3, r3, #1
 801bc30:	2b00      	cmp	r3, #0
 801bc32:	d102      	bne.n	801bc3a <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 801bc34:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801bc38:	e085      	b.n	801bd46 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 801bc3a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 801bc3e:	2b09      	cmp	r3, #9
 801bc40:	dc02      	bgt.n	801bc48 <etharp_find_entry+0x1cc>
    i = empty;
 801bc42:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801bc44:	843b      	strh	r3, [r7, #32]
 801bc46:	e039      	b.n	801bcbc <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801bc48:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	; 0x24
 801bc4c:	2b09      	cmp	r3, #9
 801bc4e:	dc14      	bgt.n	801bc7a <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801bc50:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801bc52:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 801bc54:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bc58:	493d      	ldr	r1, [pc, #244]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bc5a:	4613      	mov	r3, r2
 801bc5c:	005b      	lsls	r3, r3, #1
 801bc5e:	4413      	add	r3, r2
 801bc60:	00db      	lsls	r3, r3, #3
 801bc62:	440b      	add	r3, r1
 801bc64:	681b      	ldr	r3, [r3, #0]
 801bc66:	2b00      	cmp	r3, #0
 801bc68:	d018      	beq.n	801bc9c <etharp_find_entry+0x220>
 801bc6a:	4b3a      	ldr	r3, [pc, #232]	; (801bd54 <etharp_find_entry+0x2d8>)
 801bc6c:	f240 126d 	movw	r2, #365	; 0x16d
 801bc70:	493b      	ldr	r1, [pc, #236]	; (801bd60 <etharp_find_entry+0x2e4>)
 801bc72:	483a      	ldr	r0, [pc, #232]	; (801bd5c <etharp_find_entry+0x2e0>)
 801bc74:	f002 fa3e 	bl	801e0f4 <iprintf>
 801bc78:	e010      	b.n	801bc9c <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801bc7a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 801bc7e:	2b09      	cmp	r3, #9
 801bc80:	dc02      	bgt.n	801bc88 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801bc82:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801bc84:	843b      	strh	r3, [r7, #32]
 801bc86:	e009      	b.n	801bc9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801bc88:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 801bc8c:	2b09      	cmp	r3, #9
 801bc8e:	dc02      	bgt.n	801bc96 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801bc90:	8bfb      	ldrh	r3, [r7, #30]
 801bc92:	843b      	strh	r3, [r7, #32]
 801bc94:	e002      	b.n	801bc9c <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801bc96:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801bc9a:	e054      	b.n	801bd46 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bc9c:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bca0:	2b09      	cmp	r3, #9
 801bca2:	dd06      	ble.n	801bcb2 <etharp_find_entry+0x236>
 801bca4:	4b2b      	ldr	r3, [pc, #172]	; (801bd54 <etharp_find_entry+0x2d8>)
 801bca6:	f240 127f 	movw	r2, #383	; 0x17f
 801bcaa:	492e      	ldr	r1, [pc, #184]	; (801bd64 <etharp_find_entry+0x2e8>)
 801bcac:	482b      	ldr	r0, [pc, #172]	; (801bd5c <etharp_find_entry+0x2e0>)
 801bcae:	f002 fa21 	bl	801e0f4 <iprintf>
    etharp_free_entry(i);
 801bcb2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bcb6:	4618      	mov	r0, r3
 801bcb8:	f7ff fe06 	bl	801b8c8 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 801bcbc:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801bcc0:	2b09      	cmp	r3, #9
 801bcc2:	dd06      	ble.n	801bcd2 <etharp_find_entry+0x256>
 801bcc4:	4b23      	ldr	r3, [pc, #140]	; (801bd54 <etharp_find_entry+0x2d8>)
 801bcc6:	f240 1283 	movw	r2, #387	; 0x183
 801bcca:	4926      	ldr	r1, [pc, #152]	; (801bd64 <etharp_find_entry+0x2e8>)
 801bccc:	4823      	ldr	r0, [pc, #140]	; (801bd5c <etharp_find_entry+0x2e0>)
 801bcce:	f002 fa11 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801bcd2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bcd6:	491e      	ldr	r1, [pc, #120]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bcd8:	4613      	mov	r3, r2
 801bcda:	005b      	lsls	r3, r3, #1
 801bcdc:	4413      	add	r3, r2
 801bcde:	00db      	lsls	r3, r3, #3
 801bce0:	440b      	add	r3, r1
 801bce2:	3314      	adds	r3, #20
 801bce4:	781b      	ldrb	r3, [r3, #0]
 801bce6:	2b00      	cmp	r3, #0
 801bce8:	d006      	beq.n	801bcf8 <etharp_find_entry+0x27c>
 801bcea:	4b1a      	ldr	r3, [pc, #104]	; (801bd54 <etharp_find_entry+0x2d8>)
 801bcec:	f240 1285 	movw	r2, #389	; 0x185
 801bcf0:	491d      	ldr	r1, [pc, #116]	; (801bd68 <etharp_find_entry+0x2ec>)
 801bcf2:	481a      	ldr	r0, [pc, #104]	; (801bd5c <etharp_find_entry+0x2e0>)
 801bcf4:	f002 f9fe 	bl	801e0f4 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 801bcf8:	68fb      	ldr	r3, [r7, #12]
 801bcfa:	2b00      	cmp	r3, #0
 801bcfc:	d00b      	beq.n	801bd16 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 801bcfe:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bd02:	68fb      	ldr	r3, [r7, #12]
 801bd04:	6819      	ldr	r1, [r3, #0]
 801bd06:	4812      	ldr	r0, [pc, #72]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bd08:	4613      	mov	r3, r2
 801bd0a:	005b      	lsls	r3, r3, #1
 801bd0c:	4413      	add	r3, r2
 801bd0e:	00db      	lsls	r3, r3, #3
 801bd10:	4403      	add	r3, r0
 801bd12:	3304      	adds	r3, #4
 801bd14:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 801bd16:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bd1a:	490d      	ldr	r1, [pc, #52]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bd1c:	4613      	mov	r3, r2
 801bd1e:	005b      	lsls	r3, r3, #1
 801bd20:	4413      	add	r3, r2
 801bd22:	00db      	lsls	r3, r3, #3
 801bd24:	440b      	add	r3, r1
 801bd26:	3312      	adds	r3, #18
 801bd28:	2200      	movs	r2, #0
 801bd2a:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 801bd2c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801bd30:	4907      	ldr	r1, [pc, #28]	; (801bd50 <etharp_find_entry+0x2d4>)
 801bd32:	4613      	mov	r3, r2
 801bd34:	005b      	lsls	r3, r3, #1
 801bd36:	4413      	add	r3, r2
 801bd38:	00db      	lsls	r3, r3, #3
 801bd3a:	440b      	add	r3, r1
 801bd3c:	3308      	adds	r3, #8
 801bd3e:	687a      	ldr	r2, [r7, #4]
 801bd40:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801bd42:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801bd46:	4618      	mov	r0, r3
 801bd48:	3728      	adds	r7, #40	; 0x28
 801bd4a:	46bd      	mov	sp, r7
 801bd4c:	bd80      	pop	{r7, pc}
 801bd4e:	bf00      	nop
 801bd50:	20004570 	.word	0x20004570
 801bd54:	0802163c 	.word	0x0802163c
 801bd58:	08021674 	.word	0x08021674
 801bd5c:	080216b4 	.word	0x080216b4
 801bd60:	080216dc 	.word	0x080216dc
 801bd64:	080216f4 	.word	0x080216f4
 801bd68:	08021708 	.word	0x08021708

0801bd6c <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 801bd6c:	b580      	push	{r7, lr}
 801bd6e:	b088      	sub	sp, #32
 801bd70:	af02      	add	r7, sp, #8
 801bd72:	60f8      	str	r0, [r7, #12]
 801bd74:	60b9      	str	r1, [r7, #8]
 801bd76:	607a      	str	r2, [r7, #4]
 801bd78:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801bd7a:	68fb      	ldr	r3, [r7, #12]
 801bd7c:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801bd80:	2b06      	cmp	r3, #6
 801bd82:	d006      	beq.n	801bd92 <etharp_update_arp_entry+0x26>
 801bd84:	4b48      	ldr	r3, [pc, #288]	; (801bea8 <etharp_update_arp_entry+0x13c>)
 801bd86:	f240 12a9 	movw	r2, #425	; 0x1a9
 801bd8a:	4948      	ldr	r1, [pc, #288]	; (801beac <etharp_update_arp_entry+0x140>)
 801bd8c:	4848      	ldr	r0, [pc, #288]	; (801beb0 <etharp_update_arp_entry+0x144>)
 801bd8e:	f002 f9b1 	bl	801e0f4 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801bd92:	68bb      	ldr	r3, [r7, #8]
 801bd94:	2b00      	cmp	r3, #0
 801bd96:	d012      	beq.n	801bdbe <etharp_update_arp_entry+0x52>
 801bd98:	68bb      	ldr	r3, [r7, #8]
 801bd9a:	681b      	ldr	r3, [r3, #0]
 801bd9c:	2b00      	cmp	r3, #0
 801bd9e:	d00e      	beq.n	801bdbe <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bda0:	68bb      	ldr	r3, [r7, #8]
 801bda2:	681b      	ldr	r3, [r3, #0]
 801bda4:	68f9      	ldr	r1, [r7, #12]
 801bda6:	4618      	mov	r0, r3
 801bda8:	f001 f8fc 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801bdac:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801bdae:	2b00      	cmp	r3, #0
 801bdb0:	d105      	bne.n	801bdbe <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801bdb2:	68bb      	ldr	r3, [r7, #8]
 801bdb4:	681b      	ldr	r3, [r3, #0]
 801bdb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801bdba:	2be0      	cmp	r3, #224	; 0xe0
 801bdbc:	d102      	bne.n	801bdc4 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801bdbe:	f06f 030f 	mvn.w	r3, #15
 801bdc2:	e06c      	b.n	801be9e <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 801bdc4:	78fb      	ldrb	r3, [r7, #3]
 801bdc6:	68fa      	ldr	r2, [r7, #12]
 801bdc8:	4619      	mov	r1, r3
 801bdca:	68b8      	ldr	r0, [r7, #8]
 801bdcc:	f7ff fe56 	bl	801ba7c <etharp_find_entry>
 801bdd0:	4603      	mov	r3, r0
 801bdd2:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 801bdd4:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801bdd8:	2b00      	cmp	r3, #0
 801bdda:	da02      	bge.n	801bde2 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 801bddc:	8afb      	ldrh	r3, [r7, #22]
 801bdde:	b25b      	sxtb	r3, r3
 801bde0:	e05d      	b.n	801be9e <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 801bde2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bde6:	4933      	ldr	r1, [pc, #204]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801bde8:	4613      	mov	r3, r2
 801bdea:	005b      	lsls	r3, r3, #1
 801bdec:	4413      	add	r3, r2
 801bdee:	00db      	lsls	r3, r3, #3
 801bdf0:	440b      	add	r3, r1
 801bdf2:	3314      	adds	r3, #20
 801bdf4:	2202      	movs	r2, #2
 801bdf6:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 801bdf8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801bdfc:	492d      	ldr	r1, [pc, #180]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801bdfe:	4613      	mov	r3, r2
 801be00:	005b      	lsls	r3, r3, #1
 801be02:	4413      	add	r3, r2
 801be04:	00db      	lsls	r3, r3, #3
 801be06:	440b      	add	r3, r1
 801be08:	3308      	adds	r3, #8
 801be0a:	68fa      	ldr	r2, [r7, #12]
 801be0c:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 801be0e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801be12:	4613      	mov	r3, r2
 801be14:	005b      	lsls	r3, r3, #1
 801be16:	4413      	add	r3, r2
 801be18:	00db      	lsls	r3, r3, #3
 801be1a:	3308      	adds	r3, #8
 801be1c:	4a25      	ldr	r2, [pc, #148]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801be1e:	4413      	add	r3, r2
 801be20:	3304      	adds	r3, #4
 801be22:	2206      	movs	r2, #6
 801be24:	6879      	ldr	r1, [r7, #4]
 801be26:	4618      	mov	r0, r3
 801be28:	f002 f951 	bl	801e0ce <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 801be2c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801be30:	4920      	ldr	r1, [pc, #128]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801be32:	4613      	mov	r3, r2
 801be34:	005b      	lsls	r3, r3, #1
 801be36:	4413      	add	r3, r2
 801be38:	00db      	lsls	r3, r3, #3
 801be3a:	440b      	add	r3, r1
 801be3c:	3312      	adds	r3, #18
 801be3e:	2200      	movs	r2, #0
 801be40:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 801be42:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801be46:	491b      	ldr	r1, [pc, #108]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801be48:	4613      	mov	r3, r2
 801be4a:	005b      	lsls	r3, r3, #1
 801be4c:	4413      	add	r3, r2
 801be4e:	00db      	lsls	r3, r3, #3
 801be50:	440b      	add	r3, r1
 801be52:	681b      	ldr	r3, [r3, #0]
 801be54:	2b00      	cmp	r3, #0
 801be56:	d021      	beq.n	801be9c <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801be58:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801be5c:	4915      	ldr	r1, [pc, #84]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801be5e:	4613      	mov	r3, r2
 801be60:	005b      	lsls	r3, r3, #1
 801be62:	4413      	add	r3, r2
 801be64:	00db      	lsls	r3, r3, #3
 801be66:	440b      	add	r3, r1
 801be68:	681b      	ldr	r3, [r3, #0]
 801be6a:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 801be6c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801be70:	4910      	ldr	r1, [pc, #64]	; (801beb4 <etharp_update_arp_entry+0x148>)
 801be72:	4613      	mov	r3, r2
 801be74:	005b      	lsls	r3, r3, #1
 801be76:	4413      	add	r3, r2
 801be78:	00db      	lsls	r3, r3, #3
 801be7a:	440b      	add	r3, r1
 801be7c:	2200      	movs	r2, #0
 801be7e:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 801be80:	68fb      	ldr	r3, [r7, #12]
 801be82:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801be86:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801be8a:	9300      	str	r3, [sp, #0]
 801be8c:	687b      	ldr	r3, [r7, #4]
 801be8e:	6939      	ldr	r1, [r7, #16]
 801be90:	68f8      	ldr	r0, [r7, #12]
 801be92:	f001 ff8b 	bl	801ddac <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801be96:	6938      	ldr	r0, [r7, #16]
 801be98:	f7f8 fee6 	bl	8014c68 <pbuf_free>
  }
  return ERR_OK;
 801be9c:	2300      	movs	r3, #0
}
 801be9e:	4618      	mov	r0, r3
 801bea0:	3718      	adds	r7, #24
 801bea2:	46bd      	mov	sp, r7
 801bea4:	bd80      	pop	{r7, pc}
 801bea6:	bf00      	nop
 801bea8:	0802163c 	.word	0x0802163c
 801beac:	08021734 	.word	0x08021734
 801beb0:	080216b4 	.word	0x080216b4
 801beb4:	20004570 	.word	0x20004570

0801beb8 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 801beb8:	b580      	push	{r7, lr}
 801beba:	b084      	sub	sp, #16
 801bebc:	af00      	add	r7, sp, #0
 801bebe:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801bec0:	2300      	movs	r3, #0
 801bec2:	60fb      	str	r3, [r7, #12]
 801bec4:	e01e      	b.n	801bf04 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 801bec6:	4913      	ldr	r1, [pc, #76]	; (801bf14 <etharp_cleanup_netif+0x5c>)
 801bec8:	68fa      	ldr	r2, [r7, #12]
 801beca:	4613      	mov	r3, r2
 801becc:	005b      	lsls	r3, r3, #1
 801bece:	4413      	add	r3, r2
 801bed0:	00db      	lsls	r3, r3, #3
 801bed2:	440b      	add	r3, r1
 801bed4:	3314      	adds	r3, #20
 801bed6:	781b      	ldrb	r3, [r3, #0]
 801bed8:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 801beda:	7afb      	ldrb	r3, [r7, #11]
 801bedc:	2b00      	cmp	r3, #0
 801bede:	d00e      	beq.n	801befe <etharp_cleanup_netif+0x46>
 801bee0:	490c      	ldr	r1, [pc, #48]	; (801bf14 <etharp_cleanup_netif+0x5c>)
 801bee2:	68fa      	ldr	r2, [r7, #12]
 801bee4:	4613      	mov	r3, r2
 801bee6:	005b      	lsls	r3, r3, #1
 801bee8:	4413      	add	r3, r2
 801beea:	00db      	lsls	r3, r3, #3
 801beec:	440b      	add	r3, r1
 801beee:	3308      	adds	r3, #8
 801bef0:	681b      	ldr	r3, [r3, #0]
 801bef2:	687a      	ldr	r2, [r7, #4]
 801bef4:	429a      	cmp	r2, r3
 801bef6:	d102      	bne.n	801befe <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 801bef8:	68f8      	ldr	r0, [r7, #12]
 801befa:	f7ff fce5 	bl	801b8c8 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801befe:	68fb      	ldr	r3, [r7, #12]
 801bf00:	3301      	adds	r3, #1
 801bf02:	60fb      	str	r3, [r7, #12]
 801bf04:	68fb      	ldr	r3, [r7, #12]
 801bf06:	2b09      	cmp	r3, #9
 801bf08:	dddd      	ble.n	801bec6 <etharp_cleanup_netif+0xe>
    }
  }
}
 801bf0a:	bf00      	nop
 801bf0c:	3710      	adds	r7, #16
 801bf0e:	46bd      	mov	sp, r7
 801bf10:	bd80      	pop	{r7, pc}
 801bf12:	bf00      	nop
 801bf14:	20004570 	.word	0x20004570

0801bf18 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801bf18:	b5b0      	push	{r4, r5, r7, lr}
 801bf1a:	b08a      	sub	sp, #40	; 0x28
 801bf1c:	af04      	add	r7, sp, #16
 801bf1e:	6078      	str	r0, [r7, #4]
 801bf20:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 801bf22:	683b      	ldr	r3, [r7, #0]
 801bf24:	2b00      	cmp	r3, #0
 801bf26:	d107      	bne.n	801bf38 <etharp_input+0x20>
 801bf28:	4b3d      	ldr	r3, [pc, #244]	; (801c020 <etharp_input+0x108>)
 801bf2a:	f240 228a 	movw	r2, #650	; 0x28a
 801bf2e:	493d      	ldr	r1, [pc, #244]	; (801c024 <etharp_input+0x10c>)
 801bf30:	483d      	ldr	r0, [pc, #244]	; (801c028 <etharp_input+0x110>)
 801bf32:	f002 f8df 	bl	801e0f4 <iprintf>
 801bf36:	e06f      	b.n	801c018 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801bf38:	687b      	ldr	r3, [r7, #4]
 801bf3a:	685b      	ldr	r3, [r3, #4]
 801bf3c:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801bf3e:	693b      	ldr	r3, [r7, #16]
 801bf40:	881b      	ldrh	r3, [r3, #0]
 801bf42:	b29b      	uxth	r3, r3
 801bf44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801bf48:	d10c      	bne.n	801bf64 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801bf4a:	693b      	ldr	r3, [r7, #16]
 801bf4c:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 801bf4e:	2b06      	cmp	r3, #6
 801bf50:	d108      	bne.n	801bf64 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801bf52:	693b      	ldr	r3, [r7, #16]
 801bf54:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 801bf56:	2b04      	cmp	r3, #4
 801bf58:	d104      	bne.n	801bf64 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 801bf5a:	693b      	ldr	r3, [r7, #16]
 801bf5c:	885b      	ldrh	r3, [r3, #2]
 801bf5e:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 801bf60:	2b08      	cmp	r3, #8
 801bf62:	d003      	beq.n	801bf6c <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 801bf64:	6878      	ldr	r0, [r7, #4]
 801bf66:	f7f8 fe7f 	bl	8014c68 <pbuf_free>
    return;
 801bf6a:	e055      	b.n	801c018 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 801bf6c:	693b      	ldr	r3, [r7, #16]
 801bf6e:	330e      	adds	r3, #14
 801bf70:	681b      	ldr	r3, [r3, #0]
 801bf72:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 801bf74:	693b      	ldr	r3, [r7, #16]
 801bf76:	3318      	adds	r3, #24
 801bf78:	681b      	ldr	r3, [r3, #0]
 801bf7a:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801bf7c:	683b      	ldr	r3, [r7, #0]
 801bf7e:	3304      	adds	r3, #4
 801bf80:	681b      	ldr	r3, [r3, #0]
 801bf82:	2b00      	cmp	r3, #0
 801bf84:	d102      	bne.n	801bf8c <etharp_input+0x74>
    for_us = 0;
 801bf86:	2300      	movs	r3, #0
 801bf88:	75fb      	strb	r3, [r7, #23]
 801bf8a:	e009      	b.n	801bfa0 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 801bf8c:	68ba      	ldr	r2, [r7, #8]
 801bf8e:	683b      	ldr	r3, [r7, #0]
 801bf90:	3304      	adds	r3, #4
 801bf92:	681b      	ldr	r3, [r3, #0]
 801bf94:	429a      	cmp	r2, r3
 801bf96:	bf0c      	ite	eq
 801bf98:	2301      	moveq	r3, #1
 801bf9a:	2300      	movne	r3, #0
 801bf9c:	b2db      	uxtb	r3, r3
 801bf9e:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 801bfa0:	693b      	ldr	r3, [r7, #16]
 801bfa2:	f103 0208 	add.w	r2, r3, #8
 801bfa6:	7dfb      	ldrb	r3, [r7, #23]
 801bfa8:	2b00      	cmp	r3, #0
 801bfaa:	d001      	beq.n	801bfb0 <etharp_input+0x98>
 801bfac:	2301      	movs	r3, #1
 801bfae:	e000      	b.n	801bfb2 <etharp_input+0x9a>
 801bfb0:	2302      	movs	r3, #2
 801bfb2:	f107 010c 	add.w	r1, r7, #12
 801bfb6:	6838      	ldr	r0, [r7, #0]
 801bfb8:	f7ff fed8 	bl	801bd6c <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 801bfbc:	693b      	ldr	r3, [r7, #16]
 801bfbe:	88db      	ldrh	r3, [r3, #6]
 801bfc0:	b29b      	uxth	r3, r3
 801bfc2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801bfc6:	d003      	beq.n	801bfd0 <etharp_input+0xb8>
 801bfc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801bfcc:	d01e      	beq.n	801c00c <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 801bfce:	e020      	b.n	801c012 <etharp_input+0xfa>
      if (for_us) {
 801bfd0:	7dfb      	ldrb	r3, [r7, #23]
 801bfd2:	2b00      	cmp	r3, #0
 801bfd4:	d01c      	beq.n	801c010 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801bfd6:	683b      	ldr	r3, [r7, #0]
 801bfd8:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801bfdc:	693b      	ldr	r3, [r7, #16]
 801bfde:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 801bfe2:	683b      	ldr	r3, [r7, #0]
 801bfe4:	f103 0526 	add.w	r5, r3, #38	; 0x26
 801bfe8:	683b      	ldr	r3, [r7, #0]
 801bfea:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 801bfec:	693a      	ldr	r2, [r7, #16]
 801bfee:	3208      	adds	r2, #8
        etharp_raw(netif,
 801bff0:	2102      	movs	r1, #2
 801bff2:	9103      	str	r1, [sp, #12]
 801bff4:	f107 010c 	add.w	r1, r7, #12
 801bff8:	9102      	str	r1, [sp, #8]
 801bffa:	9201      	str	r2, [sp, #4]
 801bffc:	9300      	str	r3, [sp, #0]
 801bffe:	462b      	mov	r3, r5
 801c000:	4622      	mov	r2, r4
 801c002:	4601      	mov	r1, r0
 801c004:	6838      	ldr	r0, [r7, #0]
 801c006:	f000 faeb 	bl	801c5e0 <etharp_raw>
      break;
 801c00a:	e001      	b.n	801c010 <etharp_input+0xf8>
      break;
 801c00c:	bf00      	nop
 801c00e:	e000      	b.n	801c012 <etharp_input+0xfa>
      break;
 801c010:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 801c012:	6878      	ldr	r0, [r7, #4]
 801c014:	f7f8 fe28 	bl	8014c68 <pbuf_free>
}
 801c018:	3718      	adds	r7, #24
 801c01a:	46bd      	mov	sp, r7
 801c01c:	bdb0      	pop	{r4, r5, r7, pc}
 801c01e:	bf00      	nop
 801c020:	0802163c 	.word	0x0802163c
 801c024:	0802178c 	.word	0x0802178c
 801c028:	080216b4 	.word	0x080216b4

0801c02c <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 801c02c:	b580      	push	{r7, lr}
 801c02e:	b086      	sub	sp, #24
 801c030:	af02      	add	r7, sp, #8
 801c032:	60f8      	str	r0, [r7, #12]
 801c034:	60b9      	str	r1, [r7, #8]
 801c036:	4613      	mov	r3, r2
 801c038:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801c03a:	79fa      	ldrb	r2, [r7, #7]
 801c03c:	4944      	ldr	r1, [pc, #272]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c03e:	4613      	mov	r3, r2
 801c040:	005b      	lsls	r3, r3, #1
 801c042:	4413      	add	r3, r2
 801c044:	00db      	lsls	r3, r3, #3
 801c046:	440b      	add	r3, r1
 801c048:	3314      	adds	r3, #20
 801c04a:	781b      	ldrb	r3, [r3, #0]
 801c04c:	2b01      	cmp	r3, #1
 801c04e:	d806      	bhi.n	801c05e <etharp_output_to_arp_index+0x32>
 801c050:	4b40      	ldr	r3, [pc, #256]	; (801c154 <etharp_output_to_arp_index+0x128>)
 801c052:	f240 22ef 	movw	r2, #751	; 0x2ef
 801c056:	4940      	ldr	r1, [pc, #256]	; (801c158 <etharp_output_to_arp_index+0x12c>)
 801c058:	4840      	ldr	r0, [pc, #256]	; (801c15c <etharp_output_to_arp_index+0x130>)
 801c05a:	f002 f84b 	bl	801e0f4 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 801c05e:	79fa      	ldrb	r2, [r7, #7]
 801c060:	493b      	ldr	r1, [pc, #236]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c062:	4613      	mov	r3, r2
 801c064:	005b      	lsls	r3, r3, #1
 801c066:	4413      	add	r3, r2
 801c068:	00db      	lsls	r3, r3, #3
 801c06a:	440b      	add	r3, r1
 801c06c:	3314      	adds	r3, #20
 801c06e:	781b      	ldrb	r3, [r3, #0]
 801c070:	2b02      	cmp	r3, #2
 801c072:	d153      	bne.n	801c11c <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 801c074:	79fa      	ldrb	r2, [r7, #7]
 801c076:	4936      	ldr	r1, [pc, #216]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c078:	4613      	mov	r3, r2
 801c07a:	005b      	lsls	r3, r3, #1
 801c07c:	4413      	add	r3, r2
 801c07e:	00db      	lsls	r3, r3, #3
 801c080:	440b      	add	r3, r1
 801c082:	3312      	adds	r3, #18
 801c084:	881b      	ldrh	r3, [r3, #0]
 801c086:	f5b3 7f8e 	cmp.w	r3, #284	; 0x11c
 801c08a:	d919      	bls.n	801c0c0 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 801c08c:	79fa      	ldrb	r2, [r7, #7]
 801c08e:	4613      	mov	r3, r2
 801c090:	005b      	lsls	r3, r3, #1
 801c092:	4413      	add	r3, r2
 801c094:	00db      	lsls	r3, r3, #3
 801c096:	4a2e      	ldr	r2, [pc, #184]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c098:	4413      	add	r3, r2
 801c09a:	3304      	adds	r3, #4
 801c09c:	4619      	mov	r1, r3
 801c09e:	68f8      	ldr	r0, [r7, #12]
 801c0a0:	f000 fb4c 	bl	801c73c <etharp_request>
 801c0a4:	4603      	mov	r3, r0
 801c0a6:	2b00      	cmp	r3, #0
 801c0a8:	d138      	bne.n	801c11c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c0aa:	79fa      	ldrb	r2, [r7, #7]
 801c0ac:	4928      	ldr	r1, [pc, #160]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c0ae:	4613      	mov	r3, r2
 801c0b0:	005b      	lsls	r3, r3, #1
 801c0b2:	4413      	add	r3, r2
 801c0b4:	00db      	lsls	r3, r3, #3
 801c0b6:	440b      	add	r3, r1
 801c0b8:	3314      	adds	r3, #20
 801c0ba:	2203      	movs	r2, #3
 801c0bc:	701a      	strb	r2, [r3, #0]
 801c0be:	e02d      	b.n	801c11c <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 801c0c0:	79fa      	ldrb	r2, [r7, #7]
 801c0c2:	4923      	ldr	r1, [pc, #140]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c0c4:	4613      	mov	r3, r2
 801c0c6:	005b      	lsls	r3, r3, #1
 801c0c8:	4413      	add	r3, r2
 801c0ca:	00db      	lsls	r3, r3, #3
 801c0cc:	440b      	add	r3, r1
 801c0ce:	3312      	adds	r3, #18
 801c0d0:	881b      	ldrh	r3, [r3, #0]
 801c0d2:	f5b3 7f87 	cmp.w	r3, #270	; 0x10e
 801c0d6:	d321      	bcc.n	801c11c <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801c0d8:	79fa      	ldrb	r2, [r7, #7]
 801c0da:	4613      	mov	r3, r2
 801c0dc:	005b      	lsls	r3, r3, #1
 801c0de:	4413      	add	r3, r2
 801c0e0:	00db      	lsls	r3, r3, #3
 801c0e2:	4a1b      	ldr	r2, [pc, #108]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c0e4:	4413      	add	r3, r2
 801c0e6:	1d19      	adds	r1, r3, #4
 801c0e8:	79fa      	ldrb	r2, [r7, #7]
 801c0ea:	4613      	mov	r3, r2
 801c0ec:	005b      	lsls	r3, r3, #1
 801c0ee:	4413      	add	r3, r2
 801c0f0:	00db      	lsls	r3, r3, #3
 801c0f2:	3308      	adds	r3, #8
 801c0f4:	4a16      	ldr	r2, [pc, #88]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c0f6:	4413      	add	r3, r2
 801c0f8:	3304      	adds	r3, #4
 801c0fa:	461a      	mov	r2, r3
 801c0fc:	68f8      	ldr	r0, [r7, #12]
 801c0fe:	f000 fafb 	bl	801c6f8 <etharp_request_dst>
 801c102:	4603      	mov	r3, r0
 801c104:	2b00      	cmp	r3, #0
 801c106:	d109      	bne.n	801c11c <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801c108:	79fa      	ldrb	r2, [r7, #7]
 801c10a:	4911      	ldr	r1, [pc, #68]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c10c:	4613      	mov	r3, r2
 801c10e:	005b      	lsls	r3, r3, #1
 801c110:	4413      	add	r3, r2
 801c112:	00db      	lsls	r3, r3, #3
 801c114:	440b      	add	r3, r1
 801c116:	3314      	adds	r3, #20
 801c118:	2203      	movs	r2, #3
 801c11a:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 801c11c:	68fb      	ldr	r3, [r7, #12]
 801c11e:	f103 0126 	add.w	r1, r3, #38	; 0x26
 801c122:	79fa      	ldrb	r2, [r7, #7]
 801c124:	4613      	mov	r3, r2
 801c126:	005b      	lsls	r3, r3, #1
 801c128:	4413      	add	r3, r2
 801c12a:	00db      	lsls	r3, r3, #3
 801c12c:	3308      	adds	r3, #8
 801c12e:	4a08      	ldr	r2, [pc, #32]	; (801c150 <etharp_output_to_arp_index+0x124>)
 801c130:	4413      	add	r3, r2
 801c132:	1d1a      	adds	r2, r3, #4
 801c134:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801c138:	9300      	str	r3, [sp, #0]
 801c13a:	4613      	mov	r3, r2
 801c13c:	460a      	mov	r2, r1
 801c13e:	68b9      	ldr	r1, [r7, #8]
 801c140:	68f8      	ldr	r0, [r7, #12]
 801c142:	f001 fe33 	bl	801ddac <ethernet_output>
 801c146:	4603      	mov	r3, r0
}
 801c148:	4618      	mov	r0, r3
 801c14a:	3710      	adds	r7, #16
 801c14c:	46bd      	mov	sp, r7
 801c14e:	bd80      	pop	{r7, pc}
 801c150:	20004570 	.word	0x20004570
 801c154:	0802163c 	.word	0x0802163c
 801c158:	080217ac 	.word	0x080217ac
 801c15c:	080216b4 	.word	0x080216b4

0801c160 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 801c160:	b580      	push	{r7, lr}
 801c162:	b08a      	sub	sp, #40	; 0x28
 801c164:	af02      	add	r7, sp, #8
 801c166:	60f8      	str	r0, [r7, #12]
 801c168:	60b9      	str	r1, [r7, #8]
 801c16a:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 801c16c:	687b      	ldr	r3, [r7, #4]
 801c16e:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c170:	68fb      	ldr	r3, [r7, #12]
 801c172:	2b00      	cmp	r3, #0
 801c174:	d106      	bne.n	801c184 <etharp_output+0x24>
 801c176:	4b73      	ldr	r3, [pc, #460]	; (801c344 <etharp_output+0x1e4>)
 801c178:	f240 321e 	movw	r2, #798	; 0x31e
 801c17c:	4972      	ldr	r1, [pc, #456]	; (801c348 <etharp_output+0x1e8>)
 801c17e:	4873      	ldr	r0, [pc, #460]	; (801c34c <etharp_output+0x1ec>)
 801c180:	f001 ffb8 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 801c184:	68bb      	ldr	r3, [r7, #8]
 801c186:	2b00      	cmp	r3, #0
 801c188:	d106      	bne.n	801c198 <etharp_output+0x38>
 801c18a:	4b6e      	ldr	r3, [pc, #440]	; (801c344 <etharp_output+0x1e4>)
 801c18c:	f240 321f 	movw	r2, #799	; 0x31f
 801c190:	496f      	ldr	r1, [pc, #444]	; (801c350 <etharp_output+0x1f0>)
 801c192:	486e      	ldr	r0, [pc, #440]	; (801c34c <etharp_output+0x1ec>)
 801c194:	f001 ffae 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 801c198:	687b      	ldr	r3, [r7, #4]
 801c19a:	2b00      	cmp	r3, #0
 801c19c:	d106      	bne.n	801c1ac <etharp_output+0x4c>
 801c19e:	4b69      	ldr	r3, [pc, #420]	; (801c344 <etharp_output+0x1e4>)
 801c1a0:	f44f 7248 	mov.w	r2, #800	; 0x320
 801c1a4:	496b      	ldr	r1, [pc, #428]	; (801c354 <etharp_output+0x1f4>)
 801c1a6:	4869      	ldr	r0, [pc, #420]	; (801c34c <etharp_output+0x1ec>)
 801c1a8:	f001 ffa4 	bl	801e0f4 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 801c1ac:	687b      	ldr	r3, [r7, #4]
 801c1ae:	681b      	ldr	r3, [r3, #0]
 801c1b0:	68f9      	ldr	r1, [r7, #12]
 801c1b2:	4618      	mov	r0, r3
 801c1b4:	f000 fef6 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801c1b8:	4603      	mov	r3, r0
 801c1ba:	2b00      	cmp	r3, #0
 801c1bc:	d002      	beq.n	801c1c4 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 801c1be:	4b66      	ldr	r3, [pc, #408]	; (801c358 <etharp_output+0x1f8>)
 801c1c0:	61fb      	str	r3, [r7, #28]
 801c1c2:	e0af      	b.n	801c324 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 801c1c4:	687b      	ldr	r3, [r7, #4]
 801c1c6:	681b      	ldr	r3, [r3, #0]
 801c1c8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801c1cc:	2be0      	cmp	r3, #224	; 0xe0
 801c1ce:	d118      	bne.n	801c202 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 801c1d0:	2301      	movs	r3, #1
 801c1d2:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 801c1d4:	2300      	movs	r3, #0
 801c1d6:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801c1d8:	235e      	movs	r3, #94	; 0x5e
 801c1da:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 801c1dc:	687b      	ldr	r3, [r7, #4]
 801c1de:	3301      	adds	r3, #1
 801c1e0:	781b      	ldrb	r3, [r3, #0]
 801c1e2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801c1e6:	b2db      	uxtb	r3, r3
 801c1e8:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801c1ea:	687b      	ldr	r3, [r7, #4]
 801c1ec:	3302      	adds	r3, #2
 801c1ee:	781b      	ldrb	r3, [r3, #0]
 801c1f0:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 801c1f2:	687b      	ldr	r3, [r7, #4]
 801c1f4:	3303      	adds	r3, #3
 801c1f6:	781b      	ldrb	r3, [r3, #0]
 801c1f8:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801c1fa:	f107 0310 	add.w	r3, r7, #16
 801c1fe:	61fb      	str	r3, [r7, #28]
 801c200:	e090      	b.n	801c324 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c202:	687b      	ldr	r3, [r7, #4]
 801c204:	681a      	ldr	r2, [r3, #0]
 801c206:	68fb      	ldr	r3, [r7, #12]
 801c208:	3304      	adds	r3, #4
 801c20a:	681b      	ldr	r3, [r3, #0]
 801c20c:	405a      	eors	r2, r3
 801c20e:	68fb      	ldr	r3, [r7, #12]
 801c210:	3308      	adds	r3, #8
 801c212:	681b      	ldr	r3, [r3, #0]
 801c214:	4013      	ands	r3, r2
 801c216:	2b00      	cmp	r3, #0
 801c218:	d012      	beq.n	801c240 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801c21a:	687b      	ldr	r3, [r7, #4]
 801c21c:	681b      	ldr	r3, [r3, #0]
 801c21e:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 801c220:	f64f 62a9 	movw	r2, #65193	; 0xfea9
 801c224:	4293      	cmp	r3, r2
 801c226:	d00b      	beq.n	801c240 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801c228:	68fb      	ldr	r3, [r7, #12]
 801c22a:	330c      	adds	r3, #12
 801c22c:	681b      	ldr	r3, [r3, #0]
 801c22e:	2b00      	cmp	r3, #0
 801c230:	d003      	beq.n	801c23a <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 801c232:	68fb      	ldr	r3, [r7, #12]
 801c234:	330c      	adds	r3, #12
 801c236:	61bb      	str	r3, [r7, #24]
 801c238:	e002      	b.n	801c240 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801c23a:	f06f 0303 	mvn.w	r3, #3
 801c23e:	e07d      	b.n	801c33c <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c240:	4b46      	ldr	r3, [pc, #280]	; (801c35c <etharp_output+0x1fc>)
 801c242:	781b      	ldrb	r3, [r3, #0]
 801c244:	4619      	mov	r1, r3
 801c246:	4a46      	ldr	r2, [pc, #280]	; (801c360 <etharp_output+0x200>)
 801c248:	460b      	mov	r3, r1
 801c24a:	005b      	lsls	r3, r3, #1
 801c24c:	440b      	add	r3, r1
 801c24e:	00db      	lsls	r3, r3, #3
 801c250:	4413      	add	r3, r2
 801c252:	3314      	adds	r3, #20
 801c254:	781b      	ldrb	r3, [r3, #0]
 801c256:	2b01      	cmp	r3, #1
 801c258:	d925      	bls.n	801c2a6 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c25a:	4b40      	ldr	r3, [pc, #256]	; (801c35c <etharp_output+0x1fc>)
 801c25c:	781b      	ldrb	r3, [r3, #0]
 801c25e:	4619      	mov	r1, r3
 801c260:	4a3f      	ldr	r2, [pc, #252]	; (801c360 <etharp_output+0x200>)
 801c262:	460b      	mov	r3, r1
 801c264:	005b      	lsls	r3, r3, #1
 801c266:	440b      	add	r3, r1
 801c268:	00db      	lsls	r3, r3, #3
 801c26a:	4413      	add	r3, r2
 801c26c:	3308      	adds	r3, #8
 801c26e:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 801c270:	68fa      	ldr	r2, [r7, #12]
 801c272:	429a      	cmp	r2, r3
 801c274:	d117      	bne.n	801c2a6 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 801c276:	69bb      	ldr	r3, [r7, #24]
 801c278:	681a      	ldr	r2, [r3, #0]
 801c27a:	4b38      	ldr	r3, [pc, #224]	; (801c35c <etharp_output+0x1fc>)
 801c27c:	781b      	ldrb	r3, [r3, #0]
 801c27e:	4618      	mov	r0, r3
 801c280:	4937      	ldr	r1, [pc, #220]	; (801c360 <etharp_output+0x200>)
 801c282:	4603      	mov	r3, r0
 801c284:	005b      	lsls	r3, r3, #1
 801c286:	4403      	add	r3, r0
 801c288:	00db      	lsls	r3, r3, #3
 801c28a:	440b      	add	r3, r1
 801c28c:	3304      	adds	r3, #4
 801c28e:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 801c290:	429a      	cmp	r2, r3
 801c292:	d108      	bne.n	801c2a6 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 801c294:	4b31      	ldr	r3, [pc, #196]	; (801c35c <etharp_output+0x1fc>)
 801c296:	781b      	ldrb	r3, [r3, #0]
 801c298:	461a      	mov	r2, r3
 801c29a:	68b9      	ldr	r1, [r7, #8]
 801c29c:	68f8      	ldr	r0, [r7, #12]
 801c29e:	f7ff fec5 	bl	801c02c <etharp_output_to_arp_index>
 801c2a2:	4603      	mov	r3, r0
 801c2a4:	e04a      	b.n	801c33c <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c2a6:	2300      	movs	r3, #0
 801c2a8:	75fb      	strb	r3, [r7, #23]
 801c2aa:	e031      	b.n	801c310 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c2ac:	7dfa      	ldrb	r2, [r7, #23]
 801c2ae:	492c      	ldr	r1, [pc, #176]	; (801c360 <etharp_output+0x200>)
 801c2b0:	4613      	mov	r3, r2
 801c2b2:	005b      	lsls	r3, r3, #1
 801c2b4:	4413      	add	r3, r2
 801c2b6:	00db      	lsls	r3, r3, #3
 801c2b8:	440b      	add	r3, r1
 801c2ba:	3314      	adds	r3, #20
 801c2bc:	781b      	ldrb	r3, [r3, #0]
 801c2be:	2b01      	cmp	r3, #1
 801c2c0:	d923      	bls.n	801c30a <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 801c2c2:	7dfa      	ldrb	r2, [r7, #23]
 801c2c4:	4926      	ldr	r1, [pc, #152]	; (801c360 <etharp_output+0x200>)
 801c2c6:	4613      	mov	r3, r2
 801c2c8:	005b      	lsls	r3, r3, #1
 801c2ca:	4413      	add	r3, r2
 801c2cc:	00db      	lsls	r3, r3, #3
 801c2ce:	440b      	add	r3, r1
 801c2d0:	3308      	adds	r3, #8
 801c2d2:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 801c2d4:	68fa      	ldr	r2, [r7, #12]
 801c2d6:	429a      	cmp	r2, r3
 801c2d8:	d117      	bne.n	801c30a <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801c2da:	69bb      	ldr	r3, [r7, #24]
 801c2dc:	6819      	ldr	r1, [r3, #0]
 801c2de:	7dfa      	ldrb	r2, [r7, #23]
 801c2e0:	481f      	ldr	r0, [pc, #124]	; (801c360 <etharp_output+0x200>)
 801c2e2:	4613      	mov	r3, r2
 801c2e4:	005b      	lsls	r3, r3, #1
 801c2e6:	4413      	add	r3, r2
 801c2e8:	00db      	lsls	r3, r3, #3
 801c2ea:	4403      	add	r3, r0
 801c2ec:	3304      	adds	r3, #4
 801c2ee:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 801c2f0:	4299      	cmp	r1, r3
 801c2f2:	d10a      	bne.n	801c30a <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 801c2f4:	4a19      	ldr	r2, [pc, #100]	; (801c35c <etharp_output+0x1fc>)
 801c2f6:	7dfb      	ldrb	r3, [r7, #23]
 801c2f8:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801c2fa:	7dfb      	ldrb	r3, [r7, #23]
 801c2fc:	461a      	mov	r2, r3
 801c2fe:	68b9      	ldr	r1, [r7, #8]
 801c300:	68f8      	ldr	r0, [r7, #12]
 801c302:	f7ff fe93 	bl	801c02c <etharp_output_to_arp_index>
 801c306:	4603      	mov	r3, r0
 801c308:	e018      	b.n	801c33c <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801c30a:	7dfb      	ldrb	r3, [r7, #23]
 801c30c:	3301      	adds	r3, #1
 801c30e:	75fb      	strb	r3, [r7, #23]
 801c310:	7dfb      	ldrb	r3, [r7, #23]
 801c312:	2b09      	cmp	r3, #9
 801c314:	d9ca      	bls.n	801c2ac <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801c316:	68ba      	ldr	r2, [r7, #8]
 801c318:	69b9      	ldr	r1, [r7, #24]
 801c31a:	68f8      	ldr	r0, [r7, #12]
 801c31c:	f000 f822 	bl	801c364 <etharp_query>
 801c320:	4603      	mov	r3, r0
 801c322:	e00b      	b.n	801c33c <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 801c324:	68fb      	ldr	r3, [r7, #12]
 801c326:	f103 0226 	add.w	r2, r3, #38	; 0x26
 801c32a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801c32e:	9300      	str	r3, [sp, #0]
 801c330:	69fb      	ldr	r3, [r7, #28]
 801c332:	68b9      	ldr	r1, [r7, #8]
 801c334:	68f8      	ldr	r0, [r7, #12]
 801c336:	f001 fd39 	bl	801ddac <ethernet_output>
 801c33a:	4603      	mov	r3, r0
}
 801c33c:	4618      	mov	r0, r3
 801c33e:	3720      	adds	r7, #32
 801c340:	46bd      	mov	sp, r7
 801c342:	bd80      	pop	{r7, pc}
 801c344:	0802163c 	.word	0x0802163c
 801c348:	0802178c 	.word	0x0802178c
 801c34c:	080216b4 	.word	0x080216b4
 801c350:	080217dc 	.word	0x080217dc
 801c354:	0802177c 	.word	0x0802177c
 801c358:	08032974 	.word	0x08032974
 801c35c:	20004660 	.word	0x20004660
 801c360:	20004570 	.word	0x20004570

0801c364 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 801c364:	b580      	push	{r7, lr}
 801c366:	b08c      	sub	sp, #48	; 0x30
 801c368:	af02      	add	r7, sp, #8
 801c36a:	60f8      	str	r0, [r7, #12]
 801c36c:	60b9      	str	r1, [r7, #8]
 801c36e:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 801c370:	68fb      	ldr	r3, [r7, #12]
 801c372:	3326      	adds	r3, #38	; 0x26
 801c374:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 801c376:	23ff      	movs	r3, #255	; 0xff
 801c378:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  int is_new_entry = 0;
 801c37c:	2300      	movs	r3, #0
 801c37e:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c380:	68bb      	ldr	r3, [r7, #8]
 801c382:	681b      	ldr	r3, [r3, #0]
 801c384:	68f9      	ldr	r1, [r7, #12]
 801c386:	4618      	mov	r0, r3
 801c388:	f000 fe0c 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801c38c:	4603      	mov	r3, r0
 801c38e:	2b00      	cmp	r3, #0
 801c390:	d10c      	bne.n	801c3ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c392:	68bb      	ldr	r3, [r7, #8]
 801c394:	681b      	ldr	r3, [r3, #0]
 801c396:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 801c39a:	2be0      	cmp	r3, #224	; 0xe0
 801c39c:	d006      	beq.n	801c3ac <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 801c39e:	68bb      	ldr	r3, [r7, #8]
 801c3a0:	2b00      	cmp	r3, #0
 801c3a2:	d003      	beq.n	801c3ac <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 801c3a4:	68bb      	ldr	r3, [r7, #8]
 801c3a6:	681b      	ldr	r3, [r3, #0]
 801c3a8:	2b00      	cmp	r3, #0
 801c3aa:	d102      	bne.n	801c3b2 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801c3ac:	f06f 030f 	mvn.w	r3, #15
 801c3b0:	e102      	b.n	801c5b8 <etharp_query+0x254>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 801c3b2:	68fa      	ldr	r2, [r7, #12]
 801c3b4:	2101      	movs	r1, #1
 801c3b6:	68b8      	ldr	r0, [r7, #8]
 801c3b8:	f7ff fb60 	bl	801ba7c <etharp_find_entry>
 801c3bc:	4603      	mov	r3, r0
 801c3be:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 801c3c0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801c3c4:	2b00      	cmp	r3, #0
 801c3c6:	da02      	bge.n	801c3ce <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801c3c8:	8a7b      	ldrh	r3, [r7, #18]
 801c3ca:	b25b      	sxtb	r3, r3
 801c3cc:	e0f4      	b.n	801c5b8 <etharp_query+0x254>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 801c3ce:	8a7b      	ldrh	r3, [r7, #18]
 801c3d0:	2b7e      	cmp	r3, #126	; 0x7e
 801c3d2:	d906      	bls.n	801c3e2 <etharp_query+0x7e>
 801c3d4:	4b7a      	ldr	r3, [pc, #488]	; (801c5c0 <etharp_query+0x25c>)
 801c3d6:	f240 32c1 	movw	r2, #961	; 0x3c1
 801c3da:	497a      	ldr	r1, [pc, #488]	; (801c5c4 <etharp_query+0x260>)
 801c3dc:	487a      	ldr	r0, [pc, #488]	; (801c5c8 <etharp_query+0x264>)
 801c3de:	f001 fe89 	bl	801e0f4 <iprintf>
  i = (netif_addr_idx_t)i_err;
 801c3e2:	8a7b      	ldrh	r3, [r7, #18]
 801c3e4:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801c3e6:	7c7a      	ldrb	r2, [r7, #17]
 801c3e8:	4978      	ldr	r1, [pc, #480]	; (801c5cc <etharp_query+0x268>)
 801c3ea:	4613      	mov	r3, r2
 801c3ec:	005b      	lsls	r3, r3, #1
 801c3ee:	4413      	add	r3, r2
 801c3f0:	00db      	lsls	r3, r3, #3
 801c3f2:	440b      	add	r3, r1
 801c3f4:	3314      	adds	r3, #20
 801c3f6:	781b      	ldrb	r3, [r3, #0]
 801c3f8:	2b00      	cmp	r3, #0
 801c3fa:	d115      	bne.n	801c428 <etharp_query+0xc4>
    is_new_entry = 1;
 801c3fc:	2301      	movs	r3, #1
 801c3fe:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 801c400:	7c7a      	ldrb	r2, [r7, #17]
 801c402:	4972      	ldr	r1, [pc, #456]	; (801c5cc <etharp_query+0x268>)
 801c404:	4613      	mov	r3, r2
 801c406:	005b      	lsls	r3, r3, #1
 801c408:	4413      	add	r3, r2
 801c40a:	00db      	lsls	r3, r3, #3
 801c40c:	440b      	add	r3, r1
 801c40e:	3314      	adds	r3, #20
 801c410:	2201      	movs	r2, #1
 801c412:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 801c414:	7c7a      	ldrb	r2, [r7, #17]
 801c416:	496d      	ldr	r1, [pc, #436]	; (801c5cc <etharp_query+0x268>)
 801c418:	4613      	mov	r3, r2
 801c41a:	005b      	lsls	r3, r3, #1
 801c41c:	4413      	add	r3, r2
 801c41e:	00db      	lsls	r3, r3, #3
 801c420:	440b      	add	r3, r1
 801c422:	3308      	adds	r3, #8
 801c424:	68fa      	ldr	r2, [r7, #12]
 801c426:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801c428:	7c7a      	ldrb	r2, [r7, #17]
 801c42a:	4968      	ldr	r1, [pc, #416]	; (801c5cc <etharp_query+0x268>)
 801c42c:	4613      	mov	r3, r2
 801c42e:	005b      	lsls	r3, r3, #1
 801c430:	4413      	add	r3, r2
 801c432:	00db      	lsls	r3, r3, #3
 801c434:	440b      	add	r3, r1
 801c436:	3314      	adds	r3, #20
 801c438:	781b      	ldrb	r3, [r3, #0]
 801c43a:	2b01      	cmp	r3, #1
 801c43c:	d011      	beq.n	801c462 <etharp_query+0xfe>
 801c43e:	7c7a      	ldrb	r2, [r7, #17]
 801c440:	4962      	ldr	r1, [pc, #392]	; (801c5cc <etharp_query+0x268>)
 801c442:	4613      	mov	r3, r2
 801c444:	005b      	lsls	r3, r3, #1
 801c446:	4413      	add	r3, r2
 801c448:	00db      	lsls	r3, r3, #3
 801c44a:	440b      	add	r3, r1
 801c44c:	3314      	adds	r3, #20
 801c44e:	781b      	ldrb	r3, [r3, #0]
 801c450:	2b01      	cmp	r3, #1
 801c452:	d806      	bhi.n	801c462 <etharp_query+0xfe>
 801c454:	4b5a      	ldr	r3, [pc, #360]	; (801c5c0 <etharp_query+0x25c>)
 801c456:	f240 32cf 	movw	r2, #975	; 0x3cf
 801c45a:	495d      	ldr	r1, [pc, #372]	; (801c5d0 <etharp_query+0x26c>)
 801c45c:	485a      	ldr	r0, [pc, #360]	; (801c5c8 <etharp_query+0x264>)
 801c45e:	f001 fe49 	bl	801e0f4 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801c462:	6a3b      	ldr	r3, [r7, #32]
 801c464:	2b00      	cmp	r3, #0
 801c466:	d102      	bne.n	801c46e <etharp_query+0x10a>
 801c468:	687b      	ldr	r3, [r7, #4]
 801c46a:	2b00      	cmp	r3, #0
 801c46c:	d10c      	bne.n	801c488 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801c46e:	68b9      	ldr	r1, [r7, #8]
 801c470:	68f8      	ldr	r0, [r7, #12]
 801c472:	f000 f963 	bl	801c73c <etharp_request>
 801c476:	4603      	mov	r3, r0
 801c478:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 801c47c:	687b      	ldr	r3, [r7, #4]
 801c47e:	2b00      	cmp	r3, #0
 801c480:	d102      	bne.n	801c488 <etharp_query+0x124>
      return result;
 801c482:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 801c486:	e097      	b.n	801c5b8 <etharp_query+0x254>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 801c488:	687b      	ldr	r3, [r7, #4]
 801c48a:	2b00      	cmp	r3, #0
 801c48c:	d106      	bne.n	801c49c <etharp_query+0x138>
 801c48e:	4b4c      	ldr	r3, [pc, #304]	; (801c5c0 <etharp_query+0x25c>)
 801c490:	f240 32e1 	movw	r2, #993	; 0x3e1
 801c494:	494f      	ldr	r1, [pc, #316]	; (801c5d4 <etharp_query+0x270>)
 801c496:	484c      	ldr	r0, [pc, #304]	; (801c5c8 <etharp_query+0x264>)
 801c498:	f001 fe2c 	bl	801e0f4 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 801c49c:	7c7a      	ldrb	r2, [r7, #17]
 801c49e:	494b      	ldr	r1, [pc, #300]	; (801c5cc <etharp_query+0x268>)
 801c4a0:	4613      	mov	r3, r2
 801c4a2:	005b      	lsls	r3, r3, #1
 801c4a4:	4413      	add	r3, r2
 801c4a6:	00db      	lsls	r3, r3, #3
 801c4a8:	440b      	add	r3, r1
 801c4aa:	3314      	adds	r3, #20
 801c4ac:	781b      	ldrb	r3, [r3, #0]
 801c4ae:	2b01      	cmp	r3, #1
 801c4b0:	d918      	bls.n	801c4e4 <etharp_query+0x180>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801c4b2:	4a49      	ldr	r2, [pc, #292]	; (801c5d8 <etharp_query+0x274>)
 801c4b4:	7c7b      	ldrb	r3, [r7, #17]
 801c4b6:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801c4b8:	7c7a      	ldrb	r2, [r7, #17]
 801c4ba:	4613      	mov	r3, r2
 801c4bc:	005b      	lsls	r3, r3, #1
 801c4be:	4413      	add	r3, r2
 801c4c0:	00db      	lsls	r3, r3, #3
 801c4c2:	3308      	adds	r3, #8
 801c4c4:	4a41      	ldr	r2, [pc, #260]	; (801c5cc <etharp_query+0x268>)
 801c4c6:	4413      	add	r3, r2
 801c4c8:	1d1a      	adds	r2, r3, #4
 801c4ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 801c4ce:	9300      	str	r3, [sp, #0]
 801c4d0:	4613      	mov	r3, r2
 801c4d2:	697a      	ldr	r2, [r7, #20]
 801c4d4:	6879      	ldr	r1, [r7, #4]
 801c4d6:	68f8      	ldr	r0, [r7, #12]
 801c4d8:	f001 fc68 	bl	801ddac <ethernet_output>
 801c4dc:	4603      	mov	r3, r0
 801c4de:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c4e2:	e067      	b.n	801c5b4 <etharp_query+0x250>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 801c4e4:	7c7a      	ldrb	r2, [r7, #17]
 801c4e6:	4939      	ldr	r1, [pc, #228]	; (801c5cc <etharp_query+0x268>)
 801c4e8:	4613      	mov	r3, r2
 801c4ea:	005b      	lsls	r3, r3, #1
 801c4ec:	4413      	add	r3, r2
 801c4ee:	00db      	lsls	r3, r3, #3
 801c4f0:	440b      	add	r3, r1
 801c4f2:	3314      	adds	r3, #20
 801c4f4:	781b      	ldrb	r3, [r3, #0]
 801c4f6:	2b01      	cmp	r3, #1
 801c4f8:	d15c      	bne.n	801c5b4 <etharp_query+0x250>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801c4fa:	2300      	movs	r3, #0
 801c4fc:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 801c4fe:	687b      	ldr	r3, [r7, #4]
 801c500:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c502:	e01c      	b.n	801c53e <etharp_query+0x1da>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 801c504:	69fb      	ldr	r3, [r7, #28]
 801c506:	895a      	ldrh	r2, [r3, #10]
 801c508:	69fb      	ldr	r3, [r7, #28]
 801c50a:	891b      	ldrh	r3, [r3, #8]
 801c50c:	429a      	cmp	r2, r3
 801c50e:	d10a      	bne.n	801c526 <etharp_query+0x1c2>
 801c510:	69fb      	ldr	r3, [r7, #28]
 801c512:	681b      	ldr	r3, [r3, #0]
 801c514:	2b00      	cmp	r3, #0
 801c516:	d006      	beq.n	801c526 <etharp_query+0x1c2>
 801c518:	4b29      	ldr	r3, [pc, #164]	; (801c5c0 <etharp_query+0x25c>)
 801c51a:	f240 32f1 	movw	r2, #1009	; 0x3f1
 801c51e:	492f      	ldr	r1, [pc, #188]	; (801c5dc <etharp_query+0x278>)
 801c520:	4829      	ldr	r0, [pc, #164]	; (801c5c8 <etharp_query+0x264>)
 801c522:	f001 fde7 	bl	801e0f4 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 801c526:	69fb      	ldr	r3, [r7, #28]
 801c528:	7b1b      	ldrb	r3, [r3, #12]
 801c52a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801c52e:	2b00      	cmp	r3, #0
 801c530:	d002      	beq.n	801c538 <etharp_query+0x1d4>
        copy_needed = 1;
 801c532:	2301      	movs	r3, #1
 801c534:	61bb      	str	r3, [r7, #24]
        break;
 801c536:	e005      	b.n	801c544 <etharp_query+0x1e0>
      }
      p = p->next;
 801c538:	69fb      	ldr	r3, [r7, #28]
 801c53a:	681b      	ldr	r3, [r3, #0]
 801c53c:	61fb      	str	r3, [r7, #28]
    while (p) {
 801c53e:	69fb      	ldr	r3, [r7, #28]
 801c540:	2b00      	cmp	r3, #0
 801c542:	d1df      	bne.n	801c504 <etharp_query+0x1a0>
    }
    if (copy_needed) {
 801c544:	69bb      	ldr	r3, [r7, #24]
 801c546:	2b00      	cmp	r3, #0
 801c548:	d007      	beq.n	801c55a <etharp_query+0x1f6>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 801c54a:	687a      	ldr	r2, [r7, #4]
 801c54c:	f44f 7120 	mov.w	r1, #640	; 0x280
 801c550:	200e      	movs	r0, #14
 801c552:	f7f8 fdf1 	bl	8015138 <pbuf_clone>
 801c556:	61f8      	str	r0, [r7, #28]
 801c558:	e004      	b.n	801c564 <etharp_query+0x200>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 801c55a:	687b      	ldr	r3, [r7, #4]
 801c55c:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 801c55e:	69f8      	ldr	r0, [r7, #28]
 801c560:	f7f8 fc28 	bl	8014db4 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801c564:	69fb      	ldr	r3, [r7, #28]
 801c566:	2b00      	cmp	r3, #0
 801c568:	d021      	beq.n	801c5ae <etharp_query+0x24a>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 801c56a:	7c7a      	ldrb	r2, [r7, #17]
 801c56c:	4917      	ldr	r1, [pc, #92]	; (801c5cc <etharp_query+0x268>)
 801c56e:	4613      	mov	r3, r2
 801c570:	005b      	lsls	r3, r3, #1
 801c572:	4413      	add	r3, r2
 801c574:	00db      	lsls	r3, r3, #3
 801c576:	440b      	add	r3, r1
 801c578:	681b      	ldr	r3, [r3, #0]
 801c57a:	2b00      	cmp	r3, #0
 801c57c:	d00a      	beq.n	801c594 <etharp_query+0x230>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 801c57e:	7c7a      	ldrb	r2, [r7, #17]
 801c580:	4912      	ldr	r1, [pc, #72]	; (801c5cc <etharp_query+0x268>)
 801c582:	4613      	mov	r3, r2
 801c584:	005b      	lsls	r3, r3, #1
 801c586:	4413      	add	r3, r2
 801c588:	00db      	lsls	r3, r3, #3
 801c58a:	440b      	add	r3, r1
 801c58c:	681b      	ldr	r3, [r3, #0]
 801c58e:	4618      	mov	r0, r3
 801c590:	f7f8 fb6a 	bl	8014c68 <pbuf_free>
      }
      arp_table[i].q = p;
 801c594:	7c7a      	ldrb	r2, [r7, #17]
 801c596:	490d      	ldr	r1, [pc, #52]	; (801c5cc <etharp_query+0x268>)
 801c598:	4613      	mov	r3, r2
 801c59a:	005b      	lsls	r3, r3, #1
 801c59c:	4413      	add	r3, r2
 801c59e:	00db      	lsls	r3, r3, #3
 801c5a0:	440b      	add	r3, r1
 801c5a2:	69fa      	ldr	r2, [r7, #28]
 801c5a4:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 801c5a6:	2300      	movs	r3, #0
 801c5a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801c5ac:	e002      	b.n	801c5b4 <etharp_query+0x250>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 801c5ae:	23ff      	movs	r3, #255	; 0xff
 801c5b0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }
  return result;
 801c5b4:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 801c5b8:	4618      	mov	r0, r3
 801c5ba:	3728      	adds	r7, #40	; 0x28
 801c5bc:	46bd      	mov	sp, r7
 801c5be:	bd80      	pop	{r7, pc}
 801c5c0:	0802163c 	.word	0x0802163c
 801c5c4:	080217e8 	.word	0x080217e8
 801c5c8:	080216b4 	.word	0x080216b4
 801c5cc:	20004570 	.word	0x20004570
 801c5d0:	080217f8 	.word	0x080217f8
 801c5d4:	080217dc 	.word	0x080217dc
 801c5d8:	20004660 	.word	0x20004660
 801c5dc:	08021820 	.word	0x08021820

0801c5e0 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 801c5e0:	b580      	push	{r7, lr}
 801c5e2:	b08a      	sub	sp, #40	; 0x28
 801c5e4:	af02      	add	r7, sp, #8
 801c5e6:	60f8      	str	r0, [r7, #12]
 801c5e8:	60b9      	str	r1, [r7, #8]
 801c5ea:	607a      	str	r2, [r7, #4]
 801c5ec:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 801c5ee:	2300      	movs	r3, #0
 801c5f0:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 801c5f2:	68fb      	ldr	r3, [r7, #12]
 801c5f4:	2b00      	cmp	r3, #0
 801c5f6:	d106      	bne.n	801c606 <etharp_raw+0x26>
 801c5f8:	4b3a      	ldr	r3, [pc, #232]	; (801c6e4 <etharp_raw+0x104>)
 801c5fa:	f240 4257 	movw	r2, #1111	; 0x457
 801c5fe:	493a      	ldr	r1, [pc, #232]	; (801c6e8 <etharp_raw+0x108>)
 801c600:	483a      	ldr	r0, [pc, #232]	; (801c6ec <etharp_raw+0x10c>)
 801c602:	f001 fd77 	bl	801e0f4 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801c606:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c60a:	211c      	movs	r1, #28
 801c60c:	200e      	movs	r0, #14
 801c60e:	f7f8 f84b 	bl	80146a8 <pbuf_alloc>
 801c612:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 801c614:	69bb      	ldr	r3, [r7, #24]
 801c616:	2b00      	cmp	r3, #0
 801c618:	d102      	bne.n	801c620 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801c61a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801c61e:	e05d      	b.n	801c6dc <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 801c620:	69bb      	ldr	r3, [r7, #24]
 801c622:	895b      	ldrh	r3, [r3, #10]
 801c624:	2b1b      	cmp	r3, #27
 801c626:	d806      	bhi.n	801c636 <etharp_raw+0x56>
 801c628:	4b2e      	ldr	r3, [pc, #184]	; (801c6e4 <etharp_raw+0x104>)
 801c62a:	f240 4263 	movw	r2, #1123	; 0x463
 801c62e:	4930      	ldr	r1, [pc, #192]	; (801c6f0 <etharp_raw+0x110>)
 801c630:	482e      	ldr	r0, [pc, #184]	; (801c6ec <etharp_raw+0x10c>)
 801c632:	f001 fd5f 	bl	801e0f4 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801c636:	69bb      	ldr	r3, [r7, #24]
 801c638:	685b      	ldr	r3, [r3, #4]
 801c63a:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 801c63c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801c63e:	4618      	mov	r0, r3
 801c640:	f7f6 ff34 	bl	80134ac <lwip_htons>
 801c644:	4603      	mov	r3, r0
 801c646:	461a      	mov	r2, r3
 801c648:	697b      	ldr	r3, [r7, #20]
 801c64a:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 801c64c:	68fb      	ldr	r3, [r7, #12]
 801c64e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801c652:	2b06      	cmp	r3, #6
 801c654:	d006      	beq.n	801c664 <etharp_raw+0x84>
 801c656:	4b23      	ldr	r3, [pc, #140]	; (801c6e4 <etharp_raw+0x104>)
 801c658:	f240 426a 	movw	r2, #1130	; 0x46a
 801c65c:	4925      	ldr	r1, [pc, #148]	; (801c6f4 <etharp_raw+0x114>)
 801c65e:	4823      	ldr	r0, [pc, #140]	; (801c6ec <etharp_raw+0x10c>)
 801c660:	f001 fd48 	bl	801e0f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 801c664:	697b      	ldr	r3, [r7, #20]
 801c666:	3308      	adds	r3, #8
 801c668:	2206      	movs	r2, #6
 801c66a:	6839      	ldr	r1, [r7, #0]
 801c66c:	4618      	mov	r0, r3
 801c66e:	f001 fd2e 	bl	801e0ce <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801c672:	697b      	ldr	r3, [r7, #20]
 801c674:	3312      	adds	r3, #18
 801c676:	2206      	movs	r2, #6
 801c678:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801c67a:	4618      	mov	r0, r3
 801c67c:	f001 fd27 	bl	801e0ce <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801c680:	697b      	ldr	r3, [r7, #20]
 801c682:	330e      	adds	r3, #14
 801c684:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801c686:	6812      	ldr	r2, [r2, #0]
 801c688:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 801c68a:	697b      	ldr	r3, [r7, #20]
 801c68c:	3318      	adds	r3, #24
 801c68e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801c690:	6812      	ldr	r2, [r2, #0]
 801c692:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 801c694:	697b      	ldr	r3, [r7, #20]
 801c696:	2200      	movs	r2, #0
 801c698:	701a      	strb	r2, [r3, #0]
 801c69a:	2200      	movs	r2, #0
 801c69c:	f042 0201 	orr.w	r2, r2, #1
 801c6a0:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801c6a2:	697b      	ldr	r3, [r7, #20]
 801c6a4:	2200      	movs	r2, #0
 801c6a6:	f042 0208 	orr.w	r2, r2, #8
 801c6aa:	709a      	strb	r2, [r3, #2]
 801c6ac:	2200      	movs	r2, #0
 801c6ae:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801c6b0:	697b      	ldr	r3, [r7, #20]
 801c6b2:	2206      	movs	r2, #6
 801c6b4:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 801c6b6:	697b      	ldr	r3, [r7, #20]
 801c6b8:	2204      	movs	r2, #4
 801c6ba:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 801c6bc:	f640 0306 	movw	r3, #2054	; 0x806
 801c6c0:	9300      	str	r3, [sp, #0]
 801c6c2:	687b      	ldr	r3, [r7, #4]
 801c6c4:	68ba      	ldr	r2, [r7, #8]
 801c6c6:	69b9      	ldr	r1, [r7, #24]
 801c6c8:	68f8      	ldr	r0, [r7, #12]
 801c6ca:	f001 fb6f 	bl	801ddac <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801c6ce:	69b8      	ldr	r0, [r7, #24]
 801c6d0:	f7f8 faca 	bl	8014c68 <pbuf_free>
  p = NULL;
 801c6d4:	2300      	movs	r3, #0
 801c6d6:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 801c6d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c6dc:	4618      	mov	r0, r3
 801c6de:	3720      	adds	r7, #32
 801c6e0:	46bd      	mov	sp, r7
 801c6e2:	bd80      	pop	{r7, pc}
 801c6e4:	0802163c 	.word	0x0802163c
 801c6e8:	0802178c 	.word	0x0802178c
 801c6ec:	080216b4 	.word	0x080216b4
 801c6f0:	0802183c 	.word	0x0802183c
 801c6f4:	08021870 	.word	0x08021870

0801c6f8 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 801c6f8:	b580      	push	{r7, lr}
 801c6fa:	b088      	sub	sp, #32
 801c6fc:	af04      	add	r7, sp, #16
 801c6fe:	60f8      	str	r0, [r7, #12]
 801c700:	60b9      	str	r1, [r7, #8]
 801c702:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c704:	68fb      	ldr	r3, [r7, #12]
 801c706:	f103 0126 	add.w	r1, r3, #38	; 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 801c70a:	68fb      	ldr	r3, [r7, #12]
 801c70c:	f103 0026 	add.w	r0, r3, #38	; 0x26
 801c710:	68fb      	ldr	r3, [r7, #12]
 801c712:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 801c714:	2201      	movs	r2, #1
 801c716:	9203      	str	r2, [sp, #12]
 801c718:	68ba      	ldr	r2, [r7, #8]
 801c71a:	9202      	str	r2, [sp, #8]
 801c71c:	4a06      	ldr	r2, [pc, #24]	; (801c738 <etharp_request_dst+0x40>)
 801c71e:	9201      	str	r2, [sp, #4]
 801c720:	9300      	str	r3, [sp, #0]
 801c722:	4603      	mov	r3, r0
 801c724:	687a      	ldr	r2, [r7, #4]
 801c726:	68f8      	ldr	r0, [r7, #12]
 801c728:	f7ff ff5a 	bl	801c5e0 <etharp_raw>
 801c72c:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 801c72e:	4618      	mov	r0, r3
 801c730:	3710      	adds	r7, #16
 801c732:	46bd      	mov	sp, r7
 801c734:	bd80      	pop	{r7, pc}
 801c736:	bf00      	nop
 801c738:	0803297c 	.word	0x0803297c

0801c73c <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 801c73c:	b580      	push	{r7, lr}
 801c73e:	b082      	sub	sp, #8
 801c740:	af00      	add	r7, sp, #0
 801c742:	6078      	str	r0, [r7, #4]
 801c744:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 801c746:	4a05      	ldr	r2, [pc, #20]	; (801c75c <etharp_request+0x20>)
 801c748:	6839      	ldr	r1, [r7, #0]
 801c74a:	6878      	ldr	r0, [r7, #4]
 801c74c:	f7ff ffd4 	bl	801c6f8 <etharp_request_dst>
 801c750:	4603      	mov	r3, r0
}
 801c752:	4618      	mov	r0, r3
 801c754:	3708      	adds	r7, #8
 801c756:	46bd      	mov	sp, r7
 801c758:	bd80      	pop	{r7, pc}
 801c75a:	bf00      	nop
 801c75c:	08032974 	.word	0x08032974

0801c760 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801c760:	b580      	push	{r7, lr}
 801c762:	b08e      	sub	sp, #56	; 0x38
 801c764:	af04      	add	r7, sp, #16
 801c766:	6078      	str	r0, [r7, #4]
 801c768:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 801c76a:	4b79      	ldr	r3, [pc, #484]	; (801c950 <icmp_input+0x1f0>)
 801c76c:	689b      	ldr	r3, [r3, #8]
 801c76e:	627b      	str	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801c770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801c772:	781b      	ldrb	r3, [r3, #0]
 801c774:	f003 030f 	and.w	r3, r3, #15
 801c778:	b2db      	uxtb	r3, r3
 801c77a:	009b      	lsls	r3, r3, #2
 801c77c:	b2db      	uxtb	r3, r3
 801c77e:	847b      	strh	r3, [r7, #34]	; 0x22
  if (hlen < IP_HLEN) {
 801c780:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c782:	2b13      	cmp	r3, #19
 801c784:	f240 80cd 	bls.w	801c922 <icmp_input+0x1c2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 801c788:	687b      	ldr	r3, [r7, #4]
 801c78a:	895b      	ldrh	r3, [r3, #10]
 801c78c:	2b03      	cmp	r3, #3
 801c78e:	f240 80ca 	bls.w	801c926 <icmp_input+0x1c6>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801c792:	687b      	ldr	r3, [r7, #4]
 801c794:	685b      	ldr	r3, [r3, #4]
 801c796:	781b      	ldrb	r3, [r3, #0]
 801c798:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 801c79c:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801c7a0:	2b00      	cmp	r3, #0
 801c7a2:	f000 80b7 	beq.w	801c914 <icmp_input+0x1b4>
 801c7a6:	2b08      	cmp	r3, #8
 801c7a8:	f040 80b7 	bne.w	801c91a <icmp_input+0x1ba>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 801c7ac:	4b69      	ldr	r3, [pc, #420]	; (801c954 <icmp_input+0x1f4>)
 801c7ae:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801c7b0:	4b67      	ldr	r3, [pc, #412]	; (801c950 <icmp_input+0x1f0>)
 801c7b2:	695b      	ldr	r3, [r3, #20]
 801c7b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801c7b8:	2be0      	cmp	r3, #224	; 0xe0
 801c7ba:	f000 80bb 	beq.w	801c934 <icmp_input+0x1d4>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801c7be:	4b64      	ldr	r3, [pc, #400]	; (801c950 <icmp_input+0x1f0>)
 801c7c0:	695a      	ldr	r2, [r3, #20]
 801c7c2:	4b63      	ldr	r3, [pc, #396]	; (801c950 <icmp_input+0x1f0>)
 801c7c4:	681b      	ldr	r3, [r3, #0]
 801c7c6:	4619      	mov	r1, r3
 801c7c8:	4610      	mov	r0, r2
 801c7ca:	f000 fbeb 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801c7ce:	4603      	mov	r3, r0
 801c7d0:	2b00      	cmp	r3, #0
 801c7d2:	f040 80b1 	bne.w	801c938 <icmp_input+0x1d8>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 801c7d6:	687b      	ldr	r3, [r7, #4]
 801c7d8:	891b      	ldrh	r3, [r3, #8]
 801c7da:	2b07      	cmp	r3, #7
 801c7dc:	f240 80a5 	bls.w	801c92a <icmp_input+0x1ca>
          return;
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c7e0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c7e2:	330e      	adds	r3, #14
 801c7e4:	4619      	mov	r1, r3
 801c7e6:	6878      	ldr	r0, [r7, #4]
 801c7e8:	f7f8 f9a8 	bl	8014b3c <pbuf_add_header>
 801c7ec:	4603      	mov	r3, r0
 801c7ee:	2b00      	cmp	r3, #0
 801c7f0:	d04b      	beq.n	801c88a <icmp_input+0x12a>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 801c7f2:	687b      	ldr	r3, [r7, #4]
 801c7f4:	891a      	ldrh	r2, [r3, #8]
 801c7f6:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c7f8:	4413      	add	r3, r2
 801c7fa:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 801c7fc:	687b      	ldr	r3, [r7, #4]
 801c7fe:	891b      	ldrh	r3, [r3, #8]
 801c800:	8b7a      	ldrh	r2, [r7, #26]
 801c802:	429a      	cmp	r2, r3
 801c804:	f0c0 809a 	bcc.w	801c93c <icmp_input+0x1dc>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 801c808:	8b7b      	ldrh	r3, [r7, #26]
 801c80a:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c80e:	4619      	mov	r1, r3
 801c810:	200e      	movs	r0, #14
 801c812:	f7f7 ff49 	bl	80146a8 <pbuf_alloc>
 801c816:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 801c818:	697b      	ldr	r3, [r7, #20]
 801c81a:	2b00      	cmp	r3, #0
 801c81c:	f000 8090 	beq.w	801c940 <icmp_input+0x1e0>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 801c820:	697b      	ldr	r3, [r7, #20]
 801c822:	895b      	ldrh	r3, [r3, #10]
 801c824:	461a      	mov	r2, r3
 801c826:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c828:	3308      	adds	r3, #8
 801c82a:	429a      	cmp	r2, r3
 801c82c:	d203      	bcs.n	801c836 <icmp_input+0xd6>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801c82e:	6978      	ldr	r0, [r7, #20]
 801c830:	f7f8 fa1a 	bl	8014c68 <pbuf_free>
          goto icmperr;
 801c834:	e085      	b.n	801c942 <icmp_input+0x1e2>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 801c836:	697b      	ldr	r3, [r7, #20]
 801c838:	685b      	ldr	r3, [r3, #4]
 801c83a:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 801c83c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801c83e:	4618      	mov	r0, r3
 801c840:	f001 fc45 	bl	801e0ce <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 801c844:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c846:	4619      	mov	r1, r3
 801c848:	6978      	ldr	r0, [r7, #20]
 801c84a:	f7f8 f987 	bl	8014b5c <pbuf_remove_header>
 801c84e:	4603      	mov	r3, r0
 801c850:	2b00      	cmp	r3, #0
 801c852:	d009      	beq.n	801c868 <icmp_input+0x108>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 801c854:	4b40      	ldr	r3, [pc, #256]	; (801c958 <icmp_input+0x1f8>)
 801c856:	22b6      	movs	r2, #182	; 0xb6
 801c858:	4940      	ldr	r1, [pc, #256]	; (801c95c <icmp_input+0x1fc>)
 801c85a:	4841      	ldr	r0, [pc, #260]	; (801c960 <icmp_input+0x200>)
 801c85c:	f001 fc4a 	bl	801e0f4 <iprintf>
          pbuf_free(r);
 801c860:	6978      	ldr	r0, [r7, #20]
 801c862:	f7f8 fa01 	bl	8014c68 <pbuf_free>
          goto icmperr;
 801c866:	e06c      	b.n	801c942 <icmp_input+0x1e2>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 801c868:	6879      	ldr	r1, [r7, #4]
 801c86a:	6978      	ldr	r0, [r7, #20]
 801c86c:	f7f8 fb20 	bl	8014eb0 <pbuf_copy>
 801c870:	4603      	mov	r3, r0
 801c872:	2b00      	cmp	r3, #0
 801c874:	d003      	beq.n	801c87e <icmp_input+0x11e>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 801c876:	6978      	ldr	r0, [r7, #20]
 801c878:	f7f8 f9f6 	bl	8014c68 <pbuf_free>
          goto icmperr;
 801c87c:	e061      	b.n	801c942 <icmp_input+0x1e2>
        }
        /* free the original p */
        pbuf_free(p);
 801c87e:	6878      	ldr	r0, [r7, #4]
 801c880:	f7f8 f9f2 	bl	8014c68 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 801c884:	697b      	ldr	r3, [r7, #20]
 801c886:	607b      	str	r3, [r7, #4]
 801c888:	e00f      	b.n	801c8aa <icmp_input+0x14a>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801c88a:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c88c:	330e      	adds	r3, #14
 801c88e:	4619      	mov	r1, r3
 801c890:	6878      	ldr	r0, [r7, #4]
 801c892:	f7f8 f963 	bl	8014b5c <pbuf_remove_header>
 801c896:	4603      	mov	r3, r0
 801c898:	2b00      	cmp	r3, #0
 801c89a:	d006      	beq.n	801c8aa <icmp_input+0x14a>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801c89c:	4b2e      	ldr	r3, [pc, #184]	; (801c958 <icmp_input+0x1f8>)
 801c89e:	22c7      	movs	r2, #199	; 0xc7
 801c8a0:	4930      	ldr	r1, [pc, #192]	; (801c964 <icmp_input+0x204>)
 801c8a2:	482f      	ldr	r0, [pc, #188]	; (801c960 <icmp_input+0x200>)
 801c8a4:	f001 fc26 	bl	801e0f4 <iprintf>
          goto icmperr;
 801c8a8:	e04b      	b.n	801c942 <icmp_input+0x1e2>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801c8aa:	687b      	ldr	r3, [r7, #4]
 801c8ac:	685b      	ldr	r3, [r3, #4]
 801c8ae:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 801c8b0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 801c8b2:	4619      	mov	r1, r3
 801c8b4:	6878      	ldr	r0, [r7, #4]
 801c8b6:	f7f8 f941 	bl	8014b3c <pbuf_add_header>
 801c8ba:	4603      	mov	r3, r0
 801c8bc:	2b00      	cmp	r3, #0
 801c8be:	d12b      	bne.n	801c918 <icmp_input+0x1b8>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 801c8c0:	687b      	ldr	r3, [r7, #4]
 801c8c2:	685b      	ldr	r3, [r3, #4]
 801c8c4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 801c8c6:	69fb      	ldr	r3, [r7, #28]
 801c8c8:	681a      	ldr	r2, [r3, #0]
 801c8ca:	68fb      	ldr	r3, [r7, #12]
 801c8cc:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 801c8ce:	4b20      	ldr	r3, [pc, #128]	; (801c950 <icmp_input+0x1f0>)
 801c8d0:	691a      	ldr	r2, [r3, #16]
 801c8d2:	68fb      	ldr	r3, [r7, #12]
 801c8d4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 801c8d6:	693b      	ldr	r3, [r7, #16]
 801c8d8:	2200      	movs	r2, #0
 801c8da:	701a      	strb	r2, [r3, #0]
        else {
          iecho->chksum = 0;
        }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF */
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
 801c8dc:	693b      	ldr	r3, [r7, #16]
 801c8de:	2200      	movs	r2, #0
 801c8e0:	709a      	strb	r2, [r3, #2]
 801c8e2:	2200      	movs	r2, #0
 801c8e4:	70da      	strb	r2, [r3, #3]
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 801c8e6:	68fb      	ldr	r3, [r7, #12]
 801c8e8:	22ff      	movs	r2, #255	; 0xff
 801c8ea:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 801c8ec:	68fb      	ldr	r3, [r7, #12]
 801c8ee:	2200      	movs	r2, #0
 801c8f0:	729a      	strb	r2, [r3, #10]
 801c8f2:	2200      	movs	r2, #0
 801c8f4:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 801c8f6:	683b      	ldr	r3, [r7, #0]
 801c8f8:	9302      	str	r3, [sp, #8]
 801c8fa:	2301      	movs	r3, #1
 801c8fc:	9301      	str	r3, [sp, #4]
 801c8fe:	2300      	movs	r3, #0
 801c900:	9300      	str	r3, [sp, #0]
 801c902:	23ff      	movs	r3, #255	; 0xff
 801c904:	2200      	movs	r2, #0
 801c906:	69f9      	ldr	r1, [r7, #28]
 801c908:	6878      	ldr	r0, [r7, #4]
 801c90a:	f000 fa73 	bl	801cdf4 <ip4_output_if>
 801c90e:	4603      	mov	r3, r0
 801c910:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 801c912:	e001      	b.n	801c918 <icmp_input+0x1b8>
      break;
 801c914:	bf00      	nop
 801c916:	e000      	b.n	801c91a <icmp_input+0x1ba>
      break;
 801c918:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801c91a:	6878      	ldr	r0, [r7, #4]
 801c91c:	f7f8 f9a4 	bl	8014c68 <pbuf_free>
  return;
 801c920:	e013      	b.n	801c94a <icmp_input+0x1ea>
    goto lenerr;
 801c922:	bf00      	nop
 801c924:	e002      	b.n	801c92c <icmp_input+0x1cc>
    goto lenerr;
 801c926:	bf00      	nop
 801c928:	e000      	b.n	801c92c <icmp_input+0x1cc>
        goto lenerr;
 801c92a:	bf00      	nop
lenerr:
  pbuf_free(p);
 801c92c:	6878      	ldr	r0, [r7, #4]
 801c92e:	f7f8 f99b 	bl	8014c68 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c932:	e00a      	b.n	801c94a <icmp_input+0x1ea>
        goto icmperr;
 801c934:	bf00      	nop
 801c936:	e004      	b.n	801c942 <icmp_input+0x1e2>
        goto icmperr;
 801c938:	bf00      	nop
 801c93a:	e002      	b.n	801c942 <icmp_input+0x1e2>
          goto icmperr;
 801c93c:	bf00      	nop
 801c93e:	e000      	b.n	801c942 <icmp_input+0x1e2>
          goto icmperr;
 801c940:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 801c942:	6878      	ldr	r0, [r7, #4]
 801c944:	f7f8 f990 	bl	8014c68 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801c948:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801c94a:	3728      	adds	r7, #40	; 0x28
 801c94c:	46bd      	mov	sp, r7
 801c94e:	bd80      	pop	{r7, pc}
 801c950:	20007dfc 	.word	0x20007dfc
 801c954:	20007e10 	.word	0x20007e10
 801c958:	080218b4 	.word	0x080218b4
 801c95c:	080218ec 	.word	0x080218ec
 801c960:	08021924 	.word	0x08021924
 801c964:	0802194c 	.word	0x0802194c

0801c968 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801c968:	b580      	push	{r7, lr}
 801c96a:	b082      	sub	sp, #8
 801c96c:	af00      	add	r7, sp, #0
 801c96e:	6078      	str	r0, [r7, #4]
 801c970:	460b      	mov	r3, r1
 801c972:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 801c974:	78fb      	ldrb	r3, [r7, #3]
 801c976:	461a      	mov	r2, r3
 801c978:	2103      	movs	r1, #3
 801c97a:	6878      	ldr	r0, [r7, #4]
 801c97c:	f000 f814 	bl	801c9a8 <icmp_send_response>
}
 801c980:	bf00      	nop
 801c982:	3708      	adds	r7, #8
 801c984:	46bd      	mov	sp, r7
 801c986:	bd80      	pop	{r7, pc}

0801c988 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801c988:	b580      	push	{r7, lr}
 801c98a:	b082      	sub	sp, #8
 801c98c:	af00      	add	r7, sp, #0
 801c98e:	6078      	str	r0, [r7, #4]
 801c990:	460b      	mov	r3, r1
 801c992:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 801c994:	78fb      	ldrb	r3, [r7, #3]
 801c996:	461a      	mov	r2, r3
 801c998:	210b      	movs	r1, #11
 801c99a:	6878      	ldr	r0, [r7, #4]
 801c99c:	f000 f804 	bl	801c9a8 <icmp_send_response>
}
 801c9a0:	bf00      	nop
 801c9a2:	3708      	adds	r7, #8
 801c9a4:	46bd      	mov	sp, r7
 801c9a6:	bd80      	pop	{r7, pc}

0801c9a8 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 801c9a8:	b580      	push	{r7, lr}
 801c9aa:	b08c      	sub	sp, #48	; 0x30
 801c9ac:	af04      	add	r7, sp, #16
 801c9ae:	6078      	str	r0, [r7, #4]
 801c9b0:	460b      	mov	r3, r1
 801c9b2:	70fb      	strb	r3, [r7, #3]
 801c9b4:	4613      	mov	r3, r2
 801c9b6:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 801c9b8:	f44f 7220 	mov.w	r2, #640	; 0x280
 801c9bc:	2124      	movs	r1, #36	; 0x24
 801c9be:	2022      	movs	r0, #34	; 0x22
 801c9c0:	f7f7 fe72 	bl	80146a8 <pbuf_alloc>
 801c9c4:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 801c9c6:	69fb      	ldr	r3, [r7, #28]
 801c9c8:	2b00      	cmp	r3, #0
 801c9ca:	d04c      	beq.n	801ca66 <icmp_send_response+0xbe>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 801c9cc:	69fb      	ldr	r3, [r7, #28]
 801c9ce:	895b      	ldrh	r3, [r3, #10]
 801c9d0:	2b23      	cmp	r3, #35	; 0x23
 801c9d2:	d806      	bhi.n	801c9e2 <icmp_send_response+0x3a>
 801c9d4:	4b26      	ldr	r3, [pc, #152]	; (801ca70 <icmp_send_response+0xc8>)
 801c9d6:	f240 1269 	movw	r2, #361	; 0x169
 801c9da:	4926      	ldr	r1, [pc, #152]	; (801ca74 <icmp_send_response+0xcc>)
 801c9dc:	4826      	ldr	r0, [pc, #152]	; (801ca78 <icmp_send_response+0xd0>)
 801c9de:	f001 fb89 	bl	801e0f4 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 801c9e2:	687b      	ldr	r3, [r7, #4]
 801c9e4:	685b      	ldr	r3, [r3, #4]
 801c9e6:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 801c9e8:	69fb      	ldr	r3, [r7, #28]
 801c9ea:	685b      	ldr	r3, [r3, #4]
 801c9ec:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 801c9ee:	697b      	ldr	r3, [r7, #20]
 801c9f0:	78fa      	ldrb	r2, [r7, #3]
 801c9f2:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 801c9f4:	697b      	ldr	r3, [r7, #20]
 801c9f6:	78ba      	ldrb	r2, [r7, #2]
 801c9f8:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 801c9fa:	697b      	ldr	r3, [r7, #20]
 801c9fc:	2200      	movs	r2, #0
 801c9fe:	711a      	strb	r2, [r3, #4]
 801ca00:	2200      	movs	r2, #0
 801ca02:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 801ca04:	697b      	ldr	r3, [r7, #20]
 801ca06:	2200      	movs	r2, #0
 801ca08:	719a      	strb	r2, [r3, #6]
 801ca0a:	2200      	movs	r2, #0
 801ca0c:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 801ca0e:	69fb      	ldr	r3, [r7, #28]
 801ca10:	685b      	ldr	r3, [r3, #4]
 801ca12:	f103 0008 	add.w	r0, r3, #8
 801ca16:	687b      	ldr	r3, [r7, #4]
 801ca18:	685b      	ldr	r3, [r3, #4]
 801ca1a:	221c      	movs	r2, #28
 801ca1c:	4619      	mov	r1, r3
 801ca1e:	f001 fb56 	bl	801e0ce <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 801ca22:	69bb      	ldr	r3, [r7, #24]
 801ca24:	68db      	ldr	r3, [r3, #12]
 801ca26:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801ca28:	f107 030c 	add.w	r3, r7, #12
 801ca2c:	4618      	mov	r0, r3
 801ca2e:	f000 f825 	bl	801ca7c <ip4_route>
 801ca32:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 801ca34:	693b      	ldr	r3, [r7, #16]
 801ca36:	2b00      	cmp	r3, #0
 801ca38:	d011      	beq.n	801ca5e <icmp_send_response+0xb6>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801ca3a:	697b      	ldr	r3, [r7, #20]
 801ca3c:	2200      	movs	r2, #0
 801ca3e:	709a      	strb	r2, [r3, #2]
 801ca40:	2200      	movs	r2, #0
 801ca42:	70da      	strb	r2, [r3, #3]
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801ca44:	f107 020c 	add.w	r2, r7, #12
 801ca48:	693b      	ldr	r3, [r7, #16]
 801ca4a:	9302      	str	r3, [sp, #8]
 801ca4c:	2301      	movs	r3, #1
 801ca4e:	9301      	str	r3, [sp, #4]
 801ca50:	2300      	movs	r3, #0
 801ca52:	9300      	str	r3, [sp, #0]
 801ca54:	23ff      	movs	r3, #255	; 0xff
 801ca56:	2100      	movs	r1, #0
 801ca58:	69f8      	ldr	r0, [r7, #28]
 801ca5a:	f000 f9cb 	bl	801cdf4 <ip4_output_if>
  }
  pbuf_free(q);
 801ca5e:	69f8      	ldr	r0, [r7, #28]
 801ca60:	f7f8 f902 	bl	8014c68 <pbuf_free>
 801ca64:	e000      	b.n	801ca68 <icmp_send_response+0xc0>
    return;
 801ca66:	bf00      	nop
}
 801ca68:	3720      	adds	r7, #32
 801ca6a:	46bd      	mov	sp, r7
 801ca6c:	bd80      	pop	{r7, pc}
 801ca6e:	bf00      	nop
 801ca70:	080218b4 	.word	0x080218b4
 801ca74:	08021980 	.word	0x08021980
 801ca78:	08021924 	.word	0x08021924

0801ca7c <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 801ca7c:	b480      	push	{r7}
 801ca7e:	b085      	sub	sp, #20
 801ca80:	af00      	add	r7, sp, #0
 801ca82:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801ca84:	4b33      	ldr	r3, [pc, #204]	; (801cb54 <ip4_route+0xd8>)
 801ca86:	681b      	ldr	r3, [r3, #0]
 801ca88:	60fb      	str	r3, [r7, #12]
 801ca8a:	e036      	b.n	801cafa <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801ca8c:	68fb      	ldr	r3, [r7, #12]
 801ca8e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801ca92:	f003 0301 	and.w	r3, r3, #1
 801ca96:	b2db      	uxtb	r3, r3
 801ca98:	2b00      	cmp	r3, #0
 801ca9a:	d02b      	beq.n	801caf4 <ip4_route+0x78>
 801ca9c:	68fb      	ldr	r3, [r7, #12]
 801ca9e:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801caa2:	089b      	lsrs	r3, r3, #2
 801caa4:	f003 0301 	and.w	r3, r3, #1
 801caa8:	b2db      	uxtb	r3, r3
 801caaa:	2b00      	cmp	r3, #0
 801caac:	d022      	beq.n	801caf4 <ip4_route+0x78>
 801caae:	68fb      	ldr	r3, [r7, #12]
 801cab0:	3304      	adds	r3, #4
 801cab2:	681b      	ldr	r3, [r3, #0]
 801cab4:	2b00      	cmp	r3, #0
 801cab6:	d01d      	beq.n	801caf4 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 801cab8:	687b      	ldr	r3, [r7, #4]
 801caba:	681a      	ldr	r2, [r3, #0]
 801cabc:	68fb      	ldr	r3, [r7, #12]
 801cabe:	3304      	adds	r3, #4
 801cac0:	681b      	ldr	r3, [r3, #0]
 801cac2:	405a      	eors	r2, r3
 801cac4:	68fb      	ldr	r3, [r7, #12]
 801cac6:	3308      	adds	r3, #8
 801cac8:	681b      	ldr	r3, [r3, #0]
 801caca:	4013      	ands	r3, r2
 801cacc:	2b00      	cmp	r3, #0
 801cace:	d101      	bne.n	801cad4 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 801cad0:	68fb      	ldr	r3, [r7, #12]
 801cad2:	e038      	b.n	801cb46 <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 801cad4:	68fb      	ldr	r3, [r7, #12]
 801cad6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cada:	f003 0302 	and.w	r3, r3, #2
 801cade:	2b00      	cmp	r3, #0
 801cae0:	d108      	bne.n	801caf4 <ip4_route+0x78>
 801cae2:	687b      	ldr	r3, [r7, #4]
 801cae4:	681a      	ldr	r2, [r3, #0]
 801cae6:	68fb      	ldr	r3, [r7, #12]
 801cae8:	330c      	adds	r3, #12
 801caea:	681b      	ldr	r3, [r3, #0]
 801caec:	429a      	cmp	r2, r3
 801caee:	d101      	bne.n	801caf4 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 801caf0:	68fb      	ldr	r3, [r7, #12]
 801caf2:	e028      	b.n	801cb46 <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801caf4:	68fb      	ldr	r3, [r7, #12]
 801caf6:	681b      	ldr	r3, [r3, #0]
 801caf8:	60fb      	str	r3, [r7, #12]
 801cafa:	68fb      	ldr	r3, [r7, #12]
 801cafc:	2b00      	cmp	r3, #0
 801cafe:	d1c5      	bne.n	801ca8c <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801cb00:	4b15      	ldr	r3, [pc, #84]	; (801cb58 <ip4_route+0xdc>)
 801cb02:	681b      	ldr	r3, [r3, #0]
 801cb04:	2b00      	cmp	r3, #0
 801cb06:	d01a      	beq.n	801cb3e <ip4_route+0xc2>
 801cb08:	4b13      	ldr	r3, [pc, #76]	; (801cb58 <ip4_route+0xdc>)
 801cb0a:	681b      	ldr	r3, [r3, #0]
 801cb0c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cb10:	f003 0301 	and.w	r3, r3, #1
 801cb14:	2b00      	cmp	r3, #0
 801cb16:	d012      	beq.n	801cb3e <ip4_route+0xc2>
 801cb18:	4b0f      	ldr	r3, [pc, #60]	; (801cb58 <ip4_route+0xdc>)
 801cb1a:	681b      	ldr	r3, [r3, #0]
 801cb1c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cb20:	f003 0304 	and.w	r3, r3, #4
 801cb24:	2b00      	cmp	r3, #0
 801cb26:	d00a      	beq.n	801cb3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801cb28:	4b0b      	ldr	r3, [pc, #44]	; (801cb58 <ip4_route+0xdc>)
 801cb2a:	681b      	ldr	r3, [r3, #0]
 801cb2c:	3304      	adds	r3, #4
 801cb2e:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 801cb30:	2b00      	cmp	r3, #0
 801cb32:	d004      	beq.n	801cb3e <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801cb34:	687b      	ldr	r3, [r7, #4]
 801cb36:	681b      	ldr	r3, [r3, #0]
 801cb38:	b2db      	uxtb	r3, r3
 801cb3a:	2b7f      	cmp	r3, #127	; 0x7f
 801cb3c:	d101      	bne.n	801cb42 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 801cb3e:	2300      	movs	r3, #0
 801cb40:	e001      	b.n	801cb46 <ip4_route+0xca>
  }

  return netif_default;
 801cb42:	4b05      	ldr	r3, [pc, #20]	; (801cb58 <ip4_route+0xdc>)
 801cb44:	681b      	ldr	r3, [r3, #0]
}
 801cb46:	4618      	mov	r0, r3
 801cb48:	3714      	adds	r7, #20
 801cb4a:	46bd      	mov	sp, r7
 801cb4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cb50:	4770      	bx	lr
 801cb52:	bf00      	nop
 801cb54:	2000b500 	.word	0x2000b500
 801cb58:	2000b504 	.word	0x2000b504

0801cb5c <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 801cb5c:	b580      	push	{r7, lr}
 801cb5e:	b082      	sub	sp, #8
 801cb60:	af00      	add	r7, sp, #0
 801cb62:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801cb64:	687b      	ldr	r3, [r7, #4]
 801cb66:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cb6a:	f003 0301 	and.w	r3, r3, #1
 801cb6e:	b2db      	uxtb	r3, r3
 801cb70:	2b00      	cmp	r3, #0
 801cb72:	d016      	beq.n	801cba2 <ip4_input_accept+0x46>
 801cb74:	687b      	ldr	r3, [r7, #4]
 801cb76:	3304      	adds	r3, #4
 801cb78:	681b      	ldr	r3, [r3, #0]
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d011      	beq.n	801cba2 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801cb7e:	4b0b      	ldr	r3, [pc, #44]	; (801cbac <ip4_input_accept+0x50>)
 801cb80:	695a      	ldr	r2, [r3, #20]
 801cb82:	687b      	ldr	r3, [r7, #4]
 801cb84:	3304      	adds	r3, #4
 801cb86:	681b      	ldr	r3, [r3, #0]
 801cb88:	429a      	cmp	r2, r3
 801cb8a:	d008      	beq.n	801cb9e <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 801cb8c:	4b07      	ldr	r3, [pc, #28]	; (801cbac <ip4_input_accept+0x50>)
 801cb8e:	695b      	ldr	r3, [r3, #20]
 801cb90:	6879      	ldr	r1, [r7, #4]
 801cb92:	4618      	mov	r0, r3
 801cb94:	f000 fa06 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801cb98:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801cb9a:	2b00      	cmp	r3, #0
 801cb9c:	d001      	beq.n	801cba2 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 801cb9e:	2301      	movs	r3, #1
 801cba0:	e000      	b.n	801cba4 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 801cba2:	2300      	movs	r3, #0
}
 801cba4:	4618      	mov	r0, r3
 801cba6:	3708      	adds	r7, #8
 801cba8:	46bd      	mov	sp, r7
 801cbaa:	bd80      	pop	{r7, pc}
 801cbac:	20007dfc 	.word	0x20007dfc

0801cbb0 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 801cbb0:	b580      	push	{r7, lr}
 801cbb2:	b086      	sub	sp, #24
 801cbb4:	af00      	add	r7, sp, #0
 801cbb6:	6078      	str	r0, [r7, #4]
 801cbb8:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 801cbba:	687b      	ldr	r3, [r7, #4]
 801cbbc:	685b      	ldr	r3, [r3, #4]
 801cbbe:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 801cbc0:	697b      	ldr	r3, [r7, #20]
 801cbc2:	781b      	ldrb	r3, [r3, #0]
 801cbc4:	091b      	lsrs	r3, r3, #4
 801cbc6:	b2db      	uxtb	r3, r3
 801cbc8:	2b04      	cmp	r3, #4
 801cbca:	d004      	beq.n	801cbd6 <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 801cbcc:	6878      	ldr	r0, [r7, #4]
 801cbce:	f7f8 f84b 	bl	8014c68 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 801cbd2:	2300      	movs	r3, #0
 801cbd4:	e105      	b.n	801cde2 <ip4_input+0x232>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 801cbd6:	697b      	ldr	r3, [r7, #20]
 801cbd8:	781b      	ldrb	r3, [r3, #0]
 801cbda:	f003 030f 	and.w	r3, r3, #15
 801cbde:	b2db      	uxtb	r3, r3
 801cbe0:	009b      	lsls	r3, r3, #2
 801cbe2:	b2db      	uxtb	r3, r3
 801cbe4:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 801cbe6:	697b      	ldr	r3, [r7, #20]
 801cbe8:	885b      	ldrh	r3, [r3, #2]
 801cbea:	b29b      	uxth	r3, r3
 801cbec:	4618      	mov	r0, r3
 801cbee:	f7f6 fc5d 	bl	80134ac <lwip_htons>
 801cbf2:	4603      	mov	r3, r0
 801cbf4:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801cbf6:	687b      	ldr	r3, [r7, #4]
 801cbf8:	891b      	ldrh	r3, [r3, #8]
 801cbfa:	89ba      	ldrh	r2, [r7, #12]
 801cbfc:	429a      	cmp	r2, r3
 801cbfe:	d204      	bcs.n	801cc0a <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 801cc00:	89bb      	ldrh	r3, [r7, #12]
 801cc02:	4619      	mov	r1, r3
 801cc04:	6878      	ldr	r0, [r7, #4]
 801cc06:	f7f7 fea9 	bl	801495c <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801cc0a:	687b      	ldr	r3, [r7, #4]
 801cc0c:	895b      	ldrh	r3, [r3, #10]
 801cc0e:	89fa      	ldrh	r2, [r7, #14]
 801cc10:	429a      	cmp	r2, r3
 801cc12:	d807      	bhi.n	801cc24 <ip4_input+0x74>
 801cc14:	687b      	ldr	r3, [r7, #4]
 801cc16:	891b      	ldrh	r3, [r3, #8]
 801cc18:	89ba      	ldrh	r2, [r7, #12]
 801cc1a:	429a      	cmp	r2, r3
 801cc1c:	d802      	bhi.n	801cc24 <ip4_input+0x74>
 801cc1e:	89fb      	ldrh	r3, [r7, #14]
 801cc20:	2b13      	cmp	r3, #19
 801cc22:	d804      	bhi.n	801cc2e <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801cc24:	6878      	ldr	r0, [r7, #4]
 801cc26:	f7f8 f81f 	bl	8014c68 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801cc2a:	2300      	movs	r3, #0
 801cc2c:	e0d9      	b.n	801cde2 <ip4_input+0x232>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 801cc2e:	697b      	ldr	r3, [r7, #20]
 801cc30:	691b      	ldr	r3, [r3, #16]
 801cc32:	4a6e      	ldr	r2, [pc, #440]	; (801cdec <ip4_input+0x23c>)
 801cc34:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801cc36:	697b      	ldr	r3, [r7, #20]
 801cc38:	68db      	ldr	r3, [r3, #12]
 801cc3a:	4a6c      	ldr	r2, [pc, #432]	; (801cdec <ip4_input+0x23c>)
 801cc3c:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cc3e:	4b6b      	ldr	r3, [pc, #428]	; (801cdec <ip4_input+0x23c>)
 801cc40:	695b      	ldr	r3, [r3, #20]
 801cc42:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 801cc46:	2be0      	cmp	r3, #224	; 0xe0
 801cc48:	d112      	bne.n	801cc70 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801cc4a:	683b      	ldr	r3, [r7, #0]
 801cc4c:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cc50:	f003 0301 	and.w	r3, r3, #1
 801cc54:	b2db      	uxtb	r3, r3
 801cc56:	2b00      	cmp	r3, #0
 801cc58:	d007      	beq.n	801cc6a <ip4_input+0xba>
 801cc5a:	683b      	ldr	r3, [r7, #0]
 801cc5c:	3304      	adds	r3, #4
 801cc5e:	681b      	ldr	r3, [r3, #0]
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d002      	beq.n	801cc6a <ip4_input+0xba>
      netif = inp;
 801cc64:	683b      	ldr	r3, [r7, #0]
 801cc66:	613b      	str	r3, [r7, #16]
 801cc68:	e02a      	b.n	801ccc0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cc6a:	2300      	movs	r3, #0
 801cc6c:	613b      	str	r3, [r7, #16]
 801cc6e:	e027      	b.n	801ccc0 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 801cc70:	6838      	ldr	r0, [r7, #0]
 801cc72:	f7ff ff73 	bl	801cb5c <ip4_input_accept>
 801cc76:	4603      	mov	r3, r0
 801cc78:	2b00      	cmp	r3, #0
 801cc7a:	d002      	beq.n	801cc82 <ip4_input+0xd2>
      netif = inp;
 801cc7c:	683b      	ldr	r3, [r7, #0]
 801cc7e:	613b      	str	r3, [r7, #16]
 801cc80:	e01e      	b.n	801ccc0 <ip4_input+0x110>
    } else {
      netif = NULL;
 801cc82:	2300      	movs	r3, #0
 801cc84:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801cc86:	4b59      	ldr	r3, [pc, #356]	; (801cdec <ip4_input+0x23c>)
 801cc88:	695b      	ldr	r3, [r3, #20]
 801cc8a:	b2db      	uxtb	r3, r3
 801cc8c:	2b7f      	cmp	r3, #127	; 0x7f
 801cc8e:	d017      	beq.n	801ccc0 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 801cc90:	4b57      	ldr	r3, [pc, #348]	; (801cdf0 <ip4_input+0x240>)
 801cc92:	681b      	ldr	r3, [r3, #0]
 801cc94:	613b      	str	r3, [r7, #16]
 801cc96:	e00e      	b.n	801ccb6 <ip4_input+0x106>
          if (netif == inp) {
 801cc98:	693a      	ldr	r2, [r7, #16]
 801cc9a:	683b      	ldr	r3, [r7, #0]
 801cc9c:	429a      	cmp	r2, r3
 801cc9e:	d006      	beq.n	801ccae <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 801cca0:	6938      	ldr	r0, [r7, #16]
 801cca2:	f7ff ff5b 	bl	801cb5c <ip4_input_accept>
 801cca6:	4603      	mov	r3, r0
 801cca8:	2b00      	cmp	r3, #0
 801ccaa:	d108      	bne.n	801ccbe <ip4_input+0x10e>
 801ccac:	e000      	b.n	801ccb0 <ip4_input+0x100>
            continue;
 801ccae:	bf00      	nop
        NETIF_FOREACH(netif) {
 801ccb0:	693b      	ldr	r3, [r7, #16]
 801ccb2:	681b      	ldr	r3, [r3, #0]
 801ccb4:	613b      	str	r3, [r7, #16]
 801ccb6:	693b      	ldr	r3, [r7, #16]
 801ccb8:	2b00      	cmp	r3, #0
 801ccba:	d1ed      	bne.n	801cc98 <ip4_input+0xe8>
 801ccbc:	e000      	b.n	801ccc0 <ip4_input+0x110>
            break;
 801ccbe:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ccc0:	4b4a      	ldr	r3, [pc, #296]	; (801cdec <ip4_input+0x23c>)
 801ccc2:	691b      	ldr	r3, [r3, #16]
 801ccc4:	6839      	ldr	r1, [r7, #0]
 801ccc6:	4618      	mov	r0, r3
 801ccc8:	f000 f96c 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801cccc:	4603      	mov	r3, r0
 801ccce:	2b00      	cmp	r3, #0
 801ccd0:	d105      	bne.n	801ccde <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 801ccd2:	4b46      	ldr	r3, [pc, #280]	; (801cdec <ip4_input+0x23c>)
 801ccd4:	691b      	ldr	r3, [r3, #16]
 801ccd6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 801ccda:	2be0      	cmp	r3, #224	; 0xe0
 801ccdc:	d104      	bne.n	801cce8 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 801ccde:	6878      	ldr	r0, [r7, #4]
 801cce0:	f7f7 ffc2 	bl	8014c68 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 801cce4:	2300      	movs	r3, #0
 801cce6:	e07c      	b.n	801cde2 <ip4_input+0x232>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 801cce8:	693b      	ldr	r3, [r7, #16]
 801ccea:	2b00      	cmp	r3, #0
 801ccec:	d104      	bne.n	801ccf8 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 801ccee:	6878      	ldr	r0, [r7, #4]
 801ccf0:	f7f7 ffba 	bl	8014c68 <pbuf_free>
    return ERR_OK;
 801ccf4:	2300      	movs	r3, #0
 801ccf6:	e074      	b.n	801cde2 <ip4_input+0x232>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 801ccf8:	697b      	ldr	r3, [r7, #20]
 801ccfa:	88db      	ldrh	r3, [r3, #6]
 801ccfc:	b29b      	uxth	r3, r3
 801ccfe:	461a      	mov	r2, r3
 801cd00:	f64f 733f 	movw	r3, #65343	; 0xff3f
 801cd04:	4013      	ands	r3, r2
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	d00b      	beq.n	801cd22 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801cd0a:	6878      	ldr	r0, [r7, #4]
 801cd0c:	f000 fc90 	bl	801d630 <ip4_reass>
 801cd10:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801cd12:	687b      	ldr	r3, [r7, #4]
 801cd14:	2b00      	cmp	r3, #0
 801cd16:	d101      	bne.n	801cd1c <ip4_input+0x16c>
      return ERR_OK;
 801cd18:	2300      	movs	r3, #0
 801cd1a:	e062      	b.n	801cde2 <ip4_input+0x232>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 801cd1c:	687b      	ldr	r3, [r7, #4]
 801cd1e:	685b      	ldr	r3, [r3, #4]
 801cd20:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801cd22:	4a32      	ldr	r2, [pc, #200]	; (801cdec <ip4_input+0x23c>)
 801cd24:	693b      	ldr	r3, [r7, #16]
 801cd26:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801cd28:	4a30      	ldr	r2, [pc, #192]	; (801cdec <ip4_input+0x23c>)
 801cd2a:	683b      	ldr	r3, [r7, #0]
 801cd2c:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 801cd2e:	4a2f      	ldr	r2, [pc, #188]	; (801cdec <ip4_input+0x23c>)
 801cd30:	697b      	ldr	r3, [r7, #20]
 801cd32:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801cd34:	697b      	ldr	r3, [r7, #20]
 801cd36:	781b      	ldrb	r3, [r3, #0]
 801cd38:	f003 030f 	and.w	r3, r3, #15
 801cd3c:	b2db      	uxtb	r3, r3
 801cd3e:	009b      	lsls	r3, r3, #2
 801cd40:	b2db      	uxtb	r3, r3
 801cd42:	b29a      	uxth	r2, r3
 801cd44:	4b29      	ldr	r3, [pc, #164]	; (801cdec <ip4_input+0x23c>)
 801cd46:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801cd48:	89fb      	ldrh	r3, [r7, #14]
 801cd4a:	4619      	mov	r1, r3
 801cd4c:	6878      	ldr	r0, [r7, #4]
 801cd4e:	f7f7 ff05 	bl	8014b5c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801cd52:	697b      	ldr	r3, [r7, #20]
 801cd54:	7a5b      	ldrb	r3, [r3, #9]
 801cd56:	2b06      	cmp	r3, #6
 801cd58:	d009      	beq.n	801cd6e <ip4_input+0x1be>
 801cd5a:	2b11      	cmp	r3, #17
 801cd5c:	d002      	beq.n	801cd64 <ip4_input+0x1b4>
 801cd5e:	2b01      	cmp	r3, #1
 801cd60:	d00a      	beq.n	801cd78 <ip4_input+0x1c8>
 801cd62:	e00e      	b.n	801cd82 <ip4_input+0x1d2>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801cd64:	6839      	ldr	r1, [r7, #0]
 801cd66:	6878      	ldr	r0, [r7, #4]
 801cd68:	f7fe fc6a 	bl	801b640 <udp_input>
        break;
 801cd6c:	e026      	b.n	801cdbc <ip4_input+0x20c>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801cd6e:	6839      	ldr	r1, [r7, #0]
 801cd70:	6878      	ldr	r0, [r7, #4]
 801cd72:	f7fa f84f 	bl	8016e14 <tcp_input>
        break;
 801cd76:	e021      	b.n	801cdbc <ip4_input+0x20c>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 801cd78:	6839      	ldr	r1, [r7, #0]
 801cd7a:	6878      	ldr	r0, [r7, #4]
 801cd7c:	f7ff fcf0 	bl	801c760 <icmp_input>
        break;
 801cd80:	e01c      	b.n	801cdbc <ip4_input+0x20c>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801cd82:	4b1a      	ldr	r3, [pc, #104]	; (801cdec <ip4_input+0x23c>)
 801cd84:	695b      	ldr	r3, [r3, #20]
 801cd86:	6939      	ldr	r1, [r7, #16]
 801cd88:	4618      	mov	r0, r3
 801cd8a:	f000 f90b 	bl	801cfa4 <ip4_addr_isbroadcast_u32>
 801cd8e:	4603      	mov	r3, r0
 801cd90:	2b00      	cmp	r3, #0
 801cd92:	d10f      	bne.n	801cdb4 <ip4_input+0x204>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801cd94:	4b15      	ldr	r3, [pc, #84]	; (801cdec <ip4_input+0x23c>)
 801cd96:	695b      	ldr	r3, [r3, #20]
 801cd98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801cd9c:	2be0      	cmp	r3, #224	; 0xe0
 801cd9e:	d009      	beq.n	801cdb4 <ip4_input+0x204>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 801cda0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 801cda4:	4619      	mov	r1, r3
 801cda6:	6878      	ldr	r0, [r7, #4]
 801cda8:	f7f7 ff4b 	bl	8014c42 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 801cdac:	2102      	movs	r1, #2
 801cdae:	6878      	ldr	r0, [r7, #4]
 801cdb0:	f7ff fdda 	bl	801c968 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 801cdb4:	6878      	ldr	r0, [r7, #4]
 801cdb6:	f7f7 ff57 	bl	8014c68 <pbuf_free>
        break;
 801cdba:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 801cdbc:	4b0b      	ldr	r3, [pc, #44]	; (801cdec <ip4_input+0x23c>)
 801cdbe:	2200      	movs	r2, #0
 801cdc0:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 801cdc2:	4b0a      	ldr	r3, [pc, #40]	; (801cdec <ip4_input+0x23c>)
 801cdc4:	2200      	movs	r2, #0
 801cdc6:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 801cdc8:	4b08      	ldr	r3, [pc, #32]	; (801cdec <ip4_input+0x23c>)
 801cdca:	2200      	movs	r2, #0
 801cdcc:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 801cdce:	4b07      	ldr	r3, [pc, #28]	; (801cdec <ip4_input+0x23c>)
 801cdd0:	2200      	movs	r2, #0
 801cdd2:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 801cdd4:	4b05      	ldr	r3, [pc, #20]	; (801cdec <ip4_input+0x23c>)
 801cdd6:	2200      	movs	r2, #0
 801cdd8:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 801cdda:	4b04      	ldr	r3, [pc, #16]	; (801cdec <ip4_input+0x23c>)
 801cddc:	2200      	movs	r2, #0
 801cdde:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 801cde0:	2300      	movs	r3, #0
}
 801cde2:	4618      	mov	r0, r3
 801cde4:	3718      	adds	r7, #24
 801cde6:	46bd      	mov	sp, r7
 801cde8:	bd80      	pop	{r7, pc}
 801cdea:	bf00      	nop
 801cdec:	20007dfc 	.word	0x20007dfc
 801cdf0:	2000b500 	.word	0x2000b500

0801cdf4 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 801cdf4:	b580      	push	{r7, lr}
 801cdf6:	b08a      	sub	sp, #40	; 0x28
 801cdf8:	af04      	add	r7, sp, #16
 801cdfa:	60f8      	str	r0, [r7, #12]
 801cdfc:	60b9      	str	r1, [r7, #8]
 801cdfe:	607a      	str	r2, [r7, #4]
 801ce00:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801ce02:	68bb      	ldr	r3, [r7, #8]
 801ce04:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801ce06:	687b      	ldr	r3, [r7, #4]
 801ce08:	2b00      	cmp	r3, #0
 801ce0a:	d009      	beq.n	801ce20 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 801ce0c:	68bb      	ldr	r3, [r7, #8]
 801ce0e:	2b00      	cmp	r3, #0
 801ce10:	d003      	beq.n	801ce1a <ip4_output_if+0x26>
 801ce12:	68bb      	ldr	r3, [r7, #8]
 801ce14:	681b      	ldr	r3, [r3, #0]
 801ce16:	2b00      	cmp	r3, #0
 801ce18:	d102      	bne.n	801ce20 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 801ce1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce1c:	3304      	adds	r3, #4
 801ce1e:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 801ce20:	78fa      	ldrb	r2, [r7, #3]
 801ce22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801ce24:	9302      	str	r3, [sp, #8]
 801ce26:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801ce2a:	9301      	str	r3, [sp, #4]
 801ce2c:	f897 3020 	ldrb.w	r3, [r7, #32]
 801ce30:	9300      	str	r3, [sp, #0]
 801ce32:	4613      	mov	r3, r2
 801ce34:	687a      	ldr	r2, [r7, #4]
 801ce36:	6979      	ldr	r1, [r7, #20]
 801ce38:	68f8      	ldr	r0, [r7, #12]
 801ce3a:	f000 f805 	bl	801ce48 <ip4_output_if_src>
 801ce3e:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 801ce40:	4618      	mov	r0, r3
 801ce42:	3718      	adds	r7, #24
 801ce44:	46bd      	mov	sp, r7
 801ce46:	bd80      	pop	{r7, pc}

0801ce48 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 801ce48:	b580      	push	{r7, lr}
 801ce4a:	b088      	sub	sp, #32
 801ce4c:	af00      	add	r7, sp, #0
 801ce4e:	60f8      	str	r0, [r7, #12]
 801ce50:	60b9      	str	r1, [r7, #8]
 801ce52:	607a      	str	r2, [r7, #4]
 801ce54:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801ce56:	68fb      	ldr	r3, [r7, #12]
 801ce58:	7b9b      	ldrb	r3, [r3, #14]
 801ce5a:	2b01      	cmp	r3, #1
 801ce5c:	d006      	beq.n	801ce6c <ip4_output_if_src+0x24>
 801ce5e:	4b4b      	ldr	r3, [pc, #300]	; (801cf8c <ip4_output_if_src+0x144>)
 801ce60:	f44f 7255 	mov.w	r2, #852	; 0x354
 801ce64:	494a      	ldr	r1, [pc, #296]	; (801cf90 <ip4_output_if_src+0x148>)
 801ce66:	484b      	ldr	r0, [pc, #300]	; (801cf94 <ip4_output_if_src+0x14c>)
 801ce68:	f001 f944 	bl	801e0f4 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 801ce6c:	687b      	ldr	r3, [r7, #4]
 801ce6e:	2b00      	cmp	r3, #0
 801ce70:	d060      	beq.n	801cf34 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801ce72:	2314      	movs	r3, #20
 801ce74:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801ce76:	2114      	movs	r1, #20
 801ce78:	68f8      	ldr	r0, [r7, #12]
 801ce7a:	f7f7 fe5f 	bl	8014b3c <pbuf_add_header>
 801ce7e:	4603      	mov	r3, r0
 801ce80:	2b00      	cmp	r3, #0
 801ce82:	d002      	beq.n	801ce8a <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801ce84:	f06f 0301 	mvn.w	r3, #1
 801ce88:	e07c      	b.n	801cf84 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 801ce8a:	68fb      	ldr	r3, [r7, #12]
 801ce8c:	685b      	ldr	r3, [r3, #4]
 801ce8e:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 801ce90:	68fb      	ldr	r3, [r7, #12]
 801ce92:	895b      	ldrh	r3, [r3, #10]
 801ce94:	2b13      	cmp	r3, #19
 801ce96:	d806      	bhi.n	801cea6 <ip4_output_if_src+0x5e>
 801ce98:	4b3c      	ldr	r3, [pc, #240]	; (801cf8c <ip4_output_if_src+0x144>)
 801ce9a:	f240 3289 	movw	r2, #905	; 0x389
 801ce9e:	493e      	ldr	r1, [pc, #248]	; (801cf98 <ip4_output_if_src+0x150>)
 801cea0:	483c      	ldr	r0, [pc, #240]	; (801cf94 <ip4_output_if_src+0x14c>)
 801cea2:	f001 f927 	bl	801e0f4 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 801cea6:	69fb      	ldr	r3, [r7, #28]
 801cea8:	78fa      	ldrb	r2, [r7, #3]
 801ceaa:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 801ceac:	69fb      	ldr	r3, [r7, #28]
 801ceae:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801ceb2:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 801ceb4:	687b      	ldr	r3, [r7, #4]
 801ceb6:	681a      	ldr	r2, [r3, #0]
 801ceb8:	69fb      	ldr	r3, [r7, #28]
 801ceba:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 801cebc:	8b7b      	ldrh	r3, [r7, #26]
 801cebe:	089b      	lsrs	r3, r3, #2
 801cec0:	b29b      	uxth	r3, r3
 801cec2:	b2db      	uxtb	r3, r3
 801cec4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801cec8:	b2da      	uxtb	r2, r3
 801ceca:	69fb      	ldr	r3, [r7, #28]
 801cecc:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 801cece:	69fb      	ldr	r3, [r7, #28]
 801ced0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 801ced4:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 801ced6:	68fb      	ldr	r3, [r7, #12]
 801ced8:	891b      	ldrh	r3, [r3, #8]
 801ceda:	4618      	mov	r0, r3
 801cedc:	f7f6 fae6 	bl	80134ac <lwip_htons>
 801cee0:	4603      	mov	r3, r0
 801cee2:	461a      	mov	r2, r3
 801cee4:	69fb      	ldr	r3, [r7, #28]
 801cee6:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 801cee8:	69fb      	ldr	r3, [r7, #28]
 801ceea:	2200      	movs	r2, #0
 801ceec:	719a      	strb	r2, [r3, #6]
 801ceee:	2200      	movs	r2, #0
 801cef0:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 801cef2:	4b2a      	ldr	r3, [pc, #168]	; (801cf9c <ip4_output_if_src+0x154>)
 801cef4:	881b      	ldrh	r3, [r3, #0]
 801cef6:	4618      	mov	r0, r3
 801cef8:	f7f6 fad8 	bl	80134ac <lwip_htons>
 801cefc:	4603      	mov	r3, r0
 801cefe:	461a      	mov	r2, r3
 801cf00:	69fb      	ldr	r3, [r7, #28]
 801cf02:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801cf04:	4b25      	ldr	r3, [pc, #148]	; (801cf9c <ip4_output_if_src+0x154>)
 801cf06:	881b      	ldrh	r3, [r3, #0]
 801cf08:	3301      	adds	r3, #1
 801cf0a:	b29a      	uxth	r2, r3
 801cf0c:	4b23      	ldr	r3, [pc, #140]	; (801cf9c <ip4_output_if_src+0x154>)
 801cf0e:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 801cf10:	68bb      	ldr	r3, [r7, #8]
 801cf12:	2b00      	cmp	r3, #0
 801cf14:	d104      	bne.n	801cf20 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801cf16:	4b22      	ldr	r3, [pc, #136]	; (801cfa0 <ip4_output_if_src+0x158>)
 801cf18:	681a      	ldr	r2, [r3, #0]
 801cf1a:	69fb      	ldr	r3, [r7, #28]
 801cf1c:	60da      	str	r2, [r3, #12]
 801cf1e:	e003      	b.n	801cf28 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 801cf20:	68bb      	ldr	r3, [r7, #8]
 801cf22:	681a      	ldr	r2, [r3, #0]
 801cf24:	69fb      	ldr	r3, [r7, #28]
 801cf26:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 801cf28:	69fb      	ldr	r3, [r7, #28]
 801cf2a:	2200      	movs	r2, #0
 801cf2c:	729a      	strb	r2, [r3, #10]
 801cf2e:	2200      	movs	r2, #0
 801cf30:	72da      	strb	r2, [r3, #11]
 801cf32:	e00f      	b.n	801cf54 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801cf34:	68fb      	ldr	r3, [r7, #12]
 801cf36:	895b      	ldrh	r3, [r3, #10]
 801cf38:	2b13      	cmp	r3, #19
 801cf3a:	d802      	bhi.n	801cf42 <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801cf3c:	f06f 0301 	mvn.w	r3, #1
 801cf40:	e020      	b.n	801cf84 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801cf42:	68fb      	ldr	r3, [r7, #12]
 801cf44:	685b      	ldr	r3, [r3, #4]
 801cf46:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 801cf48:	69fb      	ldr	r3, [r7, #28]
 801cf4a:	691b      	ldr	r3, [r3, #16]
 801cf4c:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 801cf4e:	f107 0314 	add.w	r3, r7, #20
 801cf52:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801cf54:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cf56:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801cf58:	2b00      	cmp	r3, #0
 801cf5a:	d00c      	beq.n	801cf76 <ip4_output_if_src+0x12e>
 801cf5c:	68fb      	ldr	r3, [r7, #12]
 801cf5e:	891a      	ldrh	r2, [r3, #8]
 801cf60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cf62:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801cf64:	429a      	cmp	r2, r3
 801cf66:	d906      	bls.n	801cf76 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 801cf68:	687a      	ldr	r2, [r7, #4]
 801cf6a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801cf6c:	68f8      	ldr	r0, [r7, #12]
 801cf6e:	f000 fd4b 	bl	801da08 <ip4_frag>
 801cf72:	4603      	mov	r3, r0
 801cf74:	e006      	b.n	801cf84 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801cf76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801cf78:	695b      	ldr	r3, [r3, #20]
 801cf7a:	687a      	ldr	r2, [r7, #4]
 801cf7c:	68f9      	ldr	r1, [r7, #12]
 801cf7e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801cf80:	4798      	blx	r3
 801cf82:	4603      	mov	r3, r0
}
 801cf84:	4618      	mov	r0, r3
 801cf86:	3720      	adds	r7, #32
 801cf88:	46bd      	mov	sp, r7
 801cf8a:	bd80      	pop	{r7, pc}
 801cf8c:	080219ac 	.word	0x080219ac
 801cf90:	080219e0 	.word	0x080219e0
 801cf94:	080219ec 	.word	0x080219ec
 801cf98:	08021a14 	.word	0x08021a14
 801cf9c:	20004662 	.word	0x20004662
 801cfa0:	08032970 	.word	0x08032970

0801cfa4 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 801cfa4:	b480      	push	{r7}
 801cfa6:	b085      	sub	sp, #20
 801cfa8:	af00      	add	r7, sp, #0
 801cfaa:	6078      	str	r0, [r7, #4]
 801cfac:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 801cfae:	687b      	ldr	r3, [r7, #4]
 801cfb0:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 801cfb2:	687b      	ldr	r3, [r7, #4]
 801cfb4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801cfb8:	d002      	beq.n	801cfc0 <ip4_addr_isbroadcast_u32+0x1c>
 801cfba:	687b      	ldr	r3, [r7, #4]
 801cfbc:	2b00      	cmp	r3, #0
 801cfbe:	d101      	bne.n	801cfc4 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 801cfc0:	2301      	movs	r3, #1
 801cfc2:	e02a      	b.n	801d01a <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 801cfc4:	683b      	ldr	r3, [r7, #0]
 801cfc6:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801cfca:	f003 0302 	and.w	r3, r3, #2
 801cfce:	2b00      	cmp	r3, #0
 801cfd0:	d101      	bne.n	801cfd6 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 801cfd2:	2300      	movs	r3, #0
 801cfd4:	e021      	b.n	801d01a <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 801cfd6:	683b      	ldr	r3, [r7, #0]
 801cfd8:	3304      	adds	r3, #4
 801cfda:	681b      	ldr	r3, [r3, #0]
 801cfdc:	687a      	ldr	r2, [r7, #4]
 801cfde:	429a      	cmp	r2, r3
 801cfe0:	d101      	bne.n	801cfe6 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 801cfe2:	2300      	movs	r3, #0
 801cfe4:	e019      	b.n	801d01a <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 801cfe6:	68fa      	ldr	r2, [r7, #12]
 801cfe8:	683b      	ldr	r3, [r7, #0]
 801cfea:	3304      	adds	r3, #4
 801cfec:	681b      	ldr	r3, [r3, #0]
 801cfee:	405a      	eors	r2, r3
 801cff0:	683b      	ldr	r3, [r7, #0]
 801cff2:	3308      	adds	r3, #8
 801cff4:	681b      	ldr	r3, [r3, #0]
 801cff6:	4013      	ands	r3, r2
 801cff8:	2b00      	cmp	r3, #0
 801cffa:	d10d      	bne.n	801d018 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801cffc:	683b      	ldr	r3, [r7, #0]
 801cffe:	3308      	adds	r3, #8
 801d000:	681b      	ldr	r3, [r3, #0]
 801d002:	43da      	mvns	r2, r3
 801d004:	687b      	ldr	r3, [r7, #4]
 801d006:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 801d008:	683b      	ldr	r3, [r7, #0]
 801d00a:	3308      	adds	r3, #8
 801d00c:	681b      	ldr	r3, [r3, #0]
 801d00e:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 801d010:	429a      	cmp	r2, r3
 801d012:	d101      	bne.n	801d018 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801d014:	2301      	movs	r3, #1
 801d016:	e000      	b.n	801d01a <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 801d018:	2300      	movs	r3, #0
  }
}
 801d01a:	4618      	mov	r0, r3
 801d01c:	3714      	adds	r7, #20
 801d01e:	46bd      	mov	sp, r7
 801d020:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d024:	4770      	bx	lr
	...

0801d028 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 801d028:	b580      	push	{r7, lr}
 801d02a:	b084      	sub	sp, #16
 801d02c:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 801d02e:	2300      	movs	r3, #0
 801d030:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801d032:	4b12      	ldr	r3, [pc, #72]	; (801d07c <ip_reass_tmr+0x54>)
 801d034:	681b      	ldr	r3, [r3, #0]
 801d036:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 801d038:	e018      	b.n	801d06c <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 801d03a:	68fb      	ldr	r3, [r7, #12]
 801d03c:	7fdb      	ldrb	r3, [r3, #31]
 801d03e:	2b00      	cmp	r3, #0
 801d040:	d00b      	beq.n	801d05a <ip_reass_tmr+0x32>
      r->timer--;
 801d042:	68fb      	ldr	r3, [r7, #12]
 801d044:	7fdb      	ldrb	r3, [r3, #31]
 801d046:	3b01      	subs	r3, #1
 801d048:	b2da      	uxtb	r2, r3
 801d04a:	68fb      	ldr	r3, [r7, #12]
 801d04c:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 801d04e:	68fb      	ldr	r3, [r7, #12]
 801d050:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801d052:	68fb      	ldr	r3, [r7, #12]
 801d054:	681b      	ldr	r3, [r3, #0]
 801d056:	60fb      	str	r3, [r7, #12]
 801d058:	e008      	b.n	801d06c <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 801d05a:	68fb      	ldr	r3, [r7, #12]
 801d05c:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 801d05e:	68fb      	ldr	r3, [r7, #12]
 801d060:	681b      	ldr	r3, [r3, #0]
 801d062:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801d064:	68b9      	ldr	r1, [r7, #8]
 801d066:	6878      	ldr	r0, [r7, #4]
 801d068:	f000 f80a 	bl	801d080 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 801d06c:	68fb      	ldr	r3, [r7, #12]
 801d06e:	2b00      	cmp	r3, #0
 801d070:	d1e3      	bne.n	801d03a <ip_reass_tmr+0x12>
    }
  }
}
 801d072:	bf00      	nop
 801d074:	3710      	adds	r7, #16
 801d076:	46bd      	mov	sp, r7
 801d078:	bd80      	pop	{r7, pc}
 801d07a:	bf00      	nop
 801d07c:	20004664 	.word	0x20004664

0801d080 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d080:	b580      	push	{r7, lr}
 801d082:	b088      	sub	sp, #32
 801d084:	af00      	add	r7, sp, #0
 801d086:	6078      	str	r0, [r7, #4]
 801d088:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 801d08a:	2300      	movs	r3, #0
 801d08c:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 801d08e:	683a      	ldr	r2, [r7, #0]
 801d090:	687b      	ldr	r3, [r7, #4]
 801d092:	429a      	cmp	r2, r3
 801d094:	d105      	bne.n	801d0a2 <ip_reass_free_complete_datagram+0x22>
 801d096:	4b45      	ldr	r3, [pc, #276]	; (801d1ac <ip_reass_free_complete_datagram+0x12c>)
 801d098:	22ab      	movs	r2, #171	; 0xab
 801d09a:	4945      	ldr	r1, [pc, #276]	; (801d1b0 <ip_reass_free_complete_datagram+0x130>)
 801d09c:	4845      	ldr	r0, [pc, #276]	; (801d1b4 <ip_reass_free_complete_datagram+0x134>)
 801d09e:	f001 f829 	bl	801e0f4 <iprintf>
  if (prev != NULL) {
 801d0a2:	683b      	ldr	r3, [r7, #0]
 801d0a4:	2b00      	cmp	r3, #0
 801d0a6:	d00a      	beq.n	801d0be <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 801d0a8:	683b      	ldr	r3, [r7, #0]
 801d0aa:	681b      	ldr	r3, [r3, #0]
 801d0ac:	687a      	ldr	r2, [r7, #4]
 801d0ae:	429a      	cmp	r2, r3
 801d0b0:	d005      	beq.n	801d0be <ip_reass_free_complete_datagram+0x3e>
 801d0b2:	4b3e      	ldr	r3, [pc, #248]	; (801d1ac <ip_reass_free_complete_datagram+0x12c>)
 801d0b4:	22ad      	movs	r2, #173	; 0xad
 801d0b6:	4940      	ldr	r1, [pc, #256]	; (801d1b8 <ip_reass_free_complete_datagram+0x138>)
 801d0b8:	483e      	ldr	r0, [pc, #248]	; (801d1b4 <ip_reass_free_complete_datagram+0x134>)
 801d0ba:	f001 f81b 	bl	801e0f4 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 801d0be:	687b      	ldr	r3, [r7, #4]
 801d0c0:	685b      	ldr	r3, [r3, #4]
 801d0c2:	685b      	ldr	r3, [r3, #4]
 801d0c4:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 801d0c6:	697b      	ldr	r3, [r7, #20]
 801d0c8:	889b      	ldrh	r3, [r3, #4]
 801d0ca:	b29b      	uxth	r3, r3
 801d0cc:	2b00      	cmp	r3, #0
 801d0ce:	d12a      	bne.n	801d126 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 801d0d0:	687b      	ldr	r3, [r7, #4]
 801d0d2:	685b      	ldr	r3, [r3, #4]
 801d0d4:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 801d0d6:	697b      	ldr	r3, [r7, #20]
 801d0d8:	681a      	ldr	r2, [r3, #0]
 801d0da:	687b      	ldr	r3, [r7, #4]
 801d0dc:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 801d0de:	69bb      	ldr	r3, [r7, #24]
 801d0e0:	6858      	ldr	r0, [r3, #4]
 801d0e2:	687b      	ldr	r3, [r7, #4]
 801d0e4:	3308      	adds	r3, #8
 801d0e6:	2214      	movs	r2, #20
 801d0e8:	4619      	mov	r1, r3
 801d0ea:	f000 fff0 	bl	801e0ce <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 801d0ee:	2101      	movs	r1, #1
 801d0f0:	69b8      	ldr	r0, [r7, #24]
 801d0f2:	f7ff fc49 	bl	801c988 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 801d0f6:	69b8      	ldr	r0, [r7, #24]
 801d0f8:	f7f7 fe44 	bl	8014d84 <pbuf_clen>
 801d0fc:	4603      	mov	r3, r0
 801d0fe:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d100:	8bfa      	ldrh	r2, [r7, #30]
 801d102:	8a7b      	ldrh	r3, [r7, #18]
 801d104:	4413      	add	r3, r2
 801d106:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801d10a:	db05      	blt.n	801d118 <ip_reass_free_complete_datagram+0x98>
 801d10c:	4b27      	ldr	r3, [pc, #156]	; (801d1ac <ip_reass_free_complete_datagram+0x12c>)
 801d10e:	22bc      	movs	r2, #188	; 0xbc
 801d110:	492a      	ldr	r1, [pc, #168]	; (801d1bc <ip_reass_free_complete_datagram+0x13c>)
 801d112:	4828      	ldr	r0, [pc, #160]	; (801d1b4 <ip_reass_free_complete_datagram+0x134>)
 801d114:	f000 ffee 	bl	801e0f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d118:	8bfa      	ldrh	r2, [r7, #30]
 801d11a:	8a7b      	ldrh	r3, [r7, #18]
 801d11c:	4413      	add	r3, r2
 801d11e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 801d120:	69b8      	ldr	r0, [r7, #24]
 801d122:	f7f7 fda1 	bl	8014c68 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801d126:	687b      	ldr	r3, [r7, #4]
 801d128:	685b      	ldr	r3, [r3, #4]
 801d12a:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 801d12c:	e01f      	b.n	801d16e <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 801d12e:	69bb      	ldr	r3, [r7, #24]
 801d130:	685b      	ldr	r3, [r3, #4]
 801d132:	617b      	str	r3, [r7, #20]
    pcur = p;
 801d134:	69bb      	ldr	r3, [r7, #24]
 801d136:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 801d138:	697b      	ldr	r3, [r7, #20]
 801d13a:	681b      	ldr	r3, [r3, #0]
 801d13c:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 801d13e:	68f8      	ldr	r0, [r7, #12]
 801d140:	f7f7 fe20 	bl	8014d84 <pbuf_clen>
 801d144:	4603      	mov	r3, r0
 801d146:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 801d148:	8bfa      	ldrh	r2, [r7, #30]
 801d14a:	8a7b      	ldrh	r3, [r7, #18]
 801d14c:	4413      	add	r3, r2
 801d14e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801d152:	db05      	blt.n	801d160 <ip_reass_free_complete_datagram+0xe0>
 801d154:	4b15      	ldr	r3, [pc, #84]	; (801d1ac <ip_reass_free_complete_datagram+0x12c>)
 801d156:	22cc      	movs	r2, #204	; 0xcc
 801d158:	4918      	ldr	r1, [pc, #96]	; (801d1bc <ip_reass_free_complete_datagram+0x13c>)
 801d15a:	4816      	ldr	r0, [pc, #88]	; (801d1b4 <ip_reass_free_complete_datagram+0x134>)
 801d15c:	f000 ffca 	bl	801e0f4 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 801d160:	8bfa      	ldrh	r2, [r7, #30]
 801d162:	8a7b      	ldrh	r3, [r7, #18]
 801d164:	4413      	add	r3, r2
 801d166:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 801d168:	68f8      	ldr	r0, [r7, #12]
 801d16a:	f7f7 fd7d 	bl	8014c68 <pbuf_free>
  while (p != NULL) {
 801d16e:	69bb      	ldr	r3, [r7, #24]
 801d170:	2b00      	cmp	r3, #0
 801d172:	d1dc      	bne.n	801d12e <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801d174:	6839      	ldr	r1, [r7, #0]
 801d176:	6878      	ldr	r0, [r7, #4]
 801d178:	f000 f8c2 	bl	801d300 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 801d17c:	4b10      	ldr	r3, [pc, #64]	; (801d1c0 <ip_reass_free_complete_datagram+0x140>)
 801d17e:	881b      	ldrh	r3, [r3, #0]
 801d180:	8bfa      	ldrh	r2, [r7, #30]
 801d182:	429a      	cmp	r2, r3
 801d184:	d905      	bls.n	801d192 <ip_reass_free_complete_datagram+0x112>
 801d186:	4b09      	ldr	r3, [pc, #36]	; (801d1ac <ip_reass_free_complete_datagram+0x12c>)
 801d188:	22d2      	movs	r2, #210	; 0xd2
 801d18a:	490e      	ldr	r1, [pc, #56]	; (801d1c4 <ip_reass_free_complete_datagram+0x144>)
 801d18c:	4809      	ldr	r0, [pc, #36]	; (801d1b4 <ip_reass_free_complete_datagram+0x134>)
 801d18e:	f000 ffb1 	bl	801e0f4 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801d192:	4b0b      	ldr	r3, [pc, #44]	; (801d1c0 <ip_reass_free_complete_datagram+0x140>)
 801d194:	881a      	ldrh	r2, [r3, #0]
 801d196:	8bfb      	ldrh	r3, [r7, #30]
 801d198:	1ad3      	subs	r3, r2, r3
 801d19a:	b29a      	uxth	r2, r3
 801d19c:	4b08      	ldr	r3, [pc, #32]	; (801d1c0 <ip_reass_free_complete_datagram+0x140>)
 801d19e:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 801d1a0:	8bfb      	ldrh	r3, [r7, #30]
}
 801d1a2:	4618      	mov	r0, r3
 801d1a4:	3720      	adds	r7, #32
 801d1a6:	46bd      	mov	sp, r7
 801d1a8:	bd80      	pop	{r7, pc}
 801d1aa:	bf00      	nop
 801d1ac:	08021a44 	.word	0x08021a44
 801d1b0:	08021a80 	.word	0x08021a80
 801d1b4:	08021a8c 	.word	0x08021a8c
 801d1b8:	08021ab4 	.word	0x08021ab4
 801d1bc:	08021ac8 	.word	0x08021ac8
 801d1c0:	20004668 	.word	0x20004668
 801d1c4:	08021ae8 	.word	0x08021ae8

0801d1c8 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 801d1c8:	b580      	push	{r7, lr}
 801d1ca:	b08a      	sub	sp, #40	; 0x28
 801d1cc:	af00      	add	r7, sp, #0
 801d1ce:	6078      	str	r0, [r7, #4]
 801d1d0:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 801d1d2:	2300      	movs	r3, #0
 801d1d4:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 801d1d6:	2300      	movs	r3, #0
 801d1d8:	623b      	str	r3, [r7, #32]
    prev = NULL;
 801d1da:	2300      	movs	r3, #0
 801d1dc:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 801d1de:	2300      	movs	r3, #0
 801d1e0:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 801d1e2:	2300      	movs	r3, #0
 801d1e4:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 801d1e6:	4b28      	ldr	r3, [pc, #160]	; (801d288 <ip_reass_remove_oldest_datagram+0xc0>)
 801d1e8:	681b      	ldr	r3, [r3, #0]
 801d1ea:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801d1ec:	e030      	b.n	801d250 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 801d1ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1f0:	695a      	ldr	r2, [r3, #20]
 801d1f2:	687b      	ldr	r3, [r7, #4]
 801d1f4:	68db      	ldr	r3, [r3, #12]
 801d1f6:	429a      	cmp	r2, r3
 801d1f8:	d10c      	bne.n	801d214 <ip_reass_remove_oldest_datagram+0x4c>
 801d1fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d1fc:	699a      	ldr	r2, [r3, #24]
 801d1fe:	687b      	ldr	r3, [r7, #4]
 801d200:	691b      	ldr	r3, [r3, #16]
 801d202:	429a      	cmp	r2, r3
 801d204:	d106      	bne.n	801d214 <ip_reass_remove_oldest_datagram+0x4c>
 801d206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d208:	899a      	ldrh	r2, [r3, #12]
 801d20a:	687b      	ldr	r3, [r7, #4]
 801d20c:	889b      	ldrh	r3, [r3, #4]
 801d20e:	b29b      	uxth	r3, r3
 801d210:	429a      	cmp	r2, r3
 801d212:	d014      	beq.n	801d23e <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801d214:	693b      	ldr	r3, [r7, #16]
 801d216:	3301      	adds	r3, #1
 801d218:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 801d21a:	6a3b      	ldr	r3, [r7, #32]
 801d21c:	2b00      	cmp	r3, #0
 801d21e:	d104      	bne.n	801d22a <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 801d220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d222:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d224:	69fb      	ldr	r3, [r7, #28]
 801d226:	61bb      	str	r3, [r7, #24]
 801d228:	e009      	b.n	801d23e <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 801d22a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d22c:	7fda      	ldrb	r2, [r3, #31]
 801d22e:	6a3b      	ldr	r3, [r7, #32]
 801d230:	7fdb      	ldrb	r3, [r3, #31]
 801d232:	429a      	cmp	r2, r3
 801d234:	d803      	bhi.n	801d23e <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801d236:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d238:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801d23a:	69fb      	ldr	r3, [r7, #28]
 801d23c:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 801d23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d240:	681b      	ldr	r3, [r3, #0]
 801d242:	2b00      	cmp	r3, #0
 801d244:	d001      	beq.n	801d24a <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801d246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d248:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 801d24a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d24c:	681b      	ldr	r3, [r3, #0]
 801d24e:	627b      	str	r3, [r7, #36]	; 0x24
    while (r != NULL) {
 801d250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d252:	2b00      	cmp	r3, #0
 801d254:	d1cb      	bne.n	801d1ee <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801d256:	6a3b      	ldr	r3, [r7, #32]
 801d258:	2b00      	cmp	r3, #0
 801d25a:	d008      	beq.n	801d26e <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 801d25c:	69b9      	ldr	r1, [r7, #24]
 801d25e:	6a38      	ldr	r0, [r7, #32]
 801d260:	f7ff ff0e 	bl	801d080 <ip_reass_free_complete_datagram>
 801d264:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801d266:	697a      	ldr	r2, [r7, #20]
 801d268:	68fb      	ldr	r3, [r7, #12]
 801d26a:	4413      	add	r3, r2
 801d26c:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 801d26e:	697a      	ldr	r2, [r7, #20]
 801d270:	683b      	ldr	r3, [r7, #0]
 801d272:	429a      	cmp	r2, r3
 801d274:	da02      	bge.n	801d27c <ip_reass_remove_oldest_datagram+0xb4>
 801d276:	693b      	ldr	r3, [r7, #16]
 801d278:	2b01      	cmp	r3, #1
 801d27a:	dcac      	bgt.n	801d1d6 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 801d27c:	697b      	ldr	r3, [r7, #20]
}
 801d27e:	4618      	mov	r0, r3
 801d280:	3728      	adds	r7, #40	; 0x28
 801d282:	46bd      	mov	sp, r7
 801d284:	bd80      	pop	{r7, pc}
 801d286:	bf00      	nop
 801d288:	20004664 	.word	0x20004664

0801d28c <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 801d28c:	b580      	push	{r7, lr}
 801d28e:	b084      	sub	sp, #16
 801d290:	af00      	add	r7, sp, #0
 801d292:	6078      	str	r0, [r7, #4]
 801d294:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d296:	2004      	movs	r0, #4
 801d298:	f7f6 fdf4 	bl	8013e84 <memp_malloc>
 801d29c:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 801d29e:	68fb      	ldr	r3, [r7, #12]
 801d2a0:	2b00      	cmp	r3, #0
 801d2a2:	d110      	bne.n	801d2c6 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 801d2a4:	6839      	ldr	r1, [r7, #0]
 801d2a6:	6878      	ldr	r0, [r7, #4]
 801d2a8:	f7ff ff8e 	bl	801d1c8 <ip_reass_remove_oldest_datagram>
 801d2ac:	4602      	mov	r2, r0
 801d2ae:	683b      	ldr	r3, [r7, #0]
 801d2b0:	4293      	cmp	r3, r2
 801d2b2:	dc03      	bgt.n	801d2bc <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801d2b4:	2004      	movs	r0, #4
 801d2b6:	f7f6 fde5 	bl	8013e84 <memp_malloc>
 801d2ba:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 801d2bc:	68fb      	ldr	r3, [r7, #12]
 801d2be:	2b00      	cmp	r3, #0
 801d2c0:	d101      	bne.n	801d2c6 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 801d2c2:	2300      	movs	r3, #0
 801d2c4:	e016      	b.n	801d2f4 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 801d2c6:	2220      	movs	r2, #32
 801d2c8:	2100      	movs	r1, #0
 801d2ca:	68f8      	ldr	r0, [r7, #12]
 801d2cc:	f000 ff0a 	bl	801e0e4 <memset>
  ipr->timer = IP_REASS_MAXAGE;
 801d2d0:	68fb      	ldr	r3, [r7, #12]
 801d2d2:	220f      	movs	r2, #15
 801d2d4:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 801d2d6:	4b09      	ldr	r3, [pc, #36]	; (801d2fc <ip_reass_enqueue_new_datagram+0x70>)
 801d2d8:	681a      	ldr	r2, [r3, #0]
 801d2da:	68fb      	ldr	r3, [r7, #12]
 801d2dc:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 801d2de:	4a07      	ldr	r2, [pc, #28]	; (801d2fc <ip_reass_enqueue_new_datagram+0x70>)
 801d2e0:	68fb      	ldr	r3, [r7, #12]
 801d2e2:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 801d2e4:	68fb      	ldr	r3, [r7, #12]
 801d2e6:	3308      	adds	r3, #8
 801d2e8:	2214      	movs	r2, #20
 801d2ea:	6879      	ldr	r1, [r7, #4]
 801d2ec:	4618      	mov	r0, r3
 801d2ee:	f000 feee 	bl	801e0ce <memcpy>
  return ipr;
 801d2f2:	68fb      	ldr	r3, [r7, #12]
}
 801d2f4:	4618      	mov	r0, r3
 801d2f6:	3710      	adds	r7, #16
 801d2f8:	46bd      	mov	sp, r7
 801d2fa:	bd80      	pop	{r7, pc}
 801d2fc:	20004664 	.word	0x20004664

0801d300 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 801d300:	b580      	push	{r7, lr}
 801d302:	b082      	sub	sp, #8
 801d304:	af00      	add	r7, sp, #0
 801d306:	6078      	str	r0, [r7, #4]
 801d308:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 801d30a:	4b10      	ldr	r3, [pc, #64]	; (801d34c <ip_reass_dequeue_datagram+0x4c>)
 801d30c:	681b      	ldr	r3, [r3, #0]
 801d30e:	687a      	ldr	r2, [r7, #4]
 801d310:	429a      	cmp	r2, r3
 801d312:	d104      	bne.n	801d31e <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 801d314:	687b      	ldr	r3, [r7, #4]
 801d316:	681b      	ldr	r3, [r3, #0]
 801d318:	4a0c      	ldr	r2, [pc, #48]	; (801d34c <ip_reass_dequeue_datagram+0x4c>)
 801d31a:	6013      	str	r3, [r2, #0]
 801d31c:	e00d      	b.n	801d33a <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 801d31e:	683b      	ldr	r3, [r7, #0]
 801d320:	2b00      	cmp	r3, #0
 801d322:	d106      	bne.n	801d332 <ip_reass_dequeue_datagram+0x32>
 801d324:	4b0a      	ldr	r3, [pc, #40]	; (801d350 <ip_reass_dequeue_datagram+0x50>)
 801d326:	f240 1245 	movw	r2, #325	; 0x145
 801d32a:	490a      	ldr	r1, [pc, #40]	; (801d354 <ip_reass_dequeue_datagram+0x54>)
 801d32c:	480a      	ldr	r0, [pc, #40]	; (801d358 <ip_reass_dequeue_datagram+0x58>)
 801d32e:	f000 fee1 	bl	801e0f4 <iprintf>
    prev->next = ipr->next;
 801d332:	687b      	ldr	r3, [r7, #4]
 801d334:	681a      	ldr	r2, [r3, #0]
 801d336:	683b      	ldr	r3, [r7, #0]
 801d338:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 801d33a:	6879      	ldr	r1, [r7, #4]
 801d33c:	2004      	movs	r0, #4
 801d33e:	f7f6 fdf3 	bl	8013f28 <memp_free>
}
 801d342:	bf00      	nop
 801d344:	3708      	adds	r7, #8
 801d346:	46bd      	mov	sp, r7
 801d348:	bd80      	pop	{r7, pc}
 801d34a:	bf00      	nop
 801d34c:	20004664 	.word	0x20004664
 801d350:	08021a44 	.word	0x08021a44
 801d354:	08021b0c 	.word	0x08021b0c
 801d358:	08021a8c 	.word	0x08021a8c

0801d35c <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 801d35c:	b580      	push	{r7, lr}
 801d35e:	b08c      	sub	sp, #48	; 0x30
 801d360:	af00      	add	r7, sp, #0
 801d362:	60f8      	str	r0, [r7, #12]
 801d364:	60b9      	str	r1, [r7, #8]
 801d366:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 801d368:	2300      	movs	r3, #0
 801d36a:	62bb      	str	r3, [r7, #40]	; 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 801d36c:	2301      	movs	r3, #1
 801d36e:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 801d370:	68bb      	ldr	r3, [r7, #8]
 801d372:	685b      	ldr	r3, [r3, #4]
 801d374:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d376:	69fb      	ldr	r3, [r7, #28]
 801d378:	885b      	ldrh	r3, [r3, #2]
 801d37a:	b29b      	uxth	r3, r3
 801d37c:	4618      	mov	r0, r3
 801d37e:	f7f6 f895 	bl	80134ac <lwip_htons>
 801d382:	4603      	mov	r3, r0
 801d384:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 801d386:	69fb      	ldr	r3, [r7, #28]
 801d388:	781b      	ldrb	r3, [r3, #0]
 801d38a:	f003 030f 	and.w	r3, r3, #15
 801d38e:	b2db      	uxtb	r3, r3
 801d390:	009b      	lsls	r3, r3, #2
 801d392:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 801d394:	7e7b      	ldrb	r3, [r7, #25]
 801d396:	b29b      	uxth	r3, r3
 801d398:	8b7a      	ldrh	r2, [r7, #26]
 801d39a:	429a      	cmp	r2, r3
 801d39c:	d202      	bcs.n	801d3a4 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d39e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d3a2:	e135      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 801d3a4:	7e7b      	ldrb	r3, [r7, #25]
 801d3a6:	b29b      	uxth	r3, r3
 801d3a8:	8b7a      	ldrh	r2, [r7, #26]
 801d3aa:	1ad3      	subs	r3, r2, r3
 801d3ac:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 801d3ae:	69fb      	ldr	r3, [r7, #28]
 801d3b0:	88db      	ldrh	r3, [r3, #6]
 801d3b2:	b29b      	uxth	r3, r3
 801d3b4:	4618      	mov	r0, r3
 801d3b6:	f7f6 f879 	bl	80134ac <lwip_htons>
 801d3ba:	4603      	mov	r3, r0
 801d3bc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d3c0:	b29b      	uxth	r3, r3
 801d3c2:	00db      	lsls	r3, r3, #3
 801d3c4:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 801d3c6:	68bb      	ldr	r3, [r7, #8]
 801d3c8:	685b      	ldr	r3, [r3, #4]
 801d3ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  iprh->next_pbuf = NULL;
 801d3cc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d3ce:	2200      	movs	r2, #0
 801d3d0:	701a      	strb	r2, [r3, #0]
 801d3d2:	2200      	movs	r2, #0
 801d3d4:	705a      	strb	r2, [r3, #1]
 801d3d6:	2200      	movs	r2, #0
 801d3d8:	709a      	strb	r2, [r3, #2]
 801d3da:	2200      	movs	r2, #0
 801d3dc:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 801d3de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d3e0:	8afa      	ldrh	r2, [r7, #22]
 801d3e2:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 801d3e4:	8afa      	ldrh	r2, [r7, #22]
 801d3e6:	8b7b      	ldrh	r3, [r7, #26]
 801d3e8:	4413      	add	r3, r2
 801d3ea:	b29a      	uxth	r2, r3
 801d3ec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d3ee:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801d3f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d3f2:	88db      	ldrh	r3, [r3, #6]
 801d3f4:	b29b      	uxth	r3, r3
 801d3f6:	8afa      	ldrh	r2, [r7, #22]
 801d3f8:	429a      	cmp	r2, r3
 801d3fa:	d902      	bls.n	801d402 <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d3fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d400:	e106      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801d402:	68fb      	ldr	r3, [r7, #12]
 801d404:	685b      	ldr	r3, [r3, #4]
 801d406:	627b      	str	r3, [r7, #36]	; 0x24
 801d408:	e068      	b.n	801d4dc <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 801d40a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d40c:	685b      	ldr	r3, [r3, #4]
 801d40e:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801d410:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d412:	889b      	ldrh	r3, [r3, #4]
 801d414:	b29a      	uxth	r2, r3
 801d416:	693b      	ldr	r3, [r7, #16]
 801d418:	889b      	ldrh	r3, [r3, #4]
 801d41a:	b29b      	uxth	r3, r3
 801d41c:	429a      	cmp	r2, r3
 801d41e:	d235      	bcs.n	801d48c <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801d420:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801d424:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 801d426:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d428:	2b00      	cmp	r3, #0
 801d42a:	d020      	beq.n	801d46e <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 801d42c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d42e:	889b      	ldrh	r3, [r3, #4]
 801d430:	b29a      	uxth	r2, r3
 801d432:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d434:	88db      	ldrh	r3, [r3, #6]
 801d436:	b29b      	uxth	r3, r3
 801d438:	429a      	cmp	r2, r3
 801d43a:	d307      	bcc.n	801d44c <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 801d43c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d43e:	88db      	ldrh	r3, [r3, #6]
 801d440:	b29a      	uxth	r2, r3
 801d442:	693b      	ldr	r3, [r7, #16]
 801d444:	889b      	ldrh	r3, [r3, #4]
 801d446:	b29b      	uxth	r3, r3
 801d448:	429a      	cmp	r2, r3
 801d44a:	d902      	bls.n	801d452 <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d44c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d450:	e0de      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801d452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d454:	68ba      	ldr	r2, [r7, #8]
 801d456:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 801d458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d45a:	88db      	ldrh	r3, [r3, #6]
 801d45c:	b29a      	uxth	r2, r3
 801d45e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d460:	889b      	ldrh	r3, [r3, #4]
 801d462:	b29b      	uxth	r3, r3
 801d464:	429a      	cmp	r2, r3
 801d466:	d03d      	beq.n	801d4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d468:	2300      	movs	r3, #0
 801d46a:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 801d46c:	e03a      	b.n	801d4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801d46e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d470:	88db      	ldrh	r3, [r3, #6]
 801d472:	b29a      	uxth	r2, r3
 801d474:	693b      	ldr	r3, [r7, #16]
 801d476:	889b      	ldrh	r3, [r3, #4]
 801d478:	b29b      	uxth	r3, r3
 801d47a:	429a      	cmp	r2, r3
 801d47c:	d902      	bls.n	801d484 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d47e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d482:	e0c5      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 801d484:	68fb      	ldr	r3, [r7, #12]
 801d486:	68ba      	ldr	r2, [r7, #8]
 801d488:	605a      	str	r2, [r3, #4]
      break;
 801d48a:	e02b      	b.n	801d4e4 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 801d48c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d48e:	889b      	ldrh	r3, [r3, #4]
 801d490:	b29a      	uxth	r2, r3
 801d492:	693b      	ldr	r3, [r7, #16]
 801d494:	889b      	ldrh	r3, [r3, #4]
 801d496:	b29b      	uxth	r3, r3
 801d498:	429a      	cmp	r2, r3
 801d49a:	d102      	bne.n	801d4a2 <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d49c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d4a0:	e0b6      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 801d4a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d4a4:	889b      	ldrh	r3, [r3, #4]
 801d4a6:	b29a      	uxth	r2, r3
 801d4a8:	693b      	ldr	r3, [r7, #16]
 801d4aa:	88db      	ldrh	r3, [r3, #6]
 801d4ac:	b29b      	uxth	r3, r3
 801d4ae:	429a      	cmp	r2, r3
 801d4b0:	d202      	bcs.n	801d4b8 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 801d4b2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d4b6:	e0ab      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 801d4b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d4ba:	2b00      	cmp	r3, #0
 801d4bc:	d009      	beq.n	801d4d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 801d4be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d4c0:	88db      	ldrh	r3, [r3, #6]
 801d4c2:	b29a      	uxth	r2, r3
 801d4c4:	693b      	ldr	r3, [r7, #16]
 801d4c6:	889b      	ldrh	r3, [r3, #4]
 801d4c8:	b29b      	uxth	r3, r3
 801d4ca:	429a      	cmp	r2, r3
 801d4cc:	d001      	beq.n	801d4d2 <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 801d4ce:	2300      	movs	r3, #0
 801d4d0:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 801d4d2:	693b      	ldr	r3, [r7, #16]
 801d4d4:	681b      	ldr	r3, [r3, #0]
 801d4d6:	627b      	str	r3, [r7, #36]	; 0x24
    iprh_prev = iprh_tmp;
 801d4d8:	693b      	ldr	r3, [r7, #16]
 801d4da:	62bb      	str	r3, [r7, #40]	; 0x28
  for (q = ipr->p; q != NULL;) {
 801d4dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4de:	2b00      	cmp	r3, #0
 801d4e0:	d193      	bne.n	801d40a <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 801d4e2:	e000      	b.n	801d4e6 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 801d4e4:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 801d4e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d4e8:	2b00      	cmp	r3, #0
 801d4ea:	d12d      	bne.n	801d548 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 801d4ec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d4ee:	2b00      	cmp	r3, #0
 801d4f0:	d01c      	beq.n	801d52c <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801d4f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d4f4:	88db      	ldrh	r3, [r3, #6]
 801d4f6:	b29a      	uxth	r2, r3
 801d4f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d4fa:	889b      	ldrh	r3, [r3, #4]
 801d4fc:	b29b      	uxth	r3, r3
 801d4fe:	429a      	cmp	r2, r3
 801d500:	d906      	bls.n	801d510 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801d502:	4b45      	ldr	r3, [pc, #276]	; (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d504:	f44f 72db 	mov.w	r2, #438	; 0x1b6
 801d508:	4944      	ldr	r1, [pc, #272]	; (801d61c <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 801d50a:	4845      	ldr	r0, [pc, #276]	; (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d50c:	f000 fdf2 	bl	801e0f4 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801d510:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d512:	68ba      	ldr	r2, [r7, #8]
 801d514:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 801d516:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d518:	88db      	ldrh	r3, [r3, #6]
 801d51a:	b29a      	uxth	r2, r3
 801d51c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d51e:	889b      	ldrh	r3, [r3, #4]
 801d520:	b29b      	uxth	r3, r3
 801d522:	429a      	cmp	r2, r3
 801d524:	d010      	beq.n	801d548 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 801d526:	2300      	movs	r3, #0
 801d528:	623b      	str	r3, [r7, #32]
 801d52a:	e00d      	b.n	801d548 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 801d52c:	68fb      	ldr	r3, [r7, #12]
 801d52e:	685b      	ldr	r3, [r3, #4]
 801d530:	2b00      	cmp	r3, #0
 801d532:	d006      	beq.n	801d542 <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 801d534:	4b38      	ldr	r3, [pc, #224]	; (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d536:	f240 12bf 	movw	r2, #447	; 0x1bf
 801d53a:	493a      	ldr	r1, [pc, #232]	; (801d624 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 801d53c:	4838      	ldr	r0, [pc, #224]	; (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d53e:	f000 fdd9 	bl	801e0f4 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801d542:	68fb      	ldr	r3, [r7, #12]
 801d544:	68ba      	ldr	r2, [r7, #8]
 801d546:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 801d548:	687b      	ldr	r3, [r7, #4]
 801d54a:	2b00      	cmp	r3, #0
 801d54c:	d105      	bne.n	801d55a <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801d54e:	68fb      	ldr	r3, [r7, #12]
 801d550:	7f9b      	ldrb	r3, [r3, #30]
 801d552:	f003 0301 	and.w	r3, r3, #1
 801d556:	2b00      	cmp	r3, #0
 801d558:	d059      	beq.n	801d60e <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 801d55a:	6a3b      	ldr	r3, [r7, #32]
 801d55c:	2b00      	cmp	r3, #0
 801d55e:	d04f      	beq.n	801d600 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801d560:	68fb      	ldr	r3, [r7, #12]
 801d562:	685b      	ldr	r3, [r3, #4]
 801d564:	2b00      	cmp	r3, #0
 801d566:	d006      	beq.n	801d576 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 801d568:	68fb      	ldr	r3, [r7, #12]
 801d56a:	685b      	ldr	r3, [r3, #4]
 801d56c:	685b      	ldr	r3, [r3, #4]
 801d56e:	889b      	ldrh	r3, [r3, #4]
 801d570:	b29b      	uxth	r3, r3
 801d572:	2b00      	cmp	r3, #0
 801d574:	d002      	beq.n	801d57c <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 801d576:	2300      	movs	r3, #0
 801d578:	623b      	str	r3, [r7, #32]
 801d57a:	e041      	b.n	801d600 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 801d57c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d57e:	62bb      	str	r3, [r7, #40]	; 0x28
        q = iprh->next_pbuf;
 801d580:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d582:	681b      	ldr	r3, [r3, #0]
 801d584:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801d586:	e012      	b.n	801d5ae <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 801d588:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d58a:	685b      	ldr	r3, [r3, #4]
 801d58c:	62fb      	str	r3, [r7, #44]	; 0x2c
          if (iprh_prev->end != iprh->start) {
 801d58e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d590:	88db      	ldrh	r3, [r3, #6]
 801d592:	b29a      	uxth	r2, r3
 801d594:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d596:	889b      	ldrh	r3, [r3, #4]
 801d598:	b29b      	uxth	r3, r3
 801d59a:	429a      	cmp	r2, r3
 801d59c:	d002      	beq.n	801d5a4 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 801d59e:	2300      	movs	r3, #0
 801d5a0:	623b      	str	r3, [r7, #32]
            break;
 801d5a2:	e007      	b.n	801d5b4 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 801d5a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5a6:	62bb      	str	r3, [r7, #40]	; 0x28
          q = iprh->next_pbuf;
 801d5a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5aa:	681b      	ldr	r3, [r3, #0]
 801d5ac:	627b      	str	r3, [r7, #36]	; 0x24
        while (q != NULL) {
 801d5ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801d5b0:	2b00      	cmp	r3, #0
 801d5b2:	d1e9      	bne.n	801d588 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 801d5b4:	6a3b      	ldr	r3, [r7, #32]
 801d5b6:	2b00      	cmp	r3, #0
 801d5b8:	d022      	beq.n	801d600 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 801d5ba:	68fb      	ldr	r3, [r7, #12]
 801d5bc:	685b      	ldr	r3, [r3, #4]
 801d5be:	2b00      	cmp	r3, #0
 801d5c0:	d106      	bne.n	801d5d0 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 801d5c2:	4b15      	ldr	r3, [pc, #84]	; (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5c4:	f240 12df 	movw	r2, #479	; 0x1df
 801d5c8:	4917      	ldr	r1, [pc, #92]	; (801d628 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5ca:	4815      	ldr	r0, [pc, #84]	; (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5cc:	f000 fd92 	bl	801e0f4 <iprintf>
          LWIP_ASSERT("sanity check",
 801d5d0:	68fb      	ldr	r3, [r7, #12]
 801d5d2:	685b      	ldr	r3, [r3, #4]
 801d5d4:	685b      	ldr	r3, [r3, #4]
 801d5d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801d5d8:	429a      	cmp	r2, r3
 801d5da:	d106      	bne.n	801d5ea <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 801d5dc:	4b0e      	ldr	r3, [pc, #56]	; (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5de:	f240 12e1 	movw	r2, #481	; 0x1e1
 801d5e2:	4911      	ldr	r1, [pc, #68]	; (801d628 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 801d5e4:	480e      	ldr	r0, [pc, #56]	; (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5e6:	f000 fd85 	bl	801e0f4 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 801d5ea:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d5ec:	681b      	ldr	r3, [r3, #0]
 801d5ee:	2b00      	cmp	r3, #0
 801d5f0:	d006      	beq.n	801d600 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801d5f2:	4b09      	ldr	r3, [pc, #36]	; (801d618 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 801d5f4:	f240 12e3 	movw	r2, #483	; 0x1e3
 801d5f8:	490c      	ldr	r1, [pc, #48]	; (801d62c <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 801d5fa:	4809      	ldr	r0, [pc, #36]	; (801d620 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801d5fc:	f000 fd7a 	bl	801e0f4 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801d600:	6a3b      	ldr	r3, [r7, #32]
 801d602:	2b00      	cmp	r3, #0
 801d604:	bf14      	ite	ne
 801d606:	2301      	movne	r3, #1
 801d608:	2300      	moveq	r3, #0
 801d60a:	b2db      	uxtb	r3, r3
 801d60c:	e000      	b.n	801d610 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801d60e:	2300      	movs	r3, #0
}
 801d610:	4618      	mov	r0, r3
 801d612:	3730      	adds	r7, #48	; 0x30
 801d614:	46bd      	mov	sp, r7
 801d616:	bd80      	pop	{r7, pc}
 801d618:	08021a44 	.word	0x08021a44
 801d61c:	08021b28 	.word	0x08021b28
 801d620:	08021a8c 	.word	0x08021a8c
 801d624:	08021b48 	.word	0x08021b48
 801d628:	08021b80 	.word	0x08021b80
 801d62c:	08021b90 	.word	0x08021b90

0801d630 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801d630:	b580      	push	{r7, lr}
 801d632:	b08e      	sub	sp, #56	; 0x38
 801d634:	af00      	add	r7, sp, #0
 801d636:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 801d638:	687b      	ldr	r3, [r7, #4]
 801d63a:	685b      	ldr	r3, [r3, #4]
 801d63c:	62bb      	str	r3, [r7, #40]	; 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801d63e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d640:	781b      	ldrb	r3, [r3, #0]
 801d642:	f003 030f 	and.w	r3, r3, #15
 801d646:	b2db      	uxtb	r3, r3
 801d648:	009b      	lsls	r3, r3, #2
 801d64a:	b2db      	uxtb	r3, r3
 801d64c:	2b14      	cmp	r3, #20
 801d64e:	f040 8167 	bne.w	801d920 <ip4_reass+0x2f0>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801d652:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d654:	88db      	ldrh	r3, [r3, #6]
 801d656:	b29b      	uxth	r3, r3
 801d658:	4618      	mov	r0, r3
 801d65a:	f7f5 ff27 	bl	80134ac <lwip_htons>
 801d65e:	4603      	mov	r3, r0
 801d660:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d664:	b29b      	uxth	r3, r3
 801d666:	00db      	lsls	r3, r3, #3
 801d668:	84fb      	strh	r3, [r7, #38]	; 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 801d66a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d66c:	885b      	ldrh	r3, [r3, #2]
 801d66e:	b29b      	uxth	r3, r3
 801d670:	4618      	mov	r0, r3
 801d672:	f7f5 ff1b 	bl	80134ac <lwip_htons>
 801d676:	4603      	mov	r3, r0
 801d678:	84bb      	strh	r3, [r7, #36]	; 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 801d67a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d67c:	781b      	ldrb	r3, [r3, #0]
 801d67e:	f003 030f 	and.w	r3, r3, #15
 801d682:	b2db      	uxtb	r3, r3
 801d684:	009b      	lsls	r3, r3, #2
 801d686:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  if (hlen > len) {
 801d68a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801d68e:	b29b      	uxth	r3, r3
 801d690:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801d692:	429a      	cmp	r2, r3
 801d694:	f0c0 8146 	bcc.w	801d924 <ip4_reass+0x2f4>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 801d698:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 801d69c:	b29b      	uxth	r3, r3
 801d69e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 801d6a0:	1ad3      	subs	r3, r2, r3
 801d6a2:	84bb      	strh	r3, [r7, #36]	; 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 801d6a4:	6878      	ldr	r0, [r7, #4]
 801d6a6:	f7f7 fb6d 	bl	8014d84 <pbuf_clen>
 801d6aa:	4603      	mov	r3, r0
 801d6ac:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 801d6ae:	4ba3      	ldr	r3, [pc, #652]	; (801d93c <ip4_reass+0x30c>)
 801d6b0:	881b      	ldrh	r3, [r3, #0]
 801d6b2:	461a      	mov	r2, r3
 801d6b4:	8c3b      	ldrh	r3, [r7, #32]
 801d6b6:	4413      	add	r3, r2
 801d6b8:	2b0a      	cmp	r3, #10
 801d6ba:	dd10      	ble.n	801d6de <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6bc:	8c3b      	ldrh	r3, [r7, #32]
 801d6be:	4619      	mov	r1, r3
 801d6c0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801d6c2:	f7ff fd81 	bl	801d1c8 <ip_reass_remove_oldest_datagram>
 801d6c6:	4603      	mov	r3, r0
 801d6c8:	2b00      	cmp	r3, #0
 801d6ca:	f000 812d 	beq.w	801d928 <ip4_reass+0x2f8>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 801d6ce:	4b9b      	ldr	r3, [pc, #620]	; (801d93c <ip4_reass+0x30c>)
 801d6d0:	881b      	ldrh	r3, [r3, #0]
 801d6d2:	461a      	mov	r2, r3
 801d6d4:	8c3b      	ldrh	r3, [r7, #32]
 801d6d6:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 801d6d8:	2b0a      	cmp	r3, #10
 801d6da:	f300 8125 	bgt.w	801d928 <ip4_reass+0x2f8>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d6de:	4b98      	ldr	r3, [pc, #608]	; (801d940 <ip4_reass+0x310>)
 801d6e0:	681b      	ldr	r3, [r3, #0]
 801d6e2:	633b      	str	r3, [r7, #48]	; 0x30
 801d6e4:	e015      	b.n	801d712 <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 801d6e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d6e8:	695a      	ldr	r2, [r3, #20]
 801d6ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d6ec:	68db      	ldr	r3, [r3, #12]
 801d6ee:	429a      	cmp	r2, r3
 801d6f0:	d10c      	bne.n	801d70c <ip4_reass+0xdc>
 801d6f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d6f4:	699a      	ldr	r2, [r3, #24]
 801d6f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d6f8:	691b      	ldr	r3, [r3, #16]
 801d6fa:	429a      	cmp	r2, r3
 801d6fc:	d106      	bne.n	801d70c <ip4_reass+0xdc>
 801d6fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d700:	899a      	ldrh	r2, [r3, #12]
 801d702:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d704:	889b      	ldrh	r3, [r3, #4]
 801d706:	b29b      	uxth	r3, r3
 801d708:	429a      	cmp	r2, r3
 801d70a:	d006      	beq.n	801d71a <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 801d70c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d70e:	681b      	ldr	r3, [r3, #0]
 801d710:	633b      	str	r3, [r7, #48]	; 0x30
 801d712:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d714:	2b00      	cmp	r3, #0
 801d716:	d1e6      	bne.n	801d6e6 <ip4_reass+0xb6>
 801d718:	e000      	b.n	801d71c <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 801d71a:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 801d71c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d71e:	2b00      	cmp	r3, #0
 801d720:	d109      	bne.n	801d736 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801d722:	8c3b      	ldrh	r3, [r7, #32]
 801d724:	4619      	mov	r1, r3
 801d726:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801d728:	f7ff fdb0 	bl	801d28c <ip_reass_enqueue_new_datagram>
 801d72c:	6338      	str	r0, [r7, #48]	; 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801d72e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d730:	2b00      	cmp	r3, #0
 801d732:	d11c      	bne.n	801d76e <ip4_reass+0x13e>
      goto nullreturn;
 801d734:	e0f9      	b.n	801d92a <ip4_reass+0x2fa>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d738:	88db      	ldrh	r3, [r3, #6]
 801d73a:	b29b      	uxth	r3, r3
 801d73c:	4618      	mov	r0, r3
 801d73e:	f7f5 feb5 	bl	80134ac <lwip_htons>
 801d742:	4603      	mov	r3, r0
 801d744:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801d748:	2b00      	cmp	r3, #0
 801d74a:	d110      	bne.n	801d76e <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 801d74c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d74e:	89db      	ldrh	r3, [r3, #14]
 801d750:	4618      	mov	r0, r3
 801d752:	f7f5 feab 	bl	80134ac <lwip_htons>
 801d756:	4603      	mov	r3, r0
 801d758:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 801d75c:	2b00      	cmp	r3, #0
 801d75e:	d006      	beq.n	801d76e <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801d760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d762:	3308      	adds	r3, #8
 801d764:	2214      	movs	r2, #20
 801d766:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 801d768:	4618      	mov	r0, r3
 801d76a:	f000 fcb0 	bl	801e0ce <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801d76e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d770:	88db      	ldrh	r3, [r3, #6]
 801d772:	b29b      	uxth	r3, r3
 801d774:	f003 0320 	and.w	r3, r3, #32
 801d778:	2b00      	cmp	r3, #0
 801d77a:	bf0c      	ite	eq
 801d77c:	2301      	moveq	r3, #1
 801d77e:	2300      	movne	r3, #0
 801d780:	b2db      	uxtb	r3, r3
 801d782:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 801d784:	69fb      	ldr	r3, [r7, #28]
 801d786:	2b00      	cmp	r3, #0
 801d788:	d00e      	beq.n	801d7a8 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 801d78a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801d78c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801d78e:	4413      	add	r3, r2
 801d790:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 801d792:	8b7a      	ldrh	r2, [r7, #26]
 801d794:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 801d796:	429a      	cmp	r2, r3
 801d798:	f0c0 80a0 	bcc.w	801d8dc <ip4_reass+0x2ac>
 801d79c:	8b7b      	ldrh	r3, [r7, #26]
 801d79e:	f64f 72eb 	movw	r2, #65515	; 0xffeb
 801d7a2:	4293      	cmp	r3, r2
 801d7a4:	f200 809a 	bhi.w	801d8dc <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 801d7a8:	69fa      	ldr	r2, [r7, #28]
 801d7aa:	6879      	ldr	r1, [r7, #4]
 801d7ac:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801d7ae:	f7ff fdd5 	bl	801d35c <ip_reass_chain_frag_into_datagram_and_validate>
 801d7b2:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 801d7b4:	697b      	ldr	r3, [r7, #20]
 801d7b6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 801d7ba:	f000 8091 	beq.w	801d8e0 <ip4_reass+0x2b0>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 801d7be:	4b5f      	ldr	r3, [pc, #380]	; (801d93c <ip4_reass+0x30c>)
 801d7c0:	881a      	ldrh	r2, [r3, #0]
 801d7c2:	8c3b      	ldrh	r3, [r7, #32]
 801d7c4:	4413      	add	r3, r2
 801d7c6:	b29a      	uxth	r2, r3
 801d7c8:	4b5c      	ldr	r3, [pc, #368]	; (801d93c <ip4_reass+0x30c>)
 801d7ca:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 801d7cc:	69fb      	ldr	r3, [r7, #28]
 801d7ce:	2b00      	cmp	r3, #0
 801d7d0:	d00d      	beq.n	801d7ee <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 801d7d2:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 801d7d4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 801d7d6:	4413      	add	r3, r2
 801d7d8:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 801d7da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d7dc:	8a7a      	ldrh	r2, [r7, #18]
 801d7de:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 801d7e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d7e2:	7f9b      	ldrb	r3, [r3, #30]
 801d7e4:	f043 0301 	orr.w	r3, r3, #1
 801d7e8:	b2da      	uxtb	r2, r3
 801d7ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d7ec:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801d7ee:	697b      	ldr	r3, [r7, #20]
 801d7f0:	2b01      	cmp	r3, #1
 801d7f2:	d171      	bne.n	801d8d8 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 801d7f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d7f6:	8b9b      	ldrh	r3, [r3, #28]
 801d7f8:	3314      	adds	r3, #20
 801d7fa:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 801d7fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d7fe:	685b      	ldr	r3, [r3, #4]
 801d800:	685b      	ldr	r3, [r3, #4]
 801d802:	681b      	ldr	r3, [r3, #0]
 801d804:	637b      	str	r3, [r7, #52]	; 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 801d806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d808:	685b      	ldr	r3, [r3, #4]
 801d80a:	685b      	ldr	r3, [r3, #4]
 801d80c:	62bb      	str	r3, [r7, #40]	; 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801d80e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d810:	3308      	adds	r3, #8
 801d812:	2214      	movs	r2, #20
 801d814:	4619      	mov	r1, r3
 801d816:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801d818:	f000 fc59 	bl	801e0ce <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 801d81c:	8a3b      	ldrh	r3, [r7, #16]
 801d81e:	4618      	mov	r0, r3
 801d820:	f7f5 fe44 	bl	80134ac <lwip_htons>
 801d824:	4603      	mov	r3, r0
 801d826:	461a      	mov	r2, r3
 801d828:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d82a:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 801d82c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d82e:	2200      	movs	r2, #0
 801d830:	719a      	strb	r2, [r3, #6]
 801d832:	2200      	movs	r2, #0
 801d834:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 801d836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801d838:	2200      	movs	r2, #0
 801d83a:	729a      	strb	r2, [r3, #10]
 801d83c:	2200      	movs	r2, #0
 801d83e:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801d840:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d842:	685b      	ldr	r3, [r3, #4]
 801d844:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 801d846:	e00d      	b.n	801d864 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 801d848:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d84a:	685b      	ldr	r3, [r3, #4]
 801d84c:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801d84e:	2114      	movs	r1, #20
 801d850:	6b78      	ldr	r0, [r7, #52]	; 0x34
 801d852:	f7f7 f983 	bl	8014b5c <pbuf_remove_header>
      pbuf_cat(p, r);
 801d856:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801d858:	6878      	ldr	r0, [r7, #4]
 801d85a:	f7f7 fad3 	bl	8014e04 <pbuf_cat>
      r = iprh->next_pbuf;
 801d85e:	68fb      	ldr	r3, [r7, #12]
 801d860:	681b      	ldr	r3, [r3, #0]
 801d862:	637b      	str	r3, [r7, #52]	; 0x34
    while (r != NULL) {
 801d864:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801d866:	2b00      	cmp	r3, #0
 801d868:	d1ee      	bne.n	801d848 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 801d86a:	4b35      	ldr	r3, [pc, #212]	; (801d940 <ip4_reass+0x310>)
 801d86c:	681b      	ldr	r3, [r3, #0]
 801d86e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801d870:	429a      	cmp	r2, r3
 801d872:	d102      	bne.n	801d87a <ip4_reass+0x24a>
      ipr_prev = NULL;
 801d874:	2300      	movs	r3, #0
 801d876:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d878:	e010      	b.n	801d89c <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d87a:	4b31      	ldr	r3, [pc, #196]	; (801d940 <ip4_reass+0x310>)
 801d87c:	681b      	ldr	r3, [r3, #0]
 801d87e:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d880:	e007      	b.n	801d892 <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801d882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d884:	681b      	ldr	r3, [r3, #0]
 801d886:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801d888:	429a      	cmp	r2, r3
 801d88a:	d006      	beq.n	801d89a <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 801d88c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d88e:	681b      	ldr	r3, [r3, #0]
 801d890:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d892:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801d894:	2b00      	cmp	r3, #0
 801d896:	d1f4      	bne.n	801d882 <ip4_reass+0x252>
 801d898:	e000      	b.n	801d89c <ip4_reass+0x26c>
          break;
 801d89a:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 801d89c:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801d89e:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801d8a0:	f7ff fd2e 	bl	801d300 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 801d8a4:	6878      	ldr	r0, [r7, #4]
 801d8a6:	f7f7 fa6d 	bl	8014d84 <pbuf_clen>
 801d8aa:	4603      	mov	r3, r0
 801d8ac:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 801d8ae:	4b23      	ldr	r3, [pc, #140]	; (801d93c <ip4_reass+0x30c>)
 801d8b0:	881b      	ldrh	r3, [r3, #0]
 801d8b2:	8c3a      	ldrh	r2, [r7, #32]
 801d8b4:	429a      	cmp	r2, r3
 801d8b6:	d906      	bls.n	801d8c6 <ip4_reass+0x296>
 801d8b8:	4b22      	ldr	r3, [pc, #136]	; (801d944 <ip4_reass+0x314>)
 801d8ba:	f240 229b 	movw	r2, #667	; 0x29b
 801d8be:	4922      	ldr	r1, [pc, #136]	; (801d948 <ip4_reass+0x318>)
 801d8c0:	4822      	ldr	r0, [pc, #136]	; (801d94c <ip4_reass+0x31c>)
 801d8c2:	f000 fc17 	bl	801e0f4 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 801d8c6:	4b1d      	ldr	r3, [pc, #116]	; (801d93c <ip4_reass+0x30c>)
 801d8c8:	881a      	ldrh	r2, [r3, #0]
 801d8ca:	8c3b      	ldrh	r3, [r7, #32]
 801d8cc:	1ad3      	subs	r3, r2, r3
 801d8ce:	b29a      	uxth	r2, r3
 801d8d0:	4b1a      	ldr	r3, [pc, #104]	; (801d93c <ip4_reass+0x30c>)
 801d8d2:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 801d8d4:	687b      	ldr	r3, [r7, #4]
 801d8d6:	e02c      	b.n	801d932 <ip4_reass+0x302>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 801d8d8:	2300      	movs	r3, #0
 801d8da:	e02a      	b.n	801d932 <ip4_reass+0x302>

nullreturn_ipr:
 801d8dc:	bf00      	nop
 801d8de:	e000      	b.n	801d8e2 <ip4_reass+0x2b2>
    goto nullreturn_ipr;
 801d8e0:	bf00      	nop
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 801d8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d8e4:	2b00      	cmp	r3, #0
 801d8e6:	d106      	bne.n	801d8f6 <ip4_reass+0x2c6>
 801d8e8:	4b16      	ldr	r3, [pc, #88]	; (801d944 <ip4_reass+0x314>)
 801d8ea:	f44f 722a 	mov.w	r2, #680	; 0x2a8
 801d8ee:	4918      	ldr	r1, [pc, #96]	; (801d950 <ip4_reass+0x320>)
 801d8f0:	4816      	ldr	r0, [pc, #88]	; (801d94c <ip4_reass+0x31c>)
 801d8f2:	f000 fbff 	bl	801e0f4 <iprintf>
  if (ipr->p == NULL) {
 801d8f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801d8f8:	685b      	ldr	r3, [r3, #4]
 801d8fa:	2b00      	cmp	r3, #0
 801d8fc:	d114      	bne.n	801d928 <ip4_reass+0x2f8>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801d8fe:	4b10      	ldr	r3, [pc, #64]	; (801d940 <ip4_reass+0x310>)
 801d900:	681b      	ldr	r3, [r3, #0]
 801d902:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801d904:	429a      	cmp	r2, r3
 801d906:	d006      	beq.n	801d916 <ip4_reass+0x2e6>
 801d908:	4b0e      	ldr	r3, [pc, #56]	; (801d944 <ip4_reass+0x314>)
 801d90a:	f240 22ab 	movw	r2, #683	; 0x2ab
 801d90e:	4911      	ldr	r1, [pc, #68]	; (801d954 <ip4_reass+0x324>)
 801d910:	480e      	ldr	r0, [pc, #56]	; (801d94c <ip4_reass+0x31c>)
 801d912:	f000 fbef 	bl	801e0f4 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 801d916:	2100      	movs	r1, #0
 801d918:	6b38      	ldr	r0, [r7, #48]	; 0x30
 801d91a:	f7ff fcf1 	bl	801d300 <ip_reass_dequeue_datagram>
 801d91e:	e004      	b.n	801d92a <ip4_reass+0x2fa>
    goto nullreturn;
 801d920:	bf00      	nop
 801d922:	e002      	b.n	801d92a <ip4_reass+0x2fa>
    goto nullreturn;
 801d924:	bf00      	nop
 801d926:	e000      	b.n	801d92a <ip4_reass+0x2fa>
  }

nullreturn:
 801d928:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801d92a:	6878      	ldr	r0, [r7, #4]
 801d92c:	f7f7 f99c 	bl	8014c68 <pbuf_free>
  return NULL;
 801d930:	2300      	movs	r3, #0
}
 801d932:	4618      	mov	r0, r3
 801d934:	3738      	adds	r7, #56	; 0x38
 801d936:	46bd      	mov	sp, r7
 801d938:	bd80      	pop	{r7, pc}
 801d93a:	bf00      	nop
 801d93c:	20004668 	.word	0x20004668
 801d940:	20004664 	.word	0x20004664
 801d944:	08021a44 	.word	0x08021a44
 801d948:	08021bb4 	.word	0x08021bb4
 801d94c:	08021a8c 	.word	0x08021a8c
 801d950:	08021bd0 	.word	0x08021bd0
 801d954:	08021bdc 	.word	0x08021bdc

0801d958 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 801d958:	b580      	push	{r7, lr}
 801d95a:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 801d95c:	2005      	movs	r0, #5
 801d95e:	f7f6 fa91 	bl	8013e84 <memp_malloc>
 801d962:	4603      	mov	r3, r0
}
 801d964:	4618      	mov	r0, r3
 801d966:	bd80      	pop	{r7, pc}

0801d968 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 801d968:	b580      	push	{r7, lr}
 801d96a:	b082      	sub	sp, #8
 801d96c:	af00      	add	r7, sp, #0
 801d96e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801d970:	687b      	ldr	r3, [r7, #4]
 801d972:	2b00      	cmp	r3, #0
 801d974:	d106      	bne.n	801d984 <ip_frag_free_pbuf_custom_ref+0x1c>
 801d976:	4b07      	ldr	r3, [pc, #28]	; (801d994 <ip_frag_free_pbuf_custom_ref+0x2c>)
 801d978:	f44f 7231 	mov.w	r2, #708	; 0x2c4
 801d97c:	4906      	ldr	r1, [pc, #24]	; (801d998 <ip_frag_free_pbuf_custom_ref+0x30>)
 801d97e:	4807      	ldr	r0, [pc, #28]	; (801d99c <ip_frag_free_pbuf_custom_ref+0x34>)
 801d980:	f000 fbb8 	bl	801e0f4 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801d984:	6879      	ldr	r1, [r7, #4]
 801d986:	2005      	movs	r0, #5
 801d988:	f7f6 face 	bl	8013f28 <memp_free>
}
 801d98c:	bf00      	nop
 801d98e:	3708      	adds	r7, #8
 801d990:	46bd      	mov	sp, r7
 801d992:	bd80      	pop	{r7, pc}
 801d994:	08021a44 	.word	0x08021a44
 801d998:	08021bfc 	.word	0x08021bfc
 801d99c:	08021a8c 	.word	0x08021a8c

0801d9a0 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 801d9a0:	b580      	push	{r7, lr}
 801d9a2:	b084      	sub	sp, #16
 801d9a4:	af00      	add	r7, sp, #0
 801d9a6:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 801d9a8:	687b      	ldr	r3, [r7, #4]
 801d9aa:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 801d9ac:	68fb      	ldr	r3, [r7, #12]
 801d9ae:	2b00      	cmp	r3, #0
 801d9b0:	d106      	bne.n	801d9c0 <ipfrag_free_pbuf_custom+0x20>
 801d9b2:	4b11      	ldr	r3, [pc, #68]	; (801d9f8 <ipfrag_free_pbuf_custom+0x58>)
 801d9b4:	f240 22ce 	movw	r2, #718	; 0x2ce
 801d9b8:	4910      	ldr	r1, [pc, #64]	; (801d9fc <ipfrag_free_pbuf_custom+0x5c>)
 801d9ba:	4811      	ldr	r0, [pc, #68]	; (801da00 <ipfrag_free_pbuf_custom+0x60>)
 801d9bc:	f000 fb9a 	bl	801e0f4 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 801d9c0:	68fa      	ldr	r2, [r7, #12]
 801d9c2:	687b      	ldr	r3, [r7, #4]
 801d9c4:	429a      	cmp	r2, r3
 801d9c6:	d006      	beq.n	801d9d6 <ipfrag_free_pbuf_custom+0x36>
 801d9c8:	4b0b      	ldr	r3, [pc, #44]	; (801d9f8 <ipfrag_free_pbuf_custom+0x58>)
 801d9ca:	f240 22cf 	movw	r2, #719	; 0x2cf
 801d9ce:	490d      	ldr	r1, [pc, #52]	; (801da04 <ipfrag_free_pbuf_custom+0x64>)
 801d9d0:	480b      	ldr	r0, [pc, #44]	; (801da00 <ipfrag_free_pbuf_custom+0x60>)
 801d9d2:	f000 fb8f 	bl	801e0f4 <iprintf>
  if (pcr->original != NULL) {
 801d9d6:	68fb      	ldr	r3, [r7, #12]
 801d9d8:	695b      	ldr	r3, [r3, #20]
 801d9da:	2b00      	cmp	r3, #0
 801d9dc:	d004      	beq.n	801d9e8 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801d9de:	68fb      	ldr	r3, [r7, #12]
 801d9e0:	695b      	ldr	r3, [r3, #20]
 801d9e2:	4618      	mov	r0, r3
 801d9e4:	f7f7 f940 	bl	8014c68 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 801d9e8:	68f8      	ldr	r0, [r7, #12]
 801d9ea:	f7ff ffbd 	bl	801d968 <ip_frag_free_pbuf_custom_ref>
}
 801d9ee:	bf00      	nop
 801d9f0:	3710      	adds	r7, #16
 801d9f2:	46bd      	mov	sp, r7
 801d9f4:	bd80      	pop	{r7, pc}
 801d9f6:	bf00      	nop
 801d9f8:	08021a44 	.word	0x08021a44
 801d9fc:	08021c08 	.word	0x08021c08
 801da00:	08021a8c 	.word	0x08021a8c
 801da04:	08021c14 	.word	0x08021c14

0801da08 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 801da08:	b580      	push	{r7, lr}
 801da0a:	b094      	sub	sp, #80	; 0x50
 801da0c:	af02      	add	r7, sp, #8
 801da0e:	60f8      	str	r0, [r7, #12]
 801da10:	60b9      	str	r1, [r7, #8]
 801da12:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801da14:	2300      	movs	r3, #0
 801da16:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 801da1a:	68bb      	ldr	r3, [r7, #8]
 801da1c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801da1e:	3b14      	subs	r3, #20
 801da20:	2b00      	cmp	r3, #0
 801da22:	da00      	bge.n	801da26 <ip4_frag+0x1e>
 801da24:	3307      	adds	r3, #7
 801da26:	10db      	asrs	r3, r3, #3
 801da28:	877b      	strh	r3, [r7, #58]	; 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 801da2a:	2314      	movs	r3, #20
 801da2c:	87fb      	strh	r3, [r7, #62]	; 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801da2e:	68fb      	ldr	r3, [r7, #12]
 801da30:	685b      	ldr	r3, [r3, #4]
 801da32:	637b      	str	r3, [r7, #52]	; 0x34
  iphdr = original_iphdr;
 801da34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801da36:	633b      	str	r3, [r7, #48]	; 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 801da38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801da3a:	781b      	ldrb	r3, [r3, #0]
 801da3c:	f003 030f 	and.w	r3, r3, #15
 801da40:	b2db      	uxtb	r3, r3
 801da42:	009b      	lsls	r3, r3, #2
 801da44:	b2db      	uxtb	r3, r3
 801da46:	2b14      	cmp	r3, #20
 801da48:	d002      	beq.n	801da50 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 801da4a:	f06f 0305 	mvn.w	r3, #5
 801da4e:	e10f      	b.n	801dc70 <ip4_frag+0x268>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801da50:	68fb      	ldr	r3, [r7, #12]
 801da52:	895b      	ldrh	r3, [r3, #10]
 801da54:	2b13      	cmp	r3, #19
 801da56:	d809      	bhi.n	801da6c <ip4_frag+0x64>
 801da58:	4b87      	ldr	r3, [pc, #540]	; (801dc78 <ip4_frag+0x270>)
 801da5a:	f44f 723f 	mov.w	r2, #764	; 0x2fc
 801da5e:	4987      	ldr	r1, [pc, #540]	; (801dc7c <ip4_frag+0x274>)
 801da60:	4887      	ldr	r0, [pc, #540]	; (801dc80 <ip4_frag+0x278>)
 801da62:	f000 fb47 	bl	801e0f4 <iprintf>
 801da66:	f06f 0305 	mvn.w	r3, #5
 801da6a:	e101      	b.n	801dc70 <ip4_frag+0x268>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 801da6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801da6e:	88db      	ldrh	r3, [r3, #6]
 801da70:	b29b      	uxth	r3, r3
 801da72:	4618      	mov	r0, r3
 801da74:	f7f5 fd1a 	bl	80134ac <lwip_htons>
 801da78:	4603      	mov	r3, r0
 801da7a:	87bb      	strh	r3, [r7, #60]	; 0x3c
  ofo = tmp & IP_OFFMASK;
 801da7c:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801da7e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801da82:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801da86:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801da88:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 801da8c:	62fb      	str	r3, [r7, #44]	; 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 801da8e:	68fb      	ldr	r3, [r7, #12]
 801da90:	891b      	ldrh	r3, [r3, #8]
 801da92:	3b14      	subs	r3, #20
 801da94:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42

  while (left) {
 801da98:	e0e0      	b.n	801dc5c <ip4_frag+0x254>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 801da9a:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801da9c:	00db      	lsls	r3, r3, #3
 801da9e:	b29b      	uxth	r3, r3
 801daa0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801daa4:	4293      	cmp	r3, r2
 801daa6:	bf28      	it	cs
 801daa8:	4613      	movcs	r3, r2
 801daaa:	857b      	strh	r3, [r7, #42]	; 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 801daac:	f44f 7220 	mov.w	r2, #640	; 0x280
 801dab0:	2114      	movs	r1, #20
 801dab2:	200e      	movs	r0, #14
 801dab4:	f7f6 fdf8 	bl	80146a8 <pbuf_alloc>
 801dab8:	6278      	str	r0, [r7, #36]	; 0x24
    if (rambuf == NULL) {
 801daba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dabc:	2b00      	cmp	r3, #0
 801dabe:	f000 80d4 	beq.w	801dc6a <ip4_frag+0x262>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 801dac2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dac4:	895b      	ldrh	r3, [r3, #10]
 801dac6:	2b13      	cmp	r3, #19
 801dac8:	d806      	bhi.n	801dad8 <ip4_frag+0xd0>
 801daca:	4b6b      	ldr	r3, [pc, #428]	; (801dc78 <ip4_frag+0x270>)
 801dacc:	f240 3225 	movw	r2, #805	; 0x325
 801dad0:	496c      	ldr	r1, [pc, #432]	; (801dc84 <ip4_frag+0x27c>)
 801dad2:	486b      	ldr	r0, [pc, #428]	; (801dc80 <ip4_frag+0x278>)
 801dad4:	f000 fb0e 	bl	801e0f4 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 801dad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dada:	685b      	ldr	r3, [r3, #4]
 801dadc:	2214      	movs	r2, #20
 801dade:	6b79      	ldr	r1, [r7, #52]	; 0x34
 801dae0:	4618      	mov	r0, r3
 801dae2:	f000 faf4 	bl	801e0ce <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 801dae6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dae8:	685b      	ldr	r3, [r3, #4]
 801daea:	633b      	str	r3, [r7, #48]	; 0x30

    left_to_copy = fragsize;
 801daec:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801daee:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
    while (left_to_copy) {
 801daf2:	e064      	b.n	801dbbe <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801daf4:	68fb      	ldr	r3, [r7, #12]
 801daf6:	895a      	ldrh	r2, [r3, #10]
 801daf8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801dafa:	1ad3      	subs	r3, r2, r3
 801dafc:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801dafe:	68fb      	ldr	r3, [r7, #12]
 801db00:	895b      	ldrh	r3, [r3, #10]
 801db02:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801db04:	429a      	cmp	r2, r3
 801db06:	d906      	bls.n	801db16 <ip4_frag+0x10e>
 801db08:	4b5b      	ldr	r3, [pc, #364]	; (801dc78 <ip4_frag+0x270>)
 801db0a:	f240 322d 	movw	r2, #813	; 0x32d
 801db0e:	495e      	ldr	r1, [pc, #376]	; (801dc88 <ip4_frag+0x280>)
 801db10:	485b      	ldr	r0, [pc, #364]	; (801dc80 <ip4_frag+0x278>)
 801db12:	f000 faef 	bl	801e0f4 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801db16:	8bfa      	ldrh	r2, [r7, #30]
 801db18:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801db1c:	4293      	cmp	r3, r2
 801db1e:	bf28      	it	cs
 801db20:	4613      	movcs	r3, r2
 801db22:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801db26:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801db2a:	2b00      	cmp	r3, #0
 801db2c:	d105      	bne.n	801db3a <ip4_frag+0x132>
        poff = 0;
 801db2e:	2300      	movs	r3, #0
 801db30:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801db32:	68fb      	ldr	r3, [r7, #12]
 801db34:	681b      	ldr	r3, [r3, #0]
 801db36:	60fb      	str	r3, [r7, #12]
        continue;
 801db38:	e041      	b.n	801dbbe <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 801db3a:	f7ff ff0d 	bl	801d958 <ip_frag_alloc_pbuf_custom_ref>
 801db3e:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801db40:	69bb      	ldr	r3, [r7, #24]
 801db42:	2b00      	cmp	r3, #0
 801db44:	d103      	bne.n	801db4e <ip4_frag+0x146>
        pbuf_free(rambuf);
 801db46:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801db48:	f7f7 f88e 	bl	8014c68 <pbuf_free>
        goto memerr;
 801db4c:	e08e      	b.n	801dc6c <ip4_frag+0x264>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db4e:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801db50:	68fb      	ldr	r3, [r7, #12]
 801db52:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801db54:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 801db56:	4413      	add	r3, r2
 801db58:	f8b7 1046 	ldrh.w	r1, [r7, #70]	; 0x46
 801db5c:	f8b7 2046 	ldrh.w	r2, [r7, #70]	; 0x46
 801db60:	9201      	str	r2, [sp, #4]
 801db62:	9300      	str	r3, [sp, #0]
 801db64:	4603      	mov	r3, r0
 801db66:	2241      	movs	r2, #65	; 0x41
 801db68:	2000      	movs	r0, #0
 801db6a:	f7f6 fec3 	bl	80148f4 <pbuf_alloced_custom>
 801db6e:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801db70:	697b      	ldr	r3, [r7, #20]
 801db72:	2b00      	cmp	r3, #0
 801db74:	d106      	bne.n	801db84 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801db76:	69b8      	ldr	r0, [r7, #24]
 801db78:	f7ff fef6 	bl	801d968 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 801db7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801db7e:	f7f7 f873 	bl	8014c68 <pbuf_free>
        goto memerr;
 801db82:	e073      	b.n	801dc6c <ip4_frag+0x264>
      }
      pbuf_ref(p);
 801db84:	68f8      	ldr	r0, [r7, #12]
 801db86:	f7f7 f915 	bl	8014db4 <pbuf_ref>
      pcr->original = p;
 801db8a:	69bb      	ldr	r3, [r7, #24]
 801db8c:	68fa      	ldr	r2, [r7, #12]
 801db8e:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 801db90:	69bb      	ldr	r3, [r7, #24]
 801db92:	4a3e      	ldr	r2, [pc, #248]	; (801dc8c <ip4_frag+0x284>)
 801db94:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 801db96:	6979      	ldr	r1, [r7, #20]
 801db98:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801db9a:	f7f7 f933 	bl	8014e04 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 801db9e:	f8b7 2044 	ldrh.w	r2, [r7, #68]	; 0x44
 801dba2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801dba6:	1ad3      	subs	r3, r2, r3
 801dba8:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
      if (left_to_copy) {
 801dbac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801dbb0:	2b00      	cmp	r3, #0
 801dbb2:	d004      	beq.n	801dbbe <ip4_frag+0x1b6>
        poff = 0;
 801dbb4:	2300      	movs	r3, #0
 801dbb6:	87fb      	strh	r3, [r7, #62]	; 0x3e
        p = p->next;
 801dbb8:	68fb      	ldr	r3, [r7, #12]
 801dbba:	681b      	ldr	r3, [r3, #0]
 801dbbc:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 801dbbe:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 801dbc2:	2b00      	cmp	r3, #0
 801dbc4:	d196      	bne.n	801daf4 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 801dbc6:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 801dbc8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 801dbcc:	4413      	add	r3, r2
 801dbce:	87fb      	strh	r3, [r7, #62]	; 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 801dbd0:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801dbd4:	68bb      	ldr	r3, [r7, #8]
 801dbd6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 801dbd8:	3b14      	subs	r3, #20
 801dbda:	429a      	cmp	r2, r3
 801dbdc:	bfd4      	ite	le
 801dbde:	2301      	movle	r3, #1
 801dbe0:	2300      	movgt	r3, #0
 801dbe2:	b2db      	uxtb	r3, r3
 801dbe4:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 801dbe6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 801dbea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801dbee:	87bb      	strh	r3, [r7, #60]	; 0x3c
    if (!last || mf_set) {
 801dbf0:	6a3b      	ldr	r3, [r7, #32]
 801dbf2:	2b00      	cmp	r3, #0
 801dbf4:	d002      	beq.n	801dbfc <ip4_frag+0x1f4>
 801dbf6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801dbf8:	2b00      	cmp	r3, #0
 801dbfa:	d003      	beq.n	801dc04 <ip4_frag+0x1fc>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801dbfc:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801dbfe:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 801dc02:	87bb      	strh	r3, [r7, #60]	; 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801dc04:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 801dc06:	4618      	mov	r0, r3
 801dc08:	f7f5 fc50 	bl	80134ac <lwip_htons>
 801dc0c:	4603      	mov	r3, r0
 801dc0e:	461a      	mov	r2, r3
 801dc10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801dc12:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801dc14:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801dc16:	3314      	adds	r3, #20
 801dc18:	b29b      	uxth	r3, r3
 801dc1a:	4618      	mov	r0, r3
 801dc1c:	f7f5 fc46 	bl	80134ac <lwip_htons>
 801dc20:	4603      	mov	r3, r0
 801dc22:	461a      	mov	r2, r3
 801dc24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801dc26:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 801dc28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801dc2a:	2200      	movs	r2, #0
 801dc2c:	729a      	strb	r2, [r3, #10]
 801dc2e:	2200      	movs	r2, #0
 801dc30:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801dc32:	68bb      	ldr	r3, [r7, #8]
 801dc34:	695b      	ldr	r3, [r3, #20]
 801dc36:	687a      	ldr	r2, [r7, #4]
 801dc38:	6a79      	ldr	r1, [r7, #36]	; 0x24
 801dc3a:	68b8      	ldr	r0, [r7, #8]
 801dc3c:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801dc3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801dc40:	f7f7 f812 	bl	8014c68 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801dc44:	f8b7 2042 	ldrh.w	r2, [r7, #66]	; 0x42
 801dc48:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 801dc4a:	1ad3      	subs	r3, r2, r3
 801dc4c:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
    ofo = (u16_t)(ofo + nfb);
 801dc50:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 801dc54:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801dc56:	4413      	add	r3, r2
 801dc58:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
  while (left) {
 801dc5c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 801dc60:	2b00      	cmp	r3, #0
 801dc62:	f47f af1a 	bne.w	801da9a <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 801dc66:	2300      	movs	r3, #0
 801dc68:	e002      	b.n	801dc70 <ip4_frag+0x268>
      goto memerr;
 801dc6a:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801dc6c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801dc70:	4618      	mov	r0, r3
 801dc72:	3748      	adds	r7, #72	; 0x48
 801dc74:	46bd      	mov	sp, r7
 801dc76:	bd80      	pop	{r7, pc}
 801dc78:	08021a44 	.word	0x08021a44
 801dc7c:	08021c20 	.word	0x08021c20
 801dc80:	08021a8c 	.word	0x08021a8c
 801dc84:	08021c3c 	.word	0x08021c3c
 801dc88:	08021c5c 	.word	0x08021c5c
 801dc8c:	0801d9a1 	.word	0x0801d9a1

0801dc90 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 801dc90:	b580      	push	{r7, lr}
 801dc92:	b086      	sub	sp, #24
 801dc94:	af00      	add	r7, sp, #0
 801dc96:	6078      	str	r0, [r7, #4]
 801dc98:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 801dc9a:	230e      	movs	r3, #14
 801dc9c:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 801dc9e:	687b      	ldr	r3, [r7, #4]
 801dca0:	895b      	ldrh	r3, [r3, #10]
 801dca2:	2b0e      	cmp	r3, #14
 801dca4:	d96e      	bls.n	801dd84 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 801dca6:	687b      	ldr	r3, [r7, #4]
 801dca8:	7bdb      	ldrb	r3, [r3, #15]
 801dcaa:	2b00      	cmp	r3, #0
 801dcac:	d106      	bne.n	801dcbc <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 801dcae:	683b      	ldr	r3, [r7, #0]
 801dcb0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 801dcb4:	3301      	adds	r3, #1
 801dcb6:	b2da      	uxtb	r2, r3
 801dcb8:	687b      	ldr	r3, [r7, #4]
 801dcba:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 801dcbc:	687b      	ldr	r3, [r7, #4]
 801dcbe:	685b      	ldr	r3, [r3, #4]
 801dcc0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 801dcc2:	693b      	ldr	r3, [r7, #16]
 801dcc4:	7b1a      	ldrb	r2, [r3, #12]
 801dcc6:	7b5b      	ldrb	r3, [r3, #13]
 801dcc8:	021b      	lsls	r3, r3, #8
 801dcca:	4313      	orrs	r3, r2
 801dccc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 801dcce:	693b      	ldr	r3, [r7, #16]
 801dcd0:	781b      	ldrb	r3, [r3, #0]
 801dcd2:	f003 0301 	and.w	r3, r3, #1
 801dcd6:	2b00      	cmp	r3, #0
 801dcd8:	d023      	beq.n	801dd22 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801dcda:	693b      	ldr	r3, [r7, #16]
 801dcdc:	781b      	ldrb	r3, [r3, #0]
 801dcde:	2b01      	cmp	r3, #1
 801dce0:	d10f      	bne.n	801dd02 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dce2:	693b      	ldr	r3, [r7, #16]
 801dce4:	785b      	ldrb	r3, [r3, #1]
 801dce6:	2b00      	cmp	r3, #0
 801dce8:	d11b      	bne.n	801dd22 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801dcea:	693b      	ldr	r3, [r7, #16]
 801dcec:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801dcee:	2b5e      	cmp	r3, #94	; 0x5e
 801dcf0:	d117      	bne.n	801dd22 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 801dcf2:	687b      	ldr	r3, [r7, #4]
 801dcf4:	7b5b      	ldrb	r3, [r3, #13]
 801dcf6:	f043 0310 	orr.w	r3, r3, #16
 801dcfa:	b2da      	uxtb	r2, r3
 801dcfc:	687b      	ldr	r3, [r7, #4]
 801dcfe:	735a      	strb	r2, [r3, #13]
 801dd00:	e00f      	b.n	801dd22 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 801dd02:	693b      	ldr	r3, [r7, #16]
 801dd04:	2206      	movs	r2, #6
 801dd06:	4928      	ldr	r1, [pc, #160]	; (801dda8 <ethernet_input+0x118>)
 801dd08:	4618      	mov	r0, r3
 801dd0a:	f000 f9d1 	bl	801e0b0 <memcmp>
 801dd0e:	4603      	mov	r3, r0
 801dd10:	2b00      	cmp	r3, #0
 801dd12:	d106      	bne.n	801dd22 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 801dd14:	687b      	ldr	r3, [r7, #4]
 801dd16:	7b5b      	ldrb	r3, [r3, #13]
 801dd18:	f043 0308 	orr.w	r3, r3, #8
 801dd1c:	b2da      	uxtb	r2, r3
 801dd1e:	687b      	ldr	r3, [r7, #4]
 801dd20:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 801dd22:	89fb      	ldrh	r3, [r7, #14]
 801dd24:	2b08      	cmp	r3, #8
 801dd26:	d003      	beq.n	801dd30 <ethernet_input+0xa0>
 801dd28:	f5b3 6fc1 	cmp.w	r3, #1544	; 0x608
 801dd2c:	d014      	beq.n	801dd58 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801dd2e:	e032      	b.n	801dd96 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd30:	683b      	ldr	r3, [r7, #0]
 801dd32:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801dd36:	f003 0308 	and.w	r3, r3, #8
 801dd3a:	2b00      	cmp	r3, #0
 801dd3c:	d024      	beq.n	801dd88 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd3e:	8afb      	ldrh	r3, [r7, #22]
 801dd40:	4619      	mov	r1, r3
 801dd42:	6878      	ldr	r0, [r7, #4]
 801dd44:	f7f6 ff0a 	bl	8014b5c <pbuf_remove_header>
 801dd48:	4603      	mov	r3, r0
 801dd4a:	2b00      	cmp	r3, #0
 801dd4c:	d11e      	bne.n	801dd8c <ethernet_input+0xfc>
        ip4_input(p, netif);
 801dd4e:	6839      	ldr	r1, [r7, #0]
 801dd50:	6878      	ldr	r0, [r7, #4]
 801dd52:	f7fe ff2d 	bl	801cbb0 <ip4_input>
      break;
 801dd56:	e013      	b.n	801dd80 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 801dd58:	683b      	ldr	r3, [r7, #0]
 801dd5a:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 801dd5e:	f003 0308 	and.w	r3, r3, #8
 801dd62:	2b00      	cmp	r3, #0
 801dd64:	d014      	beq.n	801dd90 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801dd66:	8afb      	ldrh	r3, [r7, #22]
 801dd68:	4619      	mov	r1, r3
 801dd6a:	6878      	ldr	r0, [r7, #4]
 801dd6c:	f7f6 fef6 	bl	8014b5c <pbuf_remove_header>
 801dd70:	4603      	mov	r3, r0
 801dd72:	2b00      	cmp	r3, #0
 801dd74:	d10e      	bne.n	801dd94 <ethernet_input+0x104>
        etharp_input(p, netif);
 801dd76:	6839      	ldr	r1, [r7, #0]
 801dd78:	6878      	ldr	r0, [r7, #4]
 801dd7a:	f7fe f8cd 	bl	801bf18 <etharp_input>
      break;
 801dd7e:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 801dd80:	2300      	movs	r3, #0
 801dd82:	e00c      	b.n	801dd9e <ethernet_input+0x10e>
    goto free_and_return;
 801dd84:	bf00      	nop
 801dd86:	e006      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd88:	bf00      	nop
 801dd8a:	e004      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd8c:	bf00      	nop
 801dd8e:	e002      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd90:	bf00      	nop
 801dd92:	e000      	b.n	801dd96 <ethernet_input+0x106>
        goto free_and_return;
 801dd94:	bf00      	nop

free_and_return:
  pbuf_free(p);
 801dd96:	6878      	ldr	r0, [r7, #4]
 801dd98:	f7f6 ff66 	bl	8014c68 <pbuf_free>
  return ERR_OK;
 801dd9c:	2300      	movs	r3, #0
}
 801dd9e:	4618      	mov	r0, r3
 801dda0:	3718      	adds	r7, #24
 801dda2:	46bd      	mov	sp, r7
 801dda4:	bd80      	pop	{r7, pc}
 801dda6:	bf00      	nop
 801dda8:	08032974 	.word	0x08032974

0801ddac <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 801ddac:	b580      	push	{r7, lr}
 801ddae:	b086      	sub	sp, #24
 801ddb0:	af00      	add	r7, sp, #0
 801ddb2:	60f8      	str	r0, [r7, #12]
 801ddb4:	60b9      	str	r1, [r7, #8]
 801ddb6:	607a      	str	r2, [r7, #4]
 801ddb8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 801ddba:	8c3b      	ldrh	r3, [r7, #32]
 801ddbc:	4618      	mov	r0, r3
 801ddbe:	f7f5 fb75 	bl	80134ac <lwip_htons>
 801ddc2:	4603      	mov	r3, r0
 801ddc4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 801ddc6:	210e      	movs	r1, #14
 801ddc8:	68b8      	ldr	r0, [r7, #8]
 801ddca:	f7f6 feb7 	bl	8014b3c <pbuf_add_header>
 801ddce:	4603      	mov	r3, r0
 801ddd0:	2b00      	cmp	r3, #0
 801ddd2:	d125      	bne.n	801de20 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 801ddd4:	68bb      	ldr	r3, [r7, #8]
 801ddd6:	685b      	ldr	r3, [r3, #4]
 801ddd8:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 801ddda:	693b      	ldr	r3, [r7, #16]
 801dddc:	8afa      	ldrh	r2, [r7, #22]
 801ddde:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 801dde0:	693b      	ldr	r3, [r7, #16]
 801dde2:	2206      	movs	r2, #6
 801dde4:	6839      	ldr	r1, [r7, #0]
 801dde6:	4618      	mov	r0, r3
 801dde8:	f000 f971 	bl	801e0ce <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 801ddec:	693b      	ldr	r3, [r7, #16]
 801ddee:	3306      	adds	r3, #6
 801ddf0:	2206      	movs	r2, #6
 801ddf2:	6879      	ldr	r1, [r7, #4]
 801ddf4:	4618      	mov	r0, r3
 801ddf6:	f000 f96a 	bl	801e0ce <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 801ddfa:	68fb      	ldr	r3, [r7, #12]
 801ddfc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801de00:	2b06      	cmp	r3, #6
 801de02:	d006      	beq.n	801de12 <ethernet_output+0x66>
 801de04:	4b0a      	ldr	r3, [pc, #40]	; (801de30 <ethernet_output+0x84>)
 801de06:	f240 1233 	movw	r2, #307	; 0x133
 801de0a:	490a      	ldr	r1, [pc, #40]	; (801de34 <ethernet_output+0x88>)
 801de0c:	480a      	ldr	r0, [pc, #40]	; (801de38 <ethernet_output+0x8c>)
 801de0e:	f000 f971 	bl	801e0f4 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 801de12:	68fb      	ldr	r3, [r7, #12]
 801de14:	699b      	ldr	r3, [r3, #24]
 801de16:	68b9      	ldr	r1, [r7, #8]
 801de18:	68f8      	ldr	r0, [r7, #12]
 801de1a:	4798      	blx	r3
 801de1c:	4603      	mov	r3, r0
 801de1e:	e002      	b.n	801de26 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 801de20:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 801de22:	f06f 0301 	mvn.w	r3, #1
}
 801de26:	4618      	mov	r0, r3
 801de28:	3718      	adds	r7, #24
 801de2a:	46bd      	mov	sp, r7
 801de2c:	bd80      	pop	{r7, pc}
 801de2e:	bf00      	nop
 801de30:	08021c6c 	.word	0x08021c6c
 801de34:	08021ca4 	.word	0x08021ca4
 801de38:	08021cd8 	.word	0x08021cd8

0801de3c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 801de3c:	b580      	push	{r7, lr}
 801de3e:	b086      	sub	sp, #24
 801de40:	af00      	add	r7, sp, #0
 801de42:	6078      	str	r0, [r7, #4]
 801de44:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
 801de46:	683b      	ldr	r3, [r7, #0]
 801de48:	60bb      	str	r3, [r7, #8]
 801de4a:	2304      	movs	r3, #4
 801de4c:	60fb      	str	r3, [r7, #12]
 801de4e:	2300      	movs	r3, #0
 801de50:	613b      	str	r3, [r7, #16]
 801de52:	2300      	movs	r3, #0
 801de54:	617b      	str	r3, [r7, #20]
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
 801de56:	f107 0308 	add.w	r3, r7, #8
 801de5a:	2100      	movs	r1, #0
 801de5c:	4618      	mov	r0, r3
 801de5e:	f7f1 fe3d 	bl	800fadc <osMessageCreate>
 801de62:	4602      	mov	r2, r0
 801de64:	687b      	ldr	r3, [r7, #4]
 801de66:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 801de68:	687b      	ldr	r3, [r7, #4]
 801de6a:	681b      	ldr	r3, [r3, #0]
 801de6c:	2b00      	cmp	r3, #0
 801de6e:	d102      	bne.n	801de76 <sys_mbox_new+0x3a>
    return ERR_MEM;
 801de70:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801de74:	e000      	b.n	801de78 <sys_mbox_new+0x3c>

  return ERR_OK;
 801de76:	2300      	movs	r3, #0
}
 801de78:	4618      	mov	r0, r3
 801de7a:	3718      	adds	r7, #24
 801de7c:	46bd      	mov	sp, r7
 801de7e:	bd80      	pop	{r7, pc}

0801de80 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 801de80:	b580      	push	{r7, lr}
 801de82:	b084      	sub	sp, #16
 801de84:	af00      	add	r7, sp, #0
 801de86:	6078      	str	r0, [r7, #4]
 801de88:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
 801de8a:	687b      	ldr	r3, [r7, #4]
 801de8c:	681b      	ldr	r3, [r3, #0]
 801de8e:	6839      	ldr	r1, [r7, #0]
 801de90:	2200      	movs	r2, #0
 801de92:	4618      	mov	r0, r3
 801de94:	f7f1 fe4c 	bl	800fb30 <osMessagePut>
 801de98:	4603      	mov	r3, r0
 801de9a:	2b00      	cmp	r3, #0
 801de9c:	d102      	bne.n	801dea4 <sys_mbox_trypost+0x24>
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
#endif
  {
    result = ERR_OK;
 801de9e:	2300      	movs	r3, #0
 801dea0:	73fb      	strb	r3, [r7, #15]
 801dea2:	e001      	b.n	801dea8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 801dea4:	23ff      	movs	r3, #255	; 0xff
 801dea6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 801dea8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801deac:	4618      	mov	r0, r3
 801deae:	3710      	adds	r7, #16
 801deb0:	46bd      	mov	sp, r7
 801deb2:	bd80      	pop	{r7, pc}

0801deb4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 801deb4:	b580      	push	{r7, lr}
 801deb6:	b08c      	sub	sp, #48	; 0x30
 801deb8:	af00      	add	r7, sp, #0
 801deba:	61f8      	str	r0, [r7, #28]
 801debc:	61b9      	str	r1, [r7, #24]
 801debe:	617a      	str	r2, [r7, #20]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
 801dec0:	f7f1 fc47 	bl	800f752 <osKernelSysTick>
 801dec4:	62f8      	str	r0, [r7, #44]	; 0x2c
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
#endif
  if(timeout != 0)
 801dec6:	697b      	ldr	r3, [r7, #20]
 801dec8:	2b00      	cmp	r3, #0
 801deca:	d017      	beq.n	801defc <sys_arch_mbox_fetch+0x48>
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, timeout);
 801decc:	69fb      	ldr	r3, [r7, #28]
 801dece:	6819      	ldr	r1, [r3, #0]
 801ded0:	f107 0320 	add.w	r3, r7, #32
 801ded4:	697a      	ldr	r2, [r7, #20]
 801ded6:	4618      	mov	r0, r3
 801ded8:	f7f1 fe6a 	bl	800fbb0 <osMessageGet>

    if(event.status == osEventMessage)
 801dedc:	6a3b      	ldr	r3, [r7, #32]
 801dede:	2b10      	cmp	r3, #16
 801dee0:	d109      	bne.n	801def6 <sys_arch_mbox_fetch+0x42>
    {
      *msg = (void *)event.value.v;
 801dee2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801dee4:	461a      	mov	r2, r3
 801dee6:	69bb      	ldr	r3, [r7, #24]
 801dee8:	601a      	str	r2, [r3, #0]
      return (osKernelSysTick() - starttime);
 801deea:	f7f1 fc32 	bl	800f752 <osKernelSysTick>
 801deee:	4602      	mov	r2, r0
 801def0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801def2:	1ad3      	subs	r3, r2, r3
 801def4:	e019      	b.n	801df2a <sys_arch_mbox_fetch+0x76>
      return (osKernelGetTickCount() - starttime);
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 801def6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801defa:	e016      	b.n	801df2a <sys_arch_mbox_fetch+0x76>
    }
  }
  else
  {
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
 801defc:	69fb      	ldr	r3, [r7, #28]
 801defe:	6819      	ldr	r1, [r3, #0]
 801df00:	463b      	mov	r3, r7
 801df02:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801df06:	4618      	mov	r0, r3
 801df08:	f7f1 fe52 	bl	800fbb0 <osMessageGet>
 801df0c:	f107 0320 	add.w	r3, r7, #32
 801df10:	463a      	mov	r2, r7
 801df12:	ca07      	ldmia	r2, {r0, r1, r2}
 801df14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    *msg = (void *)event.value.v;
 801df18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801df1a:	461a      	mov	r2, r3
 801df1c:	69bb      	ldr	r3, [r7, #24]
 801df1e:	601a      	str	r2, [r3, #0]
    return (osKernelSysTick() - starttime);
 801df20:	f7f1 fc17 	bl	800f752 <osKernelSysTick>
 801df24:	4602      	mov	r2, r0
 801df26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801df28:	1ad3      	subs	r3, r2, r3
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
    return (osKernelGetTickCount() - starttime);
#endif
  }
}
 801df2a:	4618      	mov	r0, r3
 801df2c:	3730      	adds	r7, #48	; 0x30
 801df2e:	46bd      	mov	sp, r7
 801df30:	bd80      	pop	{r7, pc}

0801df32 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 801df32:	b480      	push	{r7}
 801df34:	b083      	sub	sp, #12
 801df36:	af00      	add	r7, sp, #0
 801df38:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 801df3a:	687b      	ldr	r3, [r7, #4]
 801df3c:	681b      	ldr	r3, [r3, #0]
 801df3e:	2b00      	cmp	r3, #0
 801df40:	d101      	bne.n	801df46 <sys_mbox_valid+0x14>
    return 0;
 801df42:	2300      	movs	r3, #0
 801df44:	e000      	b.n	801df48 <sys_mbox_valid+0x16>
  else
    return 1;
 801df46:	2301      	movs	r3, #1
}
 801df48:	4618      	mov	r0, r3
 801df4a:	370c      	adds	r7, #12
 801df4c:	46bd      	mov	sp, r7
 801df4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801df52:	4770      	bx	lr

0801df54 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 801df54:	b580      	push	{r7, lr}
 801df56:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
 801df58:	4803      	ldr	r0, [pc, #12]	; (801df68 <sys_init+0x14>)
 801df5a:	f7f1 fc6a 	bl	800f832 <osMutexCreate>
 801df5e:	4602      	mov	r2, r0
 801df60:	4b02      	ldr	r3, [pc, #8]	; (801df6c <sys_init+0x18>)
 801df62:	601a      	str	r2, [r3, #0]
#else
  lwip_sys_mutex = osMutexNew(NULL);
#endif
}
 801df64:	bf00      	nop
 801df66:	bd80      	pop	{r7, pc}
 801df68:	08032984 	.word	0x08032984
 801df6c:	2000b530 	.word	0x2000b530

0801df70 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 801df70:	b580      	push	{r7, lr}
 801df72:	b084      	sub	sp, #16
 801df74:	af00      	add	r7, sp, #0
 801df76:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
 801df78:	2300      	movs	r3, #0
 801df7a:	60bb      	str	r3, [r7, #8]
 801df7c:	2300      	movs	r3, #0
 801df7e:	60fb      	str	r3, [r7, #12]
  *mutex = osMutexCreate(osMutex(MUTEX));
 801df80:	f107 0308 	add.w	r3, r7, #8
 801df84:	4618      	mov	r0, r3
 801df86:	f7f1 fc54 	bl	800f832 <osMutexCreate>
 801df8a:	4602      	mov	r2, r0
 801df8c:	687b      	ldr	r3, [r7, #4]
 801df8e:	601a      	str	r2, [r3, #0]
#else
  *mutex = osMutexNew(NULL);
#endif

  if(*mutex == NULL)
 801df90:	687b      	ldr	r3, [r7, #4]
 801df92:	681b      	ldr	r3, [r3, #0]
 801df94:	2b00      	cmp	r3, #0
 801df96:	d102      	bne.n	801df9e <sys_mutex_new+0x2e>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 801df98:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801df9c:	e000      	b.n	801dfa0 <sys_mutex_new+0x30>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801df9e:	2300      	movs	r3, #0
}
 801dfa0:	4618      	mov	r0, r3
 801dfa2:	3710      	adds	r7, #16
 801dfa4:	46bd      	mov	sp, r7
 801dfa6:	bd80      	pop	{r7, pc}

0801dfa8 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 801dfa8:	b580      	push	{r7, lr}
 801dfaa:	b082      	sub	sp, #8
 801dfac:	af00      	add	r7, sp, #0
 801dfae:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
 801dfb0:	687b      	ldr	r3, [r7, #4]
 801dfb2:	681b      	ldr	r3, [r3, #0]
 801dfb4:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801dfb8:	4618      	mov	r0, r3
 801dfba:	f7f1 fc53 	bl	800f864 <osMutexWait>
#else
  osMutexAcquire(*mutex, osWaitForever);
#endif
}
 801dfbe:	bf00      	nop
 801dfc0:	3708      	adds	r7, #8
 801dfc2:	46bd      	mov	sp, r7
 801dfc4:	bd80      	pop	{r7, pc}

0801dfc6 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 801dfc6:	b580      	push	{r7, lr}
 801dfc8:	b082      	sub	sp, #8
 801dfca:	af00      	add	r7, sp, #0
 801dfcc:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801dfce:	687b      	ldr	r3, [r7, #4]
 801dfd0:	681b      	ldr	r3, [r3, #0]
 801dfd2:	4618      	mov	r0, r3
 801dfd4:	f7f1 fc94 	bl	800f900 <osMutexRelease>
}
 801dfd8:	bf00      	nop
 801dfda:	3708      	adds	r7, #8
 801dfdc:	46bd      	mov	sp, r7
 801dfde:	bd80      	pop	{r7, pc}

0801dfe0 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801dfe0:	b580      	push	{r7, lr}
 801dfe2:	b08c      	sub	sp, #48	; 0x30
 801dfe4:	af00      	add	r7, sp, #0
 801dfe6:	60f8      	str	r0, [r7, #12]
 801dfe8:	60b9      	str	r1, [r7, #8]
 801dfea:	607a      	str	r2, [r7, #4]
 801dfec:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
 801dfee:	f107 0314 	add.w	r3, r7, #20
 801dff2:	2200      	movs	r2, #0
 801dff4:	601a      	str	r2, [r3, #0]
 801dff6:	605a      	str	r2, [r3, #4]
 801dff8:	609a      	str	r2, [r3, #8]
 801dffa:	60da      	str	r2, [r3, #12]
 801dffc:	611a      	str	r2, [r3, #16]
 801dffe:	615a      	str	r2, [r3, #20]
 801e000:	619a      	str	r2, [r3, #24]
 801e002:	68fb      	ldr	r3, [r7, #12]
 801e004:	617b      	str	r3, [r7, #20]
 801e006:	68bb      	ldr	r3, [r7, #8]
 801e008:	61bb      	str	r3, [r7, #24]
 801e00a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801e00c:	b21b      	sxth	r3, r3
 801e00e:	83bb      	strh	r3, [r7, #28]
 801e010:	683b      	ldr	r3, [r7, #0]
 801e012:	627b      	str	r3, [r7, #36]	; 0x24
  return osThreadCreate(&os_thread_def, arg);
 801e014:	f107 0314 	add.w	r3, r7, #20
 801e018:	6879      	ldr	r1, [r7, #4]
 801e01a:	4618      	mov	r0, r3
 801e01c:	f7f1 fba9 	bl	800f772 <osThreadCreate>
 801e020:	4603      	mov	r3, r0
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
#endif
}
 801e022:	4618      	mov	r0, r3
 801e024:	3730      	adds	r7, #48	; 0x30
 801e026:	46bd      	mov	sp, r7
 801e028:	bd80      	pop	{r7, pc}
	...

0801e02c <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 801e02c:	b580      	push	{r7, lr}
 801e02e:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
 801e030:	4b04      	ldr	r3, [pc, #16]	; (801e044 <sys_arch_protect+0x18>)
 801e032:	681b      	ldr	r3, [r3, #0]
 801e034:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801e038:	4618      	mov	r0, r3
 801e03a:	f7f1 fc13 	bl	800f864 <osMutexWait>
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
#endif
  return (sys_prot_t)1;
 801e03e:	2301      	movs	r3, #1
}
 801e040:	4618      	mov	r0, r3
 801e042:	bd80      	pop	{r7, pc}
 801e044:	2000b530 	.word	0x2000b530

0801e048 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 801e048:	b580      	push	{r7, lr}
 801e04a:	b082      	sub	sp, #8
 801e04c:	af00      	add	r7, sp, #0
 801e04e:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 801e050:	4b04      	ldr	r3, [pc, #16]	; (801e064 <sys_arch_unprotect+0x1c>)
 801e052:	681b      	ldr	r3, [r3, #0]
 801e054:	4618      	mov	r0, r3
 801e056:	f7f1 fc53 	bl	800f900 <osMutexRelease>
}
 801e05a:	bf00      	nop
 801e05c:	3708      	adds	r7, #8
 801e05e:	46bd      	mov	sp, r7
 801e060:	bd80      	pop	{r7, pc}
 801e062:	bf00      	nop
 801e064:	2000b530 	.word	0x2000b530

0801e068 <__libc_init_array>:
 801e068:	b570      	push	{r4, r5, r6, lr}
 801e06a:	4e0d      	ldr	r6, [pc, #52]	; (801e0a0 <__libc_init_array+0x38>)
 801e06c:	4c0d      	ldr	r4, [pc, #52]	; (801e0a4 <__libc_init_array+0x3c>)
 801e06e:	1ba4      	subs	r4, r4, r6
 801e070:	10a4      	asrs	r4, r4, #2
 801e072:	2500      	movs	r5, #0
 801e074:	42a5      	cmp	r5, r4
 801e076:	d109      	bne.n	801e08c <__libc_init_array+0x24>
 801e078:	4e0b      	ldr	r6, [pc, #44]	; (801e0a8 <__libc_init_array+0x40>)
 801e07a:	4c0c      	ldr	r4, [pc, #48]	; (801e0ac <__libc_init_array+0x44>)
 801e07c:	f000 ff7a 	bl	801ef74 <_init>
 801e080:	1ba4      	subs	r4, r4, r6
 801e082:	10a4      	asrs	r4, r4, #2
 801e084:	2500      	movs	r5, #0
 801e086:	42a5      	cmp	r5, r4
 801e088:	d105      	bne.n	801e096 <__libc_init_array+0x2e>
 801e08a:	bd70      	pop	{r4, r5, r6, pc}
 801e08c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801e090:	4798      	blx	r3
 801e092:	3501      	adds	r5, #1
 801e094:	e7ee      	b.n	801e074 <__libc_init_array+0xc>
 801e096:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 801e09a:	4798      	blx	r3
 801e09c:	3501      	adds	r5, #1
 801e09e:	e7f2      	b.n	801e086 <__libc_init_array+0x1e>
 801e0a0:	08032a2c 	.word	0x08032a2c
 801e0a4:	08032a2c 	.word	0x08032a2c
 801e0a8:	08032a2c 	.word	0x08032a2c
 801e0ac:	08032a30 	.word	0x08032a30

0801e0b0 <memcmp>:
 801e0b0:	b530      	push	{r4, r5, lr}
 801e0b2:	2400      	movs	r4, #0
 801e0b4:	42a2      	cmp	r2, r4
 801e0b6:	d101      	bne.n	801e0bc <memcmp+0xc>
 801e0b8:	2000      	movs	r0, #0
 801e0ba:	e007      	b.n	801e0cc <memcmp+0x1c>
 801e0bc:	5d03      	ldrb	r3, [r0, r4]
 801e0be:	3401      	adds	r4, #1
 801e0c0:	190d      	adds	r5, r1, r4
 801e0c2:	f815 5c01 	ldrb.w	r5, [r5, #-1]
 801e0c6:	42ab      	cmp	r3, r5
 801e0c8:	d0f4      	beq.n	801e0b4 <memcmp+0x4>
 801e0ca:	1b58      	subs	r0, r3, r5
 801e0cc:	bd30      	pop	{r4, r5, pc}

0801e0ce <memcpy>:
 801e0ce:	b510      	push	{r4, lr}
 801e0d0:	1e43      	subs	r3, r0, #1
 801e0d2:	440a      	add	r2, r1
 801e0d4:	4291      	cmp	r1, r2
 801e0d6:	d100      	bne.n	801e0da <memcpy+0xc>
 801e0d8:	bd10      	pop	{r4, pc}
 801e0da:	f811 4b01 	ldrb.w	r4, [r1], #1
 801e0de:	f803 4f01 	strb.w	r4, [r3, #1]!
 801e0e2:	e7f7      	b.n	801e0d4 <memcpy+0x6>

0801e0e4 <memset>:
 801e0e4:	4402      	add	r2, r0
 801e0e6:	4603      	mov	r3, r0
 801e0e8:	4293      	cmp	r3, r2
 801e0ea:	d100      	bne.n	801e0ee <memset+0xa>
 801e0ec:	4770      	bx	lr
 801e0ee:	f803 1b01 	strb.w	r1, [r3], #1
 801e0f2:	e7f9      	b.n	801e0e8 <memset+0x4>

0801e0f4 <iprintf>:
 801e0f4:	b40f      	push	{r0, r1, r2, r3}
 801e0f6:	4b0a      	ldr	r3, [pc, #40]	; (801e120 <iprintf+0x2c>)
 801e0f8:	b513      	push	{r0, r1, r4, lr}
 801e0fa:	681c      	ldr	r4, [r3, #0]
 801e0fc:	b124      	cbz	r4, 801e108 <iprintf+0x14>
 801e0fe:	69a3      	ldr	r3, [r4, #24]
 801e100:	b913      	cbnz	r3, 801e108 <iprintf+0x14>
 801e102:	4620      	mov	r0, r4
 801e104:	f000 f8a2 	bl	801e24c <__sinit>
 801e108:	ab05      	add	r3, sp, #20
 801e10a:	9a04      	ldr	r2, [sp, #16]
 801e10c:	68a1      	ldr	r1, [r4, #8]
 801e10e:	9301      	str	r3, [sp, #4]
 801e110:	4620      	mov	r0, r4
 801e112:	f000 f9ff 	bl	801e514 <_vfiprintf_r>
 801e116:	b002      	add	sp, #8
 801e118:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e11c:	b004      	add	sp, #16
 801e11e:	4770      	bx	lr
 801e120:	2000005c 	.word	0x2000005c

0801e124 <rand>:
 801e124:	b538      	push	{r3, r4, r5, lr}
 801e126:	4b13      	ldr	r3, [pc, #76]	; (801e174 <rand+0x50>)
 801e128:	681c      	ldr	r4, [r3, #0]
 801e12a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801e12c:	b97b      	cbnz	r3, 801e14e <rand+0x2a>
 801e12e:	2018      	movs	r0, #24
 801e130:	f000 f916 	bl	801e360 <malloc>
 801e134:	4a10      	ldr	r2, [pc, #64]	; (801e178 <rand+0x54>)
 801e136:	4b11      	ldr	r3, [pc, #68]	; (801e17c <rand+0x58>)
 801e138:	63a0      	str	r0, [r4, #56]	; 0x38
 801e13a:	e9c0 2300 	strd	r2, r3, [r0]
 801e13e:	4b10      	ldr	r3, [pc, #64]	; (801e180 <rand+0x5c>)
 801e140:	6083      	str	r3, [r0, #8]
 801e142:	230b      	movs	r3, #11
 801e144:	8183      	strh	r3, [r0, #12]
 801e146:	2201      	movs	r2, #1
 801e148:	2300      	movs	r3, #0
 801e14a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 801e14e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 801e150:	480c      	ldr	r0, [pc, #48]	; (801e184 <rand+0x60>)
 801e152:	690a      	ldr	r2, [r1, #16]
 801e154:	694b      	ldr	r3, [r1, #20]
 801e156:	4c0c      	ldr	r4, [pc, #48]	; (801e188 <rand+0x64>)
 801e158:	4350      	muls	r0, r2
 801e15a:	fb04 0003 	mla	r0, r4, r3, r0
 801e15e:	fba2 2304 	umull	r2, r3, r2, r4
 801e162:	4403      	add	r3, r0
 801e164:	1c54      	adds	r4, r2, #1
 801e166:	f143 0500 	adc.w	r5, r3, #0
 801e16a:	e9c1 4504 	strd	r4, r5, [r1, #16]
 801e16e:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 801e172:	bd38      	pop	{r3, r4, r5, pc}
 801e174:	2000005c 	.word	0x2000005c
 801e178:	abcd330e 	.word	0xabcd330e
 801e17c:	e66d1234 	.word	0xe66d1234
 801e180:	0005deec 	.word	0x0005deec
 801e184:	5851f42d 	.word	0x5851f42d
 801e188:	4c957f2d 	.word	0x4c957f2d

0801e18c <strchr>:
 801e18c:	b2c9      	uxtb	r1, r1
 801e18e:	4603      	mov	r3, r0
 801e190:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e194:	b11a      	cbz	r2, 801e19e <strchr+0x12>
 801e196:	428a      	cmp	r2, r1
 801e198:	d1f9      	bne.n	801e18e <strchr+0x2>
 801e19a:	4618      	mov	r0, r3
 801e19c:	4770      	bx	lr
 801e19e:	2900      	cmp	r1, #0
 801e1a0:	bf18      	it	ne
 801e1a2:	2300      	movne	r3, #0
 801e1a4:	e7f9      	b.n	801e19a <strchr+0xe>

0801e1a6 <strncmp>:
 801e1a6:	b510      	push	{r4, lr}
 801e1a8:	b16a      	cbz	r2, 801e1c6 <strncmp+0x20>
 801e1aa:	3901      	subs	r1, #1
 801e1ac:	1884      	adds	r4, r0, r2
 801e1ae:	f810 3b01 	ldrb.w	r3, [r0], #1
 801e1b2:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 801e1b6:	4293      	cmp	r3, r2
 801e1b8:	d103      	bne.n	801e1c2 <strncmp+0x1c>
 801e1ba:	42a0      	cmp	r0, r4
 801e1bc:	d001      	beq.n	801e1c2 <strncmp+0x1c>
 801e1be:	2b00      	cmp	r3, #0
 801e1c0:	d1f5      	bne.n	801e1ae <strncmp+0x8>
 801e1c2:	1a98      	subs	r0, r3, r2
 801e1c4:	bd10      	pop	{r4, pc}
 801e1c6:	4610      	mov	r0, r2
 801e1c8:	e7fc      	b.n	801e1c4 <strncmp+0x1e>
	...

0801e1cc <std>:
 801e1cc:	2300      	movs	r3, #0
 801e1ce:	b510      	push	{r4, lr}
 801e1d0:	4604      	mov	r4, r0
 801e1d2:	e9c0 3300 	strd	r3, r3, [r0]
 801e1d6:	6083      	str	r3, [r0, #8]
 801e1d8:	8181      	strh	r1, [r0, #12]
 801e1da:	6643      	str	r3, [r0, #100]	; 0x64
 801e1dc:	81c2      	strh	r2, [r0, #14]
 801e1de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e1e2:	6183      	str	r3, [r0, #24]
 801e1e4:	4619      	mov	r1, r3
 801e1e6:	2208      	movs	r2, #8
 801e1e8:	305c      	adds	r0, #92	; 0x5c
 801e1ea:	f7ff ff7b 	bl	801e0e4 <memset>
 801e1ee:	4b05      	ldr	r3, [pc, #20]	; (801e204 <std+0x38>)
 801e1f0:	6263      	str	r3, [r4, #36]	; 0x24
 801e1f2:	4b05      	ldr	r3, [pc, #20]	; (801e208 <std+0x3c>)
 801e1f4:	62a3      	str	r3, [r4, #40]	; 0x28
 801e1f6:	4b05      	ldr	r3, [pc, #20]	; (801e20c <std+0x40>)
 801e1f8:	62e3      	str	r3, [r4, #44]	; 0x2c
 801e1fa:	4b05      	ldr	r3, [pc, #20]	; (801e210 <std+0x44>)
 801e1fc:	6224      	str	r4, [r4, #32]
 801e1fe:	6323      	str	r3, [r4, #48]	; 0x30
 801e200:	bd10      	pop	{r4, pc}
 801e202:	bf00      	nop
 801e204:	0801ea71 	.word	0x0801ea71
 801e208:	0801ea93 	.word	0x0801ea93
 801e20c:	0801eacb 	.word	0x0801eacb
 801e210:	0801eaef 	.word	0x0801eaef

0801e214 <_cleanup_r>:
 801e214:	4901      	ldr	r1, [pc, #4]	; (801e21c <_cleanup_r+0x8>)
 801e216:	f000 b885 	b.w	801e324 <_fwalk_reent>
 801e21a:	bf00      	nop
 801e21c:	0801edc9 	.word	0x0801edc9

0801e220 <__sfmoreglue>:
 801e220:	b570      	push	{r4, r5, r6, lr}
 801e222:	1e4a      	subs	r2, r1, #1
 801e224:	2568      	movs	r5, #104	; 0x68
 801e226:	4355      	muls	r5, r2
 801e228:	460e      	mov	r6, r1
 801e22a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801e22e:	f000 f8ed 	bl	801e40c <_malloc_r>
 801e232:	4604      	mov	r4, r0
 801e234:	b140      	cbz	r0, 801e248 <__sfmoreglue+0x28>
 801e236:	2100      	movs	r1, #0
 801e238:	e9c0 1600 	strd	r1, r6, [r0]
 801e23c:	300c      	adds	r0, #12
 801e23e:	60a0      	str	r0, [r4, #8]
 801e240:	f105 0268 	add.w	r2, r5, #104	; 0x68
 801e244:	f7ff ff4e 	bl	801e0e4 <memset>
 801e248:	4620      	mov	r0, r4
 801e24a:	bd70      	pop	{r4, r5, r6, pc}

0801e24c <__sinit>:
 801e24c:	6983      	ldr	r3, [r0, #24]
 801e24e:	b510      	push	{r4, lr}
 801e250:	4604      	mov	r4, r0
 801e252:	bb33      	cbnz	r3, 801e2a2 <__sinit+0x56>
 801e254:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 801e258:	6503      	str	r3, [r0, #80]	; 0x50
 801e25a:	4b12      	ldr	r3, [pc, #72]	; (801e2a4 <__sinit+0x58>)
 801e25c:	4a12      	ldr	r2, [pc, #72]	; (801e2a8 <__sinit+0x5c>)
 801e25e:	681b      	ldr	r3, [r3, #0]
 801e260:	6282      	str	r2, [r0, #40]	; 0x28
 801e262:	4298      	cmp	r0, r3
 801e264:	bf04      	itt	eq
 801e266:	2301      	moveq	r3, #1
 801e268:	6183      	streq	r3, [r0, #24]
 801e26a:	f000 f81f 	bl	801e2ac <__sfp>
 801e26e:	6060      	str	r0, [r4, #4]
 801e270:	4620      	mov	r0, r4
 801e272:	f000 f81b 	bl	801e2ac <__sfp>
 801e276:	60a0      	str	r0, [r4, #8]
 801e278:	4620      	mov	r0, r4
 801e27a:	f000 f817 	bl	801e2ac <__sfp>
 801e27e:	2200      	movs	r2, #0
 801e280:	60e0      	str	r0, [r4, #12]
 801e282:	2104      	movs	r1, #4
 801e284:	6860      	ldr	r0, [r4, #4]
 801e286:	f7ff ffa1 	bl	801e1cc <std>
 801e28a:	2201      	movs	r2, #1
 801e28c:	2109      	movs	r1, #9
 801e28e:	68a0      	ldr	r0, [r4, #8]
 801e290:	f7ff ff9c 	bl	801e1cc <std>
 801e294:	2202      	movs	r2, #2
 801e296:	2112      	movs	r1, #18
 801e298:	68e0      	ldr	r0, [r4, #12]
 801e29a:	f7ff ff97 	bl	801e1cc <std>
 801e29e:	2301      	movs	r3, #1
 801e2a0:	61a3      	str	r3, [r4, #24]
 801e2a2:	bd10      	pop	{r4, pc}
 801e2a4:	0803298c 	.word	0x0803298c
 801e2a8:	0801e215 	.word	0x0801e215

0801e2ac <__sfp>:
 801e2ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e2ae:	4b1b      	ldr	r3, [pc, #108]	; (801e31c <__sfp+0x70>)
 801e2b0:	681e      	ldr	r6, [r3, #0]
 801e2b2:	69b3      	ldr	r3, [r6, #24]
 801e2b4:	4607      	mov	r7, r0
 801e2b6:	b913      	cbnz	r3, 801e2be <__sfp+0x12>
 801e2b8:	4630      	mov	r0, r6
 801e2ba:	f7ff ffc7 	bl	801e24c <__sinit>
 801e2be:	3648      	adds	r6, #72	; 0x48
 801e2c0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801e2c4:	3b01      	subs	r3, #1
 801e2c6:	d503      	bpl.n	801e2d0 <__sfp+0x24>
 801e2c8:	6833      	ldr	r3, [r6, #0]
 801e2ca:	b133      	cbz	r3, 801e2da <__sfp+0x2e>
 801e2cc:	6836      	ldr	r6, [r6, #0]
 801e2ce:	e7f7      	b.n	801e2c0 <__sfp+0x14>
 801e2d0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801e2d4:	b16d      	cbz	r5, 801e2f2 <__sfp+0x46>
 801e2d6:	3468      	adds	r4, #104	; 0x68
 801e2d8:	e7f4      	b.n	801e2c4 <__sfp+0x18>
 801e2da:	2104      	movs	r1, #4
 801e2dc:	4638      	mov	r0, r7
 801e2de:	f7ff ff9f 	bl	801e220 <__sfmoreglue>
 801e2e2:	6030      	str	r0, [r6, #0]
 801e2e4:	2800      	cmp	r0, #0
 801e2e6:	d1f1      	bne.n	801e2cc <__sfp+0x20>
 801e2e8:	230c      	movs	r3, #12
 801e2ea:	603b      	str	r3, [r7, #0]
 801e2ec:	4604      	mov	r4, r0
 801e2ee:	4620      	mov	r0, r4
 801e2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e2f2:	4b0b      	ldr	r3, [pc, #44]	; (801e320 <__sfp+0x74>)
 801e2f4:	6665      	str	r5, [r4, #100]	; 0x64
 801e2f6:	e9c4 5500 	strd	r5, r5, [r4]
 801e2fa:	60a5      	str	r5, [r4, #8]
 801e2fc:	e9c4 3503 	strd	r3, r5, [r4, #12]
 801e300:	e9c4 5505 	strd	r5, r5, [r4, #20]
 801e304:	2208      	movs	r2, #8
 801e306:	4629      	mov	r1, r5
 801e308:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 801e30c:	f7ff feea 	bl	801e0e4 <memset>
 801e310:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801e314:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801e318:	e7e9      	b.n	801e2ee <__sfp+0x42>
 801e31a:	bf00      	nop
 801e31c:	0803298c 	.word	0x0803298c
 801e320:	ffff0001 	.word	0xffff0001

0801e324 <_fwalk_reent>:
 801e324:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e328:	4680      	mov	r8, r0
 801e32a:	4689      	mov	r9, r1
 801e32c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 801e330:	2600      	movs	r6, #0
 801e332:	b914      	cbnz	r4, 801e33a <_fwalk_reent+0x16>
 801e334:	4630      	mov	r0, r6
 801e336:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e33a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 801e33e:	3f01      	subs	r7, #1
 801e340:	d501      	bpl.n	801e346 <_fwalk_reent+0x22>
 801e342:	6824      	ldr	r4, [r4, #0]
 801e344:	e7f5      	b.n	801e332 <_fwalk_reent+0xe>
 801e346:	89ab      	ldrh	r3, [r5, #12]
 801e348:	2b01      	cmp	r3, #1
 801e34a:	d907      	bls.n	801e35c <_fwalk_reent+0x38>
 801e34c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e350:	3301      	adds	r3, #1
 801e352:	d003      	beq.n	801e35c <_fwalk_reent+0x38>
 801e354:	4629      	mov	r1, r5
 801e356:	4640      	mov	r0, r8
 801e358:	47c8      	blx	r9
 801e35a:	4306      	orrs	r6, r0
 801e35c:	3568      	adds	r5, #104	; 0x68
 801e35e:	e7ee      	b.n	801e33e <_fwalk_reent+0x1a>

0801e360 <malloc>:
 801e360:	4b02      	ldr	r3, [pc, #8]	; (801e36c <malloc+0xc>)
 801e362:	4601      	mov	r1, r0
 801e364:	6818      	ldr	r0, [r3, #0]
 801e366:	f000 b851 	b.w	801e40c <_malloc_r>
 801e36a:	bf00      	nop
 801e36c:	2000005c 	.word	0x2000005c

0801e370 <_free_r>:
 801e370:	b538      	push	{r3, r4, r5, lr}
 801e372:	4605      	mov	r5, r0
 801e374:	2900      	cmp	r1, #0
 801e376:	d045      	beq.n	801e404 <_free_r+0x94>
 801e378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801e37c:	1f0c      	subs	r4, r1, #4
 801e37e:	2b00      	cmp	r3, #0
 801e380:	bfb8      	it	lt
 801e382:	18e4      	addlt	r4, r4, r3
 801e384:	f000 fdc0 	bl	801ef08 <__malloc_lock>
 801e388:	4a1f      	ldr	r2, [pc, #124]	; (801e408 <_free_r+0x98>)
 801e38a:	6813      	ldr	r3, [r2, #0]
 801e38c:	4610      	mov	r0, r2
 801e38e:	b933      	cbnz	r3, 801e39e <_free_r+0x2e>
 801e390:	6063      	str	r3, [r4, #4]
 801e392:	6014      	str	r4, [r2, #0]
 801e394:	4628      	mov	r0, r5
 801e396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801e39a:	f000 bdb6 	b.w	801ef0a <__malloc_unlock>
 801e39e:	42a3      	cmp	r3, r4
 801e3a0:	d90c      	bls.n	801e3bc <_free_r+0x4c>
 801e3a2:	6821      	ldr	r1, [r4, #0]
 801e3a4:	1862      	adds	r2, r4, r1
 801e3a6:	4293      	cmp	r3, r2
 801e3a8:	bf04      	itt	eq
 801e3aa:	681a      	ldreq	r2, [r3, #0]
 801e3ac:	685b      	ldreq	r3, [r3, #4]
 801e3ae:	6063      	str	r3, [r4, #4]
 801e3b0:	bf04      	itt	eq
 801e3b2:	1852      	addeq	r2, r2, r1
 801e3b4:	6022      	streq	r2, [r4, #0]
 801e3b6:	6004      	str	r4, [r0, #0]
 801e3b8:	e7ec      	b.n	801e394 <_free_r+0x24>
 801e3ba:	4613      	mov	r3, r2
 801e3bc:	685a      	ldr	r2, [r3, #4]
 801e3be:	b10a      	cbz	r2, 801e3c4 <_free_r+0x54>
 801e3c0:	42a2      	cmp	r2, r4
 801e3c2:	d9fa      	bls.n	801e3ba <_free_r+0x4a>
 801e3c4:	6819      	ldr	r1, [r3, #0]
 801e3c6:	1858      	adds	r0, r3, r1
 801e3c8:	42a0      	cmp	r0, r4
 801e3ca:	d10b      	bne.n	801e3e4 <_free_r+0x74>
 801e3cc:	6820      	ldr	r0, [r4, #0]
 801e3ce:	4401      	add	r1, r0
 801e3d0:	1858      	adds	r0, r3, r1
 801e3d2:	4282      	cmp	r2, r0
 801e3d4:	6019      	str	r1, [r3, #0]
 801e3d6:	d1dd      	bne.n	801e394 <_free_r+0x24>
 801e3d8:	6810      	ldr	r0, [r2, #0]
 801e3da:	6852      	ldr	r2, [r2, #4]
 801e3dc:	605a      	str	r2, [r3, #4]
 801e3de:	4401      	add	r1, r0
 801e3e0:	6019      	str	r1, [r3, #0]
 801e3e2:	e7d7      	b.n	801e394 <_free_r+0x24>
 801e3e4:	d902      	bls.n	801e3ec <_free_r+0x7c>
 801e3e6:	230c      	movs	r3, #12
 801e3e8:	602b      	str	r3, [r5, #0]
 801e3ea:	e7d3      	b.n	801e394 <_free_r+0x24>
 801e3ec:	6820      	ldr	r0, [r4, #0]
 801e3ee:	1821      	adds	r1, r4, r0
 801e3f0:	428a      	cmp	r2, r1
 801e3f2:	bf04      	itt	eq
 801e3f4:	6811      	ldreq	r1, [r2, #0]
 801e3f6:	6852      	ldreq	r2, [r2, #4]
 801e3f8:	6062      	str	r2, [r4, #4]
 801e3fa:	bf04      	itt	eq
 801e3fc:	1809      	addeq	r1, r1, r0
 801e3fe:	6021      	streq	r1, [r4, #0]
 801e400:	605c      	str	r4, [r3, #4]
 801e402:	e7c7      	b.n	801e394 <_free_r+0x24>
 801e404:	bd38      	pop	{r3, r4, r5, pc}
 801e406:	bf00      	nop
 801e408:	2000466c 	.word	0x2000466c

0801e40c <_malloc_r>:
 801e40c:	b570      	push	{r4, r5, r6, lr}
 801e40e:	1ccd      	adds	r5, r1, #3
 801e410:	f025 0503 	bic.w	r5, r5, #3
 801e414:	3508      	adds	r5, #8
 801e416:	2d0c      	cmp	r5, #12
 801e418:	bf38      	it	cc
 801e41a:	250c      	movcc	r5, #12
 801e41c:	2d00      	cmp	r5, #0
 801e41e:	4606      	mov	r6, r0
 801e420:	db01      	blt.n	801e426 <_malloc_r+0x1a>
 801e422:	42a9      	cmp	r1, r5
 801e424:	d903      	bls.n	801e42e <_malloc_r+0x22>
 801e426:	230c      	movs	r3, #12
 801e428:	6033      	str	r3, [r6, #0]
 801e42a:	2000      	movs	r0, #0
 801e42c:	bd70      	pop	{r4, r5, r6, pc}
 801e42e:	f000 fd6b 	bl	801ef08 <__malloc_lock>
 801e432:	4a21      	ldr	r2, [pc, #132]	; (801e4b8 <_malloc_r+0xac>)
 801e434:	6814      	ldr	r4, [r2, #0]
 801e436:	4621      	mov	r1, r4
 801e438:	b991      	cbnz	r1, 801e460 <_malloc_r+0x54>
 801e43a:	4c20      	ldr	r4, [pc, #128]	; (801e4bc <_malloc_r+0xb0>)
 801e43c:	6823      	ldr	r3, [r4, #0]
 801e43e:	b91b      	cbnz	r3, 801e448 <_malloc_r+0x3c>
 801e440:	4630      	mov	r0, r6
 801e442:	f000 fb05 	bl	801ea50 <_sbrk_r>
 801e446:	6020      	str	r0, [r4, #0]
 801e448:	4629      	mov	r1, r5
 801e44a:	4630      	mov	r0, r6
 801e44c:	f000 fb00 	bl	801ea50 <_sbrk_r>
 801e450:	1c43      	adds	r3, r0, #1
 801e452:	d124      	bne.n	801e49e <_malloc_r+0x92>
 801e454:	230c      	movs	r3, #12
 801e456:	6033      	str	r3, [r6, #0]
 801e458:	4630      	mov	r0, r6
 801e45a:	f000 fd56 	bl	801ef0a <__malloc_unlock>
 801e45e:	e7e4      	b.n	801e42a <_malloc_r+0x1e>
 801e460:	680b      	ldr	r3, [r1, #0]
 801e462:	1b5b      	subs	r3, r3, r5
 801e464:	d418      	bmi.n	801e498 <_malloc_r+0x8c>
 801e466:	2b0b      	cmp	r3, #11
 801e468:	d90f      	bls.n	801e48a <_malloc_r+0x7e>
 801e46a:	600b      	str	r3, [r1, #0]
 801e46c:	50cd      	str	r5, [r1, r3]
 801e46e:	18cc      	adds	r4, r1, r3
 801e470:	4630      	mov	r0, r6
 801e472:	f000 fd4a 	bl	801ef0a <__malloc_unlock>
 801e476:	f104 000b 	add.w	r0, r4, #11
 801e47a:	1d23      	adds	r3, r4, #4
 801e47c:	f020 0007 	bic.w	r0, r0, #7
 801e480:	1ac3      	subs	r3, r0, r3
 801e482:	d0d3      	beq.n	801e42c <_malloc_r+0x20>
 801e484:	425a      	negs	r2, r3
 801e486:	50e2      	str	r2, [r4, r3]
 801e488:	e7d0      	b.n	801e42c <_malloc_r+0x20>
 801e48a:	428c      	cmp	r4, r1
 801e48c:	684b      	ldr	r3, [r1, #4]
 801e48e:	bf16      	itet	ne
 801e490:	6063      	strne	r3, [r4, #4]
 801e492:	6013      	streq	r3, [r2, #0]
 801e494:	460c      	movne	r4, r1
 801e496:	e7eb      	b.n	801e470 <_malloc_r+0x64>
 801e498:	460c      	mov	r4, r1
 801e49a:	6849      	ldr	r1, [r1, #4]
 801e49c:	e7cc      	b.n	801e438 <_malloc_r+0x2c>
 801e49e:	1cc4      	adds	r4, r0, #3
 801e4a0:	f024 0403 	bic.w	r4, r4, #3
 801e4a4:	42a0      	cmp	r0, r4
 801e4a6:	d005      	beq.n	801e4b4 <_malloc_r+0xa8>
 801e4a8:	1a21      	subs	r1, r4, r0
 801e4aa:	4630      	mov	r0, r6
 801e4ac:	f000 fad0 	bl	801ea50 <_sbrk_r>
 801e4b0:	3001      	adds	r0, #1
 801e4b2:	d0cf      	beq.n	801e454 <_malloc_r+0x48>
 801e4b4:	6025      	str	r5, [r4, #0]
 801e4b6:	e7db      	b.n	801e470 <_malloc_r+0x64>
 801e4b8:	2000466c 	.word	0x2000466c
 801e4bc:	20004670 	.word	0x20004670

0801e4c0 <__sfputc_r>:
 801e4c0:	6893      	ldr	r3, [r2, #8]
 801e4c2:	3b01      	subs	r3, #1
 801e4c4:	2b00      	cmp	r3, #0
 801e4c6:	b410      	push	{r4}
 801e4c8:	6093      	str	r3, [r2, #8]
 801e4ca:	da08      	bge.n	801e4de <__sfputc_r+0x1e>
 801e4cc:	6994      	ldr	r4, [r2, #24]
 801e4ce:	42a3      	cmp	r3, r4
 801e4d0:	db01      	blt.n	801e4d6 <__sfputc_r+0x16>
 801e4d2:	290a      	cmp	r1, #10
 801e4d4:	d103      	bne.n	801e4de <__sfputc_r+0x1e>
 801e4d6:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e4da:	f000 bb0d 	b.w	801eaf8 <__swbuf_r>
 801e4de:	6813      	ldr	r3, [r2, #0]
 801e4e0:	1c58      	adds	r0, r3, #1
 801e4e2:	6010      	str	r0, [r2, #0]
 801e4e4:	7019      	strb	r1, [r3, #0]
 801e4e6:	4608      	mov	r0, r1
 801e4e8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801e4ec:	4770      	bx	lr

0801e4ee <__sfputs_r>:
 801e4ee:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e4f0:	4606      	mov	r6, r0
 801e4f2:	460f      	mov	r7, r1
 801e4f4:	4614      	mov	r4, r2
 801e4f6:	18d5      	adds	r5, r2, r3
 801e4f8:	42ac      	cmp	r4, r5
 801e4fa:	d101      	bne.n	801e500 <__sfputs_r+0x12>
 801e4fc:	2000      	movs	r0, #0
 801e4fe:	e007      	b.n	801e510 <__sfputs_r+0x22>
 801e500:	463a      	mov	r2, r7
 801e502:	f814 1b01 	ldrb.w	r1, [r4], #1
 801e506:	4630      	mov	r0, r6
 801e508:	f7ff ffda 	bl	801e4c0 <__sfputc_r>
 801e50c:	1c43      	adds	r3, r0, #1
 801e50e:	d1f3      	bne.n	801e4f8 <__sfputs_r+0xa>
 801e510:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801e514 <_vfiprintf_r>:
 801e514:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e518:	460c      	mov	r4, r1
 801e51a:	b09d      	sub	sp, #116	; 0x74
 801e51c:	4617      	mov	r7, r2
 801e51e:	461d      	mov	r5, r3
 801e520:	4606      	mov	r6, r0
 801e522:	b118      	cbz	r0, 801e52c <_vfiprintf_r+0x18>
 801e524:	6983      	ldr	r3, [r0, #24]
 801e526:	b90b      	cbnz	r3, 801e52c <_vfiprintf_r+0x18>
 801e528:	f7ff fe90 	bl	801e24c <__sinit>
 801e52c:	4b7c      	ldr	r3, [pc, #496]	; (801e720 <_vfiprintf_r+0x20c>)
 801e52e:	429c      	cmp	r4, r3
 801e530:	d158      	bne.n	801e5e4 <_vfiprintf_r+0xd0>
 801e532:	6874      	ldr	r4, [r6, #4]
 801e534:	89a3      	ldrh	r3, [r4, #12]
 801e536:	0718      	lsls	r0, r3, #28
 801e538:	d55e      	bpl.n	801e5f8 <_vfiprintf_r+0xe4>
 801e53a:	6923      	ldr	r3, [r4, #16]
 801e53c:	2b00      	cmp	r3, #0
 801e53e:	d05b      	beq.n	801e5f8 <_vfiprintf_r+0xe4>
 801e540:	2300      	movs	r3, #0
 801e542:	9309      	str	r3, [sp, #36]	; 0x24
 801e544:	2320      	movs	r3, #32
 801e546:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801e54a:	2330      	movs	r3, #48	; 0x30
 801e54c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801e550:	9503      	str	r5, [sp, #12]
 801e552:	f04f 0b01 	mov.w	fp, #1
 801e556:	46b8      	mov	r8, r7
 801e558:	4645      	mov	r5, r8
 801e55a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801e55e:	b10b      	cbz	r3, 801e564 <_vfiprintf_r+0x50>
 801e560:	2b25      	cmp	r3, #37	; 0x25
 801e562:	d154      	bne.n	801e60e <_vfiprintf_r+0xfa>
 801e564:	ebb8 0a07 	subs.w	sl, r8, r7
 801e568:	d00b      	beq.n	801e582 <_vfiprintf_r+0x6e>
 801e56a:	4653      	mov	r3, sl
 801e56c:	463a      	mov	r2, r7
 801e56e:	4621      	mov	r1, r4
 801e570:	4630      	mov	r0, r6
 801e572:	f7ff ffbc 	bl	801e4ee <__sfputs_r>
 801e576:	3001      	adds	r0, #1
 801e578:	f000 80c2 	beq.w	801e700 <_vfiprintf_r+0x1ec>
 801e57c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e57e:	4453      	add	r3, sl
 801e580:	9309      	str	r3, [sp, #36]	; 0x24
 801e582:	f898 3000 	ldrb.w	r3, [r8]
 801e586:	2b00      	cmp	r3, #0
 801e588:	f000 80ba 	beq.w	801e700 <_vfiprintf_r+0x1ec>
 801e58c:	2300      	movs	r3, #0
 801e58e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801e592:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801e596:	9304      	str	r3, [sp, #16]
 801e598:	9307      	str	r3, [sp, #28]
 801e59a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801e59e:	931a      	str	r3, [sp, #104]	; 0x68
 801e5a0:	46a8      	mov	r8, r5
 801e5a2:	2205      	movs	r2, #5
 801e5a4:	f818 1b01 	ldrb.w	r1, [r8], #1
 801e5a8:	485e      	ldr	r0, [pc, #376]	; (801e724 <_vfiprintf_r+0x210>)
 801e5aa:	f7e9 fe61 	bl	8008270 <memchr>
 801e5ae:	9b04      	ldr	r3, [sp, #16]
 801e5b0:	bb78      	cbnz	r0, 801e612 <_vfiprintf_r+0xfe>
 801e5b2:	06d9      	lsls	r1, r3, #27
 801e5b4:	bf44      	itt	mi
 801e5b6:	2220      	movmi	r2, #32
 801e5b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e5bc:	071a      	lsls	r2, r3, #28
 801e5be:	bf44      	itt	mi
 801e5c0:	222b      	movmi	r2, #43	; 0x2b
 801e5c2:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 801e5c6:	782a      	ldrb	r2, [r5, #0]
 801e5c8:	2a2a      	cmp	r2, #42	; 0x2a
 801e5ca:	d02a      	beq.n	801e622 <_vfiprintf_r+0x10e>
 801e5cc:	9a07      	ldr	r2, [sp, #28]
 801e5ce:	46a8      	mov	r8, r5
 801e5d0:	2000      	movs	r0, #0
 801e5d2:	250a      	movs	r5, #10
 801e5d4:	4641      	mov	r1, r8
 801e5d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 801e5da:	3b30      	subs	r3, #48	; 0x30
 801e5dc:	2b09      	cmp	r3, #9
 801e5de:	d969      	bls.n	801e6b4 <_vfiprintf_r+0x1a0>
 801e5e0:	b360      	cbz	r0, 801e63c <_vfiprintf_r+0x128>
 801e5e2:	e024      	b.n	801e62e <_vfiprintf_r+0x11a>
 801e5e4:	4b50      	ldr	r3, [pc, #320]	; (801e728 <_vfiprintf_r+0x214>)
 801e5e6:	429c      	cmp	r4, r3
 801e5e8:	d101      	bne.n	801e5ee <_vfiprintf_r+0xda>
 801e5ea:	68b4      	ldr	r4, [r6, #8]
 801e5ec:	e7a2      	b.n	801e534 <_vfiprintf_r+0x20>
 801e5ee:	4b4f      	ldr	r3, [pc, #316]	; (801e72c <_vfiprintf_r+0x218>)
 801e5f0:	429c      	cmp	r4, r3
 801e5f2:	bf08      	it	eq
 801e5f4:	68f4      	ldreq	r4, [r6, #12]
 801e5f6:	e79d      	b.n	801e534 <_vfiprintf_r+0x20>
 801e5f8:	4621      	mov	r1, r4
 801e5fa:	4630      	mov	r0, r6
 801e5fc:	f000 fae0 	bl	801ebc0 <__swsetup_r>
 801e600:	2800      	cmp	r0, #0
 801e602:	d09d      	beq.n	801e540 <_vfiprintf_r+0x2c>
 801e604:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e608:	b01d      	add	sp, #116	; 0x74
 801e60a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e60e:	46a8      	mov	r8, r5
 801e610:	e7a2      	b.n	801e558 <_vfiprintf_r+0x44>
 801e612:	4a44      	ldr	r2, [pc, #272]	; (801e724 <_vfiprintf_r+0x210>)
 801e614:	1a80      	subs	r0, r0, r2
 801e616:	fa0b f000 	lsl.w	r0, fp, r0
 801e61a:	4318      	orrs	r0, r3
 801e61c:	9004      	str	r0, [sp, #16]
 801e61e:	4645      	mov	r5, r8
 801e620:	e7be      	b.n	801e5a0 <_vfiprintf_r+0x8c>
 801e622:	9a03      	ldr	r2, [sp, #12]
 801e624:	1d11      	adds	r1, r2, #4
 801e626:	6812      	ldr	r2, [r2, #0]
 801e628:	9103      	str	r1, [sp, #12]
 801e62a:	2a00      	cmp	r2, #0
 801e62c:	db01      	blt.n	801e632 <_vfiprintf_r+0x11e>
 801e62e:	9207      	str	r2, [sp, #28]
 801e630:	e004      	b.n	801e63c <_vfiprintf_r+0x128>
 801e632:	4252      	negs	r2, r2
 801e634:	f043 0302 	orr.w	r3, r3, #2
 801e638:	9207      	str	r2, [sp, #28]
 801e63a:	9304      	str	r3, [sp, #16]
 801e63c:	f898 3000 	ldrb.w	r3, [r8]
 801e640:	2b2e      	cmp	r3, #46	; 0x2e
 801e642:	d10e      	bne.n	801e662 <_vfiprintf_r+0x14e>
 801e644:	f898 3001 	ldrb.w	r3, [r8, #1]
 801e648:	2b2a      	cmp	r3, #42	; 0x2a
 801e64a:	d138      	bne.n	801e6be <_vfiprintf_r+0x1aa>
 801e64c:	9b03      	ldr	r3, [sp, #12]
 801e64e:	1d1a      	adds	r2, r3, #4
 801e650:	681b      	ldr	r3, [r3, #0]
 801e652:	9203      	str	r2, [sp, #12]
 801e654:	2b00      	cmp	r3, #0
 801e656:	bfb8      	it	lt
 801e658:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801e65c:	f108 0802 	add.w	r8, r8, #2
 801e660:	9305      	str	r3, [sp, #20]
 801e662:	4d33      	ldr	r5, [pc, #204]	; (801e730 <_vfiprintf_r+0x21c>)
 801e664:	f898 1000 	ldrb.w	r1, [r8]
 801e668:	2203      	movs	r2, #3
 801e66a:	4628      	mov	r0, r5
 801e66c:	f7e9 fe00 	bl	8008270 <memchr>
 801e670:	b140      	cbz	r0, 801e684 <_vfiprintf_r+0x170>
 801e672:	2340      	movs	r3, #64	; 0x40
 801e674:	1b40      	subs	r0, r0, r5
 801e676:	fa03 f000 	lsl.w	r0, r3, r0
 801e67a:	9b04      	ldr	r3, [sp, #16]
 801e67c:	4303      	orrs	r3, r0
 801e67e:	f108 0801 	add.w	r8, r8, #1
 801e682:	9304      	str	r3, [sp, #16]
 801e684:	f898 1000 	ldrb.w	r1, [r8]
 801e688:	482a      	ldr	r0, [pc, #168]	; (801e734 <_vfiprintf_r+0x220>)
 801e68a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801e68e:	2206      	movs	r2, #6
 801e690:	f108 0701 	add.w	r7, r8, #1
 801e694:	f7e9 fdec 	bl	8008270 <memchr>
 801e698:	2800      	cmp	r0, #0
 801e69a:	d037      	beq.n	801e70c <_vfiprintf_r+0x1f8>
 801e69c:	4b26      	ldr	r3, [pc, #152]	; (801e738 <_vfiprintf_r+0x224>)
 801e69e:	bb1b      	cbnz	r3, 801e6e8 <_vfiprintf_r+0x1d4>
 801e6a0:	9b03      	ldr	r3, [sp, #12]
 801e6a2:	3307      	adds	r3, #7
 801e6a4:	f023 0307 	bic.w	r3, r3, #7
 801e6a8:	3308      	adds	r3, #8
 801e6aa:	9303      	str	r3, [sp, #12]
 801e6ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801e6ae:	444b      	add	r3, r9
 801e6b0:	9309      	str	r3, [sp, #36]	; 0x24
 801e6b2:	e750      	b.n	801e556 <_vfiprintf_r+0x42>
 801e6b4:	fb05 3202 	mla	r2, r5, r2, r3
 801e6b8:	2001      	movs	r0, #1
 801e6ba:	4688      	mov	r8, r1
 801e6bc:	e78a      	b.n	801e5d4 <_vfiprintf_r+0xc0>
 801e6be:	2300      	movs	r3, #0
 801e6c0:	f108 0801 	add.w	r8, r8, #1
 801e6c4:	9305      	str	r3, [sp, #20]
 801e6c6:	4619      	mov	r1, r3
 801e6c8:	250a      	movs	r5, #10
 801e6ca:	4640      	mov	r0, r8
 801e6cc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801e6d0:	3a30      	subs	r2, #48	; 0x30
 801e6d2:	2a09      	cmp	r2, #9
 801e6d4:	d903      	bls.n	801e6de <_vfiprintf_r+0x1ca>
 801e6d6:	2b00      	cmp	r3, #0
 801e6d8:	d0c3      	beq.n	801e662 <_vfiprintf_r+0x14e>
 801e6da:	9105      	str	r1, [sp, #20]
 801e6dc:	e7c1      	b.n	801e662 <_vfiprintf_r+0x14e>
 801e6de:	fb05 2101 	mla	r1, r5, r1, r2
 801e6e2:	2301      	movs	r3, #1
 801e6e4:	4680      	mov	r8, r0
 801e6e6:	e7f0      	b.n	801e6ca <_vfiprintf_r+0x1b6>
 801e6e8:	ab03      	add	r3, sp, #12
 801e6ea:	9300      	str	r3, [sp, #0]
 801e6ec:	4622      	mov	r2, r4
 801e6ee:	4b13      	ldr	r3, [pc, #76]	; (801e73c <_vfiprintf_r+0x228>)
 801e6f0:	a904      	add	r1, sp, #16
 801e6f2:	4630      	mov	r0, r6
 801e6f4:	f3af 8000 	nop.w
 801e6f8:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 801e6fc:	4681      	mov	r9, r0
 801e6fe:	d1d5      	bne.n	801e6ac <_vfiprintf_r+0x198>
 801e700:	89a3      	ldrh	r3, [r4, #12]
 801e702:	065b      	lsls	r3, r3, #25
 801e704:	f53f af7e 	bmi.w	801e604 <_vfiprintf_r+0xf0>
 801e708:	9809      	ldr	r0, [sp, #36]	; 0x24
 801e70a:	e77d      	b.n	801e608 <_vfiprintf_r+0xf4>
 801e70c:	ab03      	add	r3, sp, #12
 801e70e:	9300      	str	r3, [sp, #0]
 801e710:	4622      	mov	r2, r4
 801e712:	4b0a      	ldr	r3, [pc, #40]	; (801e73c <_vfiprintf_r+0x228>)
 801e714:	a904      	add	r1, sp, #16
 801e716:	4630      	mov	r0, r6
 801e718:	f000 f888 	bl	801e82c <_printf_i>
 801e71c:	e7ec      	b.n	801e6f8 <_vfiprintf_r+0x1e4>
 801e71e:	bf00      	nop
 801e720:	080329b0 	.word	0x080329b0
 801e724:	080329f0 	.word	0x080329f0
 801e728:	080329d0 	.word	0x080329d0
 801e72c:	08032990 	.word	0x08032990
 801e730:	080329f6 	.word	0x080329f6
 801e734:	080329fa 	.word	0x080329fa
 801e738:	00000000 	.word	0x00000000
 801e73c:	0801e4ef 	.word	0x0801e4ef

0801e740 <_printf_common>:
 801e740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e744:	4691      	mov	r9, r2
 801e746:	461f      	mov	r7, r3
 801e748:	688a      	ldr	r2, [r1, #8]
 801e74a:	690b      	ldr	r3, [r1, #16]
 801e74c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 801e750:	4293      	cmp	r3, r2
 801e752:	bfb8      	it	lt
 801e754:	4613      	movlt	r3, r2
 801e756:	f8c9 3000 	str.w	r3, [r9]
 801e75a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801e75e:	4606      	mov	r6, r0
 801e760:	460c      	mov	r4, r1
 801e762:	b112      	cbz	r2, 801e76a <_printf_common+0x2a>
 801e764:	3301      	adds	r3, #1
 801e766:	f8c9 3000 	str.w	r3, [r9]
 801e76a:	6823      	ldr	r3, [r4, #0]
 801e76c:	0699      	lsls	r1, r3, #26
 801e76e:	bf42      	ittt	mi
 801e770:	f8d9 3000 	ldrmi.w	r3, [r9]
 801e774:	3302      	addmi	r3, #2
 801e776:	f8c9 3000 	strmi.w	r3, [r9]
 801e77a:	6825      	ldr	r5, [r4, #0]
 801e77c:	f015 0506 	ands.w	r5, r5, #6
 801e780:	d107      	bne.n	801e792 <_printf_common+0x52>
 801e782:	f104 0a19 	add.w	sl, r4, #25
 801e786:	68e3      	ldr	r3, [r4, #12]
 801e788:	f8d9 2000 	ldr.w	r2, [r9]
 801e78c:	1a9b      	subs	r3, r3, r2
 801e78e:	42ab      	cmp	r3, r5
 801e790:	dc28      	bgt.n	801e7e4 <_printf_common+0xa4>
 801e792:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 801e796:	6822      	ldr	r2, [r4, #0]
 801e798:	3300      	adds	r3, #0
 801e79a:	bf18      	it	ne
 801e79c:	2301      	movne	r3, #1
 801e79e:	0692      	lsls	r2, r2, #26
 801e7a0:	d42d      	bmi.n	801e7fe <_printf_common+0xbe>
 801e7a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801e7a6:	4639      	mov	r1, r7
 801e7a8:	4630      	mov	r0, r6
 801e7aa:	47c0      	blx	r8
 801e7ac:	3001      	adds	r0, #1
 801e7ae:	d020      	beq.n	801e7f2 <_printf_common+0xb2>
 801e7b0:	6823      	ldr	r3, [r4, #0]
 801e7b2:	68e5      	ldr	r5, [r4, #12]
 801e7b4:	f8d9 2000 	ldr.w	r2, [r9]
 801e7b8:	f003 0306 	and.w	r3, r3, #6
 801e7bc:	2b04      	cmp	r3, #4
 801e7be:	bf08      	it	eq
 801e7c0:	1aad      	subeq	r5, r5, r2
 801e7c2:	68a3      	ldr	r3, [r4, #8]
 801e7c4:	6922      	ldr	r2, [r4, #16]
 801e7c6:	bf0c      	ite	eq
 801e7c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e7cc:	2500      	movne	r5, #0
 801e7ce:	4293      	cmp	r3, r2
 801e7d0:	bfc4      	itt	gt
 801e7d2:	1a9b      	subgt	r3, r3, r2
 801e7d4:	18ed      	addgt	r5, r5, r3
 801e7d6:	f04f 0900 	mov.w	r9, #0
 801e7da:	341a      	adds	r4, #26
 801e7dc:	454d      	cmp	r5, r9
 801e7de:	d11a      	bne.n	801e816 <_printf_common+0xd6>
 801e7e0:	2000      	movs	r0, #0
 801e7e2:	e008      	b.n	801e7f6 <_printf_common+0xb6>
 801e7e4:	2301      	movs	r3, #1
 801e7e6:	4652      	mov	r2, sl
 801e7e8:	4639      	mov	r1, r7
 801e7ea:	4630      	mov	r0, r6
 801e7ec:	47c0      	blx	r8
 801e7ee:	3001      	adds	r0, #1
 801e7f0:	d103      	bne.n	801e7fa <_printf_common+0xba>
 801e7f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e7f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e7fa:	3501      	adds	r5, #1
 801e7fc:	e7c3      	b.n	801e786 <_printf_common+0x46>
 801e7fe:	18e1      	adds	r1, r4, r3
 801e800:	1c5a      	adds	r2, r3, #1
 801e802:	2030      	movs	r0, #48	; 0x30
 801e804:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801e808:	4422      	add	r2, r4
 801e80a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801e80e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 801e812:	3302      	adds	r3, #2
 801e814:	e7c5      	b.n	801e7a2 <_printf_common+0x62>
 801e816:	2301      	movs	r3, #1
 801e818:	4622      	mov	r2, r4
 801e81a:	4639      	mov	r1, r7
 801e81c:	4630      	mov	r0, r6
 801e81e:	47c0      	blx	r8
 801e820:	3001      	adds	r0, #1
 801e822:	d0e6      	beq.n	801e7f2 <_printf_common+0xb2>
 801e824:	f109 0901 	add.w	r9, r9, #1
 801e828:	e7d8      	b.n	801e7dc <_printf_common+0x9c>
	...

0801e82c <_printf_i>:
 801e82c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801e830:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 801e834:	460c      	mov	r4, r1
 801e836:	7e09      	ldrb	r1, [r1, #24]
 801e838:	b085      	sub	sp, #20
 801e83a:	296e      	cmp	r1, #110	; 0x6e
 801e83c:	4617      	mov	r7, r2
 801e83e:	4606      	mov	r6, r0
 801e840:	4698      	mov	r8, r3
 801e842:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 801e844:	f000 80b3 	beq.w	801e9ae <_printf_i+0x182>
 801e848:	d822      	bhi.n	801e890 <_printf_i+0x64>
 801e84a:	2963      	cmp	r1, #99	; 0x63
 801e84c:	d036      	beq.n	801e8bc <_printf_i+0x90>
 801e84e:	d80a      	bhi.n	801e866 <_printf_i+0x3a>
 801e850:	2900      	cmp	r1, #0
 801e852:	f000 80b9 	beq.w	801e9c8 <_printf_i+0x19c>
 801e856:	2958      	cmp	r1, #88	; 0x58
 801e858:	f000 8083 	beq.w	801e962 <_printf_i+0x136>
 801e85c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801e860:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 801e864:	e032      	b.n	801e8cc <_printf_i+0xa0>
 801e866:	2964      	cmp	r1, #100	; 0x64
 801e868:	d001      	beq.n	801e86e <_printf_i+0x42>
 801e86a:	2969      	cmp	r1, #105	; 0x69
 801e86c:	d1f6      	bne.n	801e85c <_printf_i+0x30>
 801e86e:	6820      	ldr	r0, [r4, #0]
 801e870:	6813      	ldr	r3, [r2, #0]
 801e872:	0605      	lsls	r5, r0, #24
 801e874:	f103 0104 	add.w	r1, r3, #4
 801e878:	d52a      	bpl.n	801e8d0 <_printf_i+0xa4>
 801e87a:	681b      	ldr	r3, [r3, #0]
 801e87c:	6011      	str	r1, [r2, #0]
 801e87e:	2b00      	cmp	r3, #0
 801e880:	da03      	bge.n	801e88a <_printf_i+0x5e>
 801e882:	222d      	movs	r2, #45	; 0x2d
 801e884:	425b      	negs	r3, r3
 801e886:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 801e88a:	486f      	ldr	r0, [pc, #444]	; (801ea48 <_printf_i+0x21c>)
 801e88c:	220a      	movs	r2, #10
 801e88e:	e039      	b.n	801e904 <_printf_i+0xd8>
 801e890:	2973      	cmp	r1, #115	; 0x73
 801e892:	f000 809d 	beq.w	801e9d0 <_printf_i+0x1a4>
 801e896:	d808      	bhi.n	801e8aa <_printf_i+0x7e>
 801e898:	296f      	cmp	r1, #111	; 0x6f
 801e89a:	d020      	beq.n	801e8de <_printf_i+0xb2>
 801e89c:	2970      	cmp	r1, #112	; 0x70
 801e89e:	d1dd      	bne.n	801e85c <_printf_i+0x30>
 801e8a0:	6823      	ldr	r3, [r4, #0]
 801e8a2:	f043 0320 	orr.w	r3, r3, #32
 801e8a6:	6023      	str	r3, [r4, #0]
 801e8a8:	e003      	b.n	801e8b2 <_printf_i+0x86>
 801e8aa:	2975      	cmp	r1, #117	; 0x75
 801e8ac:	d017      	beq.n	801e8de <_printf_i+0xb2>
 801e8ae:	2978      	cmp	r1, #120	; 0x78
 801e8b0:	d1d4      	bne.n	801e85c <_printf_i+0x30>
 801e8b2:	2378      	movs	r3, #120	; 0x78
 801e8b4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 801e8b8:	4864      	ldr	r0, [pc, #400]	; (801ea4c <_printf_i+0x220>)
 801e8ba:	e055      	b.n	801e968 <_printf_i+0x13c>
 801e8bc:	6813      	ldr	r3, [r2, #0]
 801e8be:	1d19      	adds	r1, r3, #4
 801e8c0:	681b      	ldr	r3, [r3, #0]
 801e8c2:	6011      	str	r1, [r2, #0]
 801e8c4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801e8c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801e8cc:	2301      	movs	r3, #1
 801e8ce:	e08c      	b.n	801e9ea <_printf_i+0x1be>
 801e8d0:	681b      	ldr	r3, [r3, #0]
 801e8d2:	6011      	str	r1, [r2, #0]
 801e8d4:	f010 0f40 	tst.w	r0, #64	; 0x40
 801e8d8:	bf18      	it	ne
 801e8da:	b21b      	sxthne	r3, r3
 801e8dc:	e7cf      	b.n	801e87e <_printf_i+0x52>
 801e8de:	6813      	ldr	r3, [r2, #0]
 801e8e0:	6825      	ldr	r5, [r4, #0]
 801e8e2:	1d18      	adds	r0, r3, #4
 801e8e4:	6010      	str	r0, [r2, #0]
 801e8e6:	0628      	lsls	r0, r5, #24
 801e8e8:	d501      	bpl.n	801e8ee <_printf_i+0xc2>
 801e8ea:	681b      	ldr	r3, [r3, #0]
 801e8ec:	e002      	b.n	801e8f4 <_printf_i+0xc8>
 801e8ee:	0668      	lsls	r0, r5, #25
 801e8f0:	d5fb      	bpl.n	801e8ea <_printf_i+0xbe>
 801e8f2:	881b      	ldrh	r3, [r3, #0]
 801e8f4:	4854      	ldr	r0, [pc, #336]	; (801ea48 <_printf_i+0x21c>)
 801e8f6:	296f      	cmp	r1, #111	; 0x6f
 801e8f8:	bf14      	ite	ne
 801e8fa:	220a      	movne	r2, #10
 801e8fc:	2208      	moveq	r2, #8
 801e8fe:	2100      	movs	r1, #0
 801e900:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801e904:	6865      	ldr	r5, [r4, #4]
 801e906:	60a5      	str	r5, [r4, #8]
 801e908:	2d00      	cmp	r5, #0
 801e90a:	f2c0 8095 	blt.w	801ea38 <_printf_i+0x20c>
 801e90e:	6821      	ldr	r1, [r4, #0]
 801e910:	f021 0104 	bic.w	r1, r1, #4
 801e914:	6021      	str	r1, [r4, #0]
 801e916:	2b00      	cmp	r3, #0
 801e918:	d13d      	bne.n	801e996 <_printf_i+0x16a>
 801e91a:	2d00      	cmp	r5, #0
 801e91c:	f040 808e 	bne.w	801ea3c <_printf_i+0x210>
 801e920:	4665      	mov	r5, ip
 801e922:	2a08      	cmp	r2, #8
 801e924:	d10b      	bne.n	801e93e <_printf_i+0x112>
 801e926:	6823      	ldr	r3, [r4, #0]
 801e928:	07db      	lsls	r3, r3, #31
 801e92a:	d508      	bpl.n	801e93e <_printf_i+0x112>
 801e92c:	6923      	ldr	r3, [r4, #16]
 801e92e:	6862      	ldr	r2, [r4, #4]
 801e930:	429a      	cmp	r2, r3
 801e932:	bfde      	ittt	le
 801e934:	2330      	movle	r3, #48	; 0x30
 801e936:	f805 3c01 	strble.w	r3, [r5, #-1]
 801e93a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 801e93e:	ebac 0305 	sub.w	r3, ip, r5
 801e942:	6123      	str	r3, [r4, #16]
 801e944:	f8cd 8000 	str.w	r8, [sp]
 801e948:	463b      	mov	r3, r7
 801e94a:	aa03      	add	r2, sp, #12
 801e94c:	4621      	mov	r1, r4
 801e94e:	4630      	mov	r0, r6
 801e950:	f7ff fef6 	bl	801e740 <_printf_common>
 801e954:	3001      	adds	r0, #1
 801e956:	d14d      	bne.n	801e9f4 <_printf_i+0x1c8>
 801e958:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801e95c:	b005      	add	sp, #20
 801e95e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801e962:	4839      	ldr	r0, [pc, #228]	; (801ea48 <_printf_i+0x21c>)
 801e964:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 801e968:	6813      	ldr	r3, [r2, #0]
 801e96a:	6821      	ldr	r1, [r4, #0]
 801e96c:	1d1d      	adds	r5, r3, #4
 801e96e:	681b      	ldr	r3, [r3, #0]
 801e970:	6015      	str	r5, [r2, #0]
 801e972:	060a      	lsls	r2, r1, #24
 801e974:	d50b      	bpl.n	801e98e <_printf_i+0x162>
 801e976:	07ca      	lsls	r2, r1, #31
 801e978:	bf44      	itt	mi
 801e97a:	f041 0120 	orrmi.w	r1, r1, #32
 801e97e:	6021      	strmi	r1, [r4, #0]
 801e980:	b91b      	cbnz	r3, 801e98a <_printf_i+0x15e>
 801e982:	6822      	ldr	r2, [r4, #0]
 801e984:	f022 0220 	bic.w	r2, r2, #32
 801e988:	6022      	str	r2, [r4, #0]
 801e98a:	2210      	movs	r2, #16
 801e98c:	e7b7      	b.n	801e8fe <_printf_i+0xd2>
 801e98e:	064d      	lsls	r5, r1, #25
 801e990:	bf48      	it	mi
 801e992:	b29b      	uxthmi	r3, r3
 801e994:	e7ef      	b.n	801e976 <_printf_i+0x14a>
 801e996:	4665      	mov	r5, ip
 801e998:	fbb3 f1f2 	udiv	r1, r3, r2
 801e99c:	fb02 3311 	mls	r3, r2, r1, r3
 801e9a0:	5cc3      	ldrb	r3, [r0, r3]
 801e9a2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 801e9a6:	460b      	mov	r3, r1
 801e9a8:	2900      	cmp	r1, #0
 801e9aa:	d1f5      	bne.n	801e998 <_printf_i+0x16c>
 801e9ac:	e7b9      	b.n	801e922 <_printf_i+0xf6>
 801e9ae:	6813      	ldr	r3, [r2, #0]
 801e9b0:	6825      	ldr	r5, [r4, #0]
 801e9b2:	6961      	ldr	r1, [r4, #20]
 801e9b4:	1d18      	adds	r0, r3, #4
 801e9b6:	6010      	str	r0, [r2, #0]
 801e9b8:	0628      	lsls	r0, r5, #24
 801e9ba:	681b      	ldr	r3, [r3, #0]
 801e9bc:	d501      	bpl.n	801e9c2 <_printf_i+0x196>
 801e9be:	6019      	str	r1, [r3, #0]
 801e9c0:	e002      	b.n	801e9c8 <_printf_i+0x19c>
 801e9c2:	066a      	lsls	r2, r5, #25
 801e9c4:	d5fb      	bpl.n	801e9be <_printf_i+0x192>
 801e9c6:	8019      	strh	r1, [r3, #0]
 801e9c8:	2300      	movs	r3, #0
 801e9ca:	6123      	str	r3, [r4, #16]
 801e9cc:	4665      	mov	r5, ip
 801e9ce:	e7b9      	b.n	801e944 <_printf_i+0x118>
 801e9d0:	6813      	ldr	r3, [r2, #0]
 801e9d2:	1d19      	adds	r1, r3, #4
 801e9d4:	6011      	str	r1, [r2, #0]
 801e9d6:	681d      	ldr	r5, [r3, #0]
 801e9d8:	6862      	ldr	r2, [r4, #4]
 801e9da:	2100      	movs	r1, #0
 801e9dc:	4628      	mov	r0, r5
 801e9de:	f7e9 fc47 	bl	8008270 <memchr>
 801e9e2:	b108      	cbz	r0, 801e9e8 <_printf_i+0x1bc>
 801e9e4:	1b40      	subs	r0, r0, r5
 801e9e6:	6060      	str	r0, [r4, #4]
 801e9e8:	6863      	ldr	r3, [r4, #4]
 801e9ea:	6123      	str	r3, [r4, #16]
 801e9ec:	2300      	movs	r3, #0
 801e9ee:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801e9f2:	e7a7      	b.n	801e944 <_printf_i+0x118>
 801e9f4:	6923      	ldr	r3, [r4, #16]
 801e9f6:	462a      	mov	r2, r5
 801e9f8:	4639      	mov	r1, r7
 801e9fa:	4630      	mov	r0, r6
 801e9fc:	47c0      	blx	r8
 801e9fe:	3001      	adds	r0, #1
 801ea00:	d0aa      	beq.n	801e958 <_printf_i+0x12c>
 801ea02:	6823      	ldr	r3, [r4, #0]
 801ea04:	079b      	lsls	r3, r3, #30
 801ea06:	d413      	bmi.n	801ea30 <_printf_i+0x204>
 801ea08:	68e0      	ldr	r0, [r4, #12]
 801ea0a:	9b03      	ldr	r3, [sp, #12]
 801ea0c:	4298      	cmp	r0, r3
 801ea0e:	bfb8      	it	lt
 801ea10:	4618      	movlt	r0, r3
 801ea12:	e7a3      	b.n	801e95c <_printf_i+0x130>
 801ea14:	2301      	movs	r3, #1
 801ea16:	464a      	mov	r2, r9
 801ea18:	4639      	mov	r1, r7
 801ea1a:	4630      	mov	r0, r6
 801ea1c:	47c0      	blx	r8
 801ea1e:	3001      	adds	r0, #1
 801ea20:	d09a      	beq.n	801e958 <_printf_i+0x12c>
 801ea22:	3501      	adds	r5, #1
 801ea24:	68e3      	ldr	r3, [r4, #12]
 801ea26:	9a03      	ldr	r2, [sp, #12]
 801ea28:	1a9b      	subs	r3, r3, r2
 801ea2a:	42ab      	cmp	r3, r5
 801ea2c:	dcf2      	bgt.n	801ea14 <_printf_i+0x1e8>
 801ea2e:	e7eb      	b.n	801ea08 <_printf_i+0x1dc>
 801ea30:	2500      	movs	r5, #0
 801ea32:	f104 0919 	add.w	r9, r4, #25
 801ea36:	e7f5      	b.n	801ea24 <_printf_i+0x1f8>
 801ea38:	2b00      	cmp	r3, #0
 801ea3a:	d1ac      	bne.n	801e996 <_printf_i+0x16a>
 801ea3c:	7803      	ldrb	r3, [r0, #0]
 801ea3e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 801ea42:	f104 0542 	add.w	r5, r4, #66	; 0x42
 801ea46:	e76c      	b.n	801e922 <_printf_i+0xf6>
 801ea48:	08032a01 	.word	0x08032a01
 801ea4c:	08032a12 	.word	0x08032a12

0801ea50 <_sbrk_r>:
 801ea50:	b538      	push	{r3, r4, r5, lr}
 801ea52:	4c06      	ldr	r4, [pc, #24]	; (801ea6c <_sbrk_r+0x1c>)
 801ea54:	2300      	movs	r3, #0
 801ea56:	4605      	mov	r5, r0
 801ea58:	4608      	mov	r0, r1
 801ea5a:	6023      	str	r3, [r4, #0]
 801ea5c:	f7ea fdae 	bl	80095bc <_sbrk>
 801ea60:	1c43      	adds	r3, r0, #1
 801ea62:	d102      	bne.n	801ea6a <_sbrk_r+0x1a>
 801ea64:	6823      	ldr	r3, [r4, #0]
 801ea66:	b103      	cbz	r3, 801ea6a <_sbrk_r+0x1a>
 801ea68:	602b      	str	r3, [r5, #0]
 801ea6a:	bd38      	pop	{r3, r4, r5, pc}
 801ea6c:	2000b52c 	.word	0x2000b52c

0801ea70 <__sread>:
 801ea70:	b510      	push	{r4, lr}
 801ea72:	460c      	mov	r4, r1
 801ea74:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ea78:	f000 fa48 	bl	801ef0c <_read_r>
 801ea7c:	2800      	cmp	r0, #0
 801ea7e:	bfab      	itete	ge
 801ea80:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 801ea82:	89a3      	ldrhlt	r3, [r4, #12]
 801ea84:	181b      	addge	r3, r3, r0
 801ea86:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801ea8a:	bfac      	ite	ge
 801ea8c:	6563      	strge	r3, [r4, #84]	; 0x54
 801ea8e:	81a3      	strhlt	r3, [r4, #12]
 801ea90:	bd10      	pop	{r4, pc}

0801ea92 <__swrite>:
 801ea92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ea96:	461f      	mov	r7, r3
 801ea98:	898b      	ldrh	r3, [r1, #12]
 801ea9a:	05db      	lsls	r3, r3, #23
 801ea9c:	4605      	mov	r5, r0
 801ea9e:	460c      	mov	r4, r1
 801eaa0:	4616      	mov	r6, r2
 801eaa2:	d505      	bpl.n	801eab0 <__swrite+0x1e>
 801eaa4:	2302      	movs	r3, #2
 801eaa6:	2200      	movs	r2, #0
 801eaa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eaac:	f000 f9b6 	bl	801ee1c <_lseek_r>
 801eab0:	89a3      	ldrh	r3, [r4, #12]
 801eab2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801eab6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801eaba:	81a3      	strh	r3, [r4, #12]
 801eabc:	4632      	mov	r2, r6
 801eabe:	463b      	mov	r3, r7
 801eac0:	4628      	mov	r0, r5
 801eac2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801eac6:	f000 b869 	b.w	801eb9c <_write_r>

0801eaca <__sseek>:
 801eaca:	b510      	push	{r4, lr}
 801eacc:	460c      	mov	r4, r1
 801eace:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ead2:	f000 f9a3 	bl	801ee1c <_lseek_r>
 801ead6:	1c43      	adds	r3, r0, #1
 801ead8:	89a3      	ldrh	r3, [r4, #12]
 801eada:	bf15      	itete	ne
 801eadc:	6560      	strne	r0, [r4, #84]	; 0x54
 801eade:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 801eae2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 801eae6:	81a3      	strheq	r3, [r4, #12]
 801eae8:	bf18      	it	ne
 801eaea:	81a3      	strhne	r3, [r4, #12]
 801eaec:	bd10      	pop	{r4, pc}

0801eaee <__sclose>:
 801eaee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801eaf2:	f000 b8d3 	b.w	801ec9c <_close_r>
	...

0801eaf8 <__swbuf_r>:
 801eaf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801eafa:	460e      	mov	r6, r1
 801eafc:	4614      	mov	r4, r2
 801eafe:	4605      	mov	r5, r0
 801eb00:	b118      	cbz	r0, 801eb0a <__swbuf_r+0x12>
 801eb02:	6983      	ldr	r3, [r0, #24]
 801eb04:	b90b      	cbnz	r3, 801eb0a <__swbuf_r+0x12>
 801eb06:	f7ff fba1 	bl	801e24c <__sinit>
 801eb0a:	4b21      	ldr	r3, [pc, #132]	; (801eb90 <__swbuf_r+0x98>)
 801eb0c:	429c      	cmp	r4, r3
 801eb0e:	d12a      	bne.n	801eb66 <__swbuf_r+0x6e>
 801eb10:	686c      	ldr	r4, [r5, #4]
 801eb12:	69a3      	ldr	r3, [r4, #24]
 801eb14:	60a3      	str	r3, [r4, #8]
 801eb16:	89a3      	ldrh	r3, [r4, #12]
 801eb18:	071a      	lsls	r2, r3, #28
 801eb1a:	d52e      	bpl.n	801eb7a <__swbuf_r+0x82>
 801eb1c:	6923      	ldr	r3, [r4, #16]
 801eb1e:	b363      	cbz	r3, 801eb7a <__swbuf_r+0x82>
 801eb20:	6923      	ldr	r3, [r4, #16]
 801eb22:	6820      	ldr	r0, [r4, #0]
 801eb24:	1ac0      	subs	r0, r0, r3
 801eb26:	6963      	ldr	r3, [r4, #20]
 801eb28:	b2f6      	uxtb	r6, r6
 801eb2a:	4283      	cmp	r3, r0
 801eb2c:	4637      	mov	r7, r6
 801eb2e:	dc04      	bgt.n	801eb3a <__swbuf_r+0x42>
 801eb30:	4621      	mov	r1, r4
 801eb32:	4628      	mov	r0, r5
 801eb34:	f000 f948 	bl	801edc8 <_fflush_r>
 801eb38:	bb28      	cbnz	r0, 801eb86 <__swbuf_r+0x8e>
 801eb3a:	68a3      	ldr	r3, [r4, #8]
 801eb3c:	3b01      	subs	r3, #1
 801eb3e:	60a3      	str	r3, [r4, #8]
 801eb40:	6823      	ldr	r3, [r4, #0]
 801eb42:	1c5a      	adds	r2, r3, #1
 801eb44:	6022      	str	r2, [r4, #0]
 801eb46:	701e      	strb	r6, [r3, #0]
 801eb48:	6963      	ldr	r3, [r4, #20]
 801eb4a:	3001      	adds	r0, #1
 801eb4c:	4283      	cmp	r3, r0
 801eb4e:	d004      	beq.n	801eb5a <__swbuf_r+0x62>
 801eb50:	89a3      	ldrh	r3, [r4, #12]
 801eb52:	07db      	lsls	r3, r3, #31
 801eb54:	d519      	bpl.n	801eb8a <__swbuf_r+0x92>
 801eb56:	2e0a      	cmp	r6, #10
 801eb58:	d117      	bne.n	801eb8a <__swbuf_r+0x92>
 801eb5a:	4621      	mov	r1, r4
 801eb5c:	4628      	mov	r0, r5
 801eb5e:	f000 f933 	bl	801edc8 <_fflush_r>
 801eb62:	b190      	cbz	r0, 801eb8a <__swbuf_r+0x92>
 801eb64:	e00f      	b.n	801eb86 <__swbuf_r+0x8e>
 801eb66:	4b0b      	ldr	r3, [pc, #44]	; (801eb94 <__swbuf_r+0x9c>)
 801eb68:	429c      	cmp	r4, r3
 801eb6a:	d101      	bne.n	801eb70 <__swbuf_r+0x78>
 801eb6c:	68ac      	ldr	r4, [r5, #8]
 801eb6e:	e7d0      	b.n	801eb12 <__swbuf_r+0x1a>
 801eb70:	4b09      	ldr	r3, [pc, #36]	; (801eb98 <__swbuf_r+0xa0>)
 801eb72:	429c      	cmp	r4, r3
 801eb74:	bf08      	it	eq
 801eb76:	68ec      	ldreq	r4, [r5, #12]
 801eb78:	e7cb      	b.n	801eb12 <__swbuf_r+0x1a>
 801eb7a:	4621      	mov	r1, r4
 801eb7c:	4628      	mov	r0, r5
 801eb7e:	f000 f81f 	bl	801ebc0 <__swsetup_r>
 801eb82:	2800      	cmp	r0, #0
 801eb84:	d0cc      	beq.n	801eb20 <__swbuf_r+0x28>
 801eb86:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 801eb8a:	4638      	mov	r0, r7
 801eb8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801eb8e:	bf00      	nop
 801eb90:	080329b0 	.word	0x080329b0
 801eb94:	080329d0 	.word	0x080329d0
 801eb98:	08032990 	.word	0x08032990

0801eb9c <_write_r>:
 801eb9c:	b538      	push	{r3, r4, r5, lr}
 801eb9e:	4c07      	ldr	r4, [pc, #28]	; (801ebbc <_write_r+0x20>)
 801eba0:	4605      	mov	r5, r0
 801eba2:	4608      	mov	r0, r1
 801eba4:	4611      	mov	r1, r2
 801eba6:	2200      	movs	r2, #0
 801eba8:	6022      	str	r2, [r4, #0]
 801ebaa:	461a      	mov	r2, r3
 801ebac:	f7ea fcb5 	bl	800951a <_write>
 801ebb0:	1c43      	adds	r3, r0, #1
 801ebb2:	d102      	bne.n	801ebba <_write_r+0x1e>
 801ebb4:	6823      	ldr	r3, [r4, #0]
 801ebb6:	b103      	cbz	r3, 801ebba <_write_r+0x1e>
 801ebb8:	602b      	str	r3, [r5, #0]
 801ebba:	bd38      	pop	{r3, r4, r5, pc}
 801ebbc:	2000b52c 	.word	0x2000b52c

0801ebc0 <__swsetup_r>:
 801ebc0:	4b32      	ldr	r3, [pc, #200]	; (801ec8c <__swsetup_r+0xcc>)
 801ebc2:	b570      	push	{r4, r5, r6, lr}
 801ebc4:	681d      	ldr	r5, [r3, #0]
 801ebc6:	4606      	mov	r6, r0
 801ebc8:	460c      	mov	r4, r1
 801ebca:	b125      	cbz	r5, 801ebd6 <__swsetup_r+0x16>
 801ebcc:	69ab      	ldr	r3, [r5, #24]
 801ebce:	b913      	cbnz	r3, 801ebd6 <__swsetup_r+0x16>
 801ebd0:	4628      	mov	r0, r5
 801ebd2:	f7ff fb3b 	bl	801e24c <__sinit>
 801ebd6:	4b2e      	ldr	r3, [pc, #184]	; (801ec90 <__swsetup_r+0xd0>)
 801ebd8:	429c      	cmp	r4, r3
 801ebda:	d10f      	bne.n	801ebfc <__swsetup_r+0x3c>
 801ebdc:	686c      	ldr	r4, [r5, #4]
 801ebde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ebe2:	b29a      	uxth	r2, r3
 801ebe4:	0715      	lsls	r5, r2, #28
 801ebe6:	d42c      	bmi.n	801ec42 <__swsetup_r+0x82>
 801ebe8:	06d0      	lsls	r0, r2, #27
 801ebea:	d411      	bmi.n	801ec10 <__swsetup_r+0x50>
 801ebec:	2209      	movs	r2, #9
 801ebee:	6032      	str	r2, [r6, #0]
 801ebf0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ebf4:	81a3      	strh	r3, [r4, #12]
 801ebf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801ebfa:	e03e      	b.n	801ec7a <__swsetup_r+0xba>
 801ebfc:	4b25      	ldr	r3, [pc, #148]	; (801ec94 <__swsetup_r+0xd4>)
 801ebfe:	429c      	cmp	r4, r3
 801ec00:	d101      	bne.n	801ec06 <__swsetup_r+0x46>
 801ec02:	68ac      	ldr	r4, [r5, #8]
 801ec04:	e7eb      	b.n	801ebde <__swsetup_r+0x1e>
 801ec06:	4b24      	ldr	r3, [pc, #144]	; (801ec98 <__swsetup_r+0xd8>)
 801ec08:	429c      	cmp	r4, r3
 801ec0a:	bf08      	it	eq
 801ec0c:	68ec      	ldreq	r4, [r5, #12]
 801ec0e:	e7e6      	b.n	801ebde <__swsetup_r+0x1e>
 801ec10:	0751      	lsls	r1, r2, #29
 801ec12:	d512      	bpl.n	801ec3a <__swsetup_r+0x7a>
 801ec14:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ec16:	b141      	cbz	r1, 801ec2a <__swsetup_r+0x6a>
 801ec18:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ec1c:	4299      	cmp	r1, r3
 801ec1e:	d002      	beq.n	801ec26 <__swsetup_r+0x66>
 801ec20:	4630      	mov	r0, r6
 801ec22:	f7ff fba5 	bl	801e370 <_free_r>
 801ec26:	2300      	movs	r3, #0
 801ec28:	6363      	str	r3, [r4, #52]	; 0x34
 801ec2a:	89a3      	ldrh	r3, [r4, #12]
 801ec2c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 801ec30:	81a3      	strh	r3, [r4, #12]
 801ec32:	2300      	movs	r3, #0
 801ec34:	6063      	str	r3, [r4, #4]
 801ec36:	6923      	ldr	r3, [r4, #16]
 801ec38:	6023      	str	r3, [r4, #0]
 801ec3a:	89a3      	ldrh	r3, [r4, #12]
 801ec3c:	f043 0308 	orr.w	r3, r3, #8
 801ec40:	81a3      	strh	r3, [r4, #12]
 801ec42:	6923      	ldr	r3, [r4, #16]
 801ec44:	b94b      	cbnz	r3, 801ec5a <__swsetup_r+0x9a>
 801ec46:	89a3      	ldrh	r3, [r4, #12]
 801ec48:	f403 7320 	and.w	r3, r3, #640	; 0x280
 801ec4c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801ec50:	d003      	beq.n	801ec5a <__swsetup_r+0x9a>
 801ec52:	4621      	mov	r1, r4
 801ec54:	4630      	mov	r0, r6
 801ec56:	f000 f917 	bl	801ee88 <__smakebuf_r>
 801ec5a:	89a2      	ldrh	r2, [r4, #12]
 801ec5c:	f012 0301 	ands.w	r3, r2, #1
 801ec60:	d00c      	beq.n	801ec7c <__swsetup_r+0xbc>
 801ec62:	2300      	movs	r3, #0
 801ec64:	60a3      	str	r3, [r4, #8]
 801ec66:	6963      	ldr	r3, [r4, #20]
 801ec68:	425b      	negs	r3, r3
 801ec6a:	61a3      	str	r3, [r4, #24]
 801ec6c:	6923      	ldr	r3, [r4, #16]
 801ec6e:	b953      	cbnz	r3, 801ec86 <__swsetup_r+0xc6>
 801ec70:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ec74:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 801ec78:	d1ba      	bne.n	801ebf0 <__swsetup_r+0x30>
 801ec7a:	bd70      	pop	{r4, r5, r6, pc}
 801ec7c:	0792      	lsls	r2, r2, #30
 801ec7e:	bf58      	it	pl
 801ec80:	6963      	ldrpl	r3, [r4, #20]
 801ec82:	60a3      	str	r3, [r4, #8]
 801ec84:	e7f2      	b.n	801ec6c <__swsetup_r+0xac>
 801ec86:	2000      	movs	r0, #0
 801ec88:	e7f7      	b.n	801ec7a <__swsetup_r+0xba>
 801ec8a:	bf00      	nop
 801ec8c:	2000005c 	.word	0x2000005c
 801ec90:	080329b0 	.word	0x080329b0
 801ec94:	080329d0 	.word	0x080329d0
 801ec98:	08032990 	.word	0x08032990

0801ec9c <_close_r>:
 801ec9c:	b538      	push	{r3, r4, r5, lr}
 801ec9e:	4c06      	ldr	r4, [pc, #24]	; (801ecb8 <_close_r+0x1c>)
 801eca0:	2300      	movs	r3, #0
 801eca2:	4605      	mov	r5, r0
 801eca4:	4608      	mov	r0, r1
 801eca6:	6023      	str	r3, [r4, #0]
 801eca8:	f7ea fc53 	bl	8009552 <_close>
 801ecac:	1c43      	adds	r3, r0, #1
 801ecae:	d102      	bne.n	801ecb6 <_close_r+0x1a>
 801ecb0:	6823      	ldr	r3, [r4, #0]
 801ecb2:	b103      	cbz	r3, 801ecb6 <_close_r+0x1a>
 801ecb4:	602b      	str	r3, [r5, #0]
 801ecb6:	bd38      	pop	{r3, r4, r5, pc}
 801ecb8:	2000b52c 	.word	0x2000b52c

0801ecbc <__sflush_r>:
 801ecbc:	898a      	ldrh	r2, [r1, #12]
 801ecbe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ecc2:	4605      	mov	r5, r0
 801ecc4:	0710      	lsls	r0, r2, #28
 801ecc6:	460c      	mov	r4, r1
 801ecc8:	d458      	bmi.n	801ed7c <__sflush_r+0xc0>
 801ecca:	684b      	ldr	r3, [r1, #4]
 801eccc:	2b00      	cmp	r3, #0
 801ecce:	dc05      	bgt.n	801ecdc <__sflush_r+0x20>
 801ecd0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801ecd2:	2b00      	cmp	r3, #0
 801ecd4:	dc02      	bgt.n	801ecdc <__sflush_r+0x20>
 801ecd6:	2000      	movs	r0, #0
 801ecd8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ecdc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ecde:	2e00      	cmp	r6, #0
 801ece0:	d0f9      	beq.n	801ecd6 <__sflush_r+0x1a>
 801ece2:	2300      	movs	r3, #0
 801ece4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801ece8:	682f      	ldr	r7, [r5, #0]
 801ecea:	6a21      	ldr	r1, [r4, #32]
 801ecec:	602b      	str	r3, [r5, #0]
 801ecee:	d032      	beq.n	801ed56 <__sflush_r+0x9a>
 801ecf0:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801ecf2:	89a3      	ldrh	r3, [r4, #12]
 801ecf4:	075a      	lsls	r2, r3, #29
 801ecf6:	d505      	bpl.n	801ed04 <__sflush_r+0x48>
 801ecf8:	6863      	ldr	r3, [r4, #4]
 801ecfa:	1ac0      	subs	r0, r0, r3
 801ecfc:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801ecfe:	b10b      	cbz	r3, 801ed04 <__sflush_r+0x48>
 801ed00:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801ed02:	1ac0      	subs	r0, r0, r3
 801ed04:	2300      	movs	r3, #0
 801ed06:	4602      	mov	r2, r0
 801ed08:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801ed0a:	6a21      	ldr	r1, [r4, #32]
 801ed0c:	4628      	mov	r0, r5
 801ed0e:	47b0      	blx	r6
 801ed10:	1c43      	adds	r3, r0, #1
 801ed12:	89a3      	ldrh	r3, [r4, #12]
 801ed14:	d106      	bne.n	801ed24 <__sflush_r+0x68>
 801ed16:	6829      	ldr	r1, [r5, #0]
 801ed18:	291d      	cmp	r1, #29
 801ed1a:	d848      	bhi.n	801edae <__sflush_r+0xf2>
 801ed1c:	4a29      	ldr	r2, [pc, #164]	; (801edc4 <__sflush_r+0x108>)
 801ed1e:	40ca      	lsrs	r2, r1
 801ed20:	07d6      	lsls	r6, r2, #31
 801ed22:	d544      	bpl.n	801edae <__sflush_r+0xf2>
 801ed24:	2200      	movs	r2, #0
 801ed26:	6062      	str	r2, [r4, #4]
 801ed28:	04d9      	lsls	r1, r3, #19
 801ed2a:	6922      	ldr	r2, [r4, #16]
 801ed2c:	6022      	str	r2, [r4, #0]
 801ed2e:	d504      	bpl.n	801ed3a <__sflush_r+0x7e>
 801ed30:	1c42      	adds	r2, r0, #1
 801ed32:	d101      	bne.n	801ed38 <__sflush_r+0x7c>
 801ed34:	682b      	ldr	r3, [r5, #0]
 801ed36:	b903      	cbnz	r3, 801ed3a <__sflush_r+0x7e>
 801ed38:	6560      	str	r0, [r4, #84]	; 0x54
 801ed3a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 801ed3c:	602f      	str	r7, [r5, #0]
 801ed3e:	2900      	cmp	r1, #0
 801ed40:	d0c9      	beq.n	801ecd6 <__sflush_r+0x1a>
 801ed42:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801ed46:	4299      	cmp	r1, r3
 801ed48:	d002      	beq.n	801ed50 <__sflush_r+0x94>
 801ed4a:	4628      	mov	r0, r5
 801ed4c:	f7ff fb10 	bl	801e370 <_free_r>
 801ed50:	2000      	movs	r0, #0
 801ed52:	6360      	str	r0, [r4, #52]	; 0x34
 801ed54:	e7c0      	b.n	801ecd8 <__sflush_r+0x1c>
 801ed56:	2301      	movs	r3, #1
 801ed58:	4628      	mov	r0, r5
 801ed5a:	47b0      	blx	r6
 801ed5c:	1c41      	adds	r1, r0, #1
 801ed5e:	d1c8      	bne.n	801ecf2 <__sflush_r+0x36>
 801ed60:	682b      	ldr	r3, [r5, #0]
 801ed62:	2b00      	cmp	r3, #0
 801ed64:	d0c5      	beq.n	801ecf2 <__sflush_r+0x36>
 801ed66:	2b1d      	cmp	r3, #29
 801ed68:	d001      	beq.n	801ed6e <__sflush_r+0xb2>
 801ed6a:	2b16      	cmp	r3, #22
 801ed6c:	d101      	bne.n	801ed72 <__sflush_r+0xb6>
 801ed6e:	602f      	str	r7, [r5, #0]
 801ed70:	e7b1      	b.n	801ecd6 <__sflush_r+0x1a>
 801ed72:	89a3      	ldrh	r3, [r4, #12]
 801ed74:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801ed78:	81a3      	strh	r3, [r4, #12]
 801ed7a:	e7ad      	b.n	801ecd8 <__sflush_r+0x1c>
 801ed7c:	690f      	ldr	r7, [r1, #16]
 801ed7e:	2f00      	cmp	r7, #0
 801ed80:	d0a9      	beq.n	801ecd6 <__sflush_r+0x1a>
 801ed82:	0793      	lsls	r3, r2, #30
 801ed84:	680e      	ldr	r6, [r1, #0]
 801ed86:	bf08      	it	eq
 801ed88:	694b      	ldreq	r3, [r1, #20]
 801ed8a:	600f      	str	r7, [r1, #0]
 801ed8c:	bf18      	it	ne
 801ed8e:	2300      	movne	r3, #0
 801ed90:	eba6 0807 	sub.w	r8, r6, r7
 801ed94:	608b      	str	r3, [r1, #8]
 801ed96:	f1b8 0f00 	cmp.w	r8, #0
 801ed9a:	dd9c      	ble.n	801ecd6 <__sflush_r+0x1a>
 801ed9c:	4643      	mov	r3, r8
 801ed9e:	463a      	mov	r2, r7
 801eda0:	6a21      	ldr	r1, [r4, #32]
 801eda2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801eda4:	4628      	mov	r0, r5
 801eda6:	47b0      	blx	r6
 801eda8:	2800      	cmp	r0, #0
 801edaa:	dc06      	bgt.n	801edba <__sflush_r+0xfe>
 801edac:	89a3      	ldrh	r3, [r4, #12]
 801edae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801edb2:	81a3      	strh	r3, [r4, #12]
 801edb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801edb8:	e78e      	b.n	801ecd8 <__sflush_r+0x1c>
 801edba:	4407      	add	r7, r0
 801edbc:	eba8 0800 	sub.w	r8, r8, r0
 801edc0:	e7e9      	b.n	801ed96 <__sflush_r+0xda>
 801edc2:	bf00      	nop
 801edc4:	20400001 	.word	0x20400001

0801edc8 <_fflush_r>:
 801edc8:	b538      	push	{r3, r4, r5, lr}
 801edca:	690b      	ldr	r3, [r1, #16]
 801edcc:	4605      	mov	r5, r0
 801edce:	460c      	mov	r4, r1
 801edd0:	b1db      	cbz	r3, 801ee0a <_fflush_r+0x42>
 801edd2:	b118      	cbz	r0, 801eddc <_fflush_r+0x14>
 801edd4:	6983      	ldr	r3, [r0, #24]
 801edd6:	b90b      	cbnz	r3, 801eddc <_fflush_r+0x14>
 801edd8:	f7ff fa38 	bl	801e24c <__sinit>
 801eddc:	4b0c      	ldr	r3, [pc, #48]	; (801ee10 <_fflush_r+0x48>)
 801edde:	429c      	cmp	r4, r3
 801ede0:	d109      	bne.n	801edf6 <_fflush_r+0x2e>
 801ede2:	686c      	ldr	r4, [r5, #4]
 801ede4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ede8:	b17b      	cbz	r3, 801ee0a <_fflush_r+0x42>
 801edea:	4621      	mov	r1, r4
 801edec:	4628      	mov	r0, r5
 801edee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801edf2:	f7ff bf63 	b.w	801ecbc <__sflush_r>
 801edf6:	4b07      	ldr	r3, [pc, #28]	; (801ee14 <_fflush_r+0x4c>)
 801edf8:	429c      	cmp	r4, r3
 801edfa:	d101      	bne.n	801ee00 <_fflush_r+0x38>
 801edfc:	68ac      	ldr	r4, [r5, #8]
 801edfe:	e7f1      	b.n	801ede4 <_fflush_r+0x1c>
 801ee00:	4b05      	ldr	r3, [pc, #20]	; (801ee18 <_fflush_r+0x50>)
 801ee02:	429c      	cmp	r4, r3
 801ee04:	bf08      	it	eq
 801ee06:	68ec      	ldreq	r4, [r5, #12]
 801ee08:	e7ec      	b.n	801ede4 <_fflush_r+0x1c>
 801ee0a:	2000      	movs	r0, #0
 801ee0c:	bd38      	pop	{r3, r4, r5, pc}
 801ee0e:	bf00      	nop
 801ee10:	080329b0 	.word	0x080329b0
 801ee14:	080329d0 	.word	0x080329d0
 801ee18:	08032990 	.word	0x08032990

0801ee1c <_lseek_r>:
 801ee1c:	b538      	push	{r3, r4, r5, lr}
 801ee1e:	4c07      	ldr	r4, [pc, #28]	; (801ee3c <_lseek_r+0x20>)
 801ee20:	4605      	mov	r5, r0
 801ee22:	4608      	mov	r0, r1
 801ee24:	4611      	mov	r1, r2
 801ee26:	2200      	movs	r2, #0
 801ee28:	6022      	str	r2, [r4, #0]
 801ee2a:	461a      	mov	r2, r3
 801ee2c:	f7ea fbb8 	bl	80095a0 <_lseek>
 801ee30:	1c43      	adds	r3, r0, #1
 801ee32:	d102      	bne.n	801ee3a <_lseek_r+0x1e>
 801ee34:	6823      	ldr	r3, [r4, #0]
 801ee36:	b103      	cbz	r3, 801ee3a <_lseek_r+0x1e>
 801ee38:	602b      	str	r3, [r5, #0]
 801ee3a:	bd38      	pop	{r3, r4, r5, pc}
 801ee3c:	2000b52c 	.word	0x2000b52c

0801ee40 <__swhatbuf_r>:
 801ee40:	b570      	push	{r4, r5, r6, lr}
 801ee42:	460e      	mov	r6, r1
 801ee44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ee48:	2900      	cmp	r1, #0
 801ee4a:	b096      	sub	sp, #88	; 0x58
 801ee4c:	4614      	mov	r4, r2
 801ee4e:	461d      	mov	r5, r3
 801ee50:	da07      	bge.n	801ee62 <__swhatbuf_r+0x22>
 801ee52:	2300      	movs	r3, #0
 801ee54:	602b      	str	r3, [r5, #0]
 801ee56:	89b3      	ldrh	r3, [r6, #12]
 801ee58:	061a      	lsls	r2, r3, #24
 801ee5a:	d410      	bmi.n	801ee7e <__swhatbuf_r+0x3e>
 801ee5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801ee60:	e00e      	b.n	801ee80 <__swhatbuf_r+0x40>
 801ee62:	466a      	mov	r2, sp
 801ee64:	f000 f864 	bl	801ef30 <_fstat_r>
 801ee68:	2800      	cmp	r0, #0
 801ee6a:	dbf2      	blt.n	801ee52 <__swhatbuf_r+0x12>
 801ee6c:	9a01      	ldr	r2, [sp, #4]
 801ee6e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801ee72:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 801ee76:	425a      	negs	r2, r3
 801ee78:	415a      	adcs	r2, r3
 801ee7a:	602a      	str	r2, [r5, #0]
 801ee7c:	e7ee      	b.n	801ee5c <__swhatbuf_r+0x1c>
 801ee7e:	2340      	movs	r3, #64	; 0x40
 801ee80:	2000      	movs	r0, #0
 801ee82:	6023      	str	r3, [r4, #0]
 801ee84:	b016      	add	sp, #88	; 0x58
 801ee86:	bd70      	pop	{r4, r5, r6, pc}

0801ee88 <__smakebuf_r>:
 801ee88:	898b      	ldrh	r3, [r1, #12]
 801ee8a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 801ee8c:	079d      	lsls	r5, r3, #30
 801ee8e:	4606      	mov	r6, r0
 801ee90:	460c      	mov	r4, r1
 801ee92:	d507      	bpl.n	801eea4 <__smakebuf_r+0x1c>
 801ee94:	f104 0347 	add.w	r3, r4, #71	; 0x47
 801ee98:	6023      	str	r3, [r4, #0]
 801ee9a:	6123      	str	r3, [r4, #16]
 801ee9c:	2301      	movs	r3, #1
 801ee9e:	6163      	str	r3, [r4, #20]
 801eea0:	b002      	add	sp, #8
 801eea2:	bd70      	pop	{r4, r5, r6, pc}
 801eea4:	ab01      	add	r3, sp, #4
 801eea6:	466a      	mov	r2, sp
 801eea8:	f7ff ffca 	bl	801ee40 <__swhatbuf_r>
 801eeac:	9900      	ldr	r1, [sp, #0]
 801eeae:	4605      	mov	r5, r0
 801eeb0:	4630      	mov	r0, r6
 801eeb2:	f7ff faab 	bl	801e40c <_malloc_r>
 801eeb6:	b948      	cbnz	r0, 801eecc <__smakebuf_r+0x44>
 801eeb8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801eebc:	059a      	lsls	r2, r3, #22
 801eebe:	d4ef      	bmi.n	801eea0 <__smakebuf_r+0x18>
 801eec0:	f023 0303 	bic.w	r3, r3, #3
 801eec4:	f043 0302 	orr.w	r3, r3, #2
 801eec8:	81a3      	strh	r3, [r4, #12]
 801eeca:	e7e3      	b.n	801ee94 <__smakebuf_r+0xc>
 801eecc:	4b0d      	ldr	r3, [pc, #52]	; (801ef04 <__smakebuf_r+0x7c>)
 801eece:	62b3      	str	r3, [r6, #40]	; 0x28
 801eed0:	89a3      	ldrh	r3, [r4, #12]
 801eed2:	6020      	str	r0, [r4, #0]
 801eed4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 801eed8:	81a3      	strh	r3, [r4, #12]
 801eeda:	9b00      	ldr	r3, [sp, #0]
 801eedc:	6163      	str	r3, [r4, #20]
 801eede:	9b01      	ldr	r3, [sp, #4]
 801eee0:	6120      	str	r0, [r4, #16]
 801eee2:	b15b      	cbz	r3, 801eefc <__smakebuf_r+0x74>
 801eee4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801eee8:	4630      	mov	r0, r6
 801eeea:	f000 f833 	bl	801ef54 <_isatty_r>
 801eeee:	b128      	cbz	r0, 801eefc <__smakebuf_r+0x74>
 801eef0:	89a3      	ldrh	r3, [r4, #12]
 801eef2:	f023 0303 	bic.w	r3, r3, #3
 801eef6:	f043 0301 	orr.w	r3, r3, #1
 801eefa:	81a3      	strh	r3, [r4, #12]
 801eefc:	89a3      	ldrh	r3, [r4, #12]
 801eefe:	431d      	orrs	r5, r3
 801ef00:	81a5      	strh	r5, [r4, #12]
 801ef02:	e7cd      	b.n	801eea0 <__smakebuf_r+0x18>
 801ef04:	0801e215 	.word	0x0801e215

0801ef08 <__malloc_lock>:
 801ef08:	4770      	bx	lr

0801ef0a <__malloc_unlock>:
 801ef0a:	4770      	bx	lr

0801ef0c <_read_r>:
 801ef0c:	b538      	push	{r3, r4, r5, lr}
 801ef0e:	4c07      	ldr	r4, [pc, #28]	; (801ef2c <_read_r+0x20>)
 801ef10:	4605      	mov	r5, r0
 801ef12:	4608      	mov	r0, r1
 801ef14:	4611      	mov	r1, r2
 801ef16:	2200      	movs	r2, #0
 801ef18:	6022      	str	r2, [r4, #0]
 801ef1a:	461a      	mov	r2, r3
 801ef1c:	f7ea fae0 	bl	80094e0 <_read>
 801ef20:	1c43      	adds	r3, r0, #1
 801ef22:	d102      	bne.n	801ef2a <_read_r+0x1e>
 801ef24:	6823      	ldr	r3, [r4, #0]
 801ef26:	b103      	cbz	r3, 801ef2a <_read_r+0x1e>
 801ef28:	602b      	str	r3, [r5, #0]
 801ef2a:	bd38      	pop	{r3, r4, r5, pc}
 801ef2c:	2000b52c 	.word	0x2000b52c

0801ef30 <_fstat_r>:
 801ef30:	b538      	push	{r3, r4, r5, lr}
 801ef32:	4c07      	ldr	r4, [pc, #28]	; (801ef50 <_fstat_r+0x20>)
 801ef34:	2300      	movs	r3, #0
 801ef36:	4605      	mov	r5, r0
 801ef38:	4608      	mov	r0, r1
 801ef3a:	4611      	mov	r1, r2
 801ef3c:	6023      	str	r3, [r4, #0]
 801ef3e:	f7ea fb14 	bl	800956a <_fstat>
 801ef42:	1c43      	adds	r3, r0, #1
 801ef44:	d102      	bne.n	801ef4c <_fstat_r+0x1c>
 801ef46:	6823      	ldr	r3, [r4, #0]
 801ef48:	b103      	cbz	r3, 801ef4c <_fstat_r+0x1c>
 801ef4a:	602b      	str	r3, [r5, #0]
 801ef4c:	bd38      	pop	{r3, r4, r5, pc}
 801ef4e:	bf00      	nop
 801ef50:	2000b52c 	.word	0x2000b52c

0801ef54 <_isatty_r>:
 801ef54:	b538      	push	{r3, r4, r5, lr}
 801ef56:	4c06      	ldr	r4, [pc, #24]	; (801ef70 <_isatty_r+0x1c>)
 801ef58:	2300      	movs	r3, #0
 801ef5a:	4605      	mov	r5, r0
 801ef5c:	4608      	mov	r0, r1
 801ef5e:	6023      	str	r3, [r4, #0]
 801ef60:	f7ea fb13 	bl	800958a <_isatty>
 801ef64:	1c43      	adds	r3, r0, #1
 801ef66:	d102      	bne.n	801ef6e <_isatty_r+0x1a>
 801ef68:	6823      	ldr	r3, [r4, #0]
 801ef6a:	b103      	cbz	r3, 801ef6e <_isatty_r+0x1a>
 801ef6c:	602b      	str	r3, [r5, #0]
 801ef6e:	bd38      	pop	{r3, r4, r5, pc}
 801ef70:	2000b52c 	.word	0x2000b52c

0801ef74 <_init>:
 801ef74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ef76:	bf00      	nop
 801ef78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ef7a:	bc08      	pop	{r3}
 801ef7c:	469e      	mov	lr, r3
 801ef7e:	4770      	bx	lr

0801ef80 <_fini>:
 801ef80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ef82:	bf00      	nop
 801ef84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801ef86:	bc08      	pop	{r3}
 801ef88:	469e      	mov	lr, r3
 801ef8a:	4770      	bx	lr
