
---------- Begin Simulation Statistics ----------
final_tick                                26212686250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    256                       # Simulator instruction rate (inst/s)
host_mem_usage                                9155356                       # Number of bytes of host memory used
host_op_rate                                      262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32955.78                       # Real time elapsed on the host
host_tick_rate                                 682940                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8427702                       # Number of instructions simulated
sim_ops                                       8631754                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022507                       # Number of seconds simulated
sim_ticks                                 22506808125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.625295                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  438279                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448940                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                577                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3967                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            447057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3526                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1365                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473423                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9154                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          818                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2786086                       # Number of instructions committed
system.cpu.committedOps                       2824143                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.381955                       # CPI: cycles per instruction
system.cpu.discardedOps                         10796                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1416914                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           864409                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2899813                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295687                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                          9422418                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1844010     65.29%     65.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1305      0.05%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99150      3.51%     68.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                879678     31.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2824143                       # Class of committed instruction
system.cpu.quiesceCycles                     26588475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6522605                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          675                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        813031                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254872                       # Transaction distribution
system.membus.trans_dist::ReadResp             255529                       # Transaction distribution
system.membus.trans_dist::WriteReq             157018                       # Transaction distribution
system.membus.trans_dist::WriteResp            157018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          299                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict              294                       # Transaction distribution
system.membus.trans_dist::ReadExReq               166                       # Transaction distribution
system.membus.trans_dist::ReadExResp              166                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            308                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           349                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       405807                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        405807                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          713                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       813169                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       825376                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1637703                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19712                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75133                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26065893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1224546                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006453                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1224495    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      51      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1224546                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2099083544                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12313750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              648000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2420250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9628905                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1565274445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1572250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2911830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       727958                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3639788                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       727958                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2911830                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3639788                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3639788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3639788                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7279575                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       549708                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       549708                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1778328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28311197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2949520875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2390224875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1569612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2911830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4367745                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5823660                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13103235                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5823660                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4367745                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10191405                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2911830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10191405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10191405                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23294640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2183873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10191405                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2183873                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14559150                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4367745                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1501768                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5869513                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2183873                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14559150                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3685640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20428663                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       151552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       151552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       811614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       508753                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       508753    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       508753                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1202566000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1961104736                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20382810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23294640                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2004782186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43677451                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43738410                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87415861                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004782186                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64121220                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23294640                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092198047                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9043968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28114948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252932                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27000836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       282624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4935681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507905                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3194881                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20382810                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    824048079                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401832546                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2911830                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1249175265                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    477540127                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    722134028                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1199674154                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20382810                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1301588206                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1123966573                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2911830                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2448849419                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19712                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20864                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19712                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19712                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          308                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          326                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       875824                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51185                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         927008                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       875824                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       875824                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       875824                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51185                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        927008                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15728644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16303528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9722944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       245761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             497                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254752                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          369                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       141312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151921                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20443770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    698839387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2183873                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1501768                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1413261                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724382059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1049283                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20382810                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401832546                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5823660                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       727958                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2183873                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            432000128                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1049283                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40826580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1100671933                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8007533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       727958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3685640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1413261                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1156382187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       369.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449512250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464595                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             161251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254752                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151921                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254752                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151921                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15892                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8224816425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1272610000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14906018925                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.76                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.76                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       218                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237354                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  141468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254749                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151921                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    440                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.296761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.484584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.460339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          668      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          698      2.53%      4.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          433      1.57%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          349      1.26%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          484      1.75%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          379      1.37%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      1.53%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          486      1.76%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23714     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     727.245714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    966.345289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            205     58.57%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.29%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.29%     59.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.29%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.29%     59.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           49     14.00%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.86%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     21.71%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.29%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      1.43%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     434.091429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    159.899022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.950160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            106     30.29%     30.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      5.14%     35.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            40     11.43%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           22      6.29%     53.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      1.71%     54.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.14%     56.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.29%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.14%     60.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.57%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.86%     62.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.29%     62.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.29%     62.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.29%     62.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      5.14%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     32.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16289408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9723648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16303528                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9722944                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       723.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    432.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22506666250                       # Total gap between requests
system.mem_ctrls.avgGap                      55343.40                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15715332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31424                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9043008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20443769.611600577831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 698247921.816323757172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2138375.185530667193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1501767.812311680289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1396199.755446220050                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1123215.689208262600                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20382810.279100827873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401789891.741923749447                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5823660.079743093811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 727957.509967886726                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2183872.529903660063                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       245761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          497                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          369                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       141312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    421081195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14378980555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43769670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     38712660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23474845                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18020200065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5755472000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 436086326625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1318611500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  32932852625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    511067000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58516.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56991.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73042.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47233.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48835230.53                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    802939.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3085982.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    643853.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 128643955.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    665451.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16482193730                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1217580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4809256520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29728106.887299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    172197737.360149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9594674500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16618011750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1489064                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489064                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1489064                       # number of overall hits
system.cpu.icache.overall_hits::total         1489064                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          308                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            308                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          308                       # number of overall misses
system.cpu.icache.overall_misses::total           308                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13440000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13440000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13440000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13440000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1489372                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1489372                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1489372                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1489372                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43636.363636                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43636.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43636.363636                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43636.363636                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          308                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          308                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          308                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          308                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12955625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12955625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12955625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12955625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42063.717532                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42063.717532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42063.717532                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42063.717532                       # average overall mshr miss latency
system.cpu.icache.replacements                     97                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1489064                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489064                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          308                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           308                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13440000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13440000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1489372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1489372                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43636.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43636.363636                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          308                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12955625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12955625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42063.717532                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42063.717532                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.309697                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              118751                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                97                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1224.237113                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.309697                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2979052                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2979052                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       159837                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           159837                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       159837                       # number of overall hits
system.cpu.dcache.overall_hits::total          159837                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          663                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            663                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          663                       # number of overall misses
system.cpu.dcache.overall_misses::total           663                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52272625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52272625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52272625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52272625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       160500                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       160500                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       160500                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       160500                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004131                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004131                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004131                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004131                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78842.571644                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78842.571644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78842.571644                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78842.571644                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          299                       # number of writebacks
system.cpu.dcache.writebacks::total               299                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          515                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          515                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40411750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40411750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40411750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40411750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13416375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13416375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003209                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003209                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003209                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003209                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78469.417476                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78469.417476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78469.417476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78469.417476                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.552359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.552359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    496                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98185                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29153875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29153875                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98542                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003623                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81663.515406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81663.515406                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          349                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28104375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28104375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13416375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13416375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003542                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80528.295129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80528.295129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.529984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.529984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23118750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23118750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75551.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75551.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12307375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12307375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74140.813253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74140.813253                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4236302250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4236302250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.204474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.204474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        83572                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        83572                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       322235                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       322235                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4096766294                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4096766294                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12713.598132                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12713.598132                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.799872                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                7308                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               566                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             12.911661                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.799872                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.933203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.933203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3888971                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3888971                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26212686250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26212811250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    256                       # Simulator instruction rate (inst/s)
host_mem_usage                                9155356                       # Number of bytes of host memory used
host_op_rate                                      262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 32955.87                       # Real time elapsed on the host
host_tick_rate                                 682941                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8427711                       # Number of instructions simulated
sim_ops                                       8631769                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.022507                       # Number of seconds simulated
sim_ticks                                 22506933125                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.624871                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  438281                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               448944                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                578                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              3969                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            447057                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3526                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4891                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1365                       # Number of indirect misses.
system.cpu.branchPred.lookups                  473429                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    9156                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          818                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2786095                       # Number of instructions committed
system.cpu.committedOps                       2824158                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.382016                       # CPI: cycles per instruction
system.cpu.discardedOps                         10803                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         1                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1416931                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions             97757                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           864410                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2899968                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295682                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                          9422618                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1844018     65.29%     65.29% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1305      0.05%     65.34% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     65.34% # Class of committed instruction
system.cpu.op_class_0::MemRead                  99156      3.51%     68.85% # Class of committed instruction
system.cpu.op_class_0::MemWrite                879678     31.15%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2824158                       # Class of committed instruction
system.cpu.quiesceCycles                     26588475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6522650                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests           39                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          677                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        813035                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              254872                       # Transaction distribution
system.membus.trans_dist::ReadResp             255531                       # Transaction distribution
system.membus.trans_dist::WriteReq             157018                       # Transaction distribution
system.membus.trans_dist::WriteResp            157018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          300                       # Transaction distribution
system.membus.trans_dist::WriteClean               70                       # Transaction distribution
system.membus.trans_dist::CleanEvict              295                       # Transaction distribution
system.membus.trans_dist::ReadExReq               166                       # Transaction distribution
system.membus.trans_dist::ReadExResp              166                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            309                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           350                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       405807                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        405807                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          716                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           41                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       813172                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       825379                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       811614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1637709                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        19776                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        55552                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        75261                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26066085                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1224548                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000042                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.006453                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1224497    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      51      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1224548                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2099090419                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               9.3                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12313750                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              650375                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2420250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9634655                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1565274445                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              7.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1577250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2911814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       727953                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3639767                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       727953                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2911814                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3639767                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3639767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3639767                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7279535                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       339456                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       549708                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       549708                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        28672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       122992                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1778328                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       458752                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      1967452                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28311197                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2949520875                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             13.1                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2390224875                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.6                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1569612000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          7.0                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2911814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4367721                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5823628                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     13103162                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5823628                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4367721                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total     10191349                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2911814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0     10191349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma     10191349                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     23294511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2183860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0     10191349                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2183860                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14559069                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4367721                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1501759                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5869480                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2183860                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14559069                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3685620                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      20428550                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       254255                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       151552                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       151552                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        28728                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       811614                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       918876                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25971048                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       508753                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       508753    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       508753                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1202566000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.3                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1422803000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.3                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1961093844                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     20382697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     23294511                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   2004771052                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     43677208                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     43738167                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     87415375                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   2004771052                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     64120864                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     23294511                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2092186427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      9043968                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28114948                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16252932                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27000836                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       282624                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4935681                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       507905                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3194881                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     20382697                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    824043502                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    401830314                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2911814                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1249168327                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    477537474                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    722130017                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1199667491                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     20382697                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1301580977                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1123960331                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2911814                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2448835818                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        19776                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1152                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        20928                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        19776                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          309                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           18                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          327                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst       878663                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        51184                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total         929847                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst       878663                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total       878663                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst       878663                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        51184                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total        929847                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       460124                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15728644                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          31872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16303592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        23680                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      9043968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9723008                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         7196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       245761                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             498                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              254753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          370                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       141312                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             151922                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     20443656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    698835506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2183860                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1501759                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1416097                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             724380879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1052120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     20382697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    401830314                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5823628                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       727953                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2183860                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            432000573                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1052120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     40826353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1100665820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      8007488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       727953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3685620                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1416097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1156381452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       370.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     14364.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2800.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006449512250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          350                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          350                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              464598                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             161251                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      254753                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     151922                       # Number of write requests accepted
system.mem_ctrls.readBursts                    254753                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   151922                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    230                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15824                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15936                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             15937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15926                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             15950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15875                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15885                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9501                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9507                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9479                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9467                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9466                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9484                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9492                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9515                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9522                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.85                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8224816425                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1272615000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14906045175                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32314.63                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58564.63                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       218                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237355                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  141468                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.12                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                254750                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               151922                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     715                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     841                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     965                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8870                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    120                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    112                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3271                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1766                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1217                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1221                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1224                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1244                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    440                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27635                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    941.296761                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   864.484584                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   233.460339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          668      2.42%      2.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          698      2.53%      4.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          433      1.57%      6.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          349      1.26%      7.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          484      1.75%      9.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          379      1.37%     10.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          424      1.53%     12.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          486      1.76%     14.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23714     85.81%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27635                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          350                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     727.245714                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    966.345289                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            205     58.57%     58.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.29%     58.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            1      0.29%     59.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.29%     59.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.29%     59.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           49     14.00%     73.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1984-2047            3      0.86%     74.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2111           76     21.71%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2240-2303            1      0.29%     96.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3008-3071            6      1.71%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3135            5      1.43%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4032-4095            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           350                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          350                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     434.091429                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    159.899022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    463.950160                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            106     30.29%     30.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            18      5.14%     35.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            40     11.43%     46.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           22      6.29%     53.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            6      1.71%     54.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            4      1.14%     56.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            4      1.14%     57.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            8      2.29%     59.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            4      1.14%     60.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.57%     61.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            3      0.86%     62.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::736-767            1      0.29%     62.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::800-831            1      0.29%     62.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::832-863            1      0.29%     62.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023           18      5.14%     68.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          112     32.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           350                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16289472                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9723648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16303592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9723008                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       723.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       432.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    724.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    432.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.38                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   22507007500                       # Total gap between requests
system.mem_ctrls.avgGap                      55343.97                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       460124                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15715332                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        48128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31488                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        25280                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      9043008                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 20443656.070089291781                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 698244043.856152892113                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2138363.309328045230                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1501759.471727225929                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1399035.569400795503                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1123209.451043321518                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 20382697.076148174703                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 401787660.263463795185                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5823627.736042335629                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 727953.467005291954                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2183860.401015875861                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         7196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       245761                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          498                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          370                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       141312                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    421081195                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14378980555                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     43769670                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     38712660                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     23501095                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  18020200065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   5755472000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 436086326625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1318611500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma  32932852625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    511067000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58516.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58507.98                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     56991.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     73042.75                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     47190.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  48703243.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma    802939.73                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   3085982.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    643853.27                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma 128643955.57                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    665451.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  16482193730                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1217580000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4809381520                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     29728106.887299                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    172197737.360149                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value        31000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545337500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON      9594799500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16618011750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1489074                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1489074                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1489074                       # number of overall hits
system.cpu.icache.overall_hits::total         1489074                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          309                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            309                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          309                       # number of overall misses
system.cpu.icache.overall_misses::total           309                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     13483125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     13483125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     13483125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     13483125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1489383                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1489383                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1489383                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1489383                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000207                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000207                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000207                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000207                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43634.708738                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43634.708738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43634.708738                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43634.708738                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          309                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          309                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          309                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     12997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     12997000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     12997000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     12997000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000207                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000207                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42061.488673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42061.488673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42061.488673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42061.488673                       # average overall mshr miss latency
system.cpu.icache.replacements                     98                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1489074                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1489074                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          309                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           309                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     13483125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     13483125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1489383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1489383                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000207                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43634.708738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43634.708738                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          309                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     12997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     12997000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000207                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42061.488673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42061.488673                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           436.309728                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3119284                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               540                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5776.451852                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   436.309728                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.852167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.852167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          437                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2979075                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2979075                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       159842                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           159842                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       159842                       # number of overall hits
system.cpu.dcache.overall_hits::total          159842                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          664                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            664                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          664                       # number of overall misses
system.cpu.dcache.overall_misses::total           664                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     52333250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     52333250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     52333250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     52333250                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       160506                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       160506                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       160506                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       160506                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004137                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004137                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004137                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004137                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78815.135542                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78815.135542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78815.135542                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78815.135542                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          300                       # number of writebacks
system.cpu.dcache.writebacks::total               300                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     40470625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     40470625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     40470625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     40470625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13416375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13416375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003215                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003215                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003215                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003215                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78431.443798                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78431.443798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78431.443798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78431.443798                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2205.552359                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2205.552359                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    497                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        98190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           98190                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     29214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     29214500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98548                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003633                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 81604.748603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 81604.748603                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          350                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     28163250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     28163250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13416375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13416375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003552                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 80466.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80466.428571                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21744.529984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21744.529984                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        61652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          61652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          306                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     23118750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     23118750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        61958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        61958                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004939                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 75551.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 75551.470588                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          140                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          166                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     12307375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     12307375                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002679                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 74140.813253                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 74140.813253                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       405807                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4236302250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4236302250                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10439.204474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10439.204474                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        83572                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        83572                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       322235                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       322235                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4096766294                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4096766294                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 12713.598132                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 12713.598132                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           477.799779                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              163567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.111868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   477.799779                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.933203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.933203                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3888996                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3888996                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26212811250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
