m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/bob90/verilog/IC_context_practice/2018/B_ICC2018_priliminary_grad_cell_based/B_ICC2018_priliminary_grad_cell_based
vSET
Z0 !s110 1643639452
!i10b 1
!s100 39hd[HM`jka>QglA>:;@;3
I>;N_d=X8mHPL`_YE?ZK7o0
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim
w1643639443
8C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v
FC:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v
L0 4
Z3 OV;L;10.6d;65
r1
!s85 0
31
Z4 !s108 1643639452.000000
!s107 C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/SET.v|
!i113 1
Z5 o-work work
Z6 tCvgOpt 0
n@s@e@t
vtestfixture1
R0
!i10b 1
!s100 bD[G5z3=;aPmVmX1SE5^G0
I@3HE<IAn257kbR4T1zLRc1
R1
R2
w1643364002
8C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v
FC:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v
L0 7
R3
r1
!s85 0
31
R4
!s107 C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/bob90/verilog/IC_context_practice/2015/icc2015cb_pre/sim/testfixture1.v|
!i113 1
R5
R6
