// Seed: 811239494
`timescale 1ps / 1 ps
module module_0 (
    input supply1 id_0,
    output id_1,
    input id_2
    , id_3
);
  logic id_4;
  pullup (1'd0 + id_2 + ~id_0[1'h0], 1);
  logic id_5;
endmodule
