# Generated by Yosys 0.29 (git sha1 9c5a60eb201, gcc 12.2.0 -fPIC -Os)
autoidx 1661
attribute \src "stream_serializer_wide.v:2.1-288.10"
module \top
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$189.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$189.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$189.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$192.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$192.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$192.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$195.A
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$195.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$195.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$195.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$195.lcu.G
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:231.22-231.42|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 2 $auto$alumacc.cc:485:replace_alu$198.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:231.22-231.42|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 2 $auto$alumacc.cc:485:replace_alu$198.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$201.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$201.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$201.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$204.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$204.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$204.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$207.A
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$207.CO
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$207.X
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$207.Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$207.lcu.G
  wire $auto$opt_dff.cc:194:make_patterns_logic$169
  wire $auto$opt_dff.cc:194:make_patterns_logic$171
  wire $auto$opt_dff.cc:194:make_patterns_logic$183
  wire $auto$opt_dff.cc:194:make_patterns_logic$185
  wire $auto$opt_dff.cc:219:make_patterns_logic$173
  wire $auto$opt_dff.cc:219:make_patterns_logic$187
  wire $auto$rtlil.cc:2429:And$264
  wire $auto$rtlil.cc:2429:And$266
  wire $auto$rtlil.cc:2429:And$274
  wire $auto$rtlil.cc:2429:And$282
  wire $auto$rtlil.cc:2429:And$284
  wire $auto$rtlil.cc:2429:And$290
  wire $auto$rtlil.cc:2429:And$298
  wire $auto$rtlil.cc:2429:And$300
  wire $auto$rtlil.cc:2429:And$306
  wire $auto$rtlil.cc:2429:And$312
  wire $auto$rtlil.cc:2429:And$314
  wire $auto$rtlil.cc:2429:And$320
  wire $auto$rtlil.cc:2429:And$369
  wire $auto$rtlil.cc:2429:And$371
  wire $auto$rtlil.cc:2429:And$379
  wire $auto$rtlil.cc:2429:And$387
  wire $auto$rtlil.cc:2429:And$389
  wire $auto$rtlil.cc:2429:And$395
  wire $auto$rtlil.cc:2429:And$403
  wire $auto$rtlil.cc:2429:And$405
  wire $auto$rtlil.cc:2429:And$411
  wire $auto$rtlil.cc:2429:And$417
  wire $auto$rtlil.cc:2429:And$419
  wire $auto$rtlil.cc:2429:And$425
  wire $auto$rtlil.cc:2437:Eq$260
  wire $auto$rtlil.cc:2437:Eq$262
  wire $auto$rtlil.cc:2437:Eq$365
  wire $auto$rtlil.cc:2437:Eq$367
  wire $auto$rtlil.cc:2598:NotGate$1628
  wire $auto$rtlil.cc:2598:NotGate$1632
  wire $auto$rtlil.cc:2598:NotGate$1634
  wire $auto$rtlil.cc:2598:NotGate$1642
  wire $auto$rtlil.cc:2598:NotGate$1650
  wire $auto$simplemap.cc:117:simplemap_reduce$1509
  wire $auto$simplemap.cc:117:simplemap_reduce$1513
  wire $auto$simplemap.cc:117:simplemap_reduce$1517
  wire $auto$simplemap.cc:117:simplemap_reduce$1521
  wire $auto$simplemap.cc:117:simplemap_reduce$1525
  wire $auto$simplemap.cc:117:simplemap_reduce$1529
  wire $auto$simplemap.cc:117:simplemap_reduce$1533
  wire $auto$simplemap.cc:117:simplemap_reduce$1537
  wire $auto$simplemap.cc:117:simplemap_reduce$1573
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$589
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$594
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$684
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$689
  wire $auto$simplemap.cc:158:logic_reduce$1290
  wire $auto$simplemap.cc:246:simplemap_eqne$1261
  wire $auto$simplemap.cc:246:simplemap_eqne$1284
  wire $auto$simplemap.cc:246:simplemap_eqne$613
  wire width 33 $memory\storage$rdmux[0][0][0]$a$237
  wire width 33 $memory\storage$rdmux[0][0][0]$b$238
  wire width 33 $memory\storage$rdmux[0][1][0]$a$240
  wire width 33 $memory\storage$rdmux[0][1][0]$b$241
  wire width 33 $memory\storage$rdmux[0][1][1]$a$243
  wire width 33 $memory\storage$rdmux[0][1][1]$b$244
  wire $memory\storage$wren[0][0][0]$y$268
  wire $memory\storage$wren[1][0][0]$y$276
  wire $memory\storage$wren[2][0][0]$y$286
  wire $memory\storage$wren[3][0][0]$y$292
  wire $memory\storage$wren[4][0][0]$y$302
  wire $memory\storage$wren[5][0][0]$y$308
  wire $memory\storage$wren[6][0][0]$y$316
  wire $memory\storage$wren[7][0][0]$y$322
  wire width 9 $memory\storage_1$rdmux[0][0][0]$a$342
  wire width 9 $memory\storage_1$rdmux[0][0][0]$b$343
  wire width 9 $memory\storage_1$rdmux[0][1][0]$a$345
  wire width 9 $memory\storage_1$rdmux[0][1][0]$b$346
  wire width 9 $memory\storage_1$rdmux[0][1][1]$a$348
  wire width 9 $memory\storage_1$rdmux[0][1][1]$b$349
  wire $memory\storage_1$wren[0][0][0]$y$373
  wire $memory\storage_1$wren[1][0][0]$y$381
  wire $memory\storage_1$wren[2][0][0]$y$391
  wire $memory\storage_1$wren[3][0][0]$y$397
  wire $memory\storage_1$wren[4][0][0]$y$407
  wire $memory\storage_1$wren[5][0][0]$y$413
  wire $memory\storage_1$wren[6][0][0]$y$421
  wire $memory\storage_1$wren[7][0][0]$y$427
  wire width 2 $procmux$112_Y
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:583.28-583.35"
  wire width 24 $procmux$139.B_AND_S
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:573.22-573.23"
  wire width 3 $procmux$139.S
  attribute \force_downto 1
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:578.19-578.22"
  wire width 8 $procmux$139.Y_B
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.15"
  wire $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
  attribute \src "stream_serializer_wide.v:57.6-57.20"
  wire \converter_last
  attribute \init 2'00
  attribute \src "stream_serializer_wide.v:56.11-56.24"
  wire width 2 \converter_mux
  attribute \src "stream_serializer_wide.v:49.6-49.24"
  wire \converter_sink_ack
  attribute \src "stream_serializer_wide.v:50.6-50.24"
  wire \converter_sink_eop
  attribute \src "stream_serializer_wide.v:51.12-51.39"
  wire width 32 \converter_sink_payload_data
  attribute \src "stream_serializer_wide.v:48.6-48.24"
  wire \converter_sink_stb
  attribute \src "stream_serializer_wide.v:53.6-53.26"
  wire \converter_source_ack
  attribute \src "stream_serializer_wide.v:54.6-54.26"
  wire \converter_source_eop
  attribute \src "stream_serializer_wide.v:55.11-55.40"
  wire width 8 \converter_source_payload_data
  attribute \src "stream_serializer_wide.v:4.9-4.17"
  wire output 2 \sink_ack
  attribute \src "stream_serializer_wide.v:5.8-5.16"
  wire input 3 \sink_eop
  attribute \init 3'000
  attribute \src "stream_serializer_wide.v:71.11-71.28"
  wire width 3 \sink_fifo_consume
  attribute \src "stream_serializer_wide.v:76.6-76.23"
  wire \sink_fifo_do_read
  attribute \init 4'0000
  attribute \src "stream_serializer_wide.v:68.11-68.26"
  wire width 4 \sink_fifo_level
  attribute \init 3'000
  attribute \src "stream_serializer_wide.v:70.11-70.28"
  wire width 3 \sink_fifo_produce
  attribute \src "stream_serializer_wide.v:74.6-74.25"
  wire \sink_fifo_wrport_we
  attribute \src "stream_serializer_wide.v:6.15-6.32"
  wire width 32 input 4 \sink_payload_data
  attribute \src "stream_serializer_wide.v:3.8-3.16"
  wire input 1 \sink_stb
  attribute \src "stream_serializer_wide.v:8.8-8.18"
  wire input 6 \source_ack
  attribute \src "stream_serializer_wide.v:9.9-9.19"
  wire output 7 \source_eop
  attribute \init 3'000
  attribute \src "stream_serializer_wide.v:28.11-28.30"
  wire width 3 \source_fifo_consume
  attribute \src "stream_serializer_wide.v:33.6-33.25"
  wire \source_fifo_do_read
  attribute \init 4'0000
  attribute \src "stream_serializer_wide.v:25.11-25.28"
  wire width 4 \source_fifo_level
  attribute \init 3'000
  attribute \src "stream_serializer_wide.v:27.11-27.30"
  wire width 3 \source_fifo_produce
  attribute \src "stream_serializer_wide.v:31.6-31.27"
  wire \source_fifo_wrport_we
  attribute \src "stream_serializer_wide.v:10.15-10.34"
  wire width 8 output 8 \source_payload_data
  attribute \src "stream_serializer_wide.v:7.9-7.19"
  wire output 5 \source_stb
  wire width 33 \storage[0]
  wire width 33 \storage[1]
  wire width 33 \storage[2]
  wire width 33 \storage[3]
  wire width 33 \storage[4]
  wire width 33 \storage[5]
  wire width 33 \storage[6]
  wire width 33 \storage[7]
  wire width 9 \storage_1[0]
  wire width 9 \storage_1[1]
  wire width 9 \storage_1[2]
  wire width 9 \storage_1[3]
  wire width 9 \storage_1[4]
  wire width 9 \storage_1[5]
  wire width 9 \storage_1[6]
  wire width 9 \storage_1[7]
  attribute \src "stream_serializer_wide.v:11.8-11.15"
  wire input 9 \sys_clk
  attribute \src "stream_serializer_wide.v:12.8-12.15"
  wire input 10 \sys_rst
  cell $dffe $auto$ff.cc:266:slice$1036_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data [31:2] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[1][0][0]$y$276
    connect \Q { \storage[1] [32:2] \storage[1] [0] \storage[1] [1] }
  end
  cell $dffe $auto$ff.cc:266:slice$1069_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [23:2] \sink_eop \sink_payload_data [31:24] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[3][0][0]$y$292
    connect \Q { \storage[3] [23:2] \storage[3] [32:24] \storage[3] [0] \storage[3] [1] }
  end
  cell $dffe $auto$ff.cc:266:slice$1173_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_eop \converter_source_payload_data }
    connect \EN $memory\storage_1$wren[7][0][0]$y$427
    connect \Q \storage_1[7]
  end
  cell $dffe $auto$ff.cc:266:slice$1304_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [5] \converter_source_payload_data [3] \converter_source_eop \converter_source_payload_data [2] \converter_source_payload_data [4] \converter_source_payload_data [7:6] \converter_source_payload_data [1:0] }
    connect \EN $memory\storage_1$wren[6][0][0]$y$421
    connect \Q { \storage_1[6] [5] \storage_1[6] [3] \storage_1[6] [8] \storage_1[6] [2] \storage_1[6] [4] \storage_1[6] [7:6] \storage_1[6] [1:0] }
  end
  cell $dffe $auto$ff.cc:266:slice$1314_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [2] \converter_source_eop \converter_source_payload_data [7:3] \converter_source_payload_data [0] \converter_source_payload_data [1] }
    connect \EN $memory\storage_1$wren[5][0][0]$y$413
    connect \Q { \storage_1[5] [2] \storage_1[5] [8:3] \storage_1[5] [0] \storage_1[5] [1] }
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1323_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$195.Y [3:2] $auto$alumacc.cc:485:replace_alu$195.X [0] $auto$alumacc.cc:485:replace_alu$195.Y [1] }
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$187
    connect \Q { \source_fifo_level [3:2] \source_fifo_level [0] \source_fifo_level [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1326_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$189.Y [1] $auto$alumacc.cc:485:replace_alu$189.Y [2] $auto$alumacc.cc:485:replace_alu$189.X [0] }
    connect \EN \source_fifo_wrport_we
    connect \Q { \source_fifo_produce [1] \source_fifo_produce [2] \source_fifo_produce [0] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1329_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$192.Y [2:1] $auto$alumacc.cc:485:replace_alu$192.X [0] }
    connect \EN \source_fifo_do_read
    connect \Q \source_fifo_consume
    connect \SRST \sys_rst
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1332_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 5'00000
    parameter \WIDTH 5
    connect \CLK \sys_clk
    connect \D { $procmux$112_Y [1] $auto$alumacc.cc:485:replace_alu$201.Y [2] $auto$alumacc.cc:485:replace_alu$201.X [0] $auto$alumacc.cc:485:replace_alu$201.Y [1] $procmux$112_Y [0] }
    connect \EN \sink_fifo_wrport_we
    connect \Q { \converter_mux [1] \sink_fifo_produce [2] \sink_fifo_produce [0] \sink_fifo_produce [1] \converter_mux [0] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1334_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$207.Y [1] $auto$alumacc.cc:485:replace_alu$207.Y [2] $auto$alumacc.cc:485:replace_alu$207.Y [3] $auto$alumacc.cc:485:replace_alu$207.X [0] }
    connect \EN $auto$opt_dff.cc:219:make_patterns_logic$173
    connect \Q { \sink_fifo_level [1] \sink_fifo_level [2] \sink_fifo_level [3] \sink_fifo_level [0] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_serializer_wide.v:211.1-258.4"
  cell $sdffe $auto$ff.cc:266:slice$1341_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$204.Y [2:1] $auto$alumacc.cc:485:replace_alu$204.X [0] }
    connect \EN \sink_fifo_do_read
    connect \Q \sink_fifo_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$ff.cc:266:slice$550_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [1:0] \converter_source_payload_data [4] \converter_source_eop \converter_source_payload_data [3] \converter_source_payload_data [7] \converter_source_payload_data [5] \converter_source_payload_data [2] \converter_source_payload_data [6] }
    connect \EN $memory\storage_1$wren[4][0][0]$y$407
    connect \Q { \storage_1[4] [1:0] \storage_1[4] [4] \storage_1[4] [8] \storage_1[4] [3] \storage_1[4] [7] \storage_1[4] [5] \storage_1[4] [2] \storage_1[4] [6] }
  end
  cell $dffe $auto$ff.cc:266:slice$555_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [5] \converter_source_payload_data [7] \converter_source_payload_data [1] \converter_source_payload_data [4:3] \converter_source_eop \converter_source_payload_data [6] \converter_source_payload_data [0] \converter_source_payload_data [2] }
    connect \EN $memory\storage_1$wren[3][0][0]$y$397
    connect \Q { \storage_1[3] [5] \storage_1[3] [7] \storage_1[3] [1] \storage_1[3] [4:3] \storage_1[3] [8] \storage_1[3] [6] \storage_1[3] [0] \storage_1[3] [2] }
  end
  cell $dffe $auto$ff.cc:266:slice$565_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [4] \converter_source_payload_data [7] \converter_source_payload_data [1:0] \converter_source_payload_data [2] \converter_source_payload_data [6:5] \converter_source_eop \converter_source_payload_data [3] }
    connect \EN $memory\storage_1$wren[2][0][0]$y$391
    connect \Q { \storage_1[2] [4] \storage_1[2] [7] \storage_1[2] [1:0] \storage_1[2] [2] \storage_1[2] [6:5] \storage_1[2] [8] \storage_1[2] [3] }
  end
  cell $dffe $auto$ff.cc:266:slice$573_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_eop \converter_source_payload_data [7] \converter_source_payload_data [2] \converter_source_payload_data [6:5] \converter_source_payload_data [3] \converter_source_payload_data [0] \converter_source_payload_data [4] \converter_source_payload_data [1] }
    connect \EN $memory\storage_1$wren[1][0][0]$y$381
    connect \Q { \storage_1[1] [8:7] \storage_1[1] [2] \storage_1[1] [6:5] \storage_1[1] [3] \storage_1[1] [0] \storage_1[1] [4] \storage_1[1] [1] }
  end
  cell $dffe $auto$ff.cc:266:slice$599_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \converter_source_payload_data [6] \converter_source_eop \converter_source_payload_data [7] \converter_source_payload_data [3] \converter_source_payload_data [5] \converter_source_payload_data [1] \converter_source_payload_data [4] \converter_source_payload_data [2] \converter_source_payload_data [0] }
    connect \EN $memory\storage_1$wren[0][0][0]$y$373
    connect \Q { \storage_1[0] [6] \storage_1[0] [8:7] \storage_1[0] [3] \storage_1[0] [5] \storage_1[0] [1] \storage_1[0] [4] \storage_1[0] [2] \storage_1[0] [0] }
  end
  cell $dffe $auto$ff.cc:266:slice$651_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [21] \sink_payload_data [3] \sink_payload_data [4] \sink_payload_data [2] \sink_payload_data [19] \sink_payload_data [26] \sink_payload_data [20] \sink_payload_data [30] \sink_payload_data [25] \sink_payload_data [22] \sink_payload_data [9] \sink_payload_data [27] \sink_payload_data [18] \sink_eop \sink_payload_data [16] \sink_payload_data [17] \sink_payload_data [8] \sink_payload_data [11] \sink_payload_data [24] \sink_payload_data [7] \sink_payload_data [1] \sink_payload_data [10] \sink_payload_data [6] \sink_payload_data [28] \sink_payload_data [5] \sink_payload_data [0] \sink_payload_data [29] \sink_payload_data [15] \sink_payload_data [13] \sink_payload_data [23] \sink_payload_data [14] \sink_payload_data [12] \sink_payload_data [31] }
    connect \EN $memory\storage$wren[7][0][0]$y$322
    connect \Q { \storage[7] [21] \storage[7] [3] \storage[7] [4] \storage[7] [2] \storage[7] [19] \storage[7] [26] \storage[7] [20] \storage[7] [30] \storage[7] [25] \storage[7] [22] \storage[7] [9] \storage[7] [27] \storage[7] [18] \storage[7] [32] \storage[7] [16] \storage[7] [17] \storage[7] [8] \storage[7] [11] \storage[7] [24] \storage[7] [7] \storage[7] [1] \storage[7] [10] \storage[7] [6] \storage[7] [28] \storage[7] [5] \storage[7] [0] \storage[7] [29] \storage[7] [15] \storage[7] [13] \storage[7] [23] \storage[7] [14] \storage[7] [12] \storage[7] [31] }
  end
  cell $dffe $auto$ff.cc:266:slice$810_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data }
    connect \EN $memory\storage$wren[2][0][0]$y$286
    connect \Q \storage[2]
  end
  cell $dffe $auto$ff.cc:266:slice$857_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data [31:3] \sink_payload_data [1] \sink_payload_data [2] \sink_payload_data [0] }
    connect \EN $memory\storage$wren[0][0][0]$y$268
    connect \Q { \storage[0] [32:3] \storage[0] [1] \storage[0] [2] \storage[0] [0] }
  end
  cell $dffe $auto$ff.cc:266:slice$892_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data }
    connect \EN $memory\storage$wren[6][0][0]$y$316
    connect \Q \storage[6]
  end
  cell $dffe $auto$ff.cc:266:slice$932_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data [31:5] \sink_payload_data [1] \sink_payload_data [3] \sink_payload_data [4] \sink_payload_data [2] \sink_payload_data [0] }
    connect \EN $memory\storage$wren[5][0][0]$y$308
    connect \Q { \storage[5] [32:5] \storage[5] [1] \storage[5] [3] \storage[5] [4] \storage[5] [2] \storage[5] [0] }
  end
  cell $dffe $auto$ff.cc:266:slice$966_consolidated
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 33
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [22:2] \sink_eop \sink_payload_data [31:23] \sink_payload_data [1:0] }
    connect \EN $memory\storage$wren[4][0][0]$y$302
    connect \Q { \storage[4] [22:2] \storage[4] [32:23] \storage[4] [1:0] }
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1627
    connect \A \source_fifo_level [3]
    connect \Y $auto$rtlil.cc:2598:NotGate$1628
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1633
    connect \A \sink_fifo_level [3]
    connect \Y $auto$rtlil.cc:2598:NotGate$1634
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1635
    connect \A \converter_mux [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$198.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1639
    connect \A \source_fifo_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$195.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1641
    connect \A \source_fifo_do_read
    connect \Y $auto$rtlil.cc:2598:NotGate$1642
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1647
    connect \A \sink_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$201.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1649
    connect \A \sink_fifo_do_read
    connect \Y $auto$rtlil.cc:2598:NotGate$1650
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1651
    connect \A \sink_fifo_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$207.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1653
    connect \A \sink_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$204.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1655
    connect \A \sink_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:607:replace_const_cells$1657
    connect \A \converter_mux [1]
    connect \Y $auto$rtlil.cc:2598:NotGate$1632
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1264
    connect \A \converter_mux [0]
    connect \B $auto$rtlil.cc:2598:NotGate$1632
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$1261
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1287
    connect \A $auto$alumacc.cc:485:replace_alu$198.X [0]
    connect \B \converter_mux [1]
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$1284
  end
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$1294
    connect \A $auto$opt_dff.cc:194:make_patterns_logic$185
    connect \B $auto$opt_dff.cc:194:make_patterns_logic$183
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$187
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1510
    connect \A $procmux$139.B_AND_S [7]
    connect \B $procmux$139.B_AND_S [15]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1509
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1512
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1509
    connect \B $procmux$139.B_AND_S [23]
    connect \Y $procmux$139.Y_B [7]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1514
    connect \A $procmux$139.B_AND_S [6]
    connect \B $procmux$139.B_AND_S [14]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1513
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1516
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1513
    connect \B $procmux$139.B_AND_S [22]
    connect \Y $procmux$139.Y_B [6]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1518
    connect \A $procmux$139.B_AND_S [5]
    connect \B $procmux$139.B_AND_S [13]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1517
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1520
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1517
    connect \B $procmux$139.B_AND_S [21]
    connect \Y $procmux$139.Y_B [5]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1522
    connect \A $procmux$139.B_AND_S [4]
    connect \B $procmux$139.B_AND_S [12]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1521
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1524
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1521
    connect \B $procmux$139.B_AND_S [20]
    connect \Y $procmux$139.Y_B [4]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1526
    connect \A $procmux$139.B_AND_S [3]
    connect \B $procmux$139.B_AND_S [11]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1525
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1528
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1525
    connect \B $procmux$139.B_AND_S [19]
    connect \Y $procmux$139.Y_B [3]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1530
    connect \A $procmux$139.B_AND_S [2]
    connect \B $procmux$139.B_AND_S [10]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1529
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1532
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1529
    connect \B $procmux$139.B_AND_S [18]
    connect \Y $procmux$139.Y_B [2]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1534
    connect \A $procmux$139.B_AND_S [1]
    connect \B $procmux$139.B_AND_S [9]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1533
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1536
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1533
    connect \B $procmux$139.B_AND_S [17]
    connect \Y $procmux$139.Y_B [1]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1538
    connect \A $procmux$139.B_AND_S [0]
    connect \B $procmux$139.B_AND_S [8]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1537
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1540
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1537
    connect \B $procmux$139.B_AND_S [16]
    connect \Y $procmux$139.Y_B [0]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.15"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1574
    connect \A $procmux$139.S [0]
    connect \B $procmux$139.S [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1573
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.15"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1576
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1573
    connect \B $procmux$139.S [2]
    connect \Y $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
  end
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$543
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B $auto$rtlil.cc:2598:NotGate$1642
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$185
  end
  attribute \src "stream_serializer_wide.v:127.41-127.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$591
    connect \A \source_fifo_level [2]
    connect \B $auto$rtlil.cc:2598:NotGate$1628
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$589 [1]
  end
  attribute \src "stream_serializer_wide.v:127.41-127.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$593
    connect \A $auto$simplemap.cc:117:simplemap_reduce$589 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$589 [1]
    connect \Y \sink_ack
  end
  attribute \src "stream_serializer_wide.v:128.41-128.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$595
    connect \A \source_fifo_level [0]
    connect \B \source_fifo_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$589 [0]
  end
  attribute \src "stream_serializer_wide.v:128.41-128.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$596
    connect \A \source_fifo_level [2]
    connect \B \source_fifo_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$594 [1]
  end
  attribute \src "stream_serializer_wide.v:128.41-128.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$598
    connect \A $auto$simplemap.cc:117:simplemap_reduce$589 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$594 [1]
    connect \Y \converter_sink_stb
  end
  attribute \src "stream_serializer_wide.v:150.26-150.47"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$616
    connect \A $auto$alumacc.cc:485:replace_alu$198.X [0]
    connect \B $auto$rtlil.cc:2598:NotGate$1632
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$613
  end
  attribute \src "stream_serializer_wide.v:208.39-208.62"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$686
    connect \A \sink_fifo_level [2]
    connect \B $auto$rtlil.cc:2598:NotGate$1634
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$684 [1]
  end
  attribute \src "stream_serializer_wide.v:208.39-208.62"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$688
    connect \A $auto$simplemap.cc:117:simplemap_reduce$684 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$684 [1]
    connect \Y \converter_source_ack
  end
  attribute \src "stream_serializer_wide.v:209.39-209.62"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$690
    connect \A \sink_fifo_level [0]
    connect \B \sink_fifo_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$684 [0]
  end
  attribute \src "stream_serializer_wide.v:209.39-209.62"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$691
    connect \A \sink_fifo_level [2]
    connect \B \sink_fifo_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$689 [1]
  end
  attribute \src "stream_serializer_wide.v:209.39-209.62"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$693
    connect \A $auto$simplemap.cc:117:simplemap_reduce$684 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$689 [1]
    connect \Y \source_stb
  end
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$739
    connect \A \source_fifo_wrport_we
    connect \B \source_fifo_do_read
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$183
  end
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$757
    connect \A \sink_fifo_wrport_we
    connect \B \sink_fifo_do_read
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$169
  end
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$759
    connect \A $auto$opt_dff.cc:194:make_patterns_logic$169
    connect \B $auto$opt_dff.cc:194:make_patterns_logic$171
    connect \Y $auto$opt_dff.cc:219:make_patterns_logic$173
  end
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$775
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B $auto$rtlil.cc:2598:NotGate$1650
    connect \Y $auto$opt_dff.cc:194:make_patterns_logic$171
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_OR_ $auto$simplemap.cc:167:logic_reduce$1291
    connect \A \converter_mux [0]
    connect \B \converter_mux [1]
    connect \Y $auto$simplemap.cc:158:logic_reduce$1290
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1266
    connect \A $auto$simplemap.cc:246:simplemap_eqne$1261
    connect \Y $procmux$139.S [0]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1289
    connect \A $auto$simplemap.cc:246:simplemap_eqne$1284
    connect \Y $procmux$139.S [1]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1292
    connect \A $auto$simplemap.cc:158:logic_reduce$1290
    connect \Y $procmux$139.S [2]
  end
  attribute \src "stream_serializer_wide.v:150.26-150.47"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$618
    connect \A $auto$simplemap.cc:246:simplemap_eqne$613
    connect \Y \converter_last
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1000
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [0]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1001
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [1]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1002
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [2]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1003
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [3]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1004
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [4]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1005
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [5]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1006
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [6]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1007
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [7]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1008
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [8]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1009
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [9]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [9]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1010
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [10]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [10]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1011
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [11]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [11]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1012
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [12]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [12]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1013
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [13]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [13]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1014
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [14]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [14]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1015
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [15]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [15]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1016
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [16]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [16]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1017
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [17]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [17]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1018
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [18]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [18]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1019
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [19]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [19]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1020
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [20]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [20]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1021
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [21]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [21]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1022
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [22]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [22]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1023
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [23]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [23]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1024
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [24]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [24]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1025
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [25]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [25]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1026
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [26]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [26]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1027
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [27]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [27]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1028
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [28]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [28]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1029
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [29]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [29]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1030
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [30]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [30]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1031
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [31]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [31]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1032
    connect \A $memory\storage$rdmux[0][1][0]$a$240 [32]
    connect \B $memory\storage$rdmux[0][1][0]$b$241 [32]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$237 [32]
  end
  attribute \src "stream_serializer_wide.v:228.7-228.21|stream_serializer_wide.v:228.3-232.6"
  cell $_AND_ $auto$simplemap.cc:267:simplemap_mux$1103
    connect \A $auto$simplemap.cc:246:simplemap_eqne$613
    connect \B $auto$alumacc.cc:485:replace_alu$198.X [0]
    connect \Y $procmux$112_Y [0]
  end
  attribute \src "stream_serializer_wide.v:228.7-228.21|stream_serializer_wide.v:228.3-232.6"
  cell $_AND_ $auto$simplemap.cc:267:simplemap_mux$1104
    connect \A $auto$simplemap.cc:246:simplemap_eqne$613
    connect \B $auto$alumacc.cc:485:replace_alu$198.Y [1]
    connect \Y $procmux$112_Y [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1107
    connect \A \storage[6] [0]
    connect \B \storage[7] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1108
    connect \A \storage[6] [1]
    connect \B \storage[7] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1109
    connect \A \storage[6] [2]
    connect \B \storage[7] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1110
    connect \A \storage[6] [3]
    connect \B \storage[7] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1111
    connect \A \storage[6] [4]
    connect \B \storage[7] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1112
    connect \A \storage[6] [5]
    connect \B \storage[7] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1113
    connect \A \storage[6] [6]
    connect \B \storage[7] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1114
    connect \A \storage[6] [7]
    connect \B \storage[7] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1115
    connect \A \storage[6] [8]
    connect \B \storage[7] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1116
    connect \A \storage[6] [9]
    connect \B \storage[7] [9]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1117
    connect \A \storage[6] [10]
    connect \B \storage[7] [10]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1118
    connect \A \storage[6] [11]
    connect \B \storage[7] [11]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1119
    connect \A \storage[6] [12]
    connect \B \storage[7] [12]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1120
    connect \A \storage[6] [13]
    connect \B \storage[7] [13]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1121
    connect \A \storage[6] [14]
    connect \B \storage[7] [14]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1122
    connect \A \storage[6] [15]
    connect \B \storage[7] [15]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1123
    connect \A \storage[6] [16]
    connect \B \storage[7] [16]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1124
    connect \A \storage[6] [17]
    connect \B \storage[7] [17]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1125
    connect \A \storage[6] [18]
    connect \B \storage[7] [18]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1126
    connect \A \storage[6] [19]
    connect \B \storage[7] [19]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1127
    connect \A \storage[6] [20]
    connect \B \storage[7] [20]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1128
    connect \A \storage[6] [21]
    connect \B \storage[7] [21]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1129
    connect \A \storage[6] [22]
    connect \B \storage[7] [22]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1130
    connect \A \storage[6] [23]
    connect \B \storage[7] [23]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1131
    connect \A \storage[6] [24]
    connect \B \storage[7] [24]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1132
    connect \A \storage[6] [25]
    connect \B \storage[7] [25]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1133
    connect \A \storage[6] [26]
    connect \B \storage[7] [26]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1134
    connect \A \storage[6] [27]
    connect \B \storage[7] [27]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1135
    connect \A \storage[6] [28]
    connect \B \storage[7] [28]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1136
    connect \A \storage[6] [29]
    connect \B \storage[7] [29]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1137
    connect \A \storage[6] [30]
    connect \B \storage[7] [30]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1138
    connect \A \storage[6] [31]
    connect \B \storage[7] [31]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1139
    connect \A \storage[6] [32]
    connect \B \storage[7] [32]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$244 [32]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1140
    connect \A \storage[4] [0]
    connect \B \storage[5] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1141
    connect \A \storage[4] [1]
    connect \B \storage[5] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1142
    connect \A \storage[4] [2]
    connect \B \storage[5] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1143
    connect \A \storage[4] [3]
    connect \B \storage[5] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1144
    connect \A \storage[4] [4]
    connect \B \storage[5] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1145
    connect \A \storage[4] [5]
    connect \B \storage[5] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1146
    connect \A \storage[4] [6]
    connect \B \storage[5] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1147
    connect \A \storage[4] [7]
    connect \B \storage[5] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1148
    connect \A \storage[4] [8]
    connect \B \storage[5] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1149
    connect \A \storage[4] [9]
    connect \B \storage[5] [9]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1150
    connect \A \storage[4] [10]
    connect \B \storage[5] [10]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1151
    connect \A \storage[4] [11]
    connect \B \storage[5] [11]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1152
    connect \A \storage[4] [12]
    connect \B \storage[5] [12]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1153
    connect \A \storage[4] [13]
    connect \B \storage[5] [13]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1154
    connect \A \storage[4] [14]
    connect \B \storage[5] [14]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1155
    connect \A \storage[4] [15]
    connect \B \storage[5] [15]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1156
    connect \A \storage[4] [16]
    connect \B \storage[5] [16]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1157
    connect \A \storage[4] [17]
    connect \B \storage[5] [17]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1158
    connect \A \storage[4] [18]
    connect \B \storage[5] [18]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1159
    connect \A \storage[4] [19]
    connect \B \storage[5] [19]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1160
    connect \A \storage[4] [20]
    connect \B \storage[5] [20]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1161
    connect \A \storage[4] [21]
    connect \B \storage[5] [21]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1162
    connect \A \storage[4] [22]
    connect \B \storage[5] [22]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1163
    connect \A \storage[4] [23]
    connect \B \storage[5] [23]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1164
    connect \A \storage[4] [24]
    connect \B \storage[5] [24]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1165
    connect \A \storage[4] [25]
    connect \B \storage[5] [25]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1166
    connect \A \storage[4] [26]
    connect \B \storage[5] [26]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1167
    connect \A \storage[4] [27]
    connect \B \storage[5] [27]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1168
    connect \A \storage[4] [28]
    connect \B \storage[5] [28]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1169
    connect \A \storage[4] [29]
    connect \B \storage[5] [29]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1170
    connect \A \storage[4] [30]
    connect \B \storage[5] [30]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1171
    connect \A \storage[4] [31]
    connect \B \storage[5] [31]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1172
    connect \A \storage[4] [32]
    connect \B \storage[5] [32]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$243 [32]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1182
    connect \A \storage[2] [0]
    connect \B \storage[3] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1183
    connect \A \storage[2] [1]
    connect \B \storage[3] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1184
    connect \A \storage[2] [2]
    connect \B \storage[3] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1185
    connect \A \storage[2] [3]
    connect \B \storage[3] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1186
    connect \A \storage[2] [4]
    connect \B \storage[3] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1187
    connect \A \storage[2] [5]
    connect \B \storage[3] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1188
    connect \A \storage[2] [6]
    connect \B \storage[3] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1189
    connect \A \storage[2] [7]
    connect \B \storage[3] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1190
    connect \A \storage[2] [8]
    connect \B \storage[3] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1191
    connect \A \storage[2] [9]
    connect \B \storage[3] [9]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1192
    connect \A \storage[2] [10]
    connect \B \storage[3] [10]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1193
    connect \A \storage[2] [11]
    connect \B \storage[3] [11]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1194
    connect \A \storage[2] [12]
    connect \B \storage[3] [12]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1195
    connect \A \storage[2] [13]
    connect \B \storage[3] [13]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1196
    connect \A \storage[2] [14]
    connect \B \storage[3] [14]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1197
    connect \A \storage[2] [15]
    connect \B \storage[3] [15]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1198
    connect \A \storage[2] [16]
    connect \B \storage[3] [16]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1199
    connect \A \storage[2] [17]
    connect \B \storage[3] [17]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1200
    connect \A \storage[2] [18]
    connect \B \storage[3] [18]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1201
    connect \A \storage[2] [19]
    connect \B \storage[3] [19]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1202
    connect \A \storage[2] [20]
    connect \B \storage[3] [20]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1203
    connect \A \storage[2] [21]
    connect \B \storage[3] [21]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1204
    connect \A \storage[2] [22]
    connect \B \storage[3] [22]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1205
    connect \A \storage[2] [23]
    connect \B \storage[3] [23]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1206
    connect \A \storage[2] [24]
    connect \B \storage[3] [24]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1207
    connect \A \storage[2] [25]
    connect \B \storage[3] [25]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1208
    connect \A \storage[2] [26]
    connect \B \storage[3] [26]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1209
    connect \A \storage[2] [27]
    connect \B \storage[3] [27]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1210
    connect \A \storage[2] [28]
    connect \B \storage[3] [28]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1211
    connect \A \storage[2] [29]
    connect \B \storage[3] [29]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1212
    connect \A \storage[2] [30]
    connect \B \storage[3] [30]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1213
    connect \A \storage[2] [31]
    connect \B \storage[3] [31]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1214
    connect \A \storage[2] [32]
    connect \B \storage[3] [32]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$241 [32]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1215
    connect \A \storage[0] [0]
    connect \B \storage[1] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1216
    connect \A \storage[0] [1]
    connect \B \storage[1] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1217
    connect \A \storage[0] [2]
    connect \B \storage[1] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1218
    connect \A \storage[0] [3]
    connect \B \storage[1] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1219
    connect \A \storage[0] [4]
    connect \B \storage[1] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1220
    connect \A \storage[0] [5]
    connect \B \storage[1] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1221
    connect \A \storage[0] [6]
    connect \B \storage[1] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1222
    connect \A \storage[0] [7]
    connect \B \storage[1] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1223
    connect \A \storage[0] [8]
    connect \B \storage[1] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1224
    connect \A \storage[0] [9]
    connect \B \storage[1] [9]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1225
    connect \A \storage[0] [10]
    connect \B \storage[1] [10]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1226
    connect \A \storage[0] [11]
    connect \B \storage[1] [11]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1227
    connect \A \storage[0] [12]
    connect \B \storage[1] [12]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1228
    connect \A \storage[0] [13]
    connect \B \storage[1] [13]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1229
    connect \A \storage[0] [14]
    connect \B \storage[1] [14]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1230
    connect \A \storage[0] [15]
    connect \B \storage[1] [15]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1231
    connect \A \storage[0] [16]
    connect \B \storage[1] [16]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1232
    connect \A \storage[0] [17]
    connect \B \storage[1] [17]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1233
    connect \A \storage[0] [18]
    connect \B \storage[1] [18]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1234
    connect \A \storage[0] [19]
    connect \B \storage[1] [19]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1235
    connect \A \storage[0] [20]
    connect \B \storage[1] [20]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1236
    connect \A \storage[0] [21]
    connect \B \storage[1] [21]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1237
    connect \A \storage[0] [22]
    connect \B \storage[1] [22]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1238
    connect \A \storage[0] [23]
    connect \B \storage[1] [23]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1239
    connect \A \storage[0] [24]
    connect \B \storage[1] [24]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1240
    connect \A \storage[0] [25]
    connect \B \storage[1] [25]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1241
    connect \A \storage[0] [26]
    connect \B \storage[1] [26]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1242
    connect \A \storage[0] [27]
    connect \B \storage[1] [27]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1243
    connect \A \storage[0] [28]
    connect \B \storage[1] [28]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1244
    connect \A \storage[0] [29]
    connect \B \storage[1] [29]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1245
    connect \A \storage[0] [30]
    connect \B \storage[1] [30]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1246
    connect \A \storage[0] [31]
    connect \B \storage[1] [31]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1247
    connect \A \storage[0] [32]
    connect \B \storage[1] [32]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$240 [32]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1248
    connect \A \storage_1[0] [0]
    connect \B \storage_1[1] [0]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1249
    connect \A \storage_1[0] [1]
    connect \B \storage_1[1] [1]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1250
    connect \A \storage_1[0] [2]
    connect \B \storage_1[1] [2]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1251
    connect \A \storage_1[0] [3]
    connect \B \storage_1[1] [3]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1252
    connect \A \storage_1[0] [4]
    connect \B \storage_1[1] [4]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1253
    connect \A \storage_1[0] [5]
    connect \B \storage_1[1] [5]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1254
    connect \A \storage_1[0] [6]
    connect \B \storage_1[1] [6]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1255
    connect \A \storage_1[0] [7]
    connect \B \storage_1[1] [7]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1256
    connect \A \storage_1[0] [8]
    connect \B \storage_1[1] [8]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$345 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1295
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [0]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [0]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1296
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [1]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [1]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1297
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [2]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [2]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1298
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [3]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [3]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1299
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [4]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [4]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1300
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [5]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [5]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1301
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [6]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [6]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1302
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [7]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [7]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_payload_data [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1303
    connect \A $memory\storage_1$rdmux[0][0][0]$a$342 [8]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$343 [8]
    connect \S \sink_fifo_consume [2]
    connect \Y \source_eop
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1565
    connect \A \converter_sink_payload_data [24]
    connect \B $procmux$139.Y_B [0]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [0]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1566
    connect \A \converter_sink_payload_data [25]
    connect \B $procmux$139.Y_B [1]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [1]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1567
    connect \A \converter_sink_payload_data [26]
    connect \B $procmux$139.Y_B [2]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [2]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1568
    connect \A \converter_sink_payload_data [27]
    connect \B $procmux$139.Y_B [3]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [3]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1569
    connect \A \converter_sink_payload_data [28]
    connect \B $procmux$139.Y_B [4]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [4]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1570
    connect \A \converter_sink_payload_data [29]
    connect \B $procmux$139.Y_B [5]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [5]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1571
    connect \A \converter_sink_payload_data [30]
    connect \B $procmux$139.Y_B [6]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [6]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1572
    connect \A \converter_sink_payload_data [31]
    connect \B $procmux$139.Y_B [7]
    connect \S $techmap$procmux$139.$reduce_or$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:597$1267_Y
    connect \Y \converter_source_payload_data [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$655
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [0]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [0]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$656
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [1]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [1]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$657
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [2]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [2]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$658
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [3]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [3]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$659
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [4]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [4]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$660
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [5]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [5]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$661
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [6]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [6]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$662
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [7]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [7]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$663
    connect \A $memory\storage_1$rdmux[0][1][1]$a$348 [8]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$349 [8]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$343 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$665
    connect \A \storage_1[6] [0]
    connect \B \storage_1[7] [0]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$666
    connect \A \storage_1[6] [1]
    connect \B \storage_1[7] [1]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$667
    connect \A \storage_1[6] [2]
    connect \B \storage_1[7] [2]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$668
    connect \A \storage_1[6] [3]
    connect \B \storage_1[7] [3]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$669
    connect \A \storage_1[6] [4]
    connect \B \storage_1[7] [4]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$670
    connect \A \storage_1[6] [5]
    connect \B \storage_1[7] [5]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$671
    connect \A \storage_1[6] [6]
    connect \B \storage_1[7] [6]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$672
    connect \A \storage_1[6] [7]
    connect \B \storage_1[7] [7]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$673
    connect \A \storage_1[6] [8]
    connect \B \storage_1[7] [8]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$349 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$699
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [0]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$700
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [1]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$701
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [2]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$702
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [3]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$703
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [4]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$704
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [5]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$705
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [6]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$706
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [7]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$707
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [8]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$708
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [9]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [9]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$709
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [10]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [10]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$710
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [11]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [11]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$711
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [12]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [12]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$712
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [13]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [13]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$713
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [14]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [14]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$714
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [15]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [15]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$715
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [16]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [16]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$716
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [17]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [17]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$717
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [18]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [18]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$718
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [19]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [19]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$719
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [20]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [20]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$720
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [21]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [21]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$721
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [22]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [22]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$722
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [23]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [23]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$723
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [24]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [24]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$724
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [25]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [25]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$725
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [26]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [26]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$726
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [27]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [27]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$727
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [28]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [28]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$728
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [29]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [29]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$729
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [30]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [30]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$730
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [31]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [31]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$731
    connect \A $memory\storage$rdmux[0][1][1]$a$243 [32]
    connect \B $memory\storage$rdmux[0][1][1]$b$244 [32]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$238 [32]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$740
    connect \A \storage_1[4] [0]
    connect \B \storage_1[5] [0]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$741
    connect \A \storage_1[4] [1]
    connect \B \storage_1[5] [1]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$742
    connect \A \storage_1[4] [2]
    connect \B \storage_1[5] [2]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$743
    connect \A \storage_1[4] [3]
    connect \B \storage_1[5] [3]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$744
    connect \A \storage_1[4] [4]
    connect \B \storage_1[5] [4]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$745
    connect \A \storage_1[4] [5]
    connect \B \storage_1[5] [5]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$746
    connect \A \storage_1[4] [6]
    connect \B \storage_1[5] [6]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$747
    connect \A \storage_1[4] [7]
    connect \B \storage_1[5] [7]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$748
    connect \A \storage_1[4] [8]
    connect \B \storage_1[5] [8]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$348 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$760
    connect \A \storage_1[2] [0]
    connect \B \storage_1[3] [0]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$761
    connect \A \storage_1[2] [1]
    connect \B \storage_1[3] [1]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$762
    connect \A \storage_1[2] [2]
    connect \B \storage_1[3] [2]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$763
    connect \A \storage_1[2] [3]
    connect \B \storage_1[3] [3]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$764
    connect \A \storage_1[2] [4]
    connect \B \storage_1[3] [4]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$765
    connect \A \storage_1[2] [5]
    connect \B \storage_1[3] [5]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$766
    connect \A \storage_1[2] [6]
    connect \B \storage_1[3] [6]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$767
    connect \A \storage_1[2] [7]
    connect \B \storage_1[3] [7]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$768
    connect \A \storage_1[2] [8]
    connect \B \storage_1[3] [8]
    connect \S \sink_fifo_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$346 [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$777
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [0]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [0]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$778
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [1]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [1]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$779
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [2]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [2]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$780
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [3]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [3]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$781
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [4]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [4]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$782
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [5]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [5]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$783
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [6]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [6]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$784
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [7]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [7]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$785
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [8]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [8]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [8]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$786
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [9]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [9]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [9]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$787
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [10]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [10]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [10]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$788
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [11]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [11]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [11]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$789
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [12]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [12]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [12]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$790
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [13]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [13]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [13]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$791
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [14]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [14]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [14]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$792
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [15]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [15]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [15]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$793
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [16]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [16]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [16]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$794
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [17]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [17]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [17]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$795
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [18]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [18]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [18]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$796
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [19]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [19]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [19]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$797
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [20]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [20]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [20]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$798
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [21]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [21]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [21]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$799
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [22]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [22]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [22]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$800
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [23]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [23]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [23]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$801
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [24]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [24]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [24]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$802
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [25]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [25]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [25]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$803
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [26]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [26]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [26]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$804
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [27]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [27]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [27]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$805
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [28]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [28]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [28]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$806
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [29]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [29]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [29]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$807
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [30]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [30]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [30]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$808
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [31]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [31]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_payload_data [31]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$809
    connect \A $memory\storage$rdmux[0][0][0]$a$237 [32]
    connect \B $memory\storage$rdmux[0][0][0]$b$238 [32]
    connect \S \source_fifo_consume [2]
    connect \Y \converter_sink_eop
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$845
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [0]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [0]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [0]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$846
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [1]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [1]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [1]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$847
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [2]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [2]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [2]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$848
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [3]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [3]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [3]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$849
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [4]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [4]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [4]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$850
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [5]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [5]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [5]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$851
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [6]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [6]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [6]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$852
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [7]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [7]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [7]
  end
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$853
    connect \A $memory\storage_1$rdmux[0][1][0]$a$345 [8]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$346 [8]
    connect \S \sink_fifo_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$342 [8]
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1384
    connect \A \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$189.X [0]
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1385
    connect \A \source_fifo_produce [1]
    connect \Y $auto$rtlil.cc:2437:Eq$260
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1386
    connect \A \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2437:Eq$262
  end
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1400
    connect \A \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$192.X [0]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1435
    connect \A \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.X [0]
  end
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1470
    connect \A \sink_fifo_produce [1]
    connect \Y $auto$rtlil.cc:2437:Eq$365
  end
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1471
    connect \A \sink_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2437:Eq$367
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1033
    connect \A $auto$rtlil.cc:2429:And$266
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[0][0][0]$y$268
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1034
    connect \A $auto$alumacc.cc:485:replace_alu$189.X [0]
    connect \B $auto$rtlil.cc:2429:And$264
    connect \Y $auto$rtlil.cc:2429:And$266
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1101
    connect \A $auto$rtlil.cc:2437:Eq$260
    connect \B $auto$rtlil.cc:2437:Eq$262
    connect \Y $auto$rtlil.cc:2429:And$264
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1344
    connect \A \sink_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$369
    connect \Y $auto$rtlil.cc:2429:And$379
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1345
    connect \A $auto$rtlil.cc:2429:And$379
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[1][0][0]$y$381
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1346
    connect \A \sink_fifo_produce [1]
    connect \B $auto$rtlil.cc:2437:Eq$367
    connect \Y $auto$rtlil.cc:2429:And$387
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1347
    connect \A $auto$alumacc.cc:485:replace_alu$201.X [0]
    connect \B $auto$rtlil.cc:2429:And$387
    connect \Y $auto$rtlil.cc:2429:And$389
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1348
    connect \A $auto$rtlil.cc:2429:And$389
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[2][0][0]$y$391
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1349
    connect \A \sink_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$387
    connect \Y $auto$rtlil.cc:2429:And$395
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1350
    connect \A $auto$rtlil.cc:2429:And$395
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[3][0][0]$y$397
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1351
    connect \A $auto$rtlil.cc:2437:Eq$365
    connect \B \sink_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2429:And$403
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1352
    connect \A $auto$alumacc.cc:485:replace_alu$201.X [0]
    connect \B $auto$rtlil.cc:2429:And$403
    connect \Y $auto$rtlil.cc:2429:And$405
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1353
    connect \A $auto$rtlil.cc:2429:And$405
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[4][0][0]$y$407
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1354
    connect \A \sink_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$403
    connect \Y $auto$rtlil.cc:2429:And$411
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1355
    connect \A $auto$rtlil.cc:2429:And$411
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[5][0][0]$y$413
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1356
    connect \A \sink_fifo_produce [1]
    connect \B \sink_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2429:And$417
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1357
    connect \A $auto$alumacc.cc:485:replace_alu$201.X [0]
    connect \B $auto$rtlil.cc:2429:And$417
    connect \Y $auto$rtlil.cc:2429:And$419
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1358
    connect \A $auto$rtlil.cc:2429:And$419
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[6][0][0]$y$421
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1359
    connect \A \sink_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$417
    connect \Y $auto$rtlil.cc:2429:And$425
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1360
    connect \A $auto$rtlil.cc:2429:And$425
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[7][0][0]$y$427
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1363
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$189.Y [1]
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1364
    connect \A \source_fifo_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$189.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$189.Y [2]
  end
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1388
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$192.Y [1]
  end
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1389
    connect \A \source_fifo_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$192.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$192.Y [2]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1404
    connect \A $auto$alumacc.cc:485:replace_alu$195.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.Y [1]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1405
    connect \A $auto$alumacc.cc:485:replace_alu$195.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$195.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.Y [2]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1406
    connect \A $auto$alumacc.cc:485:replace_alu$195.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$195.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.Y [3]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1409
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.X [1]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1410
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.X [2]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1411
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B \source_fifo_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.X [3]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1413
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.lcu.G [1]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1414
    connect \A $auto$alumacc.cc:485:replace_alu$195.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$195.lcu.G [2]
  end
  attribute \src "stream_serializer_wide.v:231.22-231.42|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1440
    connect \A \converter_mux [1]
    connect \B \converter_mux [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$198.Y [1]
  end
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1457
    connect \A \sink_fifo_produce [1]
    connect \B \sink_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$201.Y [1]
  end
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1458
    connect \A \sink_fifo_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$201.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$201.Y [2]
  end
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1473
    connect \A \sink_fifo_consume [1]
    connect \B \sink_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$204.Y [1]
  end
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1474
    connect \A \sink_fifo_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$204.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$204.Y [2]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1489
    connect \A $auto$alumacc.cc:485:replace_alu$207.X [1]
    connect \B \sink_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.Y [1]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1490
    connect \A $auto$alumacc.cc:485:replace_alu$207.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$207.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.Y [2]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1491
    connect \A $auto$alumacc.cc:485:replace_alu$207.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$207.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.Y [3]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1494
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B \sink_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.X [1]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1495
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B \sink_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.X [2]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1496
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B \sink_fifo_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.X [3]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1498
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B \sink_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.lcu.G [1]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1499
    connect \A $auto$alumacc.cc:485:replace_alu$207.A [3]
    connect \B \sink_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$207.lcu.G [2]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1541
    connect \A \converter_sink_payload_data [0]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [16]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1542
    connect \A \converter_sink_payload_data [1]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [17]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1543
    connect \A \converter_sink_payload_data [2]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [18]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1544
    connect \A \converter_sink_payload_data [3]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [19]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1545
    connect \A \converter_sink_payload_data [4]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [20]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1546
    connect \A \converter_sink_payload_data [5]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [21]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1547
    connect \A \converter_sink_payload_data [6]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [22]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1548
    connect \A \converter_sink_payload_data [7]
    connect \B $procmux$139.S [2]
    connect \Y $procmux$139.B_AND_S [23]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1549
    connect \A \converter_sink_payload_data [8]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [8]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1550
    connect \A \converter_sink_payload_data [9]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [9]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1551
    connect \A \converter_sink_payload_data [10]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [10]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1552
    connect \A \converter_sink_payload_data [11]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [11]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1553
    connect \A \converter_sink_payload_data [12]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [12]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1554
    connect \A \converter_sink_payload_data [13]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [13]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1555
    connect \A \converter_sink_payload_data [14]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [14]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1556
    connect \A \converter_sink_payload_data [15]
    connect \B $procmux$139.S [1]
    connect \Y $procmux$139.B_AND_S [15]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1557
    connect \A \converter_sink_payload_data [16]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [0]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1558
    connect \A \converter_sink_payload_data [17]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [1]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1559
    connect \A \converter_sink_payload_data [18]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [2]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1560
    connect \A \converter_sink_payload_data [19]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [3]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1561
    connect \A \converter_sink_payload_data [20]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [4]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1562
    connect \A \converter_sink_payload_data [21]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [5]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1563
    connect \A \converter_sink_payload_data [22]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [6]
  end
  attribute \src "stream_serializer_wide.v:0.0-0.0|stream_serializer_wide.v:160.2-173.9|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1564
    connect \A \converter_sink_payload_data [23]
    connect \B $procmux$139.S [0]
    connect \Y $procmux$139.B_AND_S [7]
  end
  attribute \src "stream_serializer_wide.v:213.27-213.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1578
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$189.CO [1]
  end
  attribute \src "stream_serializer_wide.v:216.27-216.53|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1584
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$192.CO [1]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1590
    connect \A $auto$alumacc.cc:485:replace_alu$195.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1594
    connect \A $auto$alumacc.cc:485:replace_alu$195.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$195.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1596
    connect \A $auto$alumacc.cc:485:replace_alu$195.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$195.CO [1]
  end
  attribute \src "stream_serializer_wide.v:220.26-220.50|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1599
    connect \A $auto$alumacc.cc:485:replace_alu$195.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$195.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$195.CO [2]
  end
  attribute \src "stream_serializer_wide.v:235.25-235.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1605
    connect \A \sink_fifo_produce [1]
    connect \B \sink_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$201.CO [1]
  end
  attribute \src "stream_serializer_wide.v:238.25-238.49|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1611
    connect \A \sink_fifo_consume [1]
    connect \B \sink_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$204.CO [1]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1617
    connect \A $auto$alumacc.cc:485:replace_alu$207.X [1]
    connect \B \sink_fifo_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1621
    connect \A $auto$alumacc.cc:485:replace_alu$207.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$207.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1623
    connect \A $auto$alumacc.cc:485:replace_alu$207.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:240$1419_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$207.CO [1]
  end
  attribute \src "stream_serializer_wide.v:242.24-242.46|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1626
    connect \A $auto$alumacc.cc:485:replace_alu$207.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$207.lcu.$and$/nix/store/flqz8rm4qa26bv9qw5r3ca88k3m9yq3y-yosys-0.29/bin/../share/yosys/techmap.v:248$1428_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$207.CO [2]
  end
  attribute \src "stream_serializer_wide.v:123.33-123.112"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$571
    connect \A \sink_stb
    connect \B \sink_ack
    connect \Y \source_fifo_wrport_we
  end
  attribute \src "stream_serializer_wide.v:124.31-124.86"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$581
    connect \A \converter_sink_stb
    connect \B \converter_sink_ack
    connect \Y \source_fifo_do_read
  end
  attribute \src "stream_serializer_wide.v:152.32-152.67"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$619
    connect \A \converter_sink_eop
    connect \B \converter_last
    connect \Y \converter_source_eop
  end
  attribute \src "stream_serializer_wide.v:153.30-153.67"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$653
    connect \A \converter_last
    connect \B \converter_source_ack
    connect \Y \converter_sink_ack
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$664
    connect \A $auto$rtlil.cc:2429:And$320
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[7][0][0]$y$322
  end
  attribute \src "stream_serializer_wide.v:204.31-204.104"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$674
    connect \A \converter_sink_stb
    connect \B \converter_source_ack
    connect \Y \sink_fifo_wrport_we
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$675
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$312
    connect \Y $auto$rtlil.cc:2429:And$320
  end
  attribute \src "stream_serializer_wide.v:205.29-205.80"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$676
    connect \A \source_stb
    connect \B \source_ack
    connect \Y \sink_fifo_do_read
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$732
    connect \A $auto$rtlil.cc:2429:And$314
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[6][0][0]$y$316
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$749
    connect \A $auto$alumacc.cc:485:replace_alu$189.X [0]
    connect \B $auto$rtlil.cc:2429:And$312
    connect \Y $auto$rtlil.cc:2429:And$314
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$750
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2429:And$312
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$776
    connect \A $auto$rtlil.cc:2429:And$306
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[5][0][0]$y$308
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$844
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$298
    connect \Y $auto$rtlil.cc:2429:And$306
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$854
    connect \A $auto$rtlil.cc:2429:And$300
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[4][0][0]$y$302
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$855
    connect \A $auto$rtlil.cc:2437:Eq$365
    connect \B $auto$rtlil.cc:2437:Eq$367
    connect \Y $auto$rtlil.cc:2429:And$369
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$856
    connect \A $auto$alumacc.cc:485:replace_alu$189.X [0]
    connect \B $auto$rtlil.cc:2429:And$298
    connect \Y $auto$rtlil.cc:2429:And$300
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$890
    connect \A $auto$rtlil.cc:2437:Eq$260
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2429:And$298
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$891
    connect \A $auto$alumacc.cc:485:replace_alu$189.X [0]
    connect \B $auto$rtlil.cc:2429:And$282
    connect \Y $auto$rtlil.cc:2429:And$284
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$925
    connect \A $auto$alumacc.cc:485:replace_alu$201.X [0]
    connect \B $auto$rtlil.cc:2429:And$369
    connect \Y $auto$rtlil.cc:2429:And$371
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$926
    connect \A $auto$rtlil.cc:2429:And$371
    connect \B \sink_fifo_wrport_we
    connect \Y $memory\storage_1$wren[0][0][0]$y$373
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$927
    connect \A $auto$rtlil.cc:2429:And$290
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[3][0][0]$y$292
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$928
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$282
    connect \Y $auto$rtlil.cc:2429:And$290
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$930
    connect \A $auto$rtlil.cc:2429:And$284
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[2][0][0]$y$286
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$931
    connect \A \source_fifo_produce [1]
    connect \B $auto$rtlil.cc:2437:Eq$262
    connect \Y $auto$rtlil.cc:2429:And$282
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$965
    connect \A $auto$rtlil.cc:2429:And$274
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[1][0][0]$y$276
  end
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$999
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2429:And$264
    connect \Y $auto$rtlil.cc:2429:And$274
  end
  connect $auto$alumacc.cc:485:replace_alu$189.CO [0] \source_fifo_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$189.X [2:1] \source_fifo_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$189.Y [0] $auto$alumacc.cc:485:replace_alu$189.X [0]
  connect $auto$alumacc.cc:485:replace_alu$192.CO [0] \source_fifo_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$192.X [2:1] \source_fifo_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$192.Y [0] $auto$alumacc.cc:485:replace_alu$192.X [0]
  connect $auto$alumacc.cc:485:replace_alu$195.A [2:0] { $auto$alumacc.cc:485:replace_alu$195.A [3] $auto$alumacc.cc:485:replace_alu$195.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$195.CO [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$195.Y [0] $auto$alumacc.cc:485:replace_alu$195.X [0]
  connect $auto$alumacc.cc:485:replace_alu$195.lcu.G [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$198.X [1] \converter_mux [1]
  connect $auto$alumacc.cc:485:replace_alu$198.Y [0] $auto$alumacc.cc:485:replace_alu$198.X [0]
  connect $auto$alumacc.cc:485:replace_alu$201.CO [0] \sink_fifo_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$201.X [2:1] \sink_fifo_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$201.Y [0] $auto$alumacc.cc:485:replace_alu$201.X [0]
  connect $auto$alumacc.cc:485:replace_alu$204.CO [0] \sink_fifo_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$204.X [2:1] \sink_fifo_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$204.Y [0] $auto$alumacc.cc:485:replace_alu$204.X [0]
  connect $auto$alumacc.cc:485:replace_alu$207.A [2:0] { $auto$alumacc.cc:485:replace_alu$207.A [3] $auto$alumacc.cc:485:replace_alu$207.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$207.CO [0] \sink_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$207.Y [0] $auto$alumacc.cc:485:replace_alu$207.X [0]
  connect $auto$alumacc.cc:485:replace_alu$207.lcu.G [0] \sink_fifo_level [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$594 [0] $auto$simplemap.cc:117:simplemap_reduce$589 [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$689 [0] $auto$simplemap.cc:117:simplemap_reduce$684 [0]
end
