   1                             		.file	"Config_RIIC1_user.c"
   2                             		.section P,"ax"
   3                             	.Ltext0:
   4                             		.section	.text.r_Config_RIIC1_callback_transmitend,"ax",@progbits
   6                             	_r_Config_RIIC1_callback_transmitend:
   7                             	.LFB8:
   8                             		.file 1 "../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c"
   1:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
   2:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * DISCLAIMER
   3:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * This software is supplied by Renesas Electronics Corporation and is only intended for use with Re
   4:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * No other uses are authorized. This software is owned by Renesas Electronics Corporation and is pr
   5:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * applicable laws, including copyright laws. 
   6:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * THIS SOFTWARE IS PROVIDED "AS IS" AND RENESAS MAKES NO WARRANTIES REGARDING THIS SOFTWARE, WHETHE
   7:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULA
   8:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * NON-INFRINGEMENT.  ALL SUCH WARRANTIES ARE EXPRESSLY DISCLAIMED.TO THE MAXIMUM EXTENT PERMITTED N
   9:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * LAW, NEITHER RENESAS ELECTRONICS CORPORATION NOR ANY OF ITS AFFILIATED COMPANIES SHALL BE LIABLE 
  10:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * INDIRECT, SPECIAL, INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR ANY REASON RELATED TO THIS SOFTWARE, E
  11:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * ITS AFFILIATES HAVE BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.
  12:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Renesas reserves the right, without notice, to make changes to this software and to discontinue t
  13:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * of this software. By using this software, you agree to the additional terms and conditions found 
  14:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * following link:
  15:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * http://www.renesas.com/disclaimer
  16:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** *
  17:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Copyright (C) 2022 Renesas Electronics Corporation. All rights reserved.
  18:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  19:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  20:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  21:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * File Name        : Config_RIIC1_user.c
  22:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Component Version: 1.12.0
  23:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Device(s)        : R5F572NNDxFP
  24:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description      : This file implements device driver for Config_RIIC1.
  25:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  26:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  27:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  28:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** Pragma directive
  29:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  30:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* Start user code for pragma. Do not edit comment generated here */
  31:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* End user code. Do not edit comment generated here */
  32:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  33:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  34:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** Includes
  35:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  36:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** #include "r_cg_macrodriver.h"
  37:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** #include "Config_RIIC1.h"
  38:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* Start user code for include. Do not edit comment generated here */
  39:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* End user code. Do not edit comment generated here */
  40:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** #include "r_cg_userdefine.h"
  41:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  42:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  43:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** Global variables and functions
  44:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  45:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint8_t    g_riic1_mode_flag;               /* RIIC1 master transmit receive flag *
  46:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint8_t    g_riic1_state;                   /* RIIC1 master state */
  47:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint16_t   g_riic1_slave_address;           /* RIIC1 slave address */
  48:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint8_t   *gp_riic1_tx_address;             /* RIIC1 transmit buffer address */
  49:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint16_t   g_riic1_tx_count;                /* RIIC1 transmit data number */
  50:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint8_t   *gp_riic1_rx_address;             /* RIIC1 receive buffer address */
  51:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint16_t   g_riic1_rx_count;                /* RIIC1 receive data number */
  52:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint16_t   g_riic1_rx_length;               /* RIIC1 receive data length */
  53:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern volatile uint8_t    g_riic1_stop_generation;         /* RIIC1 stop condition generation flag
  54:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* Start user code for global. Do not edit comment generated here */
  55:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern void User_CallBack_transmitend1(void);//extern void User_CallBack_transmitend1();
  56:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern void User_CallBack_receiveend1(void);//extern void User_CallBack_receiveend1();
  57:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** extern void User_CallBack_receiveerror1(MD_STATUS status);//extern void User_CallBack_error1(MD_STA
  58:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /* End user code. Do not edit comment generated here */
  59:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  60:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  61:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: R_Config_RIIC1_Create_UserInit
  62:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function adds user code after initializing the RIIC1 channel
  63:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
  64:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
  65:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  66:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  67:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** void R_Config_RIIC1_Create_UserInit(void)
  68:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
  69:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* Start user code for user init. Do not edit comment generated here */
  70:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* End user code. Do not edit comment generated here */
  71:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
  72:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  73:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
  74:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_transmit_interrupt
  75:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is TXI1 interrupt service routine
  76:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
  77:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
  78:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
  79:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  80:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** void r_Config_RIIC1_transmit_interrupt(void)
  81:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
  82:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
  83:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     R_BSP_SETPSW_I();
  84:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
  85:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     if (_0D_IIC_MASTER_TRANSMIT == g_riic1_mode_flag)
  86:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
  87:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (_01_IIC_MASTER_SENDS_ADR_7_W == g_riic1_state)
  88:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
  89:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(g_riic1_slave_address << 1U);
  90:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
  91:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
  92:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_02_IIC_MASTER_SENDS_ADR_10A_W == g_riic1_state)
  93:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
  94:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(((g_riic1_slave_address & 0x0300U) >> 7U) | 0x00F0U);
  95:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
  96:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
  97:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_04_IIC_MASTER_SENDS_ADR_10B == g_riic1_state)
  98:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
  99:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(g_riic1_slave_address & 0x00FFU);
 100:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 101:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 102:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_05_IIC_MASTER_SENDS_DATA == g_riic1_state)
 103:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 104:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             if (0U < g_riic1_tx_count)
 105:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 106:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICDRT = *gp_riic1_tx_address;
 107:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_tx_address++;
 108:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_tx_count--;
 109:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             } 
 110:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             else
 111:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 112:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_state = _06_IIC_MASTER_SENDS_END;
 113:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 114:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 115:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 116:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 117:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****              /* Do nothing */
 118:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 119:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 120:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_0C_IIC_MASTER_RECEIVE == g_riic1_mode_flag)
 121:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 122:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (_00_IIC_MASTER_SENDS_ADR_7_R == g_riic1_state)
 123:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 124:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)((g_riic1_slave_address << 1U) | 0x0001U);
 125:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 126:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 127:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_02_IIC_MASTER_SENDS_ADR_10A_W == g_riic1_state)
 128:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 129:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(((g_riic1_slave_address & 0x0300U) >> 7U) | 0x00F0U);
 130:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 131:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 132:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_04_IIC_MASTER_SENDS_ADR_10B == g_riic1_state)
 133:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 134:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(g_riic1_slave_address & 0x00FFU);
 135:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 136:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 137:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_03_IIC_MASTER_SENDS_ADR_10A_R == g_riic1_state)
 138:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 139:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICDRT = (uint8_t)(((g_riic1_slave_address & 0x0300U) >> 7U) | 0x00F1U);
 140:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 141:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 142:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 143:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 144:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****              /* Do nothing */
 145:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 146:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 147:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else
 148:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 149:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****          /* Do nothing */
 150:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 151:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 152:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 153:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 154:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_transmitend_interrupt
 155:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is TEI1 interrupt service routine
 156:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
 157:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 158:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 159:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 160:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** void r_Config_RIIC1_transmitend_interrupt(void)
 161:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
 162:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 163:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     R_BSP_SETPSW_I();
 164:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 165:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     if (_06_IIC_MASTER_SENDS_END == g_riic1_state)
 166:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 167:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (1U == g_riic1_stop_generation)
 168:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 169:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 170:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 171:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 172:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _07_IIC_MASTER_SENDS_STOP;
 173:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 174:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 175:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 176:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.TEND = 0U;
 177:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_transmitend();
 178:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 179:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 180:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_0E_IIC_MASTER_RECEIVES_RESTART == g_riic1_state)
 181:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 182:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICSR2.BIT.START = 0U;
 183:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICIER.BIT.STIE = 1U;
 184:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 185:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICSR2.BIT.TEND = 0U;
 186:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 187:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else
 188:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 189:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         /* Do nothing */
 190:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 191:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 192:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 193:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 194:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_receive_interrupt
 195:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is RXI1 interrupt service routine
 196:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
 197:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 198:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 199:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 200:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** void r_Config_RIIC1_receive_interrupt(void)
 201:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
 202:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 203:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     R_BSP_SETPSW_I();
 204:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 205:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     volatile uint8_t dummy;
 206:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 207:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     if (_08_IIC_MASTER_RECEIVES_START == g_riic1_state)
 208:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if ((2U == g_riic1_rx_length) || (1U == g_riic1_rx_length))
 210:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 211:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICMR3.BIT.WAIT = 1U;
 212:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 213:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 214:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (1U == g_riic1_rx_length)
 215:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 216:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICMR3.BIT.ACKWP = 1U;
 217:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICMR3.BIT.ACKBT = 1U;
 218:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 219:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 220:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         /* Dummy read to release SCL */
 221:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         dummy = RIIC1.ICDRR;
 222:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 223:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_state = _09_IIC_MASTER_RECEIVES_DATA;
 224:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 225:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (1U == g_riic1_rx_length)
 226:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 227:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0A_IIC_MASTER_RECEIVES_STOPPING;
 228:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 229:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 230:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_09_IIC_MASTER_RECEIVES_DATA == g_riic1_state)
 231:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 232:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (g_riic1_rx_count < g_riic1_rx_length)
 233:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 234:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             if (g_riic1_rx_count == (g_riic1_rx_length - 3))
 235:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 236:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICMR3.BIT.WAIT = 1U;
 237:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 238:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 *gp_riic1_rx_address = RIIC1.ICDRR;
 239:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 240:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 241:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 242:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             else if (g_riic1_rx_count == (g_riic1_rx_length - 2))
 243:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 244:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICMR3.BIT.ACKWP = 1U;
 245:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICMR3.BIT.ACKBT = 1U;
 246:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 247:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 *gp_riic1_rx_address = RIIC1.ICDRR;
 248:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 249:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 250:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 251:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_state = _0A_IIC_MASTER_RECEIVES_STOPPING;
 252:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 253:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             else
 254:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 255:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 *gp_riic1_rx_address = RIIC1.ICDRR;
 256:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 257:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 258:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 259:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 260:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 261:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_0A_IIC_MASTER_RECEIVES_STOPPING == g_riic1_state)
 262:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 263:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICSR2.BIT.STOP = 0U;
 264:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.SP = 1U;
 265:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 266:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         *gp_riic1_rx_address = RIIC1.ICDRR;
 267:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         gp_riic1_rx_address++;
 268:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_rx_count++;
 269:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 270:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICMR3.BIT.WAIT = 0U;
 271:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 272:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 273:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else
 274:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 275:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****          /* Do nothing */
 276:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 277:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 278:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 279:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 280:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_error_interrupt
 281:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is EEI1 interrupt service routine
 282:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
 283:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 284:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 285:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 286:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** void r_Config_RIIC1_error_interrupt(void)
 287:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
 288:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 289:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     R_BSP_SETPSW_I();
 290:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 291:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     volatile uint8_t dummy;
 292:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     if ((1U == RIIC1.ICIER.BIT.ALIE) && (1U == RIIC1.ICSR2.BIT.AL))
 294:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 295:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         r_Config_RIIC1_callback_error(MD_ERROR1);
 296:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if ((1U == RIIC1.ICIER.BIT.TMOIE) && (1U == RIIC1.ICSR2.BIT.TMOF))
 298:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 299:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         r_Config_RIIC1_callback_error(MD_ERROR2);
 300:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if ((1U == RIIC1.ICIER.BIT.NAKIE) && (1U == RIIC1.ICSR2.BIT.NACKF))
 302:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 303:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if (_0D_IIC_MASTER_TRANSMIT == g_riic1_mode_flag)
 304:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 305:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 306:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 307:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 308:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _07_IIC_MASTER_SENDS_STOP;
 309:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 310:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_0C_IIC_MASTER_RECEIVE == g_riic1_mode_flag)
 311:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 312:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 313:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 314:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 315:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Dummy read the ICDRR register */
 316:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             dummy = RIIC1.ICDRR;
 317:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 318:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 319:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 320:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 321:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 322:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Do nothing */
 323:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 324:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 325:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         r_Config_RIIC1_callback_error(MD_ERROR3);
 326:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 327:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_0D_IIC_MASTER_TRANSMIT == g_riic1_mode_flag)
 328:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if ((_01_IIC_MASTER_SENDS_ADR_7_W == g_riic1_state) || (_02_IIC_MASTER_SENDS_ADR_10A_W == g
 330:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 331:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.START = 0U;
 332:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 333:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 334:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 335:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_07_IIC_MASTER_SENDS_STOP == g_riic1_state)
 336:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 337:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 338:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 339:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 340:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 341:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 342:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_transmitend();
 343:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 344:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 345:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 346:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_error(MD_ERROR4);
 347:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 348:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 349:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else if (_0C_IIC_MASTER_RECEIVE == g_riic1_mode_flag)
 350:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         if ((_00_IIC_MASTER_SENDS_ADR_7_R == g_riic1_state) || (_02_IIC_MASTER_SENDS_ADR_10A_W == g
 352:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 353:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.START = 0U;
 354:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 355:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 356:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 357:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_0E_IIC_MASTER_RECEIVES_RESTART == g_riic1_state)
 358:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 359:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.START = 0U;
 360:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 361:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 362:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 363:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else if (_0B_IIC_MASTER_RECEIVES_STOP == g_riic1_state)
 364:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 365:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 366:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 367:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 368:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 369:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 370:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_receiveend();
 371:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 372:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         else
 373:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 374:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_error(MD_ERROR4);
 375:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 376:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 377:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     else
 378:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 379:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         r_Config_RIIC1_callback_error(MD_ERROR4);
 380:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 381:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 382:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 383:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 384:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_callback_transmitend
 385:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is a callback function when RIIC1 finishes transmission
 386:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
 387:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 388:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 389:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 390:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** static void r_Config_RIIC1_callback_transmitend(void)
 391:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
   9                             		.loc 1 391 1 view -0
 392:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* Start user code for r_Config_RIIC1_callback_transmitend. Do not edit comment generated here 
 393:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 	User_CallBack_transmitend1();
  10                             		.loc 1 393 2 view .LVU1
  11 0000 05 00 00 00             		bsr	_User_CallBack_transmitend1
  12                             	.LVL0:
 394:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* End user code. Do not edit comment generated here */
 395:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
  13                             		.loc 1 395 1 is_stmt 0 view .LVU2
  14 0004 02                      		rts
  15                             	.LFE8:
  17                             		.section	.text.r_Config_RIIC1_callback_receiveend,"ax",@progbits
  19                             	_r_Config_RIIC1_callback_receiveend:
  20                             	.LFB9:
 396:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 397:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 398:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_callback_receiveend
 399:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is a callback function when RIIC1 finishes reception
 400:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : None
 401:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 402:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 403:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 404:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** static void r_Config_RIIC1_callback_receiveend(void)
 405:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
  21                             		.loc 1 405 1 is_stmt 1 view -0
 406:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* Start user code for r_Config_RIIC1_callback_receiveend. Do not edit comment generated here *
 407:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 	User_CallBack_receiveend1();
  22                             		.loc 1 407 2 view .LVU4
  23 0000 05 00 00 00             		bsr	_User_CallBack_receiveend1
  24                             	.LVL1:
 408:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* End user code. Do not edit comment generated here */
 409:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
  25                             		.loc 1 409 1 is_stmt 0 view .LVU5
  26 0004 02                      		rts
  27                             	.LFE9:
  29                             		.section	.text.r_Config_RIIC1_callback_error,"ax",@progbits
  31                             	_r_Config_RIIC1_callback_error:
  32                             	.LVL2:
  33                             	.LFB10:
 410:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 411:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** /**************************************************************************************************
 412:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Function Name: r_Config_RIIC1_callback_error
 413:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Description  : This function is a callback function when RIIC1 encounters error
 414:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Arguments    : status -
 415:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** *                    error status
 416:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** * Return Value : None
 417:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** ***************************************************************************************************
 418:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 419:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** static void r_Config_RIIC1_callback_error(MD_STATUS status)
 420:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** {
  34                             		.loc 1 420 1 is_stmt 1 view -0
  35                             		.loc 1 420 1 is_stmt 0 view .LVU7
  36 0000 7E A7                   		push.l	r7
  37                             	.LCFI0:
  38 0002 DF 17                   		mov.W	r1, r7
 421:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     switch (status)
  39                             		.loc 1 421 5 is_stmt 1 view .LVU8
  40 0004 5F 15                   		movu.W	r1, r5
  41 0006 75 55 83                		cmp	#0x83, r5
  42 0009 20 33                   		beq	.L4
  43 000b 25 14                   		bleu	.L15
  44 000d 5F 15                   		movu.W	r1, r5
  45 000f 75 55 84                		cmp	#0x84, r5
  46 0012 20 6E                   		beq	.L8
  47 0014 75 55 85                		cmp	#0x85, r5
  48 0017 21 1C                   		bne	.L7
 422:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 423:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         case MD_ERROR1:
 424:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 425:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Start user code for arbitration-lost error. Do not edit comment generated here */
 426:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         	User_CallBack_receiveerror1(status);
 427:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* End user code. Do not edit comment generated here */
 428:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 429:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.AL = 0U;
 430:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
 431:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 432:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         case MD_ERROR2:
 433:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 434:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             if (1U == RIIC1.ICCR1.BIT.SCLI)
 435:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 436:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 uint8_t count = 0U;
 437:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 438:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 /* Try outputting additional clock pulses to release SDA */
 439:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 while ((0U == RIIC1.ICCR1.BIT.SDAI) && (count < 0x0AU))
 440:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 {
 441:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                     RIIC1.ICCR1.BIT.CLO = 1U;
 442:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                     count++;
 443:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 }
 444:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 445:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 446:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Start user code for timeout error. Do not edit comment generated here */
 447:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         	User_CallBack_receiveerror1(status);
 448:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****            /* End user code. Do not edit comment generated here */
 449:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 450:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.TMOF = 0U;
 451:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
 452:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 453:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         case MD_ERROR3:
 454:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 455:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Start user code for NACK signal. Do not edit comment generated here */
 456:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         	User_CallBack_receiveerror1(status);
 457:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****            /* End user code. Do not edit comment generated here */
 458:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
 459:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 460:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         case MD_ERROR4:
 461:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 462:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* Start user code for communication sequence error. Do not edit comment generated here
 463:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         	User_CallBack_receiveerror1(status);
  49                             		.loc 1 463 10 view .LVU9
  50 0019 05 00 00 00             		bsr	_User_CallBack_receiveerror1
  51                             	.LVL3:
 464:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* End user code. Do not edit comment generated here */
 465:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
  52                             		.loc 1 465 13 view .LVU10
  53 001d 2E 16                   		bra	.L7
  54                             	.LVL4:
  55                             	.L15:
 421:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
  56                             		.loc 1 421 5 is_stmt 0 view .LVU11
  57 001f 75 55 82                		cmp	#0x82, r5
  58 0022 21 11                   		bne	.L7
 426:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             /* End user code. Do not edit comment generated here */
  59                             		.loc 1 426 10 is_stmt 1 view .LVU12
  60 0024 05 00 00 00             		bsr	_User_CallBack_receiveerror1
  61                             	.LVL5:
 429:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
  62                             		.loc 1 429 13 view .LVU13
 429:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
  63                             		.loc 1 429 32 is_stmt 0 view .LVU14
  64 0028 FB 5E 20 83 08          		mov.L	#0x88320, r5
  65 002d 8A 5C                   		mov.B	9[r5], r4
  66 002f 7A 14                   		bclr	#1, r4
  67 0031 82 5C                   		mov.B	r4, 9[r5]
 430:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
  68                             		.loc 1 430 13 is_stmt 1 view .LVU15
  69                             		.balign 8,3,1
  70                             	.L7:
 466:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 467:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         default:
 468:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 469:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
 470:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 471:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 472:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 473:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* Start user code for others. Do not edit comment generated here */
 474:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 	User_CallBack_receiveerror1(status);
  71                             		.loc 1 474 2 view .LVU16
  72 0033 DF 71                   		mov.W	r7, r1
  73 0035 05 00 00 00             		bsr	_User_CallBack_receiveerror1
  74                             	.LVL6:
 475:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* End user code. Do not edit comment generated here */
 476:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
  75                             		.loc 1 476 1 is_stmt 0 view .LVU17
  76 0039 3F 77 01                		rtsd	#4, r7-r7
  77                             	.LVL7:
  78                             	.L4:
 434:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
  79                             		.loc 1 434 13 is_stmt 1 view .LVU18
 434:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
  80                             		.loc 1 434 38 is_stmt 0 view .LVU19
  81 003c FB 5E 20 83 08          		mov.L	#0x88320, r5
  82 0041 CC 55                   		mov.B	[r5], r5
 434:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
  83                             		.loc 1 434 16 view .LVU20
  84 0043 FD 74 C5 02             		tst	#2, r5
  85 0047 21 15                   		bne	.L16
  86                             	.L11:
 447:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****            /* End user code. Do not edit comment generated here */
  87                             		.loc 1 447 10 is_stmt 1 view .LVU21
  88 0049 DF 71                   		mov.W	r7, r1
  89                             	.LVL8:
 447:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****            /* End user code. Do not edit comment generated here */
  90                             		.loc 1 447 10 is_stmt 0 view .LVU22
  91 004b 05 00 00 00             		bsr	_User_CallBack_receiveerror1
  92                             	.LVL9:
 450:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
  93                             		.loc 1 450 13 is_stmt 1 view .LVU23
 450:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             break;
  94                             		.loc 1 450 34 is_stmt 0 view .LVU24
  95 004f FB 5E 20 83 08          		mov.L	#0x88320, r5
  96 0054 8A 5C                   		mov.B	9[r5], r4
  97 0056 7A 04                   		bclr	#0, r4
  98 0058 82 5C                   		mov.B	r4, 9[r5]
 451:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
  99                             		.loc 1 451 13 is_stmt 1 view .LVU25
 100 005a 2E D9                   		bra	.L7
 101                             	.LVL10:
 102                             	.L16:
 103                             	.LBB2:
 436:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 104                             		.loc 1 436 25 is_stmt 0 view .LVU26
 105 005c 66 05                   		mov	#0, r5
 106                             	.L10:
 107                             	.LVL11:
 439:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 {
 108                             		.loc 1 439 46 view .LVU27
 109 005e FB 4E 20 83 08          		mov.L	#0x88320, r4
 110 0063 CC 44                   		mov.B	[r4], r4
 439:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 {
 111                             		.loc 1 439 23 view .LVU28
 112 0065 FD 74 C4 01             		tst	#1, r4
 113 0069 21 E0                   		bne	.L11
 439:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 {
 114                             		.loc 1 439 53 discriminator 1 view .LVU29
 115 006b 5B 54                   		movu.B	r5, r4
 116 006d 61 94                   		cmp	#9, r4
 117 006f 24 DA                   		bgtu	.L11
 441:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                     count++;
 118                             		.loc 1 441 21 is_stmt 1 view .LVU30
 441:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                     count++;
 119                             		.loc 1 441 41 is_stmt 0 view .LVU31
 120 0071 FB 4E 20 83 08          		mov.L	#0x88320, r4
 121 0076 CC 43                   		mov.B	[r4], r3
 122 0078 78 53                   		bset	#5, r3
 123 007a C3 43                   		mov.B	r3, [r4]
 442:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 }
 124                             		.loc 1 442 21 is_stmt 1 view .LVU32
 442:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 }
 125                             		.loc 1 442 26 is_stmt 0 view .LVU33
 126 007c 62 15                   		add	#1, r5
 127                             	.LVL12:
 442:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 }
 128                             		.loc 1 442 26 view .LVU34
 129 007e 2E E0                   		bra	.L10
 130                             	.L8:
 442:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 }
 131                             		.loc 1 442 26 view .LVU35
 132                             	.LBE2:
 456:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****            /* End user code. Do not edit comment generated here */
 133                             		.loc 1 456 10 is_stmt 1 view .LVU36
 134 0080 05 00 00 00             		bsr	_User_CallBack_receiveerror1
 135                             	.LVL13:
 458:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 136                             		.loc 1 458 13 view .LVU37
 137 0084 2E AF                   		bra	.L7
 138                             	.LFE10:
 140 0086 EF 00                   		.section	.text.R_Config_RIIC1_Create_UserInit,"ax",@progbits
 141                             		.global	_R_Config_RIIC1_Create_UserInit
 143                             	_R_Config_RIIC1_Create_UserInit:
 144                             	.LFB3:
  68:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /* Start user code for user init. Do not edit comment generated here */
 145                             		.loc 1 68 1 view -0
  71:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 146                             		.loc 1 71 1 view .LVU39
 147 0000 02                      		rts
 148                             	.LFE3:
 150                             		.section	.text.r_Config_RIIC1_transmit_interrupt,"ax",@progbits
 151                             		.global	_r_Config_RIIC1_transmit_interrupt
 153                             	_r_Config_RIIC1_transmit_interrupt:
 154                             	.LFB4:
  81:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 155                             		.loc 1 81 1 view -0
 156                             		.global	$tableentry$51$.rvectors
 157                             	$tableentry$51$.rvectors:
 158                             		; Note: Interrupt Handler
 159 0000 6E 15                   		pushm	r1-r5
 160                             	.LCFI1:
 161 0002 FB 1E 30 14 08          		mov.L	#0x81430, r1
 162 0007 A8 1B                   		mov.L	4[r1], r3
 163 0009 EC 12                   		mov.L	[r1], r2
 164 000b 7E A2                   		push.l	r2
 165                             	.LCFI2:
 166 000d 7E A3                   		push.l	r3
 167                             	.LCFI3:
  83:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 168                             		.loc 1 83 5 view .LVU41
 169 000f 7F A8                   		setpsw	I
  85:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 170                             		.loc 1 85 5 view .LVU42
  85:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 171                             		.loc 1 85 33 is_stmt 0 view .LVU43
 172 0011 FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 173 0017 CC 55                   		mov.B	[r5], r5
  85:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 174                             		.loc 1 85 8 view .LVU44
 175 0019 5B 55                   		movu.B	r5, r5
 176 001b 61 D5                   		cmp	#13, r5
 177 001d 20 22                   		beq	.L29
 120:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 178                             		.loc 1 120 10 is_stmt 1 view .LVU45
 120:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 179                             		.loc 1 120 37 is_stmt 0 view .LVU46
 180 001f FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 181 0025 CC 55                   		mov.B	[r5], r5
 120:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 182                             		.loc 1 120 13 view .LVU47
 183 0027 5B 55                   		movu.B	r5, r5
 184 0029 61 C5                   		cmp	#12, r5
 185 002b 3A E6 00                		beq	.L30
 186                             		.balign 8,3,1
 187                             	.L18:
 151:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 188                             		.loc 1 151 1 view .LVU48
 189 002e 7E B3                   		pop	r3
 190 0030 7E B2                   		pop	r2
 191 0032 FB 1E 30 14 08          		mov.L	#0x81430, r1
 192 0037 E3 12                   		mov.L	r2, [r1]
 193 0039 A0 1B                   		mov.L	r3, 4[r1]
 194 003b 6F 15                   		popm	r1-r5
 195 003d 7F 95                   		rte
 196                             	.L29:
  87:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 197                             		.loc 1 87 9 is_stmt 1 view .LVU49
  87:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 198                             		.loc 1 87 42 is_stmt 0 view .LVU50
 199 003f FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 200 0045 CC 55                   		mov.B	[r5], r5
  87:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 201                             		.loc 1 87 12 view .LVU51
 202 0047 5B 55                   		movu.B	r5, r5
 203 0049 61 15                   		cmp	#1, r5
 204 004b 20 5E                   		beq	.L31
  92:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 205                             		.loc 1 92 14 is_stmt 1 view .LVU52
  92:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 206                             		.loc 1 92 49 is_stmt 0 view .LVU53
 207 004d FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 208 0053 CC 55                   		mov.B	[r5], r5
  92:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 209                             		.loc 1 92 17 view .LVU54
 210 0055 5B 55                   		movu.B	r5, r5
 211 0057 61 25                   		cmp	#2, r5
 212 0059 20 6D                   		beq	.L32
  97:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 213                             		.loc 1 97 14 is_stmt 1 view .LVU55
  97:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 214                             		.loc 1 97 47 is_stmt 0 view .LVU56
 215 005b FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 216 0061 CC 55                   		mov.B	[r5], r5
  97:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 217                             		.loc 1 97 17 view .LVU57
 218 0063 5B 55                   		movu.B	r5, r5
 219 0065 61 45                   		cmp	#4, r5
 220 0067 3A 83 00                		beq	.L33
 102:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 221                             		.loc 1 102 14 is_stmt 1 view .LVU58
 102:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 222                             		.loc 1 102 44 is_stmt 0 view .LVU59
 223 006a FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 224 0070 CC 55                   		mov.B	[r5], r5
 102:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 225                             		.loc 1 102 17 view .LVU60
 226 0072 5B 55                   		movu.B	r5, r5
 227 0074 61 55                   		cmp	#5, r5
 228 0076 21 B8                   		bne	.L18
 104:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 229                             		.loc 1 104 13 is_stmt 1 view .LVU61
 104:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 230                             		.loc 1 104 20 is_stmt 0 view .LVU62
 231 0078 FB 52 00 00 00 00       		mov.L	#_g_riic1_tx_count, r5
 232 007e DC 55                   		mov.W	[r5], r5
 104:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 233                             		.loc 1 104 16 view .LVU63
 234 0080 5F 55                   		movu.W	r5, r5
 235 0082 61 05                   		cmp	#0, r5
 236 0084 3A 81 00                		beq	.L24
 106:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_tx_address++;
 237                             		.loc 1 106 17 is_stmt 1 view .LVU64
 106:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_tx_address++;
 238                             		.loc 1 106 31 is_stmt 0 view .LVU65
 239 0087 FB 42 00 00 00 00       		mov.L	#_gp_riic1_tx_address, r4
 240 008d EC 45                   		mov.L	[r4], r5
 241 008f FD 28 52                		mov.B	[r5+], r2
 106:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_tx_address++;
 242                             		.loc 1 106 29 view .LVU66
 243 0092 FB 3E 20 83 08          		mov.L	#0x88320, r3
 244 0097 84 B2                   		mov.B	r2, 18[r3]
 107:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_tx_count--;
 245                             		.loc 1 107 17 is_stmt 1 view .LVU67
 107:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_tx_count--;
 246                             		.loc 1 107 36 is_stmt 0 view .LVU68
 247 0099 E3 45                   		mov.L	r5, [r4]
 108:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             } 
 248                             		.loc 1 108 17 is_stmt 1 view .LVU69
 108:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             } 
 249                             		.loc 1 108 33 is_stmt 0 view .LVU70
 250 009b FB 42 00 00 00 00       		mov.L	#_g_riic1_tx_count, r4
 251 00a1 DC 45                   		mov.W	[r4], r5
 252 00a3 60 15                   		sub	#1, r5
 253 00a5 D3 45                   		mov.W	r5, [r4]
 254 00a7 2E 87                   		bra	.L18
 255                             	.L31:
  89:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 256                             		.loc 1 89 13 is_stmt 1 view .LVU71
  89:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 257                             		.loc 1 89 27 is_stmt 0 view .LVU72
 258 00a9 FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 259 00af DC 55                   		mov.W	[r5], r5
 260 00b1 6C 15                   		shll	#1, r5
  89:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 261                             		.loc 1 89 25 view .LVU73
 262 00b3 FB 4E 20 83 08          		mov.L	#0x88320, r4
 263 00b8 84 C5                   		mov.B	r5, 18[r4]
  90:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 264                             		.loc 1 90 13 is_stmt 1 view .LVU74
  90:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 265                             		.loc 1 90 27 is_stmt 0 view .LVU75
 266 00ba FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 267 00c0 F8 54 05                		mov.B	#5, [r5]
 268 00c3 38 6B FF                		bra	.L18
 269                             	.L32:
  94:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 270                             		.loc 1 94 13 is_stmt 1 view .LVU76
  94:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 271                             		.loc 1 94 72 is_stmt 0 view .LVU77
 272 00c6 FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 273 00cc DC 55                   		mov.W	[r5], r5
 274 00ce 5F 55                   		movu.W	r5, r5
 275 00d0 68 75                   		shlr	#7, r5
  94:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 276                             		.loc 1 94 27 view .LVU78
 277 00d2 64 65                   		and #6, r5
 278 00d4 75 35 F0                		or	#-16, r5
  94:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 279                             		.loc 1 94 25 view .LVU79
 280 00d7 FB 4E 20 83 08          		mov.L	#0x88320, r4
 281 00dc 84 C5                   		mov.B	r5, 18[r4]
  95:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 282                             		.loc 1 95 13 is_stmt 1 view .LVU80
  95:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 283                             		.loc 1 95 27 is_stmt 0 view .LVU81
 284 00de FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 285 00e4 F8 54 04                		mov.B	#4, [r5]
 286 00e7 38 47 FF                		bra	.L18
 287                             	.L33:
  99:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 288                             		.loc 1 99 13 is_stmt 1 view .LVU82
  99:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 289                             		.loc 1 99 27 is_stmt 0 view .LVU83
 290 00ea FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 291 00f0 DC 54                   		mov.W	[r5], r4
  99:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _05_IIC_MASTER_SENDS_DATA;
 292                             		.loc 1 99 25 view .LVU84
 293 00f2 FB 5E 20 83 08          		mov.L	#0x88320, r5
 294 00f7 84 D4                   		mov.B	r4, 18[r5]
 100:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 295                             		.loc 1 100 13 is_stmt 1 view .LVU85
 100:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 296                             		.loc 1 100 27 is_stmt 0 view .LVU86
 297 00f9 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 298 00ff F8 54 05                		mov.B	#5, [r5]
 299 0102 38 2C FF                		bra	.L18
 300                             	.L24:
 112:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 301                             		.loc 1 112 17 is_stmt 1 view .LVU87
 112:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 302                             		.loc 1 112 31 is_stmt 0 view .LVU88
 303 0105 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 304 010b F8 54 06                		mov.B	#6, [r5]
 305 010e 38 20 FF                		bra	.L18
 306                             	.L30:
 122:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 307                             		.loc 1 122 9 is_stmt 1 view .LVU89
 122:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 308                             		.loc 1 122 42 is_stmt 0 view .LVU90
 309 0111 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 310 0117 CC 55                   		mov.B	[r5], r5
 122:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 311                             		.loc 1 122 12 view .LVU91
 312 0119 5B 55                   		movu.B	r5, r5
 313 011b 61 05                   		cmp	#0, r5
 314 011d 21 21                   		bne	.L25
 124:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 315                             		.loc 1 124 13 is_stmt 1 view .LVU92
 124:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 316                             		.loc 1 124 60 is_stmt 0 view .LVU93
 317 011f FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 318 0125 DC 55                   		mov.W	[r5], r5
 319 0127 6C 15                   		shll	#1, r5
 124:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 320                             		.loc 1 124 27 view .LVU94
 321 0129 78 05                   		bset	#0, r5
 124:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 322                             		.loc 1 124 25 view .LVU95
 323 012b FB 4E 20 83 08          		mov.L	#0x88320, r4
 324 0130 84 C5                   		mov.B	r5, 18[r4]
 125:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 325                             		.loc 1 125 13 is_stmt 1 view .LVU96
 125:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 326                             		.loc 1 125 27 is_stmt 0 view .LVU97
 327 0132 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 328 0138 F8 54 08                		mov.B	#8, [r5]
 329 013b 38 F3 FE                		bra	.L18
 330                             	.L25:
 127:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 331                             		.loc 1 127 14 is_stmt 1 view .LVU98
 127:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 332                             		.loc 1 127 49 is_stmt 0 view .LVU99
 333 013e FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 334 0144 CC 55                   		mov.B	[r5], r5
 127:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 335                             		.loc 1 127 17 view .LVU100
 336 0146 5B 55                   		movu.B	r5, r5
 337 0148 61 25                   		cmp	#2, r5
 338 014a 20 43                   		beq	.L34
 132:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 339                             		.loc 1 132 14 is_stmt 1 view .LVU101
 132:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 340                             		.loc 1 132 47 is_stmt 0 view .LVU102
 341 014c FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 342 0152 CC 55                   		mov.B	[r5], r5
 132:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 343                             		.loc 1 132 17 view .LVU103
 344 0154 5B 55                   		movu.B	r5, r5
 345 0156 61 45                   		cmp	#4, r5
 346 0158 20 59                   		beq	.L35
 137:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 347                             		.loc 1 137 14 is_stmt 1 view .LVU104
 137:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 348                             		.loc 1 137 49 is_stmt 0 view .LVU105
 349 015a FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 350 0160 CC 55                   		mov.B	[r5], r5
 137:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 351                             		.loc 1 137 17 view .LVU106
 352 0162 5B 55                   		movu.B	r5, r5
 353 0164 61 35                   		cmp	#3, r5
 354 0166 3B C8 FE                		bne	.L18
 139:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 355                             		.loc 1 139 13 is_stmt 1 view .LVU107
 139:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 356                             		.loc 1 139 72 is_stmt 0 view .LVU108
 357 0169 FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 358 016f DC 55                   		mov.W	[r5], r5
 359 0171 5F 55                   		movu.W	r5, r5
 360 0173 68 75                   		shlr	#7, r5
 139:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 361                             		.loc 1 139 27 view .LVU109
 362 0175 64 65                   		and #6, r5
 363 0177 75 35 F1                		or	#-15, r5
 139:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _08_IIC_MASTER_RECEIVES_START;
 364                             		.loc 1 139 25 view .LVU110
 365 017a FB 4E 20 83 08          		mov.L	#0x88320, r4
 366 017f 84 C5                   		mov.B	r5, 18[r4]
 140:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 367                             		.loc 1 140 13 is_stmt 1 view .LVU111
 140:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 368                             		.loc 1 140 27 is_stmt 0 view .LVU112
 369 0181 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 370 0187 F8 54 08                		mov.B	#8, [r5]
 150:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 371                             		.loc 1 150 5 is_stmt 1 view .LVU113
 151:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 372                             		.loc 1 151 1 is_stmt 0 view .LVU114
 373 018a 38 A4 FE                		bra	.L18
 374                             	.L34:
 129:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 375                             		.loc 1 129 13 is_stmt 1 view .LVU115
 129:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 376                             		.loc 1 129 72 is_stmt 0 view .LVU116
 377 018d FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 378 0193 DC 55                   		mov.W	[r5], r5
 379 0195 5F 55                   		movu.W	r5, r5
 380 0197 68 75                   		shlr	#7, r5
 129:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 381                             		.loc 1 129 27 view .LVU117
 382 0199 64 65                   		and #6, r5
 383 019b 75 35 F0                		or	#-16, r5
 129:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _04_IIC_MASTER_SENDS_ADR_10B;
 384                             		.loc 1 129 25 view .LVU118
 385 019e FB 4E 20 83 08          		mov.L	#0x88320, r4
 386 01a3 84 C5                   		mov.B	r5, 18[r4]
 130:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 387                             		.loc 1 130 13 is_stmt 1 view .LVU119
 130:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 388                             		.loc 1 130 27 is_stmt 0 view .LVU120
 389 01a5 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 390 01ab F8 54 04                		mov.B	#4, [r5]
 391 01ae 38 80 FE                		bra	.L18
 392                             	.L35:
 134:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 393                             		.loc 1 134 13 is_stmt 1 view .LVU121
 134:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 394                             		.loc 1 134 27 is_stmt 0 view .LVU122
 395 01b1 FB 52 00 00 00 00       		mov.L	#_g_riic1_slave_address, r5
 396 01b7 DC 54                   		mov.W	[r5], r4
 134:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0E_IIC_MASTER_RECEIVES_RESTART;
 397                             		.loc 1 134 25 view .LVU123
 398 01b9 FB 5E 20 83 08          		mov.L	#0x88320, r5
 399 01be 84 D4                   		mov.B	r4, 18[r5]
 135:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 400                             		.loc 1 135 13 is_stmt 1 view .LVU124
 135:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 401                             		.loc 1 135 27 is_stmt 0 view .LVU125
 402 01c0 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 403 01c6 F8 54 0E                		mov.B	#14, [r5]
 404 01c9 38 65 FE                		bra	.L18
 405                             	.LFE4:
 407 01cc 76 10 01 00             		.section	.text.r_Config_RIIC1_transmitend_interrupt,"ax",@progbits
 408                             		.global	_r_Config_RIIC1_transmitend_interrupt
 410                             	_r_Config_RIIC1_transmitend_interrupt:
 411                             	.LFB5:
 161:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 412                             		.loc 1 161 1 is_stmt 1 view -0
 163:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 413                             		.loc 1 163 5 view .LVU127
 414 0000 7F A8                   		setpsw	I
 165:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 415                             		.loc 1 165 5 view .LVU128
 165:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 416                             		.loc 1 165 34 is_stmt 0 view .LVU129
 417 0002 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 418 0008 CC 55                   		mov.B	[r5], r5
 165:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 419                             		.loc 1 165 8 view .LVU130
 420 000a 5B 55                   		movu.B	r5, r5
 421 000c 61 65                   		cmp	#6, r5
 422 000e 20 11                   		beq	.L40
 180:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 423                             		.loc 1 180 10 is_stmt 1 view .LVU131
 180:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 424                             		.loc 1 180 46 is_stmt 0 view .LVU132
 425 0010 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 426 0016 CC 55                   		mov.B	[r5], r5
 180:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 427                             		.loc 1 180 13 view .LVU133
 428 0018 5B 55                   		movu.B	r5, r5
 429 001a 61 E5                   		cmp	#14, r5
 430 001c 20 3C                   		beq	.L41
 431                             	.L36:
 191:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 432                             		.loc 1 191 1 view .LVU134
 433 001e 02                      		rts
 434                             	.L40:
 167:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 435                             		.loc 1 167 9 is_stmt 1 view .LVU135
 167:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 436                             		.loc 1 167 16 is_stmt 0 view .LVU136
 437 001f FB 52 00 00 00 00       		mov.L	#_g_riic1_stop_generation, r5
 438 0025 CC 55                   		mov.B	[r5], r5
 167:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 439                             		.loc 1 167 12 view .LVU137
 440 0027 5B 55                   		movu.B	r5, r5
 441 0029 61 15                   		cmp	#1, r5
 442 002b 21 1D                   		bne	.L38
 169:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 443                             		.loc 1 169 13 is_stmt 1 view .LVU138
 169:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 444                             		.loc 1 169 34 is_stmt 0 view .LVU139
 445 002d FB 5E 20 83 08          		mov.L	#0x88320, r5
 446 0032 8A 5C                   		mov.B	9[r5], r4
 447 0034 7A 34                   		bclr	#3, r4
 448 0036 82 5C                   		mov.B	r4, 9[r5]
 170:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 449                             		.loc 1 170 13 is_stmt 1 view .LVU140
 170:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 450                             		.loc 1 170 32 is_stmt 0 view .LVU141
 451 0038 88 5C                   		mov.B	1[r5], r4
 452 003a 78 34                   		bset	#3, r4
 453 003c 80 5C                   		mov.B	r4, 1[r5]
 172:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 454                             		.loc 1 172 13 is_stmt 1 view .LVU142
 172:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 455                             		.loc 1 172 27 is_stmt 0 view .LVU143
 456 003e FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 457 0044 F8 54 07                		mov.B	#7, [r5]
 458 0047 02                      		rts
 459                             	.L38:
 176:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_transmitend();
 460                             		.loc 1 176 13 is_stmt 1 view .LVU144
 176:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             r_Config_RIIC1_callback_transmitend();
 461                             		.loc 1 176 34 is_stmt 0 view .LVU145
 462 0048 FB 5E 20 83 08          		mov.L	#0x88320, r5
 463 004d 8A 5C                   		mov.B	9[r5], r4
 464 004f 7A 64                   		bclr	#6, r4
 465 0051 82 5C                   		mov.B	r4, 9[r5]
 177:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 466                             		.loc 1 177 13 is_stmt 1 view .LVU146
 467 0053 05 00 00 00             		bsr	_r_Config_RIIC1_callback_transmitend
 468                             	.LVL14:
 469 0057 02                      		rts
 470                             	.L41:
 182:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICIER.BIT.STIE = 1U;
 471                             		.loc 1 182 9 view .LVU147
 182:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICIER.BIT.STIE = 1U;
 472                             		.loc 1 182 31 is_stmt 0 view .LVU148
 473 0058 FB 5E 20 83 08          		mov.L	#0x88320, r5
 474 005d 8A 5C                   		mov.B	9[r5], r4
 475 005f 7A 24                   		bclr	#2, r4
 476 0061 82 5C                   		mov.B	r4, 9[r5]
 183:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 477                             		.loc 1 183 9 is_stmt 1 view .LVU149
 183:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.RS = 1U;    /* Set restart condition flag */
 478                             		.loc 1 183 30 is_stmt 0 view .LVU150
 479 0063 89 DC                   		mov.B	7[r5], r4
 480 0065 78 24                   		bset	#2, r4
 481 0067 81 DC                   		mov.B	r4, 7[r5]
 184:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICSR2.BIT.TEND = 0U;
 482                             		.loc 1 184 9 is_stmt 1 view .LVU151
 184:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICSR2.BIT.TEND = 0U;
 483                             		.loc 1 184 28 is_stmt 0 view .LVU152
 484 0069 88 5C                   		mov.B	1[r5], r4
 485 006b 78 24                   		bset	#2, r4
 486 006d 80 5C                   		mov.B	r4, 1[r5]
 185:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 487                             		.loc 1 185 9 is_stmt 1 view .LVU153
 185:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 488                             		.loc 1 185 30 is_stmt 0 view .LVU154
 489 006f 8A 5C                   		mov.B	9[r5], r4
 490 0071 7A 64                   		bclr	#6, r4
 491 0073 82 5C                   		mov.B	r4, 9[r5]
 190:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 492                             		.loc 1 190 5 is_stmt 1 view .LVU155
 191:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 493                             		.loc 1 191 1 is_stmt 0 view .LVU156
 494 0075 2E A9                   		bra	.L36
 495                             	.LFE5:
 497                             		.section	.text.r_Config_RIIC1_receive_interrupt,"ax",@progbits
 498                             		.global	_r_Config_RIIC1_receive_interrupt
 500                             	_r_Config_RIIC1_receive_interrupt:
 501                             	.LFB6:
 201:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 502                             		.loc 1 201 1 is_stmt 1 view -0
 503                             		.global	$tableentry$50$.rvectors
 504                             	$tableentry$50$.rvectors:
 505                             		; Note: Interrupt Handler
 506 0000 6E 15                   		pushm	r1-r5
 507                             	.LCFI4:
 508 0002 FB 1E 30 14 08          		mov.L	#0x81430, r1
 509 0007 A8 1B                   		mov.L	4[r1], r3
 510 0009 EC 12                   		mov.L	[r1], r2
 511 000b 7E A2                   		push.l	r2
 512                             	.LCFI5:
 513 000d 7E A3                   		push.l	r3
 514                             	.LCFI6:
 515 000f 60 40                   		sub	#4, r0
 516                             	.LCFI7:
 203:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 517                             		.loc 1 203 5 view .LVU158
 518 0011 7F A8                   		setpsw	I
 205:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 519                             		.loc 1 205 5 view .LVU159
 207:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 520                             		.loc 1 207 5 view .LVU160
 207:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 521                             		.loc 1 207 39 is_stmt 0 view .LVU161
 522 0013 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 523 0019 CC 55                   		mov.B	[r5], r5
 207:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 524                             		.loc 1 207 8 view .LVU162
 525 001b 5B 55                   		movu.B	r5, r5
 526 001d 61 85                   		cmp	#8, r5
 527 001f 20 34                   		beq	.L52
 230:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 528                             		.loc 1 230 10 is_stmt 1 view .LVU163
 230:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 529                             		.loc 1 230 43 is_stmt 0 view .LVU164
 530 0021 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 531 0027 CC 55                   		mov.B	[r5], r5
 230:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 532                             		.loc 1 230 13 view .LVU165
 533 0029 5B 55                   		movu.B	r5, r5
 534 002b 61 95                   		cmp	#9, r5
 535 002d 3A 99 00                		beq	.L53
 261:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 536                             		.loc 1 261 10 is_stmt 1 view .LVU166
 261:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 537                             		.loc 1 261 47 is_stmt 0 view .LVU167
 538 0030 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 539 0036 CC 55                   		mov.B	[r5], r5
 261:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 540                             		.loc 1 261 13 view .LVU168
 541 0038 5B 55                   		movu.B	r5, r5
 542 003a 61 A5                   		cmp	#10, r5
 543 003c 3A 66 01                		beq	.L54
 544 003f 03                      		.balign 8,3,1
 545                             	.L42:
 277:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 546                             		.loc 1 277 1 view .LVU169
 547 0040 62 40                   		add	#4, r0
 548 0042 7E B3                   		pop	r3
 549 0044 7E B2                   		pop	r2
 550 0046 FB 1E 30 14 08          		mov.L	#0x81430, r1
 551 004b E3 12                   		mov.L	r2, [r1]
 552 004d A0 1B                   		mov.L	r3, 4[r1]
 553 004f 6F 15                   		popm	r1-r5
 554 0051 7F 95                   		rte
 555                             	.L52:
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 556                             		.loc 1 209 9 is_stmt 1 view .LVU170
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 557                             		.loc 1 209 17 is_stmt 0 view .LVU171
 558 0053 FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 559 0059 DC 55                   		mov.W	[r5], r5
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 560                             		.loc 1 209 12 view .LVU172
 561 005b 5F 55                   		movu.W	r5, r5
 562 005d 61 25                   		cmp	#2, r5
 563 005f 20 10                   		beq	.L44
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 564                             		.loc 1 209 46 discriminator 1 view .LVU173
 565 0061 FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 566 0067 DC 55                   		mov.W	[r5], r5
 209:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 567                             		.loc 1 209 39 discriminator 1 view .LVU174
 568 0069 5F 55                   		movu.W	r5, r5
 569 006b 61 15                   		cmp	#1, r5
 570 006d 21 0D                   		bne	.L45
 571                             	.L44:
 211:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 572                             		.loc 1 211 13 is_stmt 1 view .LVU175
 211:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 573                             		.loc 1 211 34 is_stmt 0 view .LVU176
 574 006f FB 5E 20 83 08          		mov.L	#0x88320, r5
 575 0074 89 54                   		mov.B	4[r5], r4
 576 0076 78 64                   		bset	#6, r4
 577 0078 81 54                   		mov.B	r4, 4[r5]
 578                             	.L45:
 214:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 579                             		.loc 1 214 9 is_stmt 1 view .LVU177
 214:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 580                             		.loc 1 214 16 is_stmt 0 view .LVU178
 581 007a FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 582 0080 DC 55                   		mov.W	[r5], r5
 214:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 583                             		.loc 1 214 12 view .LVU179
 584 0082 5F 55                   		movu.W	r5, r5
 585 0084 61 15                   		cmp	#1, r5
 586 0086 20 2D                   		beq	.L55
 587                             	.L46:
 221:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 588                             		.loc 1 221 9 is_stmt 1 view .LVU180
 221:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 589                             		.loc 1 221 22 is_stmt 0 view .LVU181
 590 0088 FB 5E 20 83 08          		mov.L	#0x88320, r5
 591 008d 8C DD                   		mov.B	19[r5], r5
 221:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 592                             		.loc 1 221 15 view .LVU182
 593 008f C3 05                   		mov.B	r5, [r0]
 223:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 594                             		.loc 1 223 9 is_stmt 1 view .LVU183
 223:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 595                             		.loc 1 223 23 is_stmt 0 view .LVU184
 596 0091 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 597 0097 F8 54 09                		mov.B	#9, [r5]
 225:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 598                             		.loc 1 225 9 is_stmt 1 view .LVU185
 225:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 599                             		.loc 1 225 16 is_stmt 0 view .LVU186
 600 009a FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 601 00a0 DC 55                   		mov.W	[r5], r5
 225:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 602                             		.loc 1 225 12 view .LVU187
 603 00a2 5F 55                   		movu.W	r5, r5
 604 00a4 61 15                   		cmp	#1, r5
 605 00a6 21 9A                   		bne	.L42
 227:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 606                             		.loc 1 227 13 is_stmt 1 view .LVU188
 227:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 607                             		.loc 1 227 27 is_stmt 0 view .LVU189
 608 00a8 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 609 00ae F8 54 0A                		mov.B	#10, [r5]
 610 00b1 2E 8F                   		bra	.L42
 611                             	.L55:
 216:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICMR3.BIT.ACKBT = 1U;
 612                             		.loc 1 216 13 is_stmt 1 view .LVU190
 216:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICMR3.BIT.ACKBT = 1U;
 613                             		.loc 1 216 35 is_stmt 0 view .LVU191
 614 00b3 FB 5E 20 83 08          		mov.L	#0x88320, r5
 615 00b8 89 54                   		mov.B	4[r5], r4
 616 00ba 78 44                   		bset	#4, r4
 617 00bc 81 54                   		mov.B	r4, 4[r5]
 217:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 618                             		.loc 1 217 13 is_stmt 1 view .LVU192
 217:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 619                             		.loc 1 217 35 is_stmt 0 view .LVU193
 620 00be 89 54                   		mov.B	4[r5], r4
 621 00c0 78 34                   		bset	#3, r4
 622 00c2 81 54                   		mov.B	r4, 4[r5]
 623 00c4 2E C4                   		bra	.L46
 624                             	.L53:
 232:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 625                             		.loc 1 232 9 is_stmt 1 view .LVU194
 232:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 626                             		.loc 1 232 30 is_stmt 0 view .LVU195
 627 00c6 FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_count, r5
 628 00cc DC 54                   		mov.W	[r5], r4
 629 00ce FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 630 00d4 DC 55                   		mov.W	[r5], r5
 232:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 631                             		.loc 1 232 12 view .LVU196
 632 00d6 5F 44                   		movu.W	r4, r4
 633 00d8 5F 55                   		movu.W	r5, r5
 634 00da 47 54                   		cmp	r5, r4
 635 00dc 23 05 38 62 FF          		bgeu	.L42
 234:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 636                             		.loc 1 234 13 is_stmt 1 view .LVU197
 234:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 637                             		.loc 1 234 34 is_stmt 0 view .LVU198
 638 00e1 FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_count, r5
 639 00e7 DC 54                   		mov.W	[r5], r4
 640 00e9 5F 44                   		movu.W	r4, r4
 234:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 641                             		.loc 1 234 56 view .LVU199
 642 00eb FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 643 00f1 DC 55                   		mov.W	[r5], r5
 644 00f3 5F 55                   		movu.W	r5, r5
 645 00f5 60 35                   		sub	#3, r5
 234:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 646                             		.loc 1 234 16 view .LVU200
 647 00f7 47 54                   		cmp	r5, r4
 648 00f9 20 42                   		beq	.L56
 242:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 649                             		.loc 1 242 18 is_stmt 1 view .LVU201
 242:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 650                             		.loc 1 242 39 is_stmt 0 view .LVU202
 651 00fb FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_count, r5
 652 0101 DC 54                   		mov.W	[r5], r4
 653 0103 5F 44                   		movu.W	r4, r4
 242:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 654                             		.loc 1 242 61 view .LVU203
 655 0105 FB 52 00 00 00 00       		mov.L	#_g_riic1_rx_length, r5
 656 010b DC 55                   		mov.W	[r5], r5
 657 010d 5F 55                   		movu.W	r5, r5
 658 010f 60 25                   		sub	#2, r5
 242:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             {
 659                             		.loc 1 242 21 view .LVU204
 660 0111 47 54                   		cmp	r5, r4
 661 0113 20 54                   		beq	.L57
 255:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 662                             		.loc 1 255 17 is_stmt 1 view .LVU205
 663 0115 FB 52 00 00 00 00       		mov.L	#_gp_riic1_rx_address, r5
 664 011b EC 54                   		mov.L	[r5], r4
 255:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 665                             		.loc 1 255 45 is_stmt 0 view .LVU206
 666 011d FB 3E 20 83 08          		mov.L	#0x88320, r3
 667 0122 8C BB                   		mov.B	19[r3], r3
 255:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 668                             		.loc 1 255 38 view .LVU207
 669 0124 C3 43                   		mov.B	r3, [r4]
 256:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 670                             		.loc 1 256 17 is_stmt 1 view .LVU208
 256:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 671                             		.loc 1 256 36 is_stmt 0 view .LVU209
 672 0126 EC 54                   		mov.L	[r5], r4
 673 0128 62 14                   		add	#1, r4
 674 012a E3 54                   		mov.L	r4, [r5]
 257:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 675                             		.loc 1 257 17 is_stmt 1 view .LVU210
 257:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 676                             		.loc 1 257 33 is_stmt 0 view .LVU211
 677 012c FB 42 00 00 00 00       		mov.L	#_g_riic1_rx_count, r4
 678 0132 DC 45                   		mov.W	[r4], r5
 679 0134 62 15                   		add	#1, r5
 680 0136 D3 45                   		mov.W	r5, [r4]
 681 0138 38 08 FF                		bra	.L42
 682                             	.L56:
 236:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 683                             		.loc 1 236 17 is_stmt 1 view .LVU212
 236:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 684                             		.loc 1 236 38 is_stmt 0 view .LVU213
 685 013b FB 4E 20 83 08          		mov.L	#0x88320, r4
 686 0140 89 45                   		mov.B	4[r4], r5
 687 0142 78 65                   		bset	#6, r5
 688 0144 81 45                   		mov.B	r5, 4[r4]
 238:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 689                             		.loc 1 238 17 is_stmt 1 view .LVU214
 690 0146 FB 52 00 00 00 00       		mov.L	#_gp_riic1_rx_address, r5
 691 014c EC 53                   		mov.L	[r5], r3
 238:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 692                             		.loc 1 238 45 is_stmt 0 view .LVU215
 693 014e 8C CC                   		mov.B	19[r4], r4
 238:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 694                             		.loc 1 238 38 view .LVU216
 695 0150 C3 34                   		mov.B	r4, [r3]
 239:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 696                             		.loc 1 239 17 is_stmt 1 view .LVU217
 239:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 697                             		.loc 1 239 36 is_stmt 0 view .LVU218
 698 0152 EC 54                   		mov.L	[r5], r4
 699 0154 62 14                   		add	#1, r4
 700 0156 E3 54                   		mov.L	r4, [r5]
 240:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 701                             		.loc 1 240 17 is_stmt 1 view .LVU219
 240:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 702                             		.loc 1 240 33 is_stmt 0 view .LVU220
 703 0158 FB 42 00 00 00 00       		mov.L	#_g_riic1_rx_count, r4
 704 015e DC 45                   		mov.W	[r4], r5
 705 0160 62 15                   		add	#1, r5
 706 0162 D3 45                   		mov.W	r5, [r4]
 707 0164 38 DC FE                		bra	.L42
 708                             	.L57:
 244:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICMR3.BIT.ACKBT = 1U;
 709                             		.loc 1 244 17 is_stmt 1 view .LVU221
 244:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 RIIC1.ICMR3.BIT.ACKBT = 1U;
 710                             		.loc 1 244 39 is_stmt 0 view .LVU222
 711 0167 FB 5E 20 83 08          		mov.L	#0x88320, r5
 712 016c 89 54                   		mov.B	4[r5], r4
 713 016e 78 44                   		bset	#4, r4
 714 0170 81 54                   		mov.B	r4, 4[r5]
 245:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 715                             		.loc 1 245 17 is_stmt 1 view .LVU223
 245:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 716                             		.loc 1 245 39 is_stmt 0 view .LVU224
 717 0172 89 54                   		mov.B	4[r5], r4
 718 0174 78 34                   		bset	#3, r4
 719 0176 81 54                   		mov.B	r4, 4[r5]
 247:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 720                             		.loc 1 247 17 is_stmt 1 view .LVU225
 721 0178 FB 42 00 00 00 00       		mov.L	#_gp_riic1_rx_address, r4
 722 017e EC 43                   		mov.L	[r4], r3
 247:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 723                             		.loc 1 247 45 is_stmt 0 view .LVU226
 724 0180 8C DD                   		mov.B	19[r5], r5
 247:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 gp_riic1_rx_address++;
 725                             		.loc 1 247 38 view .LVU227
 726 0182 C3 35                   		mov.B	r5, [r3]
 248:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 727                             		.loc 1 248 17 is_stmt 1 view .LVU228
 248:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****                 g_riic1_rx_count++;
 728                             		.loc 1 248 36 is_stmt 0 view .LVU229
 729 0184 EC 45                   		mov.L	[r4], r5
 730 0186 62 15                   		add	#1, r5
 731 0188 E3 45                   		mov.L	r5, [r4]
 249:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 732                             		.loc 1 249 17 is_stmt 1 view .LVU230
 249:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 733                             		.loc 1 249 33 is_stmt 0 view .LVU231
 734 018a FB 42 00 00 00 00       		mov.L	#_g_riic1_rx_count, r4
 735 0190 DC 45                   		mov.W	[r4], r5
 736 0192 62 15                   		add	#1, r5
 737 0194 D3 45                   		mov.W	r5, [r4]
 251:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 738                             		.loc 1 251 17 is_stmt 1 view .LVU232
 251:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             }
 739                             		.loc 1 251 31 is_stmt 0 view .LVU233
 740 0196 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 741 019c F8 54 0A                		mov.B	#10, [r5]
 742 019f 38 A1 FE                		bra	.L42
 743                             	.L54:
 263:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.SP = 1U;
 744                             		.loc 1 263 9 is_stmt 1 view .LVU234
 263:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         RIIC1.ICCR2.BIT.SP = 1U;
 745                             		.loc 1 263 30 is_stmt 0 view .LVU235
 746 01a2 FB 5E 20 83 08          		mov.L	#0x88320, r5
 747 01a7 8A 5C                   		mov.B	9[r5], r4
 748 01a9 7A 34                   		bclr	#3, r4
 749 01ab 82 5C                   		mov.B	r4, 9[r5]
 264:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 750                             		.loc 1 264 9 is_stmt 1 view .LVU236
 264:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 751                             		.loc 1 264 28 is_stmt 0 view .LVU237
 752 01ad 88 5C                   		mov.B	1[r5], r4
 753 01af 78 34                   		bset	#3, r4
 754 01b1 80 5C                   		mov.B	r4, 1[r5]
 266:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         gp_riic1_rx_address++;
 755                             		.loc 1 266 9 is_stmt 1 view .LVU238
 756 01b3 FB 42 00 00 00 00       		mov.L	#_gp_riic1_rx_address, r4
 757 01b9 EC 43                   		mov.L	[r4], r3
 266:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         gp_riic1_rx_address++;
 758                             		.loc 1 266 37 is_stmt 0 view .LVU239
 759 01bb 8C DA                   		mov.B	19[r5], r2
 266:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         gp_riic1_rx_address++;
 760                             		.loc 1 266 30 view .LVU240
 761 01bd C3 32                   		mov.B	r2, [r3]
 267:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_rx_count++;
 762                             		.loc 1 267 9 is_stmt 1 view .LVU241
 267:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_rx_count++;
 763                             		.loc 1 267 28 is_stmt 0 view .LVU242
 764 01bf EC 43                   		mov.L	[r4], r3
 765 01c1 62 13                   		add	#1, r3
 766 01c3 E3 43                   		mov.L	r3, [r4]
 268:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 767                             		.loc 1 268 9 is_stmt 1 view .LVU243
 268:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 768                             		.loc 1 268 25 is_stmt 0 view .LVU244
 769 01c5 FB 32 00 00 00 00       		mov.L	#_g_riic1_rx_count, r3
 770 01cb DC 34                   		mov.W	[r3], r4
 771 01cd 62 14                   		add	#1, r4
 772 01cf D3 34                   		mov.W	r4, [r3]
 270:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 773                             		.loc 1 270 9 is_stmt 1 view .LVU245
 270:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 774                             		.loc 1 270 30 is_stmt 0 view .LVU246
 775 01d1 89 54                   		mov.B	4[r5], r4
 776 01d3 7A 64                   		bclr	#6, r4
 777 01d5 81 54                   		mov.B	r4, 4[r5]
 271:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 778                             		.loc 1 271 9 is_stmt 1 view .LVU247
 271:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 779                             		.loc 1 271 23 is_stmt 0 view .LVU248
 780 01d7 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 781 01dd F8 54 0B                		mov.B	#11, [r5]
 276:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** }
 782                             		.loc 1 276 5 is_stmt 1 view .LVU249
 277:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 783                             		.loc 1 277 1 is_stmt 0 view .LVU250
 784 01e0 38 60 FE                		bra	.L42
 785                             	.LFE6:
 787 01e3 77 10 01 00 00          		.section	.text.r_Config_RIIC1_error_interrupt,"ax",@progbits
 788                             		.global	_r_Config_RIIC1_error_interrupt
 790                             	_r_Config_RIIC1_error_interrupt:
 791                             	.LFB7:
 287:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     /*Set bit PSW.I = 1 to allow multiple interrupts*/
 792                             		.loc 1 287 1 is_stmt 1 view -0
 793 0000 60 40                   		sub	#4, r0
 794                             	.LCFI8:
 289:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 795                             		.loc 1 289 5 view .LVU252
 796 0002 7F A8                   		setpsw	I
 291:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 797                             		.loc 1 291 5 view .LVU253
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 798                             		.loc 1 293 5 view .LVU254
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 799                             		.loc 1 293 31 is_stmt 0 view .LVU255
 800 0004 FB 5E 20 83 08          		mov.L	#0x88320, r5
 801 0009 89 DD                   		mov.B	7[r5], r5
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 802                             		.loc 1 293 8 view .LVU256
 803 000b FD 74 C5 02             		tst	#2, r5
 804 000f 3B 83 00                		bne	.L75
 805                             	.L59:
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 806                             		.loc 1 297 10 is_stmt 1 view .LVU257
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 807                             		.loc 1 297 36 is_stmt 0 view .LVU258
 808 0012 FB 5E 20 83 08          		mov.L	#0x88320, r5
 809 0017 89 DD                   		mov.B	7[r5], r5
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 810                             		.loc 1 297 13 view .LVU259
 811 0019 FD 74 C5 01             		tst	#1, r5
 812 001d 3B 8D 00                		bne	.L76
 813                             	.L61:
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 814                             		.loc 1 301 10 is_stmt 1 view .LVU260
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 815                             		.loc 1 301 36 is_stmt 0 view .LVU261
 816 0020 FB 5E 20 83 08          		mov.L	#0x88320, r5
 817 0025 89 DD                   		mov.B	7[r5], r5
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 818                             		.loc 1 301 13 view .LVU262
 819 0027 FD 74 C5 10             		tst	#16, r5
 820 002b 3B 97 00                		bne	.L77
 821                             	.L62:
 327:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 822                             		.loc 1 327 10 is_stmt 1 view .LVU263
 327:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 823                             		.loc 1 327 38 is_stmt 0 view .LVU264
 824 002e FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 825 0034 CC 55                   		mov.B	[r5], r5
 327:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 826                             		.loc 1 327 13 view .LVU265
 827 0036 5B 55                   		movu.B	r5, r5
 828 0038 61 D5                   		cmp	#13, r5
 829 003a 3A 04 01                		beq	.L78
 349:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 830                             		.loc 1 349 10 is_stmt 1 view .LVU266
 349:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 831                             		.loc 1 349 37 is_stmt 0 view .LVU267
 832 003d FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 833 0043 CC 55                   		mov.B	[r5], r5
 349:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 834                             		.loc 1 349 13 view .LVU268
 835 0045 5B 55                   		movu.B	r5, r5
 836 0047 61 C5                   		cmp	#12, r5
 837 0049 3B BD 01                		bne	.L69
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 838                             		.loc 1 351 9 is_stmt 1 view .LVU269
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 839                             		.loc 1 351 43 is_stmt 0 view .LVU270
 840 004c FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 841 0052 CC 55                   		mov.B	[r5], r5
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 842                             		.loc 1 351 12 view .LVU271
 843 0054 5B 55                   		movu.B	r5, r5
 844 0056 61 05                   		cmp	#0, r5
 845 0058 3A 57 01                		beq	.L70
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 846                             		.loc 1 351 96 discriminator 1 view .LVU272
 847 005b FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 848 0061 CC 55                   		mov.B	[r5], r5
 351:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 849                             		.loc 1 351 61 discriminator 1 view .LVU273
 850 0063 5B 55                   		movu.B	r5, r5
 851 0065 61 25                   		cmp	#2, r5
 852 0067 3A 48 01                		beq	.L70
 357:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 853                             		.loc 1 357 14 is_stmt 1 view .LVU274
 357:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 854                             		.loc 1 357 50 is_stmt 0 view .LVU275
 855 006a FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 856 0070 CC 55                   		mov.B	[r5], r5
 357:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 857                             		.loc 1 357 17 view .LVU276
 858 0072 5B 55                   		movu.B	r5, r5
 859 0074 61 E5                   		cmp	#14, r5
 860 0076 3A 52 01                		beq	.L79
 363:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 861                             		.loc 1 363 14 is_stmt 1 view .LVU277
 363:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 862                             		.loc 1 363 47 is_stmt 0 view .LVU278
 863 0079 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 864 007f CC 55                   		mov.B	[r5], r5
 363:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 865                             		.loc 1 363 17 view .LVU279
 866 0081 5B 55                   		movu.B	r5, r5
 867 0083 61 B5                   		cmp	#11, r5
 868 0085 3A 5F 01                		beq	.L80
 374:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 869                             		.loc 1 374 13 is_stmt 1 view .LVU280
 870 0088 75 41 85                		mov	#0x85, r1
 871 008b 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 872                             	.LVL15:
 873 008f 38 7E 01                		bra	.L58
 874                             	.L75:
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 875                             		.loc 1 293 63 is_stmt 0 discriminator 1 view .LVU281
 876 0092 FB 5E 20 83 08          		mov.L	#0x88320, r5
 877 0097 8A 5D                   		mov.B	9[r5], r5
 293:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 878                             		.loc 1 293 38 discriminator 1 view .LVU282
 879 0099 FD 74 C5 02             		tst	#2, r5
 880 009d 3A 75 FF                		beq	.L59
 295:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 881                             		.loc 1 295 9 is_stmt 1 view .LVU283
 882 00a0 75 41 82                		mov	#0x82, r1
 883 00a3 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 884                             	.LVL16:
 885 00a7 38 66 01                		bra	.L58
 886                             	.L76:
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 887                             		.loc 1 297 69 is_stmt 0 discriminator 1 view .LVU284
 888 00aa FB 5E 20 83 08          		mov.L	#0x88320, r5
 889 00af 8A 5D                   		mov.B	9[r5], r5
 297:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 890                             		.loc 1 297 44 discriminator 1 view .LVU285
 891 00b1 FD 74 C5 01             		tst	#1, r5
 892 00b5 3A 6B FF                		beq	.L61
 299:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 893                             		.loc 1 299 9 is_stmt 1 view .LVU286
 894 00b8 75 41 83                		mov	#0x83, r1
 895 00bb 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 896                             	.LVL17:
 897 00bf 38 4E 01                		bra	.L58
 898                             	.L77:
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 899                             		.loc 1 301 69 is_stmt 0 discriminator 1 view .LVU287
 900 00c2 FB 5E 20 83 08          		mov.L	#0x88320, r5
 901 00c7 8A 5D                   		mov.B	9[r5], r5
 301:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     {
 902                             		.loc 1 301 44 discriminator 1 view .LVU288
 903 00c9 FD 74 C5 10             		tst	#16, r5
 904 00cd 3A 61 FF                		beq	.L62
 303:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 905                             		.loc 1 303 9 is_stmt 1 view .LVU289
 303:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 906                             		.loc 1 303 37 is_stmt 0 view .LVU290
 907 00d0 FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 908 00d6 CC 55                   		mov.B	[r5], r5
 303:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 909                             		.loc 1 303 12 view .LVU291
 910 00d8 5B 55                   		movu.B	r5, r5
 911 00da 61 D5                   		cmp	#13, r5
 912 00dc 20 1A                   		beq	.L81
 310:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 913                             		.loc 1 310 14 is_stmt 1 view .LVU292
 310:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 914                             		.loc 1 310 41 is_stmt 0 view .LVU293
 915 00de FB 52 00 00 00 00       		mov.L	#_g_riic1_mode_flag, r5
 916 00e4 CC 55                   		mov.B	[r5], r5
 310:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 917                             		.loc 1 310 17 view .LVU294
 918 00e6 5B 55                   		movu.B	r5, r5
 919 00e8 61 C5                   		cmp	#12, r5
 920 00ea 20 2E                   		beq	.L82
 921                             	.L64:
 323:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 922                             		.loc 1 323 9 is_stmt 1 view .LVU295
 325:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 923                             		.loc 1 325 9 view .LVU296
 924 00ec 75 41 84                		mov	#0x84, r1
 925 00ef 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 926                             	.LVL18:
 927 00f3 38 1A 01                		bra	.L58
 928                             	.L81:
 305:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 929                             		.loc 1 305 13 view .LVU297
 305:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 930                             		.loc 1 305 34 is_stmt 0 view .LVU298
 931 00f6 FB 5E 20 83 08          		mov.L	#0x88320, r5
 932 00fb 8A 5C                   		mov.B	9[r5], r4
 933 00fd 7A 34                   		bclr	#3, r4
 934 00ff 82 5C                   		mov.B	r4, 9[r5]
 306:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 935                             		.loc 1 306 13 is_stmt 1 view .LVU299
 306:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 936                             		.loc 1 306 32 is_stmt 0 view .LVU300
 937 0101 88 5C                   		mov.B	1[r5], r4
 938 0103 78 34                   		bset	#3, r4
 939 0105 80 5C                   		mov.B	r4, 1[r5]
 307:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _07_IIC_MASTER_SENDS_STOP;
 940                             		.loc 1 307 13 is_stmt 1 view .LVU301
 307:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _07_IIC_MASTER_SENDS_STOP;
 941                             		.loc 1 307 35 is_stmt 0 view .LVU302
 942 0107 8A 5C                   		mov.B	9[r5], r4
 943 0109 7A 44                   		bclr	#4, r4
 944 010b 82 5C                   		mov.B	r4, 9[r5]
 308:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 945                             		.loc 1 308 13 is_stmt 1 view .LVU303
 308:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 946                             		.loc 1 308 27 is_stmt 0 view .LVU304
 947 010d FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 948 0113 F8 54 07                		mov.B	#7, [r5]
 949 0116 2E D6                   		bra	.L64
 950                             	.L82:
 312:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 951                             		.loc 1 312 13 is_stmt 1 view .LVU305
 312:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICCR2.BIT.SP = 1U;
 952                             		.loc 1 312 34 is_stmt 0 view .LVU306
 953 0118 FB 5E 20 83 08          		mov.L	#0x88320, r5
 954 011d 8A 5C                   		mov.B	9[r5], r4
 955 011f 7A 34                   		bclr	#3, r4
 956 0121 82 5C                   		mov.B	r4, 9[r5]
 313:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 957                             		.loc 1 313 13 is_stmt 1 view .LVU307
 313:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 958                             		.loc 1 313 32 is_stmt 0 view .LVU308
 959 0123 88 5C                   		mov.B	1[r5], r4
 960 0125 78 34                   		bset	#3, r4
 961 0127 80 5C                   		mov.B	r4, 1[r5]
 316:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 962                             		.loc 1 316 13 is_stmt 1 view .LVU309
 316:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 963                             		.loc 1 316 26 is_stmt 0 view .LVU310
 964 0129 8C DC                   		mov.B	19[r5], r4
 316:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.NACKF = 0U;
 965                             		.loc 1 316 19 view .LVU311
 966 012b C3 04                   		mov.B	r4, [r0]
 317:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 967                             		.loc 1 317 13 is_stmt 1 view .LVU312
 317:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _0B_IIC_MASTER_RECEIVES_STOP;
 968                             		.loc 1 317 35 is_stmt 0 view .LVU313
 969 012d 8A 5C                   		mov.B	9[r5], r4
 970 012f 7A 44                   		bclr	#4, r4
 971 0131 82 5C                   		mov.B	r4, 9[r5]
 318:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 972                             		.loc 1 318 13 is_stmt 1 view .LVU314
 318:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 973                             		.loc 1 318 27 is_stmt 0 view .LVU315
 974 0133 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 975 0139 F8 54 0B                		mov.B	#11, [r5]
 976 013c 2E B0                   		bra	.L64
 977                             	.L78:
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 978                             		.loc 1 329 9 is_stmt 1 view .LVU316
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 979                             		.loc 1 329 43 is_stmt 0 view .LVU317
 980 013e FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 981 0144 CC 55                   		mov.B	[r5], r5
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 982                             		.loc 1 329 12 view .LVU318
 983 0146 5B 55                   		movu.B	r5, r5
 984 0148 61 15                   		cmp	#1, r5
 985 014a 20 28                   		beq	.L66
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 986                             		.loc 1 329 96 discriminator 1 view .LVU319
 987 014c FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 988 0152 CC 55                   		mov.B	[r5], r5
 329:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 989                             		.loc 1 329 61 discriminator 1 view .LVU320
 990 0154 5B 55                   		movu.B	r5, r5
 991 0156 61 25                   		cmp	#2, r5
 992 0158 20 1A                   		beq	.L66
 335:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 993                             		.loc 1 335 14 is_stmt 1 view .LVU321
 335:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 994                             		.loc 1 335 44 is_stmt 0 view .LVU322
 995 015a FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 996 0160 CC 55                   		mov.B	[r5], r5
 335:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         {
 997                             		.loc 1 335 17 view .LVU323
 998 0162 5B 55                   		movu.B	r5, r5
 999 0164 61 75                   		cmp	#7, r5
 1000 0166 20 26                   		beq	.L83
 346:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1001                             		.loc 1 346 13 is_stmt 1 view .LVU324
 1002 0168 75 41 85                		mov	#0x85, r1
 1003 016b 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 1004                             	.LVL19:
 1005 016f 38 9E 00                		bra	.L58
 1006                             	.L66:
 331:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1007                             		.loc 1 331 13 view .LVU325
 331:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1008                             		.loc 1 331 35 is_stmt 0 view .LVU326
 1009 0172 FB 5E 20 83 08          		mov.L	#0x88320, r5
 1010 0177 8A 5C                   		mov.B	9[r5], r4
 1011 0179 7A 24                   		bclr	#2, r4
 1012 017b 82 5C                   		mov.B	r4, 9[r5]
 332:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 1013                             		.loc 1 332 13 is_stmt 1 view .LVU327
 332:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 1014                             		.loc 1 332 34 is_stmt 0 view .LVU328
 1015 017d 89 DC                   		mov.B	7[r5], r4
 1016 017f 7A 24                   		bclr	#2, r4
 1017 0181 81 DC                   		mov.B	r4, 7[r5]
 333:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1018                             		.loc 1 333 13 is_stmt 1 view .LVU329
 333:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1019                             		.loc 1 333 34 is_stmt 0 view .LVU330
 1020 0183 89 DC                   		mov.B	7[r5], r4
 1021 0185 78 34                   		bset	#3, r4
 1022 0187 81 DC                   		mov.B	r4, 7[r5]
 1023 0189 38 84 00                		bra	.L58
 1024                             	.L83:
 337:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 1025                             		.loc 1 337 13 is_stmt 1 view .LVU331
 337:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 1026                             		.loc 1 337 35 is_stmt 0 view .LVU332
 1027 018c FB 5E 20 83 08          		mov.L	#0x88320, r5
 1028 0191 8A 5C                   		mov.B	9[r5], r4
 1029 0193 7A 44                   		bclr	#4, r4
 1030 0195 82 5C                   		mov.B	r4, 9[r5]
 338:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 1031                             		.loc 1 338 13 is_stmt 1 view .LVU333
 338:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 1032                             		.loc 1 338 34 is_stmt 0 view .LVU334
 1033 0197 8A 5C                   		mov.B	9[r5], r4
 1034 0199 7A 34                   		bclr	#3, r4
 1035 019b 82 5C                   		mov.B	r4, 9[r5]
 339:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 1036                             		.loc 1 339 13 is_stmt 1 view .LVU335
 339:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 1037                             		.loc 1 339 34 is_stmt 0 view .LVU336
 1038 019d 89 DC                   		mov.B	7[r5], r4
 1039 019f 7A 34                   		bclr	#3, r4
 1040 01a1 81 DC                   		mov.B	r4, 7[r5]
 340:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 1041                             		.loc 1 340 13 is_stmt 1 view .LVU337
 340:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 1042                             		.loc 1 340 34 is_stmt 0 view .LVU338
 1043 01a3 89 DC                   		mov.B	7[r5], r4
 1044 01a5 78 24                   		bset	#2, r4
 1045 01a7 81 DC                   		mov.B	r4, 7[r5]
 342:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1046                             		.loc 1 342 13 is_stmt 1 view .LVU339
 1047 01a9 05 00 00 00             		bsr	_r_Config_RIIC1_callback_transmitend
 1048                             	.LVL20:
 1049 01ad 2E 60                   		bra	.L58
 1050                             	.L70:
 353:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1051                             		.loc 1 353 13 view .LVU340
 353:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1052                             		.loc 1 353 35 is_stmt 0 view .LVU341
 1053 01af FB 5E 20 83 08          		mov.L	#0x88320, r5
 1054 01b4 8A 5C                   		mov.B	9[r5], r4
 1055 01b6 7A 24                   		bclr	#2, r4
 1056 01b8 82 5C                   		mov.B	r4, 9[r5]
 354:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 1057                             		.loc 1 354 13 is_stmt 1 view .LVU342
 354:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 1U;
 1058                             		.loc 1 354 34 is_stmt 0 view .LVU343
 1059 01ba 89 DC                   		mov.B	7[r5], r4
 1060 01bc 7A 24                   		bclr	#2, r4
 1061 01be 81 DC                   		mov.B	r4, 7[r5]
 355:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1062                             		.loc 1 355 13 is_stmt 1 view .LVU344
 355:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1063                             		.loc 1 355 34 is_stmt 0 view .LVU345
 1064 01c0 89 DC                   		mov.B	7[r5], r4
 1065 01c2 78 34                   		bset	#3, r4
 1066 01c4 81 DC                   		mov.B	r4, 7[r5]
 1067 01c6 2E 47                   		bra	.L58
 1068                             	.L79:
 359:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1069                             		.loc 1 359 13 is_stmt 1 view .LVU346
 359:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 0U;
 1070                             		.loc 1 359 35 is_stmt 0 view .LVU347
 1071 01c8 FB 5E 20 83 08          		mov.L	#0x88320, r5
 1072 01cd 8A 5C                   		mov.B	9[r5], r4
 1073 01cf 7A 24                   		bclr	#2, r4
 1074 01d1 82 5C                   		mov.B	r4, 9[r5]
 360:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 1075                             		.loc 1 360 13 is_stmt 1 view .LVU348
 360:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             g_riic1_state = _03_IIC_MASTER_SENDS_ADR_10A_R;
 1076                             		.loc 1 360 34 is_stmt 0 view .LVU349
 1077 01d3 89 DC                   		mov.B	7[r5], r4
 1078 01d5 7A 24                   		bclr	#2, r4
 1079 01d7 81 DC                   		mov.B	r4, 7[r5]
 361:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1080                             		.loc 1 361 13 is_stmt 1 view .LVU350
 361:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1081                             		.loc 1 361 27 is_stmt 0 view .LVU351
 1082 01d9 FB 52 00 00 00 00       		mov.L	#_g_riic1_state, r5
 1083 01df F8 54 03                		mov.B	#3, [r5]
 1084 01e2 2E 2B                   		bra	.L58
 1085                             	.L80:
 365:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 1086                             		.loc 1 365 13 is_stmt 1 view .LVU352
 365:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICSR2.BIT.STOP = 0U;
 1087                             		.loc 1 365 35 is_stmt 0 view .LVU353
 1088 01e4 FB 5E 20 83 08          		mov.L	#0x88320, r5
 1089 01e9 8A 5C                   		mov.B	9[r5], r4
 1090 01eb 7A 44                   		bclr	#4, r4
 1091 01ed 82 5C                   		mov.B	r4, 9[r5]
 366:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 1092                             		.loc 1 366 13 is_stmt 1 view .LVU354
 366:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.SPIE = 0U;
 1093                             		.loc 1 366 34 is_stmt 0 view .LVU355
 1094 01ef 8A 5C                   		mov.B	9[r5], r4
 1095 01f1 7A 34                   		bclr	#3, r4
 1096 01f3 82 5C                   		mov.B	r4, 9[r5]
 367:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 1097                             		.loc 1 367 13 is_stmt 1 view .LVU356
 367:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****             RIIC1.ICIER.BIT.STIE = 1U;
 1098                             		.loc 1 367 34 is_stmt 0 view .LVU357
 1099 01f5 89 DC                   		mov.B	7[r5], r4
 1100 01f7 7A 34                   		bclr	#3, r4
 1101 01f9 81 DC                   		mov.B	r4, 7[r5]
 368:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 1102                             		.loc 1 368 13 is_stmt 1 view .LVU358
 368:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 1103                             		.loc 1 368 34 is_stmt 0 view .LVU359
 1104 01fb 89 DC                   		mov.B	7[r5], r4
 1105 01fd 78 24                   		bset	#2, r4
 1106 01ff 81 DC                   		mov.B	r4, 7[r5]
 370:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****         }
 1107                             		.loc 1 370 13 is_stmt 1 view .LVU360
 1108 0201 05 00 00 00             		bsr	_r_Config_RIIC1_callback_receiveend
 1109                             	.LVL21:
 1110 0205 08                      		bra	.L58
 1111                             	.L69:
 379:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c ****     }
 1112                             		.loc 1 379 9 view .LVU361
 1113 0206 75 41 85                		mov	#0x85, r1
 1114 0209 05 00 00 00             		bsr	_r_Config_RIIC1_callback_error
 1115                             	.LVL22:
 1116                             		.balign 8,3,1
 1117                             	.L58:
 381:../src/smc_gen/Config_RIIC1/Config_RIIC1_user.c **** 
 1118                             		.loc 1 381 1 is_stmt 0 view .LVU362
 1119 020d 67 01                   		rtsd	#4
 1120                             	.LFE7:
 1270                             	.Letext0:
 1271                             		.file 2 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1272                             		.file 3 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1273                             		.file 4 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\lib\\gcc\\rx-
 1274                             		.file 5 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1275                             		.file 6 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1276                             		.file 7 "c:\\programdata\\gcc for renesas rx 8.3.0.202311-gnurx-elf\\rx-elf\\rx-elf\\rx-elf\\inclu
 1277                             		.file 8 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/all/r_rx_compi
 1278                             		.file 9 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/register
 1279                             		.file 10 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\r_bsp/mcu/rx72n/mcu_loc
 1280                             		.file 11 "D:\\e2_studio\\workspace\\FULLMONI_WIDE\\Firmware\\src\\smc_gen\\general/r_cg_macrodrive
