{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746060425865 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746060425865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 30 20:47:05 2025 " "Processing started: Wed Apr 30 20:47:05 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746060425865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1746060425865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab9 -c lab9 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1746060425865 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1746060426297 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1746060426297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_negative_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_negative_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop_Negative_Edge-D_FlipFlop_Negative_Edge_arch " "Found design unit 1: D_FlipFlop_Negative_Edge-D_FlipFlop_Negative_Edge_arch" {  } { { "D_FlipFlop_Negative_Edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Negative_Edge.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432342 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop_Negative_Edge " "Found entity 1: D_FlipFlop_Negative_Edge" {  } { { "D_FlipFlop_Negative_Edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Negative_Edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-register_file_arch " "Found design unit 1: register_file-register_file_arch" {  } { { "register_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432342 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/register_file.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux32to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_32to1-mux_32to1_arch " "Found design unit 1: mux_32to1-mux_32to1_arch" {  } { { "mux32to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux32to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_32to1 " "Found entity 1: mux_32to1" {  } { { "mux32to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux32to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-Behavioral " "Found design unit 1: decoder-Behavioral" {  } { { "decoder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sr_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch-SR_Latch_arch " "Found design unit 1: SR_Latch-SR_Latch_arch" {  } { { "SR_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/SR_Latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Found entity 1: SR_Latch" {  } { { "SR_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/SR_Latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sign_extend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sign_extend-sign_extend_arch " "Found design unit 1: sign_extend-sign_extend_arch" {  } { { "sign_extend.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/sign_extend.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432369 ""} { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/sign_extend.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "package_file.vhd 1 0 " "Found 1 design units, including 0 entities, in source file package_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_components " "Found design unit 1: my_components" {  } { { "package_file.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/package_file.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit_add_sub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit_add_sub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_add_sub-nbit_add_sub_arch " "Found design unit 1: nbit_add_sub-nbit_add_sub_arch" {  } { { "nbit_add_sub.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/nbit_add_sub.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_add_sub " "Found entity 1: nbit_add_sub" {  } { { "nbit_add_sub.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/nbit_add_sub.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 n_register-n_register_arch " "Found design unit 1: n_register-n_register_arch" {  } { { "n_register.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/n_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 n_register " "Found entity 1: n_register" {  } { { "n_register.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/n_register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxno1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxno1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_nto1-mux_nto1_arch " "Found design unit 1: mux_nto1-mux_nto1_arch" {  } { { "muxno1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/muxno1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_nto1 " "Found entity 1: mux_nto1" {  } { { "muxno1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/muxno1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1-mux_2to1_arch " "Found design unit 1: mux_2to1-mux_2to1_arch" {  } { { "mux2to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux2to1.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file instruction_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instruction_memory-SYN " "Found design unit 1: instruction_memory-SYN" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/instruction_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-dataflow " "Found design unit 1: full_adder-dataflow" {  } { { "full_adder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-D_Latch_arch " "Found design unit 1: D_Latch-D_Latch_arch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_Latch.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Found entity 1: D_Latch" {  } { { "D_Latch.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_Latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop_rising_edge.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop_rising_edge.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop_RE-D_FlipFlop_arch " "Found design unit 1: D_FlipFlop_RE-D_FlipFlop_arch" {  } { { "D_FlipFlop_Rising_edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Rising_edge.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop_RE " "Found entity 1: D_FlipFlop_RE" {  } { { "D_FlipFlop_Rising_edge.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop_Rising_edge.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_FlipFlop-D_FlipFlop_arch " "Found design unit 1: D_FlipFlop-D_FlipFlop_arch" {  } { { "D_FlipFlop.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_FlipFlop " "Found entity 1: D_FlipFlop" {  } { { "D_FlipFlop.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/D_FlipFlop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-control_unit_arch " "Found design unit 1: control_unit-control_unit_arch" {  } { { "control_unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/control_unit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/control_unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_control_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_control_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_control_unit-ALU_control_unit_arch " "Found design unit 1: ALU_control_unit-ALU_control_unit_arch" {  } { { "ALU_Control_Unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_Control_Unit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_control_unit " "Found entity 1: ALU_control_unit" {  } { { "ALU_Control_Unit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_Control_Unit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32bit_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit_tb-ALU_32bit_tb_arch " "Found design unit 1: ALU_32bit_tb-ALU_32bit_tb_arch" {  } { { "ALU_32bit_tb.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit_tb " "Found entity 1: ALU_32bit_tb" {  } { { "ALU_32bit_tb.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_32bit-ALU_32bit_arch " "Found design unit 1: ALU_32bit-ALU_32bit_arch" {  } { { "ALU_32bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_32bit " "Found entity 1: ALU_32bit" {  } { { "ALU_32bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_32bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit_msb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit_msb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit_MSB-ALU_1bit_MSB_arch " "Found design unit 1: ALU_1bit_MSB-ALU_1bit_MSB_arch" {  } { { "ALU_1bit_MSB.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit_MSB.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit_MSB " "Found entity 1: ALU_1bit_MSB" {  } { { "ALU_1bit_MSB.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit_MSB.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_1bit-ALU_1bit_arch " "Found design unit 1: ALU_1bit-ALU_1bit_arch" {  } { { "ALU_1bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_1bit " "Found entity 1: ALU_1bit" {  } { { "ALU_1bit.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/ALU_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-SYN " "Found design unit 1: data_memory-SYN" {  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/data_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_cpu-mips_cpu_arch " "Found design unit 1: mips_cpu-mips_cpu_arch" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_cpu " "Found entity 1: mips_cpu" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1_5bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1_5bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to1_5bits-mux_2to1_5bits_arch " "Found design unit 1: mux_2to1_5bits-mux_2to1_5bits_arch" {  } { { "mux2to1_5bits.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1_5bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_5bits " "Found entity 1: mux_2to1_5bits" {  } { { "mux2to1_5bits.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mux2to1_5bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "types_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file types_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "types_package.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/types_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_mips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_mips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_mips-cpu_mips_arch " "Found design unit 1: cpu_mips-cpu_mips_arch" {  } { { "cpu_mips.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/cpu_mips.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432426 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_mips " "Found entity 1: cpu_mips" {  } { { "cpu_mips.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/cpu_mips.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746060432426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1746060432426 ""}
{ "Error" "EVRFX_VHDL_NAME_ALREADY_USED" "Clk mips_cpu.vhd(40) " "VHDL error at mips_cpu.vhd(40): name \"Clk\" cannot be used because it is already used for a previously declared item" {  } { { "mips_cpu.vhd" "" { Text "C:/Users/lushi/Desktop/VHDL/lab9/mips_cpu.vhd" 40 0 0 } }  } 0 10465 "VHDL error at %2!s!: name \"%1!s!\" cannot be used because it is already used for a previously declared item" 0 0 "Design Software" 0 -1 1746060432428 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746060432469 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Apr 30 20:47:12 2025 " "Processing ended: Wed Apr 30 20:47:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746060432469 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746060432469 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746060432469 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1746060432469 ""}
