
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003747                       # Number of seconds simulated (Second)
simTicks                                   3746669000                       # Number of ticks simulated (Tick)
finalTick                                  3746669000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     36.78                       # Real time elapsed on the host (Second)
hostTickRate                                101875588                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     681140                       # Number of bytes of host memory used (Byte)
simInsts                                     11753782                       # Number of instructions simulated (Count)
simOps                                       12025388                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   319596                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     326981                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          7493340                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        12717144                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                      398                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12487241                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   7464                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               692153                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined            560567                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 127                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples             7342578                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.700662                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.742673                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                   2366162     32.23%     32.23% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   1750013     23.83%     56.06% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1178489     16.05%     72.11% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                    789702     10.76%     82.86% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    647599      8.82%     91.68% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                    353779      4.82%     96.50% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                    181431      2.47%     98.97% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     39957      0.54%     99.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                     35446      0.48%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total               7342578                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   20043      0.35%      0.35% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                 599196     10.50%     10.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                 5044483     88.41%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     99.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                   3456      0.06%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                     14      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     99.33% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  23358      0.41%     99.74% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 14962      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass          917      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       8030561     64.31%     64.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult       499478      4.00%     68.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv        496660      3.98%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            2      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     72.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd       383450      3.07%     75.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     75.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       767579      6.15%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp          125      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     81.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       383432      3.07%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     84.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      1324812     10.61%     95.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite       600225      4.81%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12487241                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.666445                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             5705512                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.456907                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 34131937                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11441583                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        10444398                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                         0                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                        0                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses                0                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                  3898099                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                 1968185                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses         1945908                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    16240841                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                            0                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                     1950995                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          12458948                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                       1312757                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                     28293                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                              100625                       # Number of nop insts executed (Count)
system.cpu.numRefs                            1911405                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        1535265                       # Number of branches executed (Count)
system.cpu.numStoreInsts                       598648                       # Number of stores executed (Count)
system.cpu.numRate                           1.662670                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                            1548                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          150762                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    11753782                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      12025388                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               0.637526                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          0.637526                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               1.568564                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          1.568564                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   15413336                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                   7011714                       # Number of integer regfile writes (Count)
system.cpu.vecRegfileReads                    3480833                       # number of vector regfile reads (Count)
system.cpu.ccRegfileReads                     5318784                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                    5316288                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                   4528158                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                      209                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads        1311553                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores        609123                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       359642                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       363321                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 1673158                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           1598276                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect             16861                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups               688930                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7896                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  685895                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.995595                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                   17617                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                 44                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6838                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               1335                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             5503                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          687                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts          691129                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls             271                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             16755                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples      7238107                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.674971                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.709689                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0         4332428     59.86%     59.86% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1          937920     12.96%     72.81% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          213894      2.96%     75.77% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3           96527      1.33%     77.10% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          279563      3.86%     80.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          526599      7.28%     88.24% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6           30634      0.42%     88.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7           31057      0.43%     89.09% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          789485     10.91%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total      7238107                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             11852013                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               12123619                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                     1765041                       # Number of memory references committed (Count)
system.cpu.commit.loads                       1196287                       # Number of loads committed (Count)
system.cpu.commit.amos                            104                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                         112                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    1475817                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions          1929103                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                          0                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                     9625016                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 11039                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass          127      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7845602     64.71%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult       498082      4.11%     68.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv       493579      4.07%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            2      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.89% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd       380267      3.14%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     76.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       760535      6.27%     82.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp           93      0.00%     82.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     82.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       380291      3.14%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     85.44% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      1196287      9.87%     95.31% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite       568754      4.69%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     12123619                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        789485                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data        1719386                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1719386                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1719386                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1719386                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data        97996                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total           97996                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data        97996                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total          97996                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   5099733491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   5099733491                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   5099733491                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   5099733491                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1817382                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1817382                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1817382                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1817382                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.053922                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.053922                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.053922                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.053922                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 52040.220938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 52040.220938                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 52040.220938                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 52040.220938                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs        90759                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          458                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs         2081                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            9                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      43.613167                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    50.888889                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        27483                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             27483                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data        50563                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total         50563                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data        50563                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total        50563                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        47433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        47433                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        47433                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        47433                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   1703903197                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   1703903197                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   1703903197                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   1703903197                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.026100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.026100                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.026100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.026100                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 35922.315624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 35922.315624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 35922.315624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 35922.315624                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                  46414                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      1156452                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         1156452                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data        92265                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total         92265                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   4753110500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   4753110500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      1248717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      1248717                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.073888                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.073888                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51515.856500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51515.856500                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data        47088                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total        47088                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        45177                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        45177                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   1569353500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   1569353500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.036179                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.036179                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 34737.886535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 34737.886535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.hits::cpu.data           99                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.hits::total              99                       # number of SwapReq hits (Count)
system.cpu.dcache.SwapReq.misses::cpu.data            5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.misses::total             5                       # number of SwapReq misses (Count)
system.cpu.dcache.SwapReq.missLatency::cpu.data       286500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.missLatency::total       286500                       # number of SwapReq miss ticks (Tick)
system.cpu.dcache.SwapReq.accesses::cpu.data          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.accesses::total          104                       # number of SwapReq accesses(hits+misses) (Count)
system.cpu.dcache.SwapReq.missRate::cpu.data     0.048077                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.missRate::total     0.048077                       # miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMissLatency::cpu.data        57300                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMissLatency::total        57300                       # average SwapReq miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.mshrMisses::cpu.data            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMisses::total            5                       # number of SwapReq MSHR misses (Count)
system.cpu.dcache.SwapReq.mshrMissLatency::cpu.data       281500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissLatency::total       281500                       # number of SwapReq MSHR miss ticks (Tick)
system.cpu.dcache.SwapReq.mshrMissRate::cpu.data     0.048077                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.mshrMissRate::total     0.048077                       # mshr miss rate for SwapReq accesses (Ratio)
system.cpu.dcache.SwapReq.avgMshrMissLatency::cpu.data        56300                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.SwapReq.avgMshrMissLatency::total        56300                       # average SwapReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.misses::cpu.data          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.misses::total          131                       # number of WriteLineReq misses (Count)
system.cpu.dcache.WriteLineReq.missLatency::cpu.data      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.missLatency::total      4174908                       # number of WriteLineReq miss ticks (Tick)
system.cpu.dcache.WriteLineReq.accesses::cpu.data          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.accesses::total          131                       # number of WriteLineReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteLineReq.missRate::cpu.data            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.missRate::total            1                       # miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMissLatency::cpu.data 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMissLatency::total 31869.526718                       # average WriteLineReq miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.mshrMisses::cpu.data          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMisses::total          131                       # number of WriteLineReq MSHR misses (Count)
system.cpu.dcache.WriteLineReq.mshrMissLatency::cpu.data      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissLatency::total      4043908                       # number of WriteLineReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteLineReq.mshrMissRate::cpu.data            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.mshrMissRate::total            1                       # mshr miss rate for WriteLineReq accesses (Ratio)
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::cpu.data 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteLineReq.avgMshrMissLatency::total 30869.526718                       # average WriteLineReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       562934                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         562934                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         5600                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         5600                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    342448083                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    342448083                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       568534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       568534                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.009850                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.009850                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61151.443393                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61151.443393                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data         3475                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total         3475                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         2125                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data    130505789                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total    130505789                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.003738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003738                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 61414.488941                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 61414.488941                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          1014.045541                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              1766923                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              47438                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              37.246996                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              253500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  1014.045541                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.990279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.990279                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           88                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          858                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           76                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            7317382                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           7317382                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                   669555                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               4922851                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                    626525                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               1106395                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  17252                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               659446                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   873                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               12972141                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3052                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            1244018                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       12838517                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     1673158                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches             704847                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       6074499                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   36210                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  786                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5128                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   1193785                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                  5346                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples            7342578                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.800182                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.924777                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                  4986319     67.91%     67.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                    61514      0.84%     68.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   336837      4.59%     73.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                    82810      1.13%     74.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   345816      4.71%     79.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   145957      1.99%     81.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   457982      6.24%     87.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    29329      0.40%     87.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                   896014     12.20%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total              7342578                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.223286                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.713324                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        1191032                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1191032                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1191032                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1191032                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         2753                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            2753                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         2753                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           2753                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    188053997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    188053997                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    188053997                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    188053997                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1193785                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1193785                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1193785                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1193785                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.002306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.002306                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.002306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.002306                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68308.752997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68308.752997                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68308.752997                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68308.752997                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs          847                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           14                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs      60.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks         1891                       # number of writebacks (Count)
system.cpu.icache.writebacks::total              1891                       # number of writebacks (Count)
system.cpu.icache.demandMshrHits::cpu.inst          605                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           605                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          605                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          605                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2148                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2148                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2148                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    148149499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    148149499                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    148149499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    148149499                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.001799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.001799                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.001799                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.001799                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68970.902700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68970.902700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68970.902700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68970.902700                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                   1891                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1191032                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1191032                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         2753                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          2753                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    188053997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    188053997                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1193785                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1193785                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.002306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.002306                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68308.752997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68308.752997                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          605                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          605                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2148                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2148                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    148149499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    148149499                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.001799                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.001799                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68970.902700                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68970.902700                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           254.962423                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              1193179                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2147                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             555.742431                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               87500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   254.962423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.995947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.995947                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           78                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          111                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3           67                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            4777287                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           4777287                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     17252                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                    1010974                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                   109697                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               12818167                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                 2204                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  1311553                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                  609123                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                   392                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                     61550                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    26116                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents             75                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           9243                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect        10015                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                19258                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 12400450                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                12390306                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   8333392                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  14215055                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        1.653509                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.586237                       # Average fanout of values written-back ((Count/Count))
system.cpu.lsq0.forwLoads                       24414                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                  115266                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   39                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                  75                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  40369                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                 9279                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                   1992                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            1196287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             10.452209                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            37.161558                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                1112194     92.97%     92.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 2843      0.24%     93.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                33192      2.77%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                 1129      0.09%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  842      0.07%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                  262      0.02%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                  155      0.01%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                  150      0.01%     96.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                  745      0.06%     96.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                  358      0.03%     96.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109                703      0.06%     96.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119               1319      0.11%     96.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               2069      0.17%     96.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4419      0.37%     97.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              18052      1.51%     98.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               1147      0.10%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1306      0.11%     98.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               3853      0.32%     99.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                738      0.06%     99.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               2078      0.17%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               4145      0.35%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                450      0.04%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                 80      0.01%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 63      0.01%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 58      0.00%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                120      0.01%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                126      0.01%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                165      0.01%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                308      0.03%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                222      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             2996      0.25%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             1033                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              1196287                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.alignFaults                          0                       # Number of MMU faults due to alignment restrictions (Count)
system.cpu.mmu.prefetchFaults                       0                       # Number of MMU faults due to prefetch (Count)
system.cpu.mmu.domainFaults                         0                       # Number of MMU faults due to domain restrictions (Count)
system.cpu.mmu.permsFaults                          0                       # Number of MMU faults due to permissions restrictions (Count)
system.cpu.mmu.dtb.readHits                         0                       # Read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # Read misses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # Write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # Write misses (Count)
system.cpu.mmu.dtb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.dtb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.dtb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # Read accesses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # Write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.dtb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.instHits                         0                       # Inst hits (Count)
system.cpu.mmu.itb.instMisses                       0                       # Inst misses (Count)
system.cpu.mmu.itb.inserts                          0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.itb.flushTlb                         8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.itb.flushedEntries                   0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.itb.instAccesses                     0                       # Inst accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.itb_walker.walks                     0                       # Table walker walks requested (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.l2_shared.instHits                   0                       # Inst hits (Count)
system.cpu.mmu.l2_shared.instMisses                 0                       # Inst misses (Count)
system.cpu.mmu.l2_shared.inserts                    0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.l2_shared.flushTlb                   8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.l2_shared.flushedEntries             0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.l2_shared.instAccesses               0                       # Inst accesses (Count)
system.cpu.mmu.l2_shared.hits                       0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.l2_shared.misses                     0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.l2_shared.accesses                   0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb.readHits                  0                       # Read hits (Count)
system.cpu.mmu.stage2_dtb.readMisses                0                       # Read misses (Count)
system.cpu.mmu.stage2_dtb.writeHits                 0                       # Write hits (Count)
system.cpu.mmu.stage2_dtb.writeMisses               0                       # Write misses (Count)
system.cpu.mmu.stage2_dtb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_dtb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_dtb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_dtb.readAccesses              0                       # Read accesses (Count)
system.cpu.mmu.stage2_dtb.writeAccesses             0                       # Write accesses (Count)
system.cpu.mmu.stage2_dtb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_dtb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_dtb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_dtb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.stage2_itb.instHits                  0                       # Inst hits (Count)
system.cpu.mmu.stage2_itb.instMisses                0                       # Inst misses (Count)
system.cpu.mmu.stage2_itb.inserts                   0                       # Number of times an entry is inserted into the TLB (Count)
system.cpu.mmu.stage2_itb.flushTlb                  8                       # Number of times a TLB invalidation was requested (Count)
system.cpu.mmu.stage2_itb.flushedEntries            0                       # Number of entries that have been flushed from TLB (Count)
system.cpu.mmu.stage2_itb.instAccesses              0                       # Inst accesses (Count)
system.cpu.mmu.stage2_itb.hits                      0                       # Total TLB (inst and data) hits (Count)
system.cpu.mmu.stage2_itb.misses                    0                       # Total TLB (inst and data) misses (Count)
system.cpu.mmu.stage2_itb.accesses                  0                       # Total TLB (inst and data) accesses (Count)
system.cpu.mmu.stage2_itb_walker.walks              0                       # Table walker walks requested (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst (Count)
system.cpu.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  17252                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  1017651                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2437527                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          37557                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1339860                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               2492731                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               12905823                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                 72740                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                2136722                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                 103573                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  33561                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            15608100                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    27619686                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 15881607                       # Number of integer rename lookups (Count)
system.cpu.rename.vecLookups                  1923386                       # Number of vector rename lookups (Count)
system.cpu.rename.committedMaps              14784620                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                   823480                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     385                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  94                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   5475719                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         19257715                       # The number of ROB reads (Count)
system.cpu.rob.writes                        25734837                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 11753782                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   12025388                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    56                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                    435                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  30858                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     31293                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                   435                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 30858                       # number of overall hits (Count)
system.l2.overallHits::total                    31293                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                 1713                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                16441                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   18154                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                1713                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               16441                       # number of overall misses (Count)
system.l2.overallMisses::total                  18154                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst       140237000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      1304228000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         1444465000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst      140237000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     1304228000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        1444465000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst               2148                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data              47299                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 49447                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst              2148                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data             47299                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                49447                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.797486                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.347597                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.367141                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.797486                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.347597                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.367141                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81866.316404                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 79327.778116                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    79567.312989                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81866.316404                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 79327.778116                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   79567.312989                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 3227                       # number of writebacks (Count)
system.l2.writebacks::total                      3227                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst             1713                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            16441                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               18154                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst            1713                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           16441                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              18154                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst    123117000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   1139818000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     1262935000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst    123117000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   1139818000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    1262935000                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.797486                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.347597                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.367141                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.797486                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.347597                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.367141                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71872.154116                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 69327.778116                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 69567.863832                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71872.154116                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 69327.778116                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 69567.863832                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          14752                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks          180                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total            180                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.hits::cpu.data              1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.hits::total                 1                       # number of InvalidateReq hits (Count)
system.l2.InvalidateReq.misses::cpu.data          138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total             138                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data          139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total           139                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data     0.992806                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total      0.992806                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total          138                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total      2617500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data     0.992806                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total     0.992806                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total 18967.391304                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst             435                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                435                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst          1713                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             1713                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst    140237000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    140237000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst         2148                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           2148                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.797486                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.797486                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81866.316404                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81866.316404                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst         1713                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         1713                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst    123117000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    123117000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.797486                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.797486                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71872.154116                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71872.154116                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   639                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data             1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                1483                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data    120315000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total      120315000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           2122                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              2122                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.698869                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.698869                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 81129.467296                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 81129.467296                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data         1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            1483                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data    105485000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total    105485000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.698869                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.698869                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 71129.467296                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 71129.467296                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          30219                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             30219                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        14958                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           14958                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   1183913000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   1183913000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data        45177                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total         45177                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.331098                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.331098                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 79149.150956                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 79149.150956                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        14958                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        14958                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   1034333000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   1034333000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.331098                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.331098                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69149.150956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69149.150956                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks         1890                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             1890                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         1890                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         1890                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks        27483                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total            27483                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks        27483                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total        27483                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  3989.889921                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                        97571                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      18849                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       5.176455                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       77000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      46.326646                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       112.824324                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3830.738950                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.011310                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.027545                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.935239                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.974094                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  206                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  554                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  156                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 3180                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     801969                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    801969                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      3226.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples      1712.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     15848.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000344006500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          188                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          188                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               38540                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               3020                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       18153                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       3226                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     18153                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     3226                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    593                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      23.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 18153                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 3226                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   13090                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    3012                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                    1047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                     382                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                      26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     96                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    194                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    193                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    190                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    189                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    188                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      93.398936                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     40.362259                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    279.844237                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127           156     82.98%     82.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255           24     12.77%     95.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            5      2.66%     98.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            2      1.06%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.53%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           188                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          188                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.053191                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.020472                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.063412                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               90     47.87%     47.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                7      3.72%     51.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               84     44.68%     96.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19                5      2.66%     98.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                2      1.06%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           188                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   37952                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 1161792                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               206464                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              310086639.62575823                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              55106015.50337113                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3746644500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     175248.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst       109568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      1014272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       205184                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 29244109.901355043054                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 270712998.666281938553                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 54764378.705458097160                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst         1712                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        16441                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         3226                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     52629250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data    469498750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  85183945000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30741.38                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     28556.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  26405438.62                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst       109568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      1052224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        1161792                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst       109568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total       109568                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       206464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       206464                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst         1712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        16441                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           18153                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         3226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           3226                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst       29244110                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      280842530                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         310086640                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst     29244110                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total      29244110                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     55106016                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         55106016                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     55106016                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst      29244110                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     280842530                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        365192655                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                17560                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                3206                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         1106                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         1045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         1208                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         1181                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         1057                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         1105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         1044                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         1271                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         1037                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         1019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         1084                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         1116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         1016                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         1067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         1141                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         1063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           98                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          391                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           67                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5           79                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          265                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8            3                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          112                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          320                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11           91                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          295                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          311                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          281                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               192878000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              87800000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          522128000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                10983.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           29733.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               13029                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               2443                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            74.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           76.20                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         5284                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   251.106737                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   153.056986                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   287.744626                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2175     41.16%     41.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         1541     29.16%     70.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          460      8.71%     79.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          250      4.73%     83.76% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          178      3.37%     87.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          115      2.18%     89.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           83      1.57%     90.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           81      1.53%     92.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          401      7.59%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         5284                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead               1123840                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             205184                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              299.957109                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               54.764379                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.77                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.34                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.43                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               74.51                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        20684580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        10978935                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       64381380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       8639100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 295641840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    756600900                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    801583680                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1958510415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   522.733771                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2076948750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    125060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1544660250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        17114580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         9073845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       60997020                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       8096220                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 295641840.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy    782533050                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    779746080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1953202635                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   521.317105                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2020193500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    125060000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1601415500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               16670                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          3226                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             10895                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               1483                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              1483                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          16670                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq            138                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port        50565                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   50565                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      1368256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1368256                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              18291                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    18291    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                18291                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            49797500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           96449000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          32412                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        14121                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              47324                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty        30710                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         1891                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict            30456                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              2122                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             2122                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           2148                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq         45177                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq           139                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp          139                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         6186                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       141290                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 147476                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       258432                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      4786048                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 5044480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           14752                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    206528                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             64338                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.012605                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.111564                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   63527     98.74%     98.74% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     811      1.26%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               64338                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3746669000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           78319500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           3221498                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          71018000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         97891                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        48305                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             810                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
