|Kirin_A15Plus
ACC_out[0] <= LPM_SHIFTREG:ACC.q[0]
ACC_out[1] <= LPM_SHIFTREG:ACC.q[1]
ACC_out[2] <= LPM_SHIFTREG:ACC.q[2]
ACC_out[3] <= LPM_SHIFTREG:ACC.q[3]
ACC_out[4] <= LPM_SHIFTREG:ACC.q[4]
ACC_out[5] <= LPM_SHIFTREG:ACC.q[5]
ACC_out[6] <= LPM_SHIFTREG:ACC.q[6]
ACC_out[7] <= LPM_SHIFTREG:ACC.q[7]
ACC_out[8] <= LPM_SHIFTREG:ACC.q[8]
ACC_out[9] <= LPM_SHIFTREG:ACC.q[9]
ACC_out[10] <= LPM_SHIFTREG:ACC.q[10]
ACC_out[11] <= LPM_SHIFTREG:ACC.q[11]
ACC_out[12] <= LPM_SHIFTREG:ACC.q[12]
ACC_out[13] <= LPM_SHIFTREG:ACC.q[13]
ACC_out[14] <= LPM_SHIFTREG:ACC.q[14]
ACC_out[15] <= LPM_SHIFTREG:ACC.q[15]
CLK => LPM_SHIFTREG:ACC.clock
CLK => LPM_FF:inst1.clock
CLK => Fibo_final:inst8.CLK
CLK => LPM_FF:IR.clock
CLK => Instruction:inst2.clock
CLK => LPM_COUNTER:PC.clock
CLK => LKL:inst5.CLK
CLK => LCG:inst9.CLK
Fib[0] <= Fibo_final:inst8.out[0]
Fib[1] <= Fibo_final:inst8.out[1]
Fib[2] <= Fibo_final:inst8.out[2]
Fib[3] <= Fibo_final:inst8.out[3]
Fib[4] <= Fibo_final:inst8.out[4]
Fib[5] <= Fibo_final:inst8.out[5]
Fib[6] <= Fibo_final:inst8.out[6]
Fib[7] <= Fibo_final:inst8.out[7]
Fib[8] <= Fibo_final:inst8.out[8]
Fib[9] <= Fibo_final:inst8.out[9]
Fib[10] <= Fibo_final:inst8.out[10]
Fib[11] <= Fibo_final:inst8.out[11]
Fib[12] <= Fibo_final:inst8.out[12]
Fib[13] <= Fibo_final:inst8.out[13]
Fib[14] <= Fibo_final:inst8.out[14]
Fib[15] <= Fibo_final:inst8.out[15]
sum[0] <= LCG:inst9.sum[0]
sum[1] <= LCG:inst9.sum[1]
sum[2] <= LCG:inst9.sum[2]
sum[3] <= LCG:inst9.sum[3]
sum[4] <= LCG:inst9.sum[4]
sum[5] <= LCG:inst9.sum[5]
sum[6] <= LCG:inst9.sum[6]
sum[7] <= LCG:inst9.sum[7]
sum[8] <= LCG:inst9.sum[8]
sum[9] <= LCG:inst9.sum[9]
sum[10] <= LCG:inst9.sum[10]
sum[11] <= LCG:inst9.sum[11]
sum[12] <= LCG:inst9.sum[12]
sum[13] <= LCG:inst9.sum[13]
sum[14] <= LCG:inst9.sum[14]
sum[15] <= LCG:inst9.sum[15]


|Kirin_A15Plus|LPM_SHIFTREG:ACC
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
shiftin => _.IN1
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
load => _.IN0
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
sclr => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
sset => _.IN0
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE
shiftout <= shiftout.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|decoder:inst
op[0] => STA.IN1
op[0] => SUB.IN1
op[0] => JMI.IN1
op[0] => LSL.IN1
op[0] => FIB.IN1
op[0] => LKL.IN1
op[0] => ADD.IN1
op[0] => LDA.IN1
op[0] => LCG.IN1
op[0] => LDI.IN1
op[0] => JEQ.IN1
op[0] => JMP.IN1
op[0] => LSR.IN1
op[1] => SUB.IN1
op[1] => JEQ.IN1
op[1] => FIB.IN1
op[1] => LKL.IN1
op[1] => LDA.IN1
op[1] => LDI.IN1
op[1] => JMI.IN1
op[2] => JMI.IN0
op[2] => LKL.IN0
op[2] => FIB.IN0
op[2] => SUB.IN0
op[3] => FIB.IN1
op[3] => LKL.IN1
op[3] => SUB.IN1
op[3] => JMI.IN1
fetch => ~NO_FANOUT~
exec1 => Extra.IN1
exec1 => Extra.IN1
exec1 => Extra.IN1
exec1 => Extra.IN1
exec1 => Extra.IN1
exec1 => Loop.IN1
exec1 => control_port.IN0
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec1 => control_port.IN1
exec2 => control_port.IN1
exec2 => control_port.IN1
exec2 => control_port.IN1
exec2 => control_port.IN1
exec2 => control_port.IN1
EQ => control_port.IN1
EQ => control_port.IN1
MI => control_port.IN1
MI => control_port.IN1
FIB_Ready => Loop.IN1
LCG_Ready => control_port.IN1
LCG_Ready => Loop.IN1
LKL_Ready => Loop.IN1
count_en => control_port.IN1
Extra <= Extra.DB_MAX_OUTPUT_PORT_TYPE
Reset <= Extra.DB_MAX_OUTPUT_PORT_TYPE
Loop <= Loop.DB_MAX_OUTPUT_PORT_TYPE
control_port[0] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[1] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[2] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[3] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[4] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[5] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[6] <= <GND>
control_port[7] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[8] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[9] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[10] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
control_port[11] <= control_port.DB_MAX_OUTPUT_PORT_TYPE
LCG_sig <= Loop.DB_MAX_OUTPUT_PORT_TYPE
LKL_sig <= Extra.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|state_machine:inst4
cs[0] => ns.IN1
cs[0] => ns.IN1
cs[0] => exec2.IN1
cs[1] => exec2.IN0
cs[1] => ns.IN0
cs[2] => ns.IN1
cs[2] => exec2.IN1
Extra => ns.IN1
Loop => ns.IN1
Loop => ns.IN1
ns[0] <= ns.DB_MAX_OUTPUT_PORT_TYPE
ns[1] <= ns.DB_MAX_OUTPUT_PORT_TYPE
ns[2] <= <GND>
fetch <= ns.DB_MAX_OUTPUT_PORT_TYPE
exec1 <= ns.DB_MAX_OUTPUT_PORT_TYPE
exec2 <= exec2.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|LPM_FF:inst1
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|EQ_MI:inst13
data[0] => EQ.IN1
data[1] => EQ.IN1
data[2] => EQ.IN1
data[3] => EQ.IN1
data[4] => EQ.IN1
data[5] => EQ.IN1
data[6] => EQ.IN1
data[7] => EQ.IN1
data[8] => EQ.IN1
data[9] => EQ.IN1
data[10] => EQ.IN1
data[11] => EQ.IN1
data[12] => EQ.IN1
data[13] => EQ.IN1
data[14] => EQ.IN0
data[15] => MI.DATAIN
data[15] => EQ.IN1
MI <= data[15].DB_MAX_OUTPUT_PORT_TYPE
EQ <= EQ.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|Fibo_final:inst8
ready <= Fibo:inst.ready
CLK => Fibo:inst.CLK
CLK => Fib_Ram:inst2.clock
RST => Fibo:inst.reset
Operand[0] => Fibo:inst.operand[0]
Operand[1] => Fibo:inst.operand[1]
Operand[2] => Fibo:inst.operand[2]
Operand[3] => Fibo:inst.operand[3]
Operand[4] => Fibo:inst.operand[4]
Operand[5] => Fibo:inst.operand[5]
Operand[6] => Fibo:inst.operand[6]
Operand[7] => Fibo:inst.operand[7]
Operand[8] => Fibo:inst.operand[8]
Operand[9] => Fibo:inst.operand[9]
Operand[10] => Fibo:inst.operand[10]
Operand[11] => Fibo:inst.operand[11]
out[0] <= Fib_Ram:inst2.q[0]
out[1] <= Fib_Ram:inst2.q[1]
out[2] <= Fib_Ram:inst2.q[2]
out[3] <= Fib_Ram:inst2.q[3]
out[4] <= Fib_Ram:inst2.q[4]
out[5] <= Fib_Ram:inst2.q[5]
out[6] <= Fib_Ram:inst2.q[6]
out[7] <= Fib_Ram:inst2.q[7]
out[8] <= Fib_Ram:inst2.q[8]
out[9] <= Fib_Ram:inst2.q[9]
out[10] <= Fib_Ram:inst2.q[10]
out[11] <= Fib_Ram:inst2.q[11]
out[12] <= Fib_Ram:inst2.q[12]
out[13] <= Fib_Ram:inst2.q[13]
out[14] <= Fib_Ram:inst2.q[14]
out[15] <= Fib_Ram:inst2.q[15]


|Kirin_A15Plus|Fibo_final:inst8|Fibo:inst
CLK => bsf[0]~reg0.CLK
CLK => bsf[1]~reg0.CLK
CLK => bsf[2]~reg0.CLK
CLK => bsf[3]~reg0.CLK
CLK => bsf[4]~reg0.CLK
CLK => bsf[5]~reg0.CLK
CLK => bsf[6]~reg0.CLK
CLK => bsf[7]~reg0.CLK
CLK => bsf[8]~reg0.CLK
CLK => bsf[9]~reg0.CLK
CLK => bsf[10]~reg0.CLK
CLK => bsf[11]~reg0.CLK
CLK => result[0]~reg0.CLK
CLK => result[1]~reg0.CLK
CLK => result[2]~reg0.CLK
CLK => result[3]~reg0.CLK
CLK => result[4]~reg0.CLK
CLK => result[5]~reg0.CLK
CLK => result[6]~reg0.CLK
CLK => result[7]~reg0.CLK
CLK => result[8]~reg0.CLK
CLK => result[9]~reg0.CLK
CLK => result[10]~reg0.CLK
CLK => result[11]~reg0.CLK
CLK => result[12]~reg0.CLK
CLK => result[13]~reg0.CLK
CLK => result[14]~reg0.CLK
CLK => result[15]~reg0.CLK
CLK => address[0]~reg0.CLK
CLK => address[1]~reg0.CLK
CLK => address[2]~reg0.CLK
CLK => address[3]~reg0.CLK
CLK => address[4]~reg0.CLK
CLK => address[5]~reg0.CLK
CLK => address[6]~reg0.CLK
CLK => address[7]~reg0.CLK
CLK => address[8]~reg0.CLK
CLK => address[9]~reg0.CLK
CLK => address[10]~reg0.CLK
CLK => address[11]~reg0.CLK
CLK => wren~reg0.CLK
CLK => ready~reg0.CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => counter[2].CLK
CLK => counter[3].CLK
CLK => counter[4].CLK
CLK => counter[5].CLK
CLK => counter[6].CLK
CLK => counter[7].CLK
CLK => counter[8].CLK
CLK => counter[9].CLK
CLK => counter[10].CLK
CLK => counter[11].CLK
CLK => num2[0].CLK
CLK => num2[1].CLK
CLK => num2[2].CLK
CLK => num2[3].CLK
CLK => num2[4].CLK
CLK => num2[5].CLK
CLK => num2[6].CLK
CLK => num2[7].CLK
CLK => num2[8].CLK
CLK => num2[9].CLK
CLK => num2[10].CLK
CLK => num2[11].CLK
CLK => num2[12].CLK
CLK => num2[13].CLK
CLK => num2[14].CLK
CLK => num2[15].CLK
CLK => num1[0].CLK
CLK => num1[1].CLK
CLK => num1[2].CLK
CLK => num1[3].CLK
CLK => num1[4].CLK
CLK => num1[5].CLK
CLK => num1[6].CLK
CLK => num1[7].CLK
CLK => num1[8].CLK
CLK => num1[9].CLK
CLK => num1[10].CLK
CLK => num1[11].CLK
CLK => num1[12].CLK
CLK => num1[13].CLK
CLK => num1[14].CLK
CLK => num1[15].CLK
CLK => stage~5.DATAIN
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num1.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => num2.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => ready.OUTPUTSELECT
reset => wren.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => stage.OUTPUTSELECT
reset => bsf[4]~reg0.ENA
reset => bsf[3]~reg0.ENA
reset => bsf[2]~reg0.ENA
reset => bsf[1]~reg0.ENA
reset => bsf[0]~reg0.ENA
reset => bsf[5]~reg0.ENA
reset => bsf[6]~reg0.ENA
reset => bsf[7]~reg0.ENA
reset => bsf[8]~reg0.ENA
reset => bsf[9]~reg0.ENA
reset => bsf[10]~reg0.ENA
reset => bsf[11]~reg0.ENA
reset => result[0]~reg0.ENA
reset => result[1]~reg0.ENA
reset => result[2]~reg0.ENA
reset => result[3]~reg0.ENA
reset => result[4]~reg0.ENA
reset => result[5]~reg0.ENA
reset => result[6]~reg0.ENA
reset => result[7]~reg0.ENA
reset => result[8]~reg0.ENA
reset => result[9]~reg0.ENA
reset => result[10]~reg0.ENA
reset => result[11]~reg0.ENA
reset => result[12]~reg0.ENA
reset => result[13]~reg0.ENA
reset => result[14]~reg0.ENA
reset => result[15]~reg0.ENA
operand[0] => LessThan0.IN12
operand[0] => address.DATAA
operand[0] => Equal2.IN11
operand[0] => Equal3.IN11
operand[0] => address.DATAB
operand[0] => Equal1.IN31
operand[1] => LessThan0.IN11
operand[1] => address.DATAA
operand[1] => Equal2.IN10
operand[1] => Equal3.IN10
operand[1] => address.DATAB
operand[1] => Equal1.IN30
operand[2] => LessThan0.IN10
operand[2] => address.DATAA
operand[2] => Equal2.IN9
operand[2] => Equal3.IN9
operand[2] => address.DATAB
operand[2] => Equal1.IN29
operand[3] => LessThan0.IN9
operand[3] => address.DATAA
operand[3] => Equal2.IN8
operand[3] => Equal3.IN8
operand[3] => address.DATAB
operand[3] => Equal1.IN28
operand[4] => LessThan0.IN8
operand[4] => address.DATAA
operand[4] => Equal2.IN7
operand[4] => Equal3.IN7
operand[4] => address.DATAB
operand[4] => Equal1.IN27
operand[5] => LessThan0.IN7
operand[5] => address.DATAA
operand[5] => Equal2.IN6
operand[5] => Equal3.IN6
operand[5] => address.DATAB
operand[5] => Equal1.IN26
operand[6] => LessThan0.IN6
operand[6] => address.DATAA
operand[6] => Equal2.IN5
operand[6] => Equal3.IN5
operand[6] => address.DATAB
operand[6] => Equal1.IN25
operand[7] => LessThan0.IN5
operand[7] => address.DATAA
operand[7] => Equal2.IN4
operand[7] => Equal3.IN4
operand[7] => address.DATAB
operand[7] => Equal1.IN24
operand[8] => LessThan0.IN4
operand[8] => address.DATAA
operand[8] => Equal2.IN3
operand[8] => Equal3.IN3
operand[8] => address.DATAB
operand[8] => Equal1.IN23
operand[9] => LessThan0.IN3
operand[9] => address.DATAA
operand[9] => Equal2.IN2
operand[9] => Equal3.IN2
operand[9] => address.DATAB
operand[9] => Equal1.IN22
operand[10] => LessThan0.IN2
operand[10] => address.DATAA
operand[10] => Equal2.IN1
operand[10] => Equal3.IN1
operand[10] => address.DATAB
operand[10] => Equal1.IN21
operand[11] => LessThan0.IN1
operand[11] => address.DATAA
operand[11] => Equal2.IN0
operand[11] => Equal3.IN0
operand[11] => address.DATAB
operand[11] => Equal1.IN20
number[0] => result.DATAA
number[0] => Add1.IN16
number[0] => num1.DATAB
number[0] => num1.DATAB
number[1] => result.DATAA
number[1] => Add1.IN15
number[1] => num1.DATAB
number[1] => num1.DATAB
number[2] => result.DATAA
number[2] => Add1.IN14
number[2] => num1.DATAB
number[2] => num1.DATAB
number[3] => result.DATAA
number[3] => Add1.IN13
number[3] => num1.DATAB
number[3] => num1.DATAB
number[4] => result.DATAA
number[4] => Add1.IN12
number[4] => num1.DATAB
number[4] => num1.DATAB
number[5] => result.DATAA
number[5] => Add1.IN11
number[5] => num1.DATAB
number[5] => num1.DATAB
number[6] => result.DATAA
number[6] => Add1.IN10
number[6] => num1.DATAB
number[6] => num1.DATAB
number[7] => result.DATAA
number[7] => Add1.IN9
number[7] => num1.DATAB
number[7] => num1.DATAB
number[8] => result.DATAA
number[8] => Add1.IN8
number[8] => num1.DATAB
number[8] => num1.DATAB
number[9] => result.DATAA
number[9] => Add1.IN7
number[9] => num1.DATAB
number[9] => num1.DATAB
number[10] => result.DATAA
number[10] => Add1.IN6
number[10] => num1.DATAB
number[10] => num1.DATAB
number[11] => result.DATAA
number[11] => Add1.IN5
number[11] => num1.DATAB
number[11] => num1.DATAB
number[12] => result.DATAA
number[12] => Add1.IN4
number[12] => num1.DATAB
number[12] => num1.DATAB
number[13] => result.DATAA
number[13] => Add1.IN3
number[13] => num1.DATAB
number[13] => num1.DATAB
number[14] => result.DATAA
number[14] => Add1.IN2
number[14] => num1.DATAB
number[14] => num1.DATAB
number[15] => result.DATAA
number[15] => Add1.IN1
number[15] => num1.DATAB
number[15] => num1.DATAB
wren <= wren~reg0.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= address[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[0] <= result[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[0] <= bsf[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[1] <= bsf[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[2] <= bsf[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[3] <= bsf[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[4] <= bsf[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[5] <= bsf[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[6] <= bsf[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[7] <= bsf[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[8] <= bsf[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[9] <= bsf[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[10] <= bsf[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bsf[11] <= bsf[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_7gm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_7gm1:auto_generated.data_a[0]
data_a[1] => altsyncram_7gm1:auto_generated.data_a[1]
data_a[2] => altsyncram_7gm1:auto_generated.data_a[2]
data_a[3] => altsyncram_7gm1:auto_generated.data_a[3]
data_a[4] => altsyncram_7gm1:auto_generated.data_a[4]
data_a[5] => altsyncram_7gm1:auto_generated.data_a[5]
data_a[6] => altsyncram_7gm1:auto_generated.data_a[6]
data_a[7] => altsyncram_7gm1:auto_generated.data_a[7]
data_a[8] => altsyncram_7gm1:auto_generated.data_a[8]
data_a[9] => altsyncram_7gm1:auto_generated.data_a[9]
data_a[10] => altsyncram_7gm1:auto_generated.data_a[10]
data_a[11] => altsyncram_7gm1:auto_generated.data_a[11]
data_a[12] => altsyncram_7gm1:auto_generated.data_a[12]
data_a[13] => altsyncram_7gm1:auto_generated.data_a[13]
data_a[14] => altsyncram_7gm1:auto_generated.data_a[14]
data_a[15] => altsyncram_7gm1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_7gm1:auto_generated.address_a[0]
address_a[1] => altsyncram_7gm1:auto_generated.address_a[1]
address_a[2] => altsyncram_7gm1:auto_generated.address_a[2]
address_a[3] => altsyncram_7gm1:auto_generated.address_a[3]
address_a[4] => altsyncram_7gm1:auto_generated.address_a[4]
address_a[5] => altsyncram_7gm1:auto_generated.address_a[5]
address_a[6] => altsyncram_7gm1:auto_generated.address_a[6]
address_a[7] => altsyncram_7gm1:auto_generated.address_a[7]
address_a[8] => altsyncram_7gm1:auto_generated.address_a[8]
address_a[9] => altsyncram_7gm1:auto_generated.address_a[9]
address_a[10] => altsyncram_7gm1:auto_generated.address_a[10]
address_a[11] => altsyncram_7gm1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_7gm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_7gm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_7gm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_7gm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_7gm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_7gm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_7gm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_7gm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_7gm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_7gm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_7gm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_7gm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_7gm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_7gm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_7gm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_7gm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_7gm1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kirin_A15Plus|Fibo_final:inst8|Fib_Ram:inst2|altsyncram:altsyncram_component|altsyncram_7gm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Kirin_A15Plus|BUSMUX:MUX2
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Kirin_A15Plus|BUSMUX:MUX2|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|Kirin_A15Plus|BUSMUX:MUX2|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|LPM_FF:IR
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|Instruction:inst2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|Kirin_A15Plus|Instruction:inst2|altsyncram:altsyncram_component
wren_a => altsyncram_gro1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_gro1:auto_generated.data_a[0]
data_a[1] => altsyncram_gro1:auto_generated.data_a[1]
data_a[2] => altsyncram_gro1:auto_generated.data_a[2]
data_a[3] => altsyncram_gro1:auto_generated.data_a[3]
data_a[4] => altsyncram_gro1:auto_generated.data_a[4]
data_a[5] => altsyncram_gro1:auto_generated.data_a[5]
data_a[6] => altsyncram_gro1:auto_generated.data_a[6]
data_a[7] => altsyncram_gro1:auto_generated.data_a[7]
data_a[8] => altsyncram_gro1:auto_generated.data_a[8]
data_a[9] => altsyncram_gro1:auto_generated.data_a[9]
data_a[10] => altsyncram_gro1:auto_generated.data_a[10]
data_a[11] => altsyncram_gro1:auto_generated.data_a[11]
data_a[12] => altsyncram_gro1:auto_generated.data_a[12]
data_a[13] => altsyncram_gro1:auto_generated.data_a[13]
data_a[14] => altsyncram_gro1:auto_generated.data_a[14]
data_a[15] => altsyncram_gro1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_gro1:auto_generated.address_a[0]
address_a[1] => altsyncram_gro1:auto_generated.address_a[1]
address_a[2] => altsyncram_gro1:auto_generated.address_a[2]
address_a[3] => altsyncram_gro1:auto_generated.address_a[3]
address_a[4] => altsyncram_gro1:auto_generated.address_a[4]
address_a[5] => altsyncram_gro1:auto_generated.address_a[5]
address_a[6] => altsyncram_gro1:auto_generated.address_a[6]
address_a[7] => altsyncram_gro1:auto_generated.address_a[7]
address_a[8] => altsyncram_gro1:auto_generated.address_a[8]
address_a[9] => altsyncram_gro1:auto_generated.address_a[9]
address_a[10] => altsyncram_gro1:auto_generated.address_a[10]
address_a[11] => altsyncram_gro1:auto_generated.address_a[11]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_gro1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_gro1:auto_generated.q_a[0]
q_a[1] <= altsyncram_gro1:auto_generated.q_a[1]
q_a[2] <= altsyncram_gro1:auto_generated.q_a[2]
q_a[3] <= altsyncram_gro1:auto_generated.q_a[3]
q_a[4] <= altsyncram_gro1:auto_generated.q_a[4]
q_a[5] <= altsyncram_gro1:auto_generated.q_a[5]
q_a[6] <= altsyncram_gro1:auto_generated.q_a[6]
q_a[7] <= altsyncram_gro1:auto_generated.q_a[7]
q_a[8] <= altsyncram_gro1:auto_generated.q_a[8]
q_a[9] <= altsyncram_gro1:auto_generated.q_a[9]
q_a[10] <= altsyncram_gro1:auto_generated.q_a[10]
q_a[11] <= altsyncram_gro1:auto_generated.q_a[11]
q_a[12] <= altsyncram_gro1:auto_generated.q_a[12]
q_a[13] <= altsyncram_gro1:auto_generated.q_a[13]
q_a[14] <= altsyncram_gro1:auto_generated.q_a[14]
q_a[15] <= altsyncram_gro1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|Kirin_A15Plus|Instruction:inst2|altsyncram:altsyncram_component|altsyncram_gro1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|Kirin_A15Plus|BUSMUX:inst6
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|Kirin_A15Plus|BUSMUX:inst6|lpm_mux:$00000
data[0][0] => mux_blc:auto_generated.data[0]
data[0][1] => mux_blc:auto_generated.data[1]
data[0][2] => mux_blc:auto_generated.data[2]
data[0][3] => mux_blc:auto_generated.data[3]
data[0][4] => mux_blc:auto_generated.data[4]
data[0][5] => mux_blc:auto_generated.data[5]
data[0][6] => mux_blc:auto_generated.data[6]
data[0][7] => mux_blc:auto_generated.data[7]
data[0][8] => mux_blc:auto_generated.data[8]
data[0][9] => mux_blc:auto_generated.data[9]
data[0][10] => mux_blc:auto_generated.data[10]
data[0][11] => mux_blc:auto_generated.data[11]
data[1][0] => mux_blc:auto_generated.data[12]
data[1][1] => mux_blc:auto_generated.data[13]
data[1][2] => mux_blc:auto_generated.data[14]
data[1][3] => mux_blc:auto_generated.data[15]
data[1][4] => mux_blc:auto_generated.data[16]
data[1][5] => mux_blc:auto_generated.data[17]
data[1][6] => mux_blc:auto_generated.data[18]
data[1][7] => mux_blc:auto_generated.data[19]
data[1][8] => mux_blc:auto_generated.data[20]
data[1][9] => mux_blc:auto_generated.data[21]
data[1][10] => mux_blc:auto_generated.data[22]
data[1][11] => mux_blc:auto_generated.data[23]
sel[0] => mux_blc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_blc:auto_generated.result[0]
result[1] <= mux_blc:auto_generated.result[1]
result[2] <= mux_blc:auto_generated.result[2]
result[3] <= mux_blc:auto_generated.result[3]
result[4] <= mux_blc:auto_generated.result[4]
result[5] <= mux_blc:auto_generated.result[5]
result[6] <= mux_blc:auto_generated.result[6]
result[7] <= mux_blc:auto_generated.result[7]
result[8] <= mux_blc:auto_generated.result[8]
result[9] <= mux_blc:auto_generated.result[9]
result[10] <= mux_blc:auto_generated.result[10]
result[11] <= mux_blc:auto_generated.result[11]


|Kirin_A15Plus|BUSMUX:inst6|lpm_mux:$00000|mux_blc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|BUSMUX:MUX1
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]


|Kirin_A15Plus|BUSMUX:MUX1|lpm_mux:$00000
data[0][0] => mux_blc:auto_generated.data[0]
data[0][1] => mux_blc:auto_generated.data[1]
data[0][2] => mux_blc:auto_generated.data[2]
data[0][3] => mux_blc:auto_generated.data[3]
data[0][4] => mux_blc:auto_generated.data[4]
data[0][5] => mux_blc:auto_generated.data[5]
data[0][6] => mux_blc:auto_generated.data[6]
data[0][7] => mux_blc:auto_generated.data[7]
data[0][8] => mux_blc:auto_generated.data[8]
data[0][9] => mux_blc:auto_generated.data[9]
data[0][10] => mux_blc:auto_generated.data[10]
data[0][11] => mux_blc:auto_generated.data[11]
data[1][0] => mux_blc:auto_generated.data[12]
data[1][1] => mux_blc:auto_generated.data[13]
data[1][2] => mux_blc:auto_generated.data[14]
data[1][3] => mux_blc:auto_generated.data[15]
data[1][4] => mux_blc:auto_generated.data[16]
data[1][5] => mux_blc:auto_generated.data[17]
data[1][6] => mux_blc:auto_generated.data[18]
data[1][7] => mux_blc:auto_generated.data[19]
data[1][8] => mux_blc:auto_generated.data[20]
data[1][9] => mux_blc:auto_generated.data[21]
data[1][10] => mux_blc:auto_generated.data[22]
data[1][11] => mux_blc:auto_generated.data[23]
sel[0] => mux_blc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_blc:auto_generated.result[0]
result[1] <= mux_blc:auto_generated.result[1]
result[2] <= mux_blc:auto_generated.result[2]
result[3] <= mux_blc:auto_generated.result[3]
result[4] <= mux_blc:auto_generated.result[4]
result[5] <= mux_blc:auto_generated.result[5]
result[6] <= mux_blc:auto_generated.result[6]
result[7] <= mux_blc:auto_generated.result[7]
result[8] <= mux_blc:auto_generated.result[8]
result[9] <= mux_blc:auto_generated.result[9]
result[10] <= mux_blc:auto_generated.result[10]
result[11] <= mux_blc:auto_generated.result[11]


|Kirin_A15Plus|BUSMUX:MUX1|lpm_mux:$00000|mux_blc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w0_n0_mux_dataout.IN1
data[13] => l1_w1_n0_mux_dataout.IN1
data[14] => l1_w2_n0_mux_dataout.IN1
data[15] => l1_w3_n0_mux_dataout.IN1
data[16] => l1_w4_n0_mux_dataout.IN1
data[17] => l1_w5_n0_mux_dataout.IN1
data[18] => l1_w6_n0_mux_dataout.IN1
data[19] => l1_w7_n0_mux_dataout.IN1
data[20] => l1_w8_n0_mux_dataout.IN1
data[21] => l1_w9_n0_mux_dataout.IN1
data[22] => l1_w10_n0_mux_dataout.IN1
data[23] => l1_w11_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|LPM_COUNTER:PC
clock => cntr_0gh:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_0gh:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => cntr_0gh:auto_generated.sload
data[0] => cntr_0gh:auto_generated.data[0]
data[1] => cntr_0gh:auto_generated.data[1]
data[2] => cntr_0gh:auto_generated.data[2]
data[3] => cntr_0gh:auto_generated.data[3]
data[4] => cntr_0gh:auto_generated.data[4]
data[5] => cntr_0gh:auto_generated.data[5]
data[6] => cntr_0gh:auto_generated.data[6]
data[7] => cntr_0gh:auto_generated.data[7]
data[8] => cntr_0gh:auto_generated.data[8]
data[9] => cntr_0gh:auto_generated.data[9]
data[10] => cntr_0gh:auto_generated.data[10]
data[11] => cntr_0gh:auto_generated.data[11]
cin => ~NO_FANOUT~
q[0] <= cntr_0gh:auto_generated.q[0]
q[1] <= cntr_0gh:auto_generated.q[1]
q[2] <= cntr_0gh:auto_generated.q[2]
q[3] <= cntr_0gh:auto_generated.q[3]
q[4] <= cntr_0gh:auto_generated.q[4]
q[5] <= cntr_0gh:auto_generated.q[5]
q[6] <= cntr_0gh:auto_generated.q[6]
q[7] <= cntr_0gh:auto_generated.q[7]
q[8] <= cntr_0gh:auto_generated.q[8]
q[9] <= cntr_0gh:auto_generated.q[9]
q[10] <= cntr_0gh:auto_generated.q[10]
q[11] <= cntr_0gh:auto_generated.q[11]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|Kirin_A15Plus|LPM_COUNTER:PC|cntr_0gh:auto_generated
clock => counter_reg_bit[11].CLK
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN0
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= counter_reg_bit[11].DB_MAX_OUTPUT_PORT_TYPE
sload => _.IN1
sload => counter_reg_bit[11].IN1


|Kirin_A15Plus|LKL:inst5
data[0] => previous_data.DATAB
data[0] => address.DATAA
data[1] => previous_data.DATAB
data[1] => address.DATAA
data[2] => previous_data.DATAB
data[2] => address.DATAA
data[3] => previous_data.DATAB
data[3] => address.DATAA
data[4] => previous_data.DATAB
data[4] => address.DATAA
data[5] => previous_data.DATAB
data[5] => address.DATAA
data[6] => previous_data.DATAB
data[6] => address.DATAA
data[7] => previous_data.DATAB
data[7] => address.DATAA
data[8] => target.DATAA
data[8] => previous_data.DATAB
data[8] => address.DATAA
data[9] => target.DATAA
data[9] => previous_data.DATAB
data[9] => address.DATAA
data[10] => target.DATAA
data[10] => previous_data.DATAB
data[10] => address.DATAA
data[11] => target.DATAA
data[11] => previous_data.DATAB
data[11] => address.DATAA
data[12] => Equal0.IN3
data[13] => Equal0.IN2
data[14] => Equal0.IN1
data[15] => Equal0.IN0
LKL_sig => address[6]$latch.LATCH_ENABLE
LKL_sig => address[5]$latch.LATCH_ENABLE
LKL_sig => address[4]$latch.LATCH_ENABLE
LKL_sig => address[3]$latch.LATCH_ENABLE
LKL_sig => address[2]$latch.LATCH_ENABLE
LKL_sig => address[1]$latch.LATCH_ENABLE
LKL_sig => address[0]$latch.LATCH_ENABLE
LKL_sig => address[7]$latch.LATCH_ENABLE
LKL_sig => address[8]$latch.LATCH_ENABLE
LKL_sig => address[9]$latch.LATCH_ENABLE
LKL_sig => address[10]$latch.LATCH_ENABLE
LKL_sig => address[11]$latch.LATCH_ENABLE
LKL_sig => LKL_Ready.OUTPUTSELECT
LKL_sig => target.OUTPUTSELECT
LKL_sig => target.OUTPUTSELECT
LKL_sig => target.OUTPUTSELECT
LKL_sig => target.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => previous_data.OUTPUTSELECT
LKL_sig => count_en~reg0.DATAIN
CLK => previous_data[0].CLK
CLK => previous_data[1].CLK
CLK => previous_data[2].CLK
CLK => previous_data[3].CLK
CLK => previous_data[4].CLK
CLK => previous_data[5].CLK
CLK => previous_data[6].CLK
CLK => previous_data[7].CLK
CLK => previous_data[8].CLK
CLK => previous_data[9].CLK
CLK => previous_data[10].CLK
CLK => previous_data[11].CLK
CLK => target[0].CLK
CLK => target[1].CLK
CLK => target[2].CLK
CLK => target[3].CLK
CLK => LKL_Ready~reg0.CLK
CLK => count_en~reg0.CLK
address[0] <= address[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[1] <= address[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[2] <= address[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[3] <= address[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[4] <= address[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[5] <= address[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= address[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= address[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= address[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= address[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= address[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= address[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= <GND>
address[13] <= <GND>
address[14] <= <GND>
address[15] <= <GND>
LKL_Ready <= LKL_Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_en <= count_en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|LCG:inst9
CLK => sum[0]~reg0.CLK
CLK => sum[1]~reg0.CLK
CLK => sum[2]~reg0.CLK
CLK => sum[3]~reg0.CLK
CLK => sum[4]~reg0.CLK
CLK => sum[5]~reg0.CLK
CLK => sum[6]~reg0.CLK
CLK => sum[7]~reg0.CLK
CLK => sum[8]~reg0.CLK
CLK => sum[9]~reg0.CLK
CLK => sum[10]~reg0.CLK
CLK => sum[11]~reg0.CLK
CLK => sum[12]~reg0.CLK
CLK => sum[13]~reg0.CLK
CLK => sum[14]~reg0.CLK
CLK => sum[15]~reg0.CLK
CLK => Ready~reg0.CLK
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLK => i[3].CLK
CLK => i[4].CLK
CLK => i[5].CLK
CLK => i[6].CLK
CLK => i[7].CLK
CLK => i[8].CLK
CLK => tmpS[0].CLK
CLK => tmpS[1].CLK
CLK => tmpS[2].CLK
CLK => tmpS[3].CLK
CLK => tmpS[4].CLK
CLK => tmpS[5].CLK
CLK => tmpS[6].CLK
CLK => tmpS[7].CLK
CLK => tmpS[8].CLK
CLK => tmpS[9].CLK
CLK => tmpS[10].CLK
CLK => tmpS[11].CLK
CLK => tmpS[12].CLK
CLK => tmpS[13].CLK
CLK => tmpS[14].CLK
CLK => tmpS[15].CLK
CLK => tmpN[0].CLK
CLK => tmpN[1].CLK
CLK => tmpN[2].CLK
CLK => tmpN[3].CLK
CLK => tmpN[4].CLK
CLK => tmpN[5].CLK
CLK => tmpN[6].CLK
CLK => tmpN[7].CLK
CLK => tmpN[8].CLK
CLK => tmpN[9].CLK
CLK => tmpN[10].CLK
CLK => tmpN[11].CLK
CLK => tmpN[12].CLK
CLK => tmpN[13].CLK
CLK => tmpN[14].CLK
CLK => tmpN[15].CLK
CLK => counter[0].CLK
CLK => counter[1].CLK
CLK => tmp[0].CLK
CLK => tmp[1].CLK
CLK => tmp[2].CLK
CLK => tmp[3].CLK
CLK => tmp[4].CLK
CLK => tmp[5].CLK
CLK => tmp[6].CLK
CLK => tmp[7].CLK
CLK => tmp[8].CLK
CLK => tmp[9].CLK
CLK => tmp[10].CLK
CLK => tmp[11].CLK
CLK => tmp[12].CLK
CLK => tmp[13].CLK
CLK => tmp[14].CLK
CLK => tmp[15].CLK
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpN.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => tmpS.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
LCG_sig => i.OUTPUTSELECT
number[0] => Add5.IN24
number[1] => Add5.IN23
number[2] => Add5.IN22
number[3] => Add5.IN21
number[4] => Add5.IN20
number[5] => Add5.IN19
number[6] => Add5.IN18
number[7] => Add5.IN17
number[8] => Add5.IN16
number[9] => Add5.IN15
number[10] => Add5.IN14
number[11] => Add5.IN13
sum[0] <= sum[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[1] <= sum[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[2] <= sum[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[3] <= sum[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[4] <= sum[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[5] <= sum[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[6] <= sum[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[7] <= sum[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[8] <= sum[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[9] <= sum[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[10] <= sum[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[11] <= sum[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[12] <= sum[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[13] <= sum[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[14] <= sum[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
sum[15] <= sum[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Ready <= Ready~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Kirin_A15Plus|BUSMUX:inst3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Kirin_A15Plus|BUSMUX:inst3|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|Kirin_A15Plus|BUSMUX:inst3|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|BUSMUX:MUX3
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Kirin_A15Plus|BUSMUX:MUX3|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|Kirin_A15Plus|BUSMUX:MUX3|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|LPM_ADD_SUB:ALU
dataa[0] => add_sub_i1b:auto_generated.dataa[0]
dataa[1] => add_sub_i1b:auto_generated.dataa[1]
dataa[2] => add_sub_i1b:auto_generated.dataa[2]
dataa[3] => add_sub_i1b:auto_generated.dataa[3]
dataa[4] => add_sub_i1b:auto_generated.dataa[4]
dataa[5] => add_sub_i1b:auto_generated.dataa[5]
dataa[6] => add_sub_i1b:auto_generated.dataa[6]
dataa[7] => add_sub_i1b:auto_generated.dataa[7]
dataa[8] => add_sub_i1b:auto_generated.dataa[8]
dataa[9] => add_sub_i1b:auto_generated.dataa[9]
dataa[10] => add_sub_i1b:auto_generated.dataa[10]
dataa[11] => add_sub_i1b:auto_generated.dataa[11]
dataa[12] => add_sub_i1b:auto_generated.dataa[12]
dataa[13] => add_sub_i1b:auto_generated.dataa[13]
dataa[14] => add_sub_i1b:auto_generated.dataa[14]
dataa[15] => add_sub_i1b:auto_generated.dataa[15]
datab[0] => add_sub_i1b:auto_generated.datab[0]
datab[1] => add_sub_i1b:auto_generated.datab[1]
datab[2] => add_sub_i1b:auto_generated.datab[2]
datab[3] => add_sub_i1b:auto_generated.datab[3]
datab[4] => add_sub_i1b:auto_generated.datab[4]
datab[5] => add_sub_i1b:auto_generated.datab[5]
datab[6] => add_sub_i1b:auto_generated.datab[6]
datab[7] => add_sub_i1b:auto_generated.datab[7]
datab[8] => add_sub_i1b:auto_generated.datab[8]
datab[9] => add_sub_i1b:auto_generated.datab[9]
datab[10] => add_sub_i1b:auto_generated.datab[10]
datab[11] => add_sub_i1b:auto_generated.datab[11]
datab[12] => add_sub_i1b:auto_generated.datab[12]
datab[13] => add_sub_i1b:auto_generated.datab[13]
datab[14] => add_sub_i1b:auto_generated.datab[14]
datab[15] => add_sub_i1b:auto_generated.datab[15]
cin => ~NO_FANOUT~
add_sub => add_sub_i1b:auto_generated.add_sub
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= add_sub_i1b:auto_generated.result[0]
result[1] <= add_sub_i1b:auto_generated.result[1]
result[2] <= add_sub_i1b:auto_generated.result[2]
result[3] <= add_sub_i1b:auto_generated.result[3]
result[4] <= add_sub_i1b:auto_generated.result[4]
result[5] <= add_sub_i1b:auto_generated.result[5]
result[6] <= add_sub_i1b:auto_generated.result[6]
result[7] <= add_sub_i1b:auto_generated.result[7]
result[8] <= add_sub_i1b:auto_generated.result[8]
result[9] <= add_sub_i1b:auto_generated.result[9]
result[10] <= add_sub_i1b:auto_generated.result[10]
result[11] <= add_sub_i1b:auto_generated.result[11]
result[12] <= add_sub_i1b:auto_generated.result[12]
result[13] <= add_sub_i1b:auto_generated.result[13]
result[14] <= add_sub_i1b:auto_generated.result[14]
result[15] <= add_sub_i1b:auto_generated.result[15]
cout <= <GND>
overflow <= <GND>


|Kirin_A15Plus|LPM_ADD_SUB:ALU|add_sub_i1b:auto_generated
add_sub => lsb_cin_wire[0].IN0
add_sub => add_sub_cella[15].DATAC
add_sub => add_sub_cella[14].DATAC
add_sub => add_sub_cella[13].DATAC
add_sub => add_sub_cella[12].DATAC
add_sub => add_sub_cella[11].DATAC
add_sub => add_sub_cella[10].DATAC
add_sub => add_sub_cella[9].DATAC
add_sub => add_sub_cella[8].DATAC
add_sub => add_sub_cella[7].DATAC
add_sub => add_sub_cella[6].DATAC
add_sub => add_sub_cella[5].DATAC
add_sub => add_sub_cella[4].DATAC
add_sub => add_sub_cella[3].DATAC
add_sub => add_sub_cella[2].DATAC
add_sub => add_sub_cella[1].DATAC
add_sub => add_sub_cella[0].DATAC
dataa[0] => add_sub_cella[0].DATAD
dataa[1] => add_sub_cella[1].DATAD
dataa[2] => add_sub_cella[2].DATAD
dataa[3] => add_sub_cella[3].DATAD
dataa[4] => add_sub_cella[4].DATAD
dataa[5] => add_sub_cella[5].DATAD
dataa[6] => add_sub_cella[6].DATAD
dataa[7] => add_sub_cella[7].DATAD
dataa[8] => add_sub_cella[8].DATAD
dataa[9] => add_sub_cella[9].DATAD
dataa[10] => add_sub_cella[10].DATAD
dataa[11] => add_sub_cella[11].DATAD
dataa[12] => add_sub_cella[12].DATAD
dataa[13] => add_sub_cella[13].DATAD
dataa[14] => add_sub_cella[14].DATAD
dataa[15] => add_sub_cella[15].DATAD
datab[0] => add_sub_cella[0].DATAF
datab[1] => add_sub_cella[1].DATAF
datab[2] => add_sub_cella[2].DATAF
datab[3] => add_sub_cella[3].DATAF
datab[4] => add_sub_cella[4].DATAF
datab[5] => add_sub_cella[5].DATAF
datab[6] => add_sub_cella[6].DATAF
datab[7] => add_sub_cella[7].DATAF
datab[8] => add_sub_cella[8].DATAF
datab[9] => add_sub_cella[9].DATAF
datab[10] => add_sub_cella[10].DATAF
datab[11] => add_sub_cella[11].DATAF
datab[12] => add_sub_cella[12].DATAF
datab[13] => add_sub_cella[13].DATAF
datab[14] => add_sub_cella[14].DATAF
datab[15] => add_sub_cella[15].DATAF
result[0] <= add_sub_cella[0].SUM_OUT
result[1] <= add_sub_cella[1].SUM_OUT
result[2] <= add_sub_cella[2].SUM_OUT
result[3] <= add_sub_cella[3].SUM_OUT
result[4] <= add_sub_cella[4].SUM_OUT
result[5] <= add_sub_cella[5].SUM_OUT
result[6] <= add_sub_cella[6].SUM_OUT
result[7] <= add_sub_cella[7].SUM_OUT
result[8] <= add_sub_cella[8].SUM_OUT
result[9] <= add_sub_cella[9].SUM_OUT
result[10] <= add_sub_cella[10].SUM_OUT
result[11] <= add_sub_cella[11].SUM_OUT
result[12] <= add_sub_cella[12].SUM_OUT
result[13] <= add_sub_cella[13].SUM_OUT
result[14] <= add_sub_cella[14].SUM_OUT
result[15] <= add_sub_cella[15].SUM_OUT


|Kirin_A15Plus|BUSMUX:MUX4
dataa[0] => lpm_mux:$00000.data[0][0]
dataa[1] => lpm_mux:$00000.data[0][1]
dataa[2] => lpm_mux:$00000.data[0][2]
dataa[3] => lpm_mux:$00000.data[0][3]
dataa[4] => lpm_mux:$00000.data[0][4]
dataa[5] => lpm_mux:$00000.data[0][5]
dataa[6] => lpm_mux:$00000.data[0][6]
dataa[7] => lpm_mux:$00000.data[0][7]
dataa[8] => lpm_mux:$00000.data[0][8]
dataa[9] => lpm_mux:$00000.data[0][9]
dataa[10] => lpm_mux:$00000.data[0][10]
dataa[11] => lpm_mux:$00000.data[0][11]
dataa[12] => lpm_mux:$00000.data[0][12]
dataa[13] => lpm_mux:$00000.data[0][13]
dataa[14] => lpm_mux:$00000.data[0][14]
dataa[15] => lpm_mux:$00000.data[0][15]
datab[0] => lpm_mux:$00000.data[1][0]
datab[1] => lpm_mux:$00000.data[1][1]
datab[2] => lpm_mux:$00000.data[1][2]
datab[3] => lpm_mux:$00000.data[1][3]
datab[4] => lpm_mux:$00000.data[1][4]
datab[5] => lpm_mux:$00000.data[1][5]
datab[6] => lpm_mux:$00000.data[1][6]
datab[7] => lpm_mux:$00000.data[1][7]
datab[8] => lpm_mux:$00000.data[1][8]
datab[9] => lpm_mux:$00000.data[1][9]
datab[10] => lpm_mux:$00000.data[1][10]
datab[11] => lpm_mux:$00000.data[1][11]
datab[12] => lpm_mux:$00000.data[1][12]
datab[13] => lpm_mux:$00000.data[1][13]
datab[14] => lpm_mux:$00000.data[1][14]
datab[15] => lpm_mux:$00000.data[1][15]
sel => lpm_mux:$00000.sel[0]
result[0] <= lpm_mux:$00000.result[0]
result[1] <= lpm_mux:$00000.result[1]
result[2] <= lpm_mux:$00000.result[2]
result[3] <= lpm_mux:$00000.result[3]
result[4] <= lpm_mux:$00000.result[4]
result[5] <= lpm_mux:$00000.result[5]
result[6] <= lpm_mux:$00000.result[6]
result[7] <= lpm_mux:$00000.result[7]
result[8] <= lpm_mux:$00000.result[8]
result[9] <= lpm_mux:$00000.result[9]
result[10] <= lpm_mux:$00000.result[10]
result[11] <= lpm_mux:$00000.result[11]
result[12] <= lpm_mux:$00000.result[12]
result[13] <= lpm_mux:$00000.result[13]
result[14] <= lpm_mux:$00000.result[14]
result[15] <= lpm_mux:$00000.result[15]


|Kirin_A15Plus|BUSMUX:MUX4|lpm_mux:$00000
data[0][0] => mux_flc:auto_generated.data[0]
data[0][1] => mux_flc:auto_generated.data[1]
data[0][2] => mux_flc:auto_generated.data[2]
data[0][3] => mux_flc:auto_generated.data[3]
data[0][4] => mux_flc:auto_generated.data[4]
data[0][5] => mux_flc:auto_generated.data[5]
data[0][6] => mux_flc:auto_generated.data[6]
data[0][7] => mux_flc:auto_generated.data[7]
data[0][8] => mux_flc:auto_generated.data[8]
data[0][9] => mux_flc:auto_generated.data[9]
data[0][10] => mux_flc:auto_generated.data[10]
data[0][11] => mux_flc:auto_generated.data[11]
data[0][12] => mux_flc:auto_generated.data[12]
data[0][13] => mux_flc:auto_generated.data[13]
data[0][14] => mux_flc:auto_generated.data[14]
data[0][15] => mux_flc:auto_generated.data[15]
data[1][0] => mux_flc:auto_generated.data[16]
data[1][1] => mux_flc:auto_generated.data[17]
data[1][2] => mux_flc:auto_generated.data[18]
data[1][3] => mux_flc:auto_generated.data[19]
data[1][4] => mux_flc:auto_generated.data[20]
data[1][5] => mux_flc:auto_generated.data[21]
data[1][6] => mux_flc:auto_generated.data[22]
data[1][7] => mux_flc:auto_generated.data[23]
data[1][8] => mux_flc:auto_generated.data[24]
data[1][9] => mux_flc:auto_generated.data[25]
data[1][10] => mux_flc:auto_generated.data[26]
data[1][11] => mux_flc:auto_generated.data[27]
data[1][12] => mux_flc:auto_generated.data[28]
data[1][13] => mux_flc:auto_generated.data[29]
data[1][14] => mux_flc:auto_generated.data[30]
data[1][15] => mux_flc:auto_generated.data[31]
sel[0] => mux_flc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_flc:auto_generated.result[0]
result[1] <= mux_flc:auto_generated.result[1]
result[2] <= mux_flc:auto_generated.result[2]
result[3] <= mux_flc:auto_generated.result[3]
result[4] <= mux_flc:auto_generated.result[4]
result[5] <= mux_flc:auto_generated.result[5]
result[6] <= mux_flc:auto_generated.result[6]
result[7] <= mux_flc:auto_generated.result[7]
result[8] <= mux_flc:auto_generated.result[8]
result[9] <= mux_flc:auto_generated.result[9]
result[10] <= mux_flc:auto_generated.result[10]
result[11] <= mux_flc:auto_generated.result[11]
result[12] <= mux_flc:auto_generated.result[12]
result[13] <= mux_flc:auto_generated.result[13]
result[14] <= mux_flc:auto_generated.result[14]
result[15] <= mux_flc:auto_generated.result[15]


|Kirin_A15Plus|BUSMUX:MUX4|lpm_mux:$00000|mux_flc:auto_generated
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|Kirin_A15Plus|LDA_LDI:inst14
datain[0] => dataout[0].DATAIN
datain[1] => dataout[1].DATAIN
datain[2] => dataout[2].DATAIN
datain[3] => dataout[3].DATAIN
datain[4] => dataout[4].DATAIN
datain[5] => dataout[5].DATAIN
datain[6] => dataout[6].DATAIN
datain[7] => dataout[7].DATAIN
datain[8] => dataout[8].DATAIN
datain[9] => dataout[9].DATAIN
datain[10] => dataout[10].DATAIN
datain[11] => dataout[11].DATAIN
datain[12] => dataout.IN0
datain[13] => dataout.IN0
datain[14] => dataout.IN0
datain[15] => dataout.IN0
LDA_sig => dataout.IN1
LDA_sig => dataout.IN1
LDA_sig => dataout.IN1
LDA_sig => dataout.IN1
dataout[0] <= datain[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= datain[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= datain[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= datain[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= datain[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= datain[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= datain[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= datain[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= datain[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= datain[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= datain[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= datain[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout.DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout.DB_MAX_OUTPUT_PORT_TYPE


