// Seed: 3880690199
module module_0 (
    output tri1 id_0,
    input supply1 id_1,
    input tri id_2
);
  assign id_0 = id_2;
endmodule
module module_1 (
    output tri id_0,
    output supply1 id_1,
    input uwire id_2,
    output tri0 id_3,
    input wire id_4,
    output tri1 id_5,
    output uwire id_6,
    input tri1 id_7,
    inout supply1 id_8,
    output wand id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12,
    input wand id_13,
    input tri id_14,
    input uwire id_15,
    input uwire id_16,
    output tri1 id_17,
    input supply0 id_18,
    output wire id_19
);
  xnor (id_6, id_15, id_11, id_13, id_4, id_14, id_18, id_16, id_7, id_8);
  assign id_1  = id_2;
  assign id_12 = (id_15 - id_14);
  module_0(
      id_5, id_11, id_2
  );
endmodule
