# CS153 Homework 3
Yidi Wang <br>
862114701 <br>

## Problem I
a. 

|   | Start | End  | Notes                     |
|---|-------|------|---------------------------|
| 0 | 800   | 1400 | Error: Overlapping with 1 |
| 1 | 1200  | 1340 | Error: Overlapping with 0 |
| 2 | 70    | 170  |                           |
| 3 | 1350  | 2230 | Error: Overlapping with 4 |
| 4 | 2200  | 2296 | Error: Overlapping with 3 |

b. <br>
(i)     2200 + 90 = 2290 <br>
(ii)    70 + 200 = 270      -> Error: Exceeding limit

## Problem II
a. <br>
Page size 256 bytes -> offset 8 bits <br>
Then we get 20 bits VA (8 ~ 27 bit) and 8 bits offset (0 ~ 7 bit). <br>
0x03bf04d = 0000,0011,1011,1111,0000,0100,1101 <br>
We look the first x bits in the first level page table, then the second (20-x) bits in the second level page table, finally append the last 8 bits to the physical page number we have found in the page table.

b. <br>
Assume that we have 1 bit for the second level page table, and 19 bits for the first level page table. <br>
We can have at most (2^19 - 1) invalid lines in the first level, then at most 1 invalid line in the second level. Totally at most 2^19 page faults.

## Problem III
a. <br>
Page size 512 bytes -> offset 9 bits <br>
So we have 9 bits VPO and 7 bits VPN. <br>

0x0422 = 0000,0100,0010,0010 <br>
VPO = 0,0010,0010 <br>
VPN = 000,0010 = 02 <br>
There is a TLB miss, then we have to go to page table. <br>
PPN = 0x19 = 0001,1001 <br>
PA = (PPN << 9) + VPO = 011,0010,0010,0010 = 0x3222

b. <br>
0x02F1 = 0000,0010,1111,0001 <br>
VPO = 0,1111,0001 <br>
VPN = 000,0001 = 01 <br>
It is invalid in TLB, so we go to page table. <br>
PPN = 0x0F = 0000,1111 <br>
PA = (PPN << 9) + VPO = 001,1110,1111,0001 = 0x1EF1

c. <br>
0x0C20 = 0000,1100,0010,0000 <br>
VPO = 0,0010,0000 <br>
VPN = 000,0110 = 06 <br>
It is invalid in TLB, so we go to page table. <br>
It is invalid in page table, so we get a page fault.

## Problem IV
(i). FIFO: <br>
3-page case:

| Proc | Status | Memory     |
|------|--------|------------|
| P1   | Fault  | P1         |
| P2   | Fault  | P1, P2     |
| P3   | Fault  | P1, P2, P3 |
| P4   | Fault  | P2, P3, P4 |
| P1   | Fault  | P3, P4, P1 |
| P2   | Fault  | P4, P1, P2 |
| P5   | Fault  | P1, P2, P5 |
| P1   | Hit    | P1, P2, P5 |
| P2   | Hit    | P1, P2, P5 |
| P3   | Fault  | P2, P5, P3 |
| P4   | Fault  | P5, P3, P4 |
| P5   | Hit    | P3, P4, P5 |

4-page case:

| Proc | Status | Memory         |
|------|--------|----------------|
| P1   | Fault  | P1             |
| P2   | Fault  | P1, P2         |
| P3   | Fault  | P1, P2, P3     |
| P4   | Fault  | P1, P2, P3, P4 |
| P1   | Hit    | P1, P2, P3, P4 |
| P2   | Hit    | P1, P2, P3, P4 |
| P5   | Fault  | P2, P3, P4, P5 |
| P1   | Fault  | P3, P4, P5, P1 |
| P2   | Fault  | P4, P5, P1, P2 |
| P3   | Fault  | P5, P1, P2, P3 |
| P4   | Fault  | P1, P2, P3, P4 |
| P5   | Fault  | P2, P3, P4, P5 |

(ii). LRU: <br>
3-page case:

| Proc | Status | Memory     |
|------|--------|------------|
| P1   | Fault  | P1         |
| P2   | Fault  | P1, P2     |
| P3   | Fault  | P1, P2, P3 |
| P4   | Fault  | P2, P3, P4 |
| P1   | Fault  | P3, P4, P1 |
| P2   | Fault  | P4, P1, P2 |
| P5   | Fault  | P1, P2, P5 |
| P1   | Hit    | P2, P5, P1 |
| P2   | Hit    | P5, P1, P2 |
| P3   | Fault  | P1, P2, P3 |
| P4   | Fault  | P2, P3, P4 |
| P5   | Fault  | P3, P4, P5 |

4-page case:

| Proc | Status | Memory         |
|------|--------|----------------|
| P1   | Fault  | P1             |
| P2   | Fault  | P1, P2         |
| P3   | Fault  | P1, P2, P3     |
| P4   | Fault  | P1, P2, P3, P4 |
| P1   | Hit    | P2, P3, P4, P1 |
| P2   | Hit    | P3, P4, P1, P2 |
| P5   | Fault  | P4, P1, P2, P5 |
| P1   | Hit    | P4, P2, P5, P1 |
| P2   | Hit    | P4, P5, P1, P2 |
| P3   | Fault  | P5, P1, P2, P3 |
| P4   | Fault  | P1, P2, P3, P4 |
| P5   | Fault  | P2, P3, P4, P5 |