
*** Running vivado
    with args -log cpu_design_thinpad_qusim_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu_design_thinpad_qusim_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source cpu_design_thinpad_qusim_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_qusim_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_serial_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/simple_axilite_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/axi_simple_master_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/l1_cache_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/thinpad_sram_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/qsim_compiler_coprocessor'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/gjz010/Documents/GitHub/ip_repo/systolic_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/links/qsim'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:SysArrProcessor:1.0'. The one found in IP location 'c:/Users/gjz010/Documents/GitHub/qsim_compiler_coprocessor' will take precedence over the same IP in location c:/links/qsim/qsim.srcs
Command: synth_design -top cpu_design_thinpad_qusim_0_0 -part xc7a100tfgg676-2L -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tfgg676-2L
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 8960 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 822.645 ; gain = 177.871
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu_design_thinpad_qusim_0_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/synth/cpu_design_thinpad_qusim_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'thinpad_qusim_v1_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/axi_syspro.v:24]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SysArrProcessor' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/SysArrProcessor.v:23]
INFO: [Synth 8-6157] synthesizing module 'arrRegArray' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'arrReg' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrReg.v:22]
INFO: [Synth 8-6155] done synthesizing module 'arrReg' (1#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrReg.v:22]
WARNING: [Synth 8-7023] instance 'areg' of module 'arrReg' has 9 connections declared, but only 8 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:45]
WARNING: [Synth 8-7023] instance 'areg' of module 'arrReg' has 9 connections declared, but only 8 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:45]
WARNING: [Synth 8-7023] instance 'areg' of module 'arrReg' has 9 connections declared, but only 8 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:45]
WARNING: [Synth 8-7023] instance 'areg' of module 'arrReg' has 9 connections declared, but only 8 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:45]
INFO: [Synth 8-6155] done synthesizing module 'arrRegArray' (2#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrRegArray.v:23]
INFO: [Synth 8-6157] synthesizing module 'SysArr' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/SysArr.v:26]
INFO: [Synth 8-6157] synthesizing module 'arrStation' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrStation.v:26]
	Parameter SIZE bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'floating_point_0' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/synth/floating_point_0.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 1 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 8 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/synth/floating_point_0.vhd:210]
INFO: [Synth 8-256] done synthesizing module 'floating_point_0' (22#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/synth/floating_point_0.vhd:72]
INFO: [Synth 8-638] synthesizing module 'floating_point_4' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_4/synth/floating_point_4.vhd:74]
	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ADD bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_SUB bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_UNFUSED_MULTIPLY_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 1 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_PRIMITIVE_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 22 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 1 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 16 - type: integer 
	Parameter C_ACCUM_MSB bound to: 16 - type: integer 
	Parameter C_ACCUM_LSB bound to: -32 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_HAS_ARESETN bound to: 1 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 1 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 1 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 1 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 1 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_8' declared at 'c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_0/hdl/floating_point_v7_1_vh_rfs.vhd:94214' bound to instance 'U0' of component 'floating_point_v7_1_8' [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_4/synth/floating_point_4.vhd:213]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'floating_point_4' (33#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/src/floating_point_4/synth/floating_point_4.vhd:74]
WARNING: [Synth 8-7023] instance 'acc' of module 'floating_point_4' has 10 connections declared, but only 8 given [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrStation.v:92]
WARNING: [Synth 8-6014] Unused sequential element result_valid_reg was removed.  [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrStation.v:123]
INFO: [Synth 8-6155] done synthesizing module 'arrStation' (34#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/arrStation.v:26]
INFO: [Synth 8-6155] done synthesizing module 'SysArr' (35#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/SysArr.v:26]
INFO: [Synth 8-6155] done synthesizing module 'SysArrProcessor' (36#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/SysArrProcessor.v:23]
INFO: [Synth 8-6155] done synthesizing module 'thinpad_qusim_v1_0' (37#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ipshared/f520/src/axi_syspro.v:24]
INFO: [Synth 8-6155] done synthesizing module 'cpu_design_thinpad_qusim_0_0' (38#1) [c:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.srcs/sources_1/bd/cpu_design/ip/cpu_design_thinpad_qusim_0_0/synth/cpu_design_thinpad_qusim_0_0.v:57]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_a_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tuser[0]
WARNING: [Synth 8-3331] design axi_slave_2to1 has unconnected port s_axis_b_tlast
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized9 has unconnected port SINIT
WARNING: [Synth 8-3331] design compare_eq_im__parameterized2 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized92 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized92 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized92 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized92 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized92 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized90 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized90 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized90 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized90 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized90 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized13 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized86 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized7 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized19 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized104 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized104 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized104 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized104 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized104 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized74 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized49 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized100 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized96 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized96 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized96 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized96 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized96 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized9 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized98 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized102 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized8 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized8 has unconnected port CARRYS_OUT[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized94 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized94 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_6_viv__parameterized94 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[10]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[9]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[8]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[7]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[6]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[5]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[4]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[3]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[2]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[1]
WARNING: [Synth 8-3331] design carry_chain__parameterized7 has unconnected port CARRYS_OUT[0]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 997.016 ; gain = 352.242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 997.016 ; gain = 352.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 997.016 ; gain = 352.242
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 6720 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_qusim_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_qusim_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 1288.754 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 848 instances were transformed.
  FDE => FDRE: 848 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1323.445 ; gain = 34.691
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-2L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:04 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[0].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[1].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[2].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[3].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[4].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[5].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[6].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[7].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[8].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[9].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[10].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[11].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[12].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[13].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[14].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[15].stat /mult. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[0].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[1].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[2].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[3].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[4].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[5].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[6].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[7].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[8].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[9].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[10].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[11].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[12].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[13].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[14].stat /acc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/cop/wz/\genblk1[15].stat /acc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:05 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'temp_reg' in module 'SysArrProcessor'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                               00
                 iSTATE1 |                             0010 |                               01
                 iSTATE2 |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'temp_reg' using encoding 'one-hot' in module 'SysArrProcessor'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:14 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'floating_point_0:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'floating_point_0:/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_0:/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'floating_point_0:/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'floating_point_0:/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'floating_point_0:/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |SysArr__GB0             |           1|     32940|
|2     |SysArr__GB1             |           1|     10980|
|3     |SysArr__GB2             |           1|     22443|
|4     |SysArr__GB3             |           1|     21981|
|5     |SysArrProcessor__GC0    |           1|      3538|
|6     |thinpad_qusim_v1_0__GC0 |           1|       233|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_bresp[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_bresp[0] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[63] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[62] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[61] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[60] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[59] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[58] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[57] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[56] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[55] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[54] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[53] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[52] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[51] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[50] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[49] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[48] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[47] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[46] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[45] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[44] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[43] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[42] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[41] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[40] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[39] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[38] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[37] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[36] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[35] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[34] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[33] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rdata[32] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rresp[1] driven by constant 0
INFO: [Synth 8-3917] design cpu_design_thinpad_qusim_0_0 has port s00_axi_rresp[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FD) to 'wzi_0/genblk1[0].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[4]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[0].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[1].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[14].pipe_reg[14][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[2]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[15].pipe_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_normalization_shift/MUX_LOOP[2].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_norm_dist/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[16].pipe_reg[16][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[17].pipe_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[18].pipe_reg[18][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[0].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]' (FDE) to 'wzi_0/genblk1[0].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[19].pipe_reg[19][0]'
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__21.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__21.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__21.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__21.
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[2]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[3]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[4]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[5]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[4]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[11]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][2]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][4]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][5]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7]' (FD) to 'wzi_0/genblk1[1].stat/mult/U0/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[8]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_flt_to_fix/ALIGN_DIST_DEL/DEL/i_pipe/opt_has_pipe.first_q_reg[9]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_load_and_sub_delay/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_last_at_recomb/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/need_user_delay.user_pipe/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_is_overflow/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/i_input_sign/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]' (FDE) to 'wzi_0/genblk1[1].stat/acc/U0/i_synth/ACCUM_OP.OP/g_accum_split[0].i_cntrl_delay/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[1].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__20.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__20.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[2].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[1].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__19.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__19.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/mult /U0/i_synth/\MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_IN_DELAY.EXP_OFF_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_lsb_detect/g_encode_in_out_lsb_det.i_encode_align/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_dsp_split.i_opmode/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wzi_0/\genblk1[6].stat/acc /U0/i_synth/\ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/g_encode_in_out_msb_det.i_encode_in/i_pipe/opt_has_pipe.first_q_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__18.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__17.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__16.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__23.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__22.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__27.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__26.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__25.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__24.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__30.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__29.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_flt_to_fix/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/i_lsb_detect_final/g_encode_in_out_lsb_det.i_all_zero_out/CHAIN_GEN[0].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__28.
INFO: [Synth 8-3332] Sequential element (ACCUM_OP.OP/g_accum_split[0].g_lsb_and_msb_bit_detection.i_msb_detect_neg/i_all_zeros/CHAIN_GEN[2].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_8_viv__parameterized1__28.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:05 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |SysArr__GB0             |           1|     24320|
|2     |SysArr__GB1             |           1|      8044|
|3     |SysArr__GB2             |           1|     16665|
|4     |SysArr__GB3             |           1|     16061|
|5     |SysArrProcessor__GC0    |           1|      3415|
|6     |thinpad_qusim_v1_0__GC0 |           1|       228|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:19 ; elapsed = 00:02:24 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |SysArr__GB0             |           1|     24320|
|2     |SysArr__GB1             |           1|      8044|
|3     |SysArr__GB2             |           1|     16665|
|4     |SysArr__GB3             |           1|     16061|
|5     |SysArrProcessor__GC0    |           1|      3415|
|6     |thinpad_qusim_v1_0__GC0 |           1|       228|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:31 ; elapsed = 00:02:36 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:36 ; elapsed = 00:02:41 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:41 ; elapsed = 00:02:47 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:42 ; elapsed = 00:02:47 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:43 ; elapsed = 00:02:49 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |    16|
|2     |DSP48E1_1 |    16|
|3     |DSP48E1_2 |    32|
|4     |LUT1      |   416|
|5     |LUT2      |  2613|
|6     |LUT3      |  2474|
|7     |LUT4      |  4708|
|8     |LUT5      |  2320|
|9     |LUT6      |  3402|
|10    |MUXCY     |  4192|
|11    |MUXF7     |    66|
|12    |MUXF8     |    33|
|13    |SRL16E    |  1472|
|14    |SRLC32E   |    64|
|15    |XORCY     |  1376|
|16    |FDE       |   784|
|17    |FDRE      | 19767|
|18    |FDSE      |    19|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:02:49 . Memory (MB): peak = 1323.445 ; gain = 678.672
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:45 ; elapsed = 00:02:21 . Memory (MB): peak = 1323.445 ; gain = 352.242
Synthesis Optimization Complete : Time (s): cpu = 00:02:44 ; elapsed = 00:02:50 . Memory (MB): peak = 1323.445 ; gain = 678.672
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6515 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1323.445 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2144 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1360 instances
  FDE => FDRE: 784 instances

INFO: [Common 17-83] Releasing license: Synthesis
353 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:12 ; elapsed = 00:03:19 . Memory (MB): peak = 1323.445 ; gain = 937.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.099 . Memory (MB): peak = 1323.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_qusim_0_0_synth_1/cpu_design_thinpad_qusim_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.445 ; gain = 0.000
write_verilog: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1323.445 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.445 ; gain = 0.000
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP cpu_design_thinpad_qusim_0_0, cache-ID = c0e32398dcf448d3
INFO: [Coretcl 2-1174] Renamed 5533 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 1323.445 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/gjz010/Documents/GitHub/thinpad_top/thinpad_top.runs/cpu_design_thinpad_qusim_0_0_synth_1/cpu_design_thinpad_qusim_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1323.445 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file cpu_design_thinpad_qusim_0_0_utilization_synth.rpt -pb cpu_design_thinpad_qusim_0_0_utilization_synth.pb
write_verilog: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1323.445 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1323.445 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Aug  2 05:30:18 2019...
