// Seed: 4256928961
module module_0 (
    output tri0 id_0
);
  assign id_0 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd13
) (
    input  wor   _id_0,
    output uwire id_1,
    output tri0  id_2
);
  parameter id_4 = 1;
  wire [(  1  ^  id_0  >=  id_0  ) : $realtime] id_5;
  assign id_5 = id_4;
  wire id_6;
  wire [-1 : -1 'b0] id_7;
  module_0 modCall_1 (id_2);
  assign id_7 = id_6;
endmodule
module module_2 (
    input  tri1 id_0,
    input  tri1 id_1,
    input  wand id_2,
    input  tri  id_3,
    output wand id_4
);
  assign id_4 = -1'h0;
  logic [-1 : 1] id_6;
  wire id_7;
  ;
  assign id_7 = id_2;
  assign module_3.id_0 = 0;
endmodule
module module_3 (
    output wand id_0,
    input  wand id_1,
    output tri  id_2
);
  wire  id_4;
  logic id_5;
  ;
  module_2 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  logic id_6;
  logic id_7;
endmodule
