
---------- Begin Simulation Statistics ----------
simSeconds                                   0.069129                       # Number of seconds simulated (Second)
simTicks                                  69128615500                       # Number of ticks simulated (Tick)
finalTick                                 69128615500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1510.68                       # Real time elapsed on the host (Second)
hostTickRate                                 45759902                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   24718912                       # Number of bytes of host memory used (Byte)
simInsts                                     50000000                       # Number of instructions simulated (Count)
simOps                                       50000000                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    33098                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      33098                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        138257232                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        87799480                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       33                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       73795334                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 508126                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             37799348                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          26517126                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.numIssuedDist::samples           138247921                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.533790                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.410298                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 112091080     81.08%     81.08% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9558927      6.91%     87.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4750077      3.44%     91.43% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4355011      3.15%     94.58% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2308500      1.67%     96.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1762362      1.27%     97.52% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1428818      1.03%     98.56% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    892666      0.65%     99.20% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                   1100480      0.80%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             138247921                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  383814     34.22%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     34.22% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                   541      0.05%     34.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                112124     10.00%     44.26% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    39      0.00%     44.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                46887      4.18%     48.45% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               864      0.08%     48.53% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                117903     10.51%     59.04% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               322949     28.79%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     87.83% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  61345      5.47%     93.30% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 51775      4.62%     97.92% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             23111      2.06%     99.98% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              270      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass           35      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42063751     57.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult           28      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     57.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       455802      0.62%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      5135641      6.96%     64.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       145981      0.20%     64.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       442121      0.60%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc      1232980      1.67%     67.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       137831      0.19%     67.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      3161867      4.28%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     71.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      7652485     10.37%     81.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      2413379      3.27%     85.16% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      9538032     12.92%     98.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1415401      1.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       73795334                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.533754                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1121622                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.015199                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                243298100                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                86478195                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        50152579                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  44170232                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 39125911                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         19624934                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    52626577                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     22290344                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          71567876                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      15717385                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1100886                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           19398190                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       11275926                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      3680805                       # Number of stores executed (Count)
system.cpu.numRate                           0.517643                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              97                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            9311                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000000                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000000                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               2.765145                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          2.765145                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.361645                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.361645                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   78476478                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  41836230                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    23584217                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                   13317487                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1130070012                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                 14147867                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                 69128615500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       18528654                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       4991545                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      3282098                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2791936                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            741091                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                306                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          333                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     40030676                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     4.492726                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.399989                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0      8014184     20.02%     20.02% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      1885657      4.71%     24.73% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      3837115      9.59%     34.32% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      3530186      8.82%     43.13% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2391709      5.97%     49.11% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      4055607     10.13%     59.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      3256991      8.14%     67.38% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      4692267     11.72%     79.10% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      3158967      7.89%     86.99% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      2464038      6.16%     93.15% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1541957      3.85%     97.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       525128      1.31%     98.31% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       239981      0.60%     98.91% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       176528      0.44%     99.35% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       260361      0.65%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     40030676                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        37874568                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls              33                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            741422                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    132890801                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.376249                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.506940                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       120478819     90.66%     90.66% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         5030674      3.79%     94.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1110726      0.84%     95.28% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          843297      0.63%     95.92% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          181279      0.14%     96.05% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          200316      0.15%     96.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          403914      0.30%     96.51% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7         1066405      0.80%     97.31% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3575371      2.69%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    132890801                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000000                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000000                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    13741303                       # Number of memory references committed (Count)
system.cpu.commit.loads                      10440182                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    8251011                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   15451358                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    45665660                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                   481                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass           32      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28042648     56.09%     56.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult           23      0.00%     56.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     56.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       437633      0.88%     56.96% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      3821232      7.64%     64.60% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        97842      0.20%     64.80% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       344807      0.69%     65.49% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc      1216628      2.43%     67.92% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       131697      0.26%     68.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      2166155      4.33%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     72.52% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      4508335      9.02%     81.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1997604      4.00%     85.53% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      5931847     11.86%     97.39% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1303517      2.61%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000000                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3575371                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       11126102                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          11126102                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      11126102                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         11126102                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      7358057                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         7358057                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      7358057                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        7358057                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 399172994790                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 399172994790                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 399172994790                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 399172994790                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     18484159                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      18484159                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     18484159                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     18484159                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.398074                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.398074                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.398074                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.398074                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 54249.782896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 54249.782896                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 54249.782896                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 54249.782896                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       464577                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        12653                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        29725                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          348                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      15.629167                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    36.359195                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1367597                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1367597                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4610710                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4610710                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4610710                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4610710                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2747347                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2747347                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2747347                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2747347                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.overallMshrUncacheable::total            2                       # number of overall MSHR uncacheable misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 148596999761                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 148596999761                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 148596999761                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 148596999761                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.148633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.148633                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.148633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.148633                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 54087.452281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 54087.452281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 54087.452281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 54087.452281                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2745299                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      9016719                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         9016719                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      6166321                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       6166321                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 313255256500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 313255256500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     15183040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     15183040                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.406132                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.406132                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50800.997305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50800.997305                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3749941                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3749941                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2416380                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2416380                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 126447585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 126447585000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.159150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.159150                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52329.345964                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52329.345964                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2109383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2109383                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1191736                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1191736                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  85917738290                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  85917738290                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      3301119                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      3301119                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.361010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.361010                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 72094.606767                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 72094.606767                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data       860769                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total       860769                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       330967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       330967                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  22149414761                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  22149414761                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.100259                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.100259                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 66923.333024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 66923.333024                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse          2047.495664                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             13858269                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2745299                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               5.048000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              153500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data  2047.495664                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999754                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          418                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1586                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           44                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          150620619                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         150620619                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3604812                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             119774672                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10407036                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3714813                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 746588                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8686540                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1105                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               98043909                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  5632                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      2220119                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      2220119                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      2220119                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      2220119                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       228806                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       228806                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       228806                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       228806                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  17243428000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  17243428000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  17243428000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  17243428000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      2448925                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      2448925                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      2448925                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      2448925                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.093431                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.093431                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.093431                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.093431                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 75362.656574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 75362.656574                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 75362.656574                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 75362.656574                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       228806                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       228806                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       228806                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       228806                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  17014622000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  17014622000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  17014622000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  17014622000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.093431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.093431                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.093431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.093431                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 74362.656574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 74362.656574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 74362.656574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 74362.656574                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       228790                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      2220119                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      2220119                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       228806                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       228806                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  17243428000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  17243428000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      2448925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      2448925                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.093431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.093431                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 75362.656574                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 75362.656574                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       228806                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       228806                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  17014622000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  17014622000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.093431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.093431                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 74362.656574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 74362.656574                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse    15.996444                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      2444498                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       228790                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs    10.684462                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick      1547500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker    15.996444                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker     0.999778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total     0.999778                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      5126656                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      5126656                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              32627                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      116519507                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                    10316078                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches           10316078                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     137459456                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1495302                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                       4400                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  614                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles           991                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         2182                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   7477577                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   287                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                       10                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          138247921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.842830                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.201870                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                115449932     83.51%     83.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  2684777      1.94%     85.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  4016763      2.91%     88.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1093061      0.79%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2693336      1.95%     91.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1313045      0.95%     92.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1017744      0.74%     92.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                   757115      0.55%     93.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  9222148      6.67%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            138247921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.074615                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.842773                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        7477009                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           7477009                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       7477009                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          7477009                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          561                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             561                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          561                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            561                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     38539993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     38539993                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     38539993                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     38539993                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      7477570                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       7477570                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      7477570                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      7477570                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000075                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000075                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000075                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 68698.739750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 68698.739750                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 68698.739750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 68698.739750                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs        10700                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           93                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     115.053763                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          116                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           116                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          116                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          116                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          445                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          445                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          445                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     32689994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     32689994                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     32689994                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     32689994                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000060                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000060                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 73460.660674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 73460.660674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 73460.660674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 73460.660674                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      7477009                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         7477009                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          561                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           561                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     38539993                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     38539993                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      7477570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      7477570                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000075                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 68698.739750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 68698.739750                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          116                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          116                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          445                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          445                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     32689994                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     32689994                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000060                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 73460.660674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 73460.660674                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           411.937448                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs                    0                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                  0                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs                    nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick               78500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   411.937448                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.201141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.201141                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          445                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::4          445                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.217285                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           59821005                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          59821005                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    746588                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   32304032                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 40883170                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               87799513                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                48613                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 18528654                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 4991545                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    33                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    298799                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 40355706                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5322                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         538079                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       350769                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               888848                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 70109387                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                69777513                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  46803453                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  66613247                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.504693                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.702615                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           82                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           82                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           82                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           82                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker           35                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total           35                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker           35                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total           35                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker      2584500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total      2584500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker      2584500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total      2584500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker          117                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total          117                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker          117                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total          117                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.299145                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.299145                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.299145                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.299145                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 73842.857143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 73842.857143                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 73842.857143                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 73842.857143                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker           35                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total           35                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker           35                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total           35                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker      2549500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total      2549500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker      2549500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total      2549500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.299145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.299145                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.299145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.299145                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 72842.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 72842.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 72842.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 72842.857143                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements           23                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           82                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           82                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker           35                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total           35                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker      2584500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total      2584500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker          117                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total          117                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.299145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.299145                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 73842.857143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 73842.857143                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker           35                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total           35                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker      2549500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total      2549500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.299145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.299145                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 72842.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 72842.857143                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    11.549476                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           82                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           23                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.565217                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick      1285500                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    11.549476                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.721842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.721842                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           12                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           12                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.750000                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses          269                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses          269                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      390329                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 8088445                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1219                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5322                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                1690417                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   35                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  28563                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           10440180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             58.717329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           115.872037                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                6524999     62.50%     62.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               185109      1.77%     64.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                66266      0.63%     64.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                54778      0.52%     65.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                56849      0.54%     65.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                67011      0.64%     66.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                79659      0.76%     67.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                94983      0.91%     68.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               172476      1.65%     69.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               251676      2.41%     72.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             980933      9.40%     81.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             477118      4.57%     86.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             128094      1.23%     87.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             152049      1.46%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149             113551      1.09%     90.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              67234      0.64%     90.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             174356      1.67%     92.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             110570      1.06%     93.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              46790      0.45%     93.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              28313      0.27%     94.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              22944      0.22%     94.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              23571      0.23%     94.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              25118      0.24%     94.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              23700      0.23%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              27829      0.27%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              29084      0.28%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              21574      0.21%     95.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              31900      0.31%     96.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              31427      0.30%     96.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              23408      0.22%     96.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           346811      3.32%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value             7049                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             10440180                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  15645684                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                 1005922                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              16651606                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  3686665                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 120644                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              3807309                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      19332349                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1126566                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  20458915                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   7477559                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      40                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               7477599                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       7477559                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          40                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   7477599                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 746588                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5471933                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                94004447                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles           1833                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  11940946                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              26082174                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               93531422                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1102206                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                5690053                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               17382148                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                3451790                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            72864374                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   137812156                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 98227159                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  35289231                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38448348                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 34415874                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                      34                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                  34                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  21864709                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        217189997                       # The number of ROB reads (Count)
system.cpu.rob.writes                       181114806                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000000                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000000                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 757089                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    757089                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                757089                       # number of overall hits (Count)
system.l2.overallHits::total                   757089                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       228806                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker           35                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  445                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1990255                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2219541                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       228806                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker           35                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 445                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1990255                       # number of overall misses (Count)
system.l2.overallMisses::total                2219541                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  16659826000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker      2496500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        32237000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    143631956489                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       160326515989                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  16659826000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker      2496500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       32237000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   143631956489                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      160326515989                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       228806                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker           35                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                445                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2747344                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2976630                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       228806                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker           35                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               445                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2747344                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2976630                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.724429                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.745656                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.724429                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.745656                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 72812.015419                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker 71328.571429                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 72442.696629                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 72167.614948                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72234.086232                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 72812.015419                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker 71328.571429                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 72442.696629                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 72167.614948                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72234.086232                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               595515                       # number of writebacks (Count)
system.l2.writebacks::total                    595515                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       228806                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker           35                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              445                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1990255                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2219541                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       228806                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker           35                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             445                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1990255                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2219541                       # number of overall MSHR misses (Count)
system.l2.overallMshrUncacheable::cpu.data            2                       # number of overall MSHR uncacheable misses (Count)
system.l2.overallMshrUncacheable::total             2                       # number of overall MSHR uncacheable misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  16202214000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker      2426500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     31347000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 139651446489                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   155887433989                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  16202214000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker      2426500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     31347000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 139651446489                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  155887433989                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.724429                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.745656                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.724429                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.745656                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 70812.015419                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker 69328.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 70442.696629                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 70167.614948                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70234.086232                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 70812.015419                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker 69328.571429                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 70442.696629                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 70167.614948                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70234.086232                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         595515                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1600757                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1600757                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               3                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             3                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            3                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data        29500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total        29500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data  9833.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total  9833.333333                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           445                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              445                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     32237000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     32237000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          445                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            445                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 72442.696629                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 72442.696629                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          445                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          445                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     31347000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     31347000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 70442.696629                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 70442.696629                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             104786                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                104786                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           226178                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              226178                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  21464376992                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    21464376992                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         330964                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            330964                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.683392                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.683392                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 94900.374891                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 94900.374891                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       226178                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          226178                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  21012020992                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  21012020992                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.683392                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.683392                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 92900.374891                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 92900.374891                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         652303                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            652303                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       228806                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker           35                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1764077                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         1992918                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  16659826000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker      2496500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 122167579497                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 138829901997                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       228806                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker           35                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2416380                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2645221                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.730049                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.753403                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 72812.015419                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker 71328.571429                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 69252.974500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 69661.622805                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       228806                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker           35                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1764077                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      1992918                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  16202214000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker      2426500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 118639425497                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 134844065997                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.730049                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.753403                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 70812.015419                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker 69328.571429                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 67252.974500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 67661.622805                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WriteReq.mshrUncacheable::cpu.data            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WriteReq.mshrUncacheable::total            2                       # number of WriteReq MSHR uncacheable (Count)
system.l2.WritebackDirty.hits::writebacks      1367597                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1367597                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1367597                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1367597                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15600.090666                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2109693                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1352604                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.559727                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                   352967000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15600.090666                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.952154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.952154                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          14993                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  304                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2086                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                12517                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                   86                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.915100                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   48927493                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  48927493                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    595515.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    228806.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples        35.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       445.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1988546.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.006255892156                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        36086                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        36086                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4584583                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             560488                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2219541                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     595515                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2219541                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   595515                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1709                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      54.76                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2219541                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               595515                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                  884811                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  588646                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  301372                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  154468                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   89534                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   60688                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   41256                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   30594                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   26466                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   13776                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   9079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   6195                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   4341                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   3347                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   2391                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    847                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   4986                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   5940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  20223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  26648                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  29396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  33814                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  35283                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  36697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  37299                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  39129                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  40859                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  40315                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  38313                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  37151                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  37061                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  37098                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  36993                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  37052                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   3506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2948                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   2514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   2065                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1766                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                   1465                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                   1269                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                   1042                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    821                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    690                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    424                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    322                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    240                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                    141                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                    120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                    106                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     99                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     90                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     52                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     36                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     31                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     30                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     28                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     18                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                    13                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        36086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      61.458682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.661830                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev   1085.157472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-4095        36070     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-12287            5      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-16383            5      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::57344-61439            5      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::147456-151551            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         36086                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        36086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.501164                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.459303                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.282442                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            29281     81.14%     81.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              673      1.86%     83.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             3855     10.68%     93.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1222      3.39%     97.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              484      1.34%     98.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              192      0.53%     98.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               95      0.26%     99.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               78      0.22%     99.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               61      0.17%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               41      0.11%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               78      0.22%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                2      0.01%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30                6      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::31                2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32                2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::39                2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::52                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         36086                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  109376                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               142050624                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             38112960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              2054874424.61508560                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              551334056.44439673                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   69128487000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      24556.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     14643584                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker         2240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        28480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    127266944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     38109504                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 211831003.616729438305                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 32403.368471917391                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 411985.684857235407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1841016821.753069639206                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 551284062.675897240639                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       228806                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker           35                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          445                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1990255                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       595515                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker   8754636204                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker      1268014                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     16845354                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  73427828456                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3727174868648                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     38262.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     36228.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     37854.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     36893.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   6258742.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     14643584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker         2240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        28480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    127376320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      142050624                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        28480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        28480                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     38112960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     38112960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       228806                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker           35                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          445                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1990255                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2219541                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       595515                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         595515                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    211831004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker        32403                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         411986                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1842599032                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        2054874425                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       411986                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        411986                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    551334056                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        551334056                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    551334056                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    211831004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker        32403                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        411986                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1842599032                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2606208481                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2217832                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              595461                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        64394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        58724                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        63633                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        63599                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        66078                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        63587                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        68074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        68509                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        73255                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        77213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        60459                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        67472                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        66087                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        62173                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        58719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        61129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        70621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        69031                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        80594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        81679                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        63525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        65191                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        63653                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        64606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        67518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25        97331                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       110251                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        83470                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        58809                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29        80038                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        58768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        59642                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        14784                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        13757                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        16024                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16476                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        20065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        20976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        22364                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        24105                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        21943                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        22530                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        21290                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        23551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        22026                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        19901                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        18791                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        18457                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        18103                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        17736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        18981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        20736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        20506                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        20212                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        18464                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        20760                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        14882                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        15969                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        17070                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        16204                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        15232                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        13991                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        14108                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        15467                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             43406260684                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7389816224                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        82200578028                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                19571.48                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37063.48                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1673325                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             339466                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            75.45                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           57.01                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples       800488                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   224.923996                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   139.425184                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   268.546763                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       363809     45.45%     45.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       227228     28.39%     73.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        71728      8.96%     82.80% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        35073      4.38%     87.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        20378      2.55%     89.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        12661      1.58%     91.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8796      1.10%     92.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         7006      0.88%     93.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        53809      6.72%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total       800488                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             141941248                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           38109504                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             2053.292214                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              551.284063                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   13.56                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead               10.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.87                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               71.55                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1220863539.168000                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    1623097545.182408                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4387630085.664014                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1191593571.840006                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 12299382574.279894                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 56592496770.869270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1643660064.883289                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  78958724151.887375                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1142.200282                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2237229184                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3107300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  63784086316                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1275703674.336002                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    1695998509.128010                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   4941273915.513653                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  1046444214.816007                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 12299382574.279894                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 56769065743.018074                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1507991250.124892                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  79535859881.217743                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1150.549006                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2031333728                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3107300000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  63989981772                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             1993363                       # Transaction distribution (Count)
system.membus.transDist::WriteReq                   2                       # Transaction distribution (Count)
system.membus.transDist::WriteResp                  2                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        595515                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1600757                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             226178                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            226178                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         1993363                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              3                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.lint.pio            4                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      6635357                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      6635361                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 6635361                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.lint.pio           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    180163584                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    180163600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                180163600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2219546                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2219546    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2219546                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy                4000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.reqLayer4.occupancy          7810436000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        11652986658                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4415816                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2202030                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2645666                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteReq                  2                       # Transaction distribution (Count)
system.tol2bus.transDist::WriteResp                 2                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1963112                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1606515                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            330964                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           330964                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            445                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2645221                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             3                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            3                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          890                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8239997                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           93                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port       686402                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                8927382                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        28480                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    263356240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port         2240                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     14643584                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               278030544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          595515                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  38112960                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3572175                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.001612                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.040116                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3566417     99.84%     99.84% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                    5758      0.16%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3572175                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3659306870                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            446497                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2747346500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy             35000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         228939233                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       5950883                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2974225                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests         5758                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  69128615500                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.081849                       # Number of seconds simulated (Second)
simTicks                                  81848952000                       # Number of ticks simulated (Tick)
finalTick                                150977567500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1659.14                       # Real time elapsed on the host (Second)
hostTickRate                                 49332128                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   32113216                       # Number of bytes of host memory used (Byte)
simInsts                                    100000007                       # Number of instructions simulated (Count)
simOps                                      100000007                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    60272                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      60272                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.bridge.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                        163697904                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        89028789                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                       19                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       74475174                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                 586122                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             39028853                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          27424989                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                  19                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples           163690204                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.454976                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              1.320300                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                 137980203     84.29%     84.29% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   8780508      5.36%     89.66% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   4863693      2.97%     92.63% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4047018      2.47%     95.10% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   2615793      1.60%     96.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   1978400      1.21%     97.91% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   1483873      0.91%     98.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    957912      0.59%     99.40% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    982804      0.60%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total             163690204                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                  348602     31.86%     31.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     31.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     31.86% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                  2095      0.19%     32.05% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                 69118      6.32%     38.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                    12      0.00%     38.37% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                27107      2.48%     40.84% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc               519      0.05%     40.89% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                 65198      5.96%     46.85% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc               179359     16.39%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     63.24% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 262162     23.96%     87.20% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                107359      9.81%     97.01% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead             26219      2.40%     99.41% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite             6495      0.59%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass            5      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      42868070     57.56%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1742      0.00%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv             0      0.00%     57.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd       273607      0.37%     57.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp      3460186      4.65%     62.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt        73159      0.10%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       374452      0.50%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc       715346      0.96%     64.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv       149818      0.20%     64.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc      2074468      2.79%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     67.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     12096982     16.24%     83.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      4125360      5.54%     88.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      7056324      9.47%     98.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1205655      1.62%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       74475174                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.454955                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                             1094245                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.014693                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                282959650                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                99083735                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        56394147                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  31361271                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 28979167                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         13665611                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    59810277                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     15759137                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numInsts                          71794878                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      17313884                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                   1160184                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           22362651                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                       10179025                       # Number of branches executed (Count)
system.cpu.numStoreInsts                      5048767                       # Number of stores executed (Count)
system.cpu.numRate                           0.438582                       # Inst execution rate ((Count/Cycle))
system.cpu.timesIdled                              97                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                            7700                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    50000007                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      50000007                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               3.273958                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          3.273958                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.305441                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.305441                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                   84822106                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  46097996                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    15875255                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    9230530                       # Number of floating regfile writes (Count)
system.cpu.miscRegfileReads                1309234622                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  9812204                       # number of misc regfile writes (Count)
system.cpu.lastCommitTick                150977567500                       # The last tick to commit an instruction (Count)
system.cpu.MemDepUnit__0.insertedLoads       20766010                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       6710940                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      2961355                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2572768                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                       0                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            775985                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio                 nan                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                908                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          927                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.stream_tage.coldMisses            0                       # ittage the provider component lookup hit (Count)
system.cpu.branchPred.stream_tage.capacityMisses            0                       # ittage the alternate prediction lookup hit (Count)
system.cpu.branchPred.stream_tage.compulsoryMisses            0                       # ittage the provider component pred hit (Count)
system.cpu.branchPred.stream_tage.providerTableDist::samples     42000686                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::mean     3.523780                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::stdev     3.389557                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::underflows            0      0.00%      0.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::0     12919281     30.76%     30.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::1      2520085      6.00%     36.76% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::2      5118157     12.19%     48.95% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::3      3484646      8.30%     57.24% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::4      2329105      5.55%     62.79% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::5      2717750      6.47%     69.26% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::6      3164585      7.53%     76.79% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::7      3100541      7.38%     84.18% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::8      2760091      6.57%     90.75% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::9      1903141      4.53%     95.28% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::10      1083818      2.58%     97.86% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::11       294138      0.70%     98.56% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::12       221663      0.53%     99.09% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::13       119873      0.29%     99.37% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::14       263812      0.63%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::15            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::16            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::17            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::18            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::19            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::20            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::21            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::overflows            0      0.00%    100.00% # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::min_value            0                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::max_value           14                       # the distribution of provider component (Count)
system.cpu.branchPred.stream_tage.providerTableDist::total     42000686                       # the distribution of provider component (Count)
system.cpu.commit.commitSquashedInsts        39158016                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.branchMispredicts            776909                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples    158056427                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.316343                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.385266                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0       145970651     92.35%     92.35% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         4297618      2.72%     95.07% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         1254719      0.79%     95.87% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         1037617      0.66%     96.52% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          366743      0.23%     96.75% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          304853      0.19%     96.95% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          400336      0.25%     97.20% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          704273      0.45%     97.65% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         3719617      2.35%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total    158056427                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             50000007                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               50000007                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    15789348                       # Number of memory references committed (Count)
system.cpu.commit.loads                      11332674                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    7377684                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10848934                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    47054044                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls                 78612                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     28660581     57.32%     57.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1228      0.00%     57.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     57.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd       262353      0.52%     57.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp      2660508      5.32%     63.17% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt        46101      0.09%     63.26% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       292926      0.59%     63.85% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc       698635      1.40%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv       127750      0.26%     65.50% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc      1460577      2.92%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     68.42% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      7069320     14.14%     82.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      3419944      6.84%     89.40% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      4263354      8.53%     97.93% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1036730      2.07%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     50000007                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       3719617                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       14439006                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          14439006                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      14439006                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         14439006                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data      6778133                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total         6778133                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data      6778133                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total        6778133                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data 363283301949                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total 363283301949                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data 363283301949                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total 363283301949                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21217139                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21217139                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21217139                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21217139                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.319465                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.319465                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.319465                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.319465                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 53596.366721                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 53596.366721                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 53596.366721                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 53596.366721                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs       428083                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets        10946                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs        32036                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets          254                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      13.362561                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    43.094488                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks      1406790                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total           1406790                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data      4043382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total       4043382                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data      4043382                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total      4043382                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data      2734751                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total      2734751                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data      2734751                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total      2734751                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data 143694466633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total 143694466633                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data 143694466633                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total 143694466633                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.128893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.128893                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.128893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.128893                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 52543.893990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 52543.893990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 52543.893990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 52543.893990                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                2734751                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     11503314                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        11503314                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data      5257151                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total       5257151                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data 270118673000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total 270118673000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     16760465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     16760465                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.313664                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.313664                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 51381.189736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 51381.189736                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data      3035505                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total      3035505                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data      2221646                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total      2221646                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data 116527916500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total 116527916500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.132553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.132553                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 52451.163012                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 52451.163012                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2935692                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2935692                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data      1520982                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total      1520982                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  93164628949                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  93164628949                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      4456674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      4456674                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.341282                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.341282                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 61252.946418                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 61252.946418                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data      1007877                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total      1007877                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       513105                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       513105                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  27166550133                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  27166550133                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.115132                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.115132                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 52945.401298                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 52945.401298                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                 2048                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             17188937                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs            2736799                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs               6.280672                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data         2048                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0          600                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1         1448                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses          172471863                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses         172471863                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  3564302                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles             144908003                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  10952750                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles               3483104                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 782045                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              8175101                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  3173                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               99343666                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                 20242                       # Number of squashed instructions handled by decode (Count)
system.cpu.dtb_walker_cache.demandHits::cpu.mmu.dtb.walker      2975320                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.demandHits::total      2975320                       # number of demand (read+write) hits (Count)
system.cpu.dtb_walker_cache.overallHits::cpu.mmu.dtb.walker      2975320                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.overallHits::total      2975320                       # number of overall hits (Count)
system.cpu.dtb_walker_cache.demandMisses::cpu.mmu.dtb.walker       501744                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.demandMisses::total       501744                       # number of demand (read+write) misses (Count)
system.cpu.dtb_walker_cache.overallMisses::cpu.mmu.dtb.walker       501744                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.overallMisses::total       501744                       # number of overall misses (Count)
system.cpu.dtb_walker_cache.demandMissLatency::cpu.mmu.dtb.walker  36618826000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMissLatency::total  36618826000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::cpu.mmu.dtb.walker  36618826000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMissLatency::total  36618826000                       # number of overall miss ticks (Tick)
system.cpu.dtb_walker_cache.demandAccesses::cpu.mmu.dtb.walker      3477064                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandAccesses::total      3477064                       # number of demand (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::cpu.mmu.dtb.walker      3477064                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.overallAccesses::total      3477064                       # number of overall (read+write) accesses (Count)
system.cpu.dtb_walker_cache.demandMissRate::cpu.mmu.dtb.walker     0.144301                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMissRate::total     0.144301                       # miss rate for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::cpu.mmu.dtb.walker     0.144301                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMissRate::total     0.144301                       # miss rate for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMissLatency::cpu.mmu.dtb.walker 72983.086993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMissLatency::total 72983.086993                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::cpu.mmu.dtb.walker 72983.086993                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMissLatency::total 72983.086993                       # average overall miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.demandMshrMisses::cpu.mmu.dtb.walker       501744                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMisses::total       501744                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::cpu.mmu.dtb.walker       501744                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.overallMshrMisses::total       501744                       # number of overall MSHR misses (Count)
system.cpu.dtb_walker_cache.demandMshrMissLatency::cpu.mmu.dtb.walker  36117082000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissLatency::total  36117082000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::cpu.mmu.dtb.walker  36117082000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.overallMshrMissLatency::total  36117082000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.demandMshrMissRate::cpu.mmu.dtb.walker     0.144301                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.demandMshrMissRate::total     0.144301                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::cpu.mmu.dtb.walker     0.144301                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.overallMshrMissRate::total     0.144301                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 71983.086993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.demandAvgMshrMissLatency::total 71983.086993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 71983.086993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.overallAvgMshrMissLatency::total 71983.086993                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.replacements       501744                       # number of replacements (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::cpu.mmu.dtb.walker      2975320                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.hits::total      2975320                       # number of ReadReq hits (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::cpu.mmu.dtb.walker       501744                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.misses::total       501744                       # number of ReadReq misses (Count)
system.cpu.dtb_walker_cache.ReadReq.missLatency::cpu.mmu.dtb.walker  36618826000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.missLatency::total  36618826000                       # number of ReadReq miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.accesses::cpu.mmu.dtb.walker      3477064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.accesses::total      3477064                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dtb_walker_cache.ReadReq.missRate::cpu.mmu.dtb.walker     0.144301                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.missRate::total     0.144301                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.dtb.walker 72983.086993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMissLatency::total 72983.086993                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::cpu.mmu.dtb.walker       501744                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMisses::total       501744                       # number of ReadReq MSHR misses (Count)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.dtb.walker  36117082000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissLatency::total  36117082000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.dtb.walker     0.144301                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.mshrMissRate::total     0.144301                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.dtb.walker 71983.086993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.ReadReq.avgMshrMissLatency::total 71983.086993                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse           16                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs      3481491                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs       501760                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs     6.938558                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.occupancies::cpu.mmu.dtb.walker           16                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::cpu.mmu.dtb.walker            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.avgOccs::total            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dtb_walker_cache.tags.occupanciesTaskId::1024           16                       # Occupied blocks per task id (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::1           11                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.dtb_walker_cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dtb_walker_cache.tags.tagAccesses      7455872                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses      7455872                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.fetch.icacheStallCycles              20916                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                      118446198                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     9852170                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            9852170                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                     162879005                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                 1570272                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.tlbCycles                        795                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.cpu.fetch.miscStallCycles                  247                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          2517                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles         1588                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                   9671057                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                   275                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.tlbSquashes                        5                       # Number of outstanding ITLB misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples          163690204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.723600                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             2.050920                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                140164417     85.63%     85.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                  3089676      1.89%     87.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                  3906707      2.39%     89.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1507806      0.92%     90.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  2193247      1.34%     92.16% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                  1410845      0.86%     93.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1538330      0.94%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1070907      0.65%     94.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8808269      5.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total            163690204                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.060185                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        0.723566                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        9670578                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           9670578                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       9670578                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          9670578                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          477                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             477                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          477                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            477                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     30018495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     30018495                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     30018495                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     30018495                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      9671055                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       9671055                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      9671055                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      9671055                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000049                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000049                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000049                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 62931.855346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 62931.855346                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 62931.855346                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 62931.855346                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs         7523                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs           74                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs     101.662162                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          126                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           126                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          126                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          126                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          351                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          351                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          351                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     24132996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     24132996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     24132996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     24132996                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 68754.974359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 68754.974359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 68754.974359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 68754.974359                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                      0                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      9670578                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         9670578                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           477                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     30018495                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     30018495                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      9671055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      9671055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000049                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 62931.855346                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 62931.855346                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          126                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          126                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          351                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     24132996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     24132996                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 68754.974359                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 68754.974359                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           536.035577                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             17148383                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                796                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           21543.194724                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   536.035577                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.261736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.261736                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          796                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::2            7                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          689                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024     0.388672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           77368791                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          77368791                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                    782045                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                   43941926                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                 39862314                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               89028808                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                52879                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                 20766010                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 6710940                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                    13                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                    345661                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                 39281898                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents           5367                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect         533288                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect       376745                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts               910033                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 70434975                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                70059758                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                  46930684                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  65691664                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.427982                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.714409                       # Average fanout of values written-back ((Count/Count))
system.cpu.itb_walker_cache.demandHits::cpu.mmu.itb.walker           24                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.demandHits::total           24                       # number of demand (read+write) hits (Count)
system.cpu.itb_walker_cache.overallHits::cpu.mmu.itb.walker           24                       # number of overall hits (Count)
system.cpu.itb_walker_cache.overallHits::total           24                       # number of overall hits (Count)
system.cpu.itb_walker_cache.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.demandMisses::total            7                       # number of demand (read+write) misses (Count)
system.cpu.itb_walker_cache.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.overallMisses::total            7                       # number of overall misses (Count)
system.cpu.itb_walker_cache.demandMissLatency::cpu.mmu.itb.walker       392500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.demandMissLatency::total       392500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::cpu.mmu.itb.walker       392500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.overallMissLatency::total       392500                       # number of overall miss ticks (Tick)
system.cpu.itb_walker_cache.demandAccesses::cpu.mmu.itb.walker           31                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandAccesses::total           31                       # number of demand (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::cpu.mmu.itb.walker           31                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.overallAccesses::total           31                       # number of overall (read+write) accesses (Count)
system.cpu.itb_walker_cache.demandMissRate::cpu.mmu.itb.walker     0.225806                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMissRate::total     0.225806                       # miss rate for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::cpu.mmu.itb.walker     0.225806                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMissRate::total     0.225806                       # miss rate for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMissLatency::cpu.mmu.itb.walker 56071.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMissLatency::total 56071.428571                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::cpu.mmu.itb.walker 56071.428571                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMissLatency::total 56071.428571                       # average overall miss latency ((Tick/Count))
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMisses::total            7                       # number of demand (read+write) MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.overallMshrMisses::total            7                       # number of overall MSHR misses (Count)
system.cpu.itb_walker_cache.demandMshrMissLatency::cpu.mmu.itb.walker       385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissLatency::total       385500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::cpu.mmu.itb.walker       385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.overallMshrMissLatency::total       385500                       # number of overall MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.demandMshrMissRate::cpu.mmu.itb.walker     0.225806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.demandMshrMissRate::total     0.225806                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::cpu.mmu.itb.walker     0.225806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.overallMshrMissRate::total     0.225806                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::cpu.mmu.itb.walker 55071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.demandAvgMshrMissLatency::total 55071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::cpu.mmu.itb.walker 55071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.overallAvgMshrMissLatency::total 55071.428571                       # average overall mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.replacements            6                       # number of replacements (Count)
system.cpu.itb_walker_cache.ReadReq.hits::cpu.mmu.itb.walker           24                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.hits::total           24                       # number of ReadReq hits (Count)
system.cpu.itb_walker_cache.ReadReq.misses::cpu.mmu.itb.walker            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.misses::total            7                       # number of ReadReq misses (Count)
system.cpu.itb_walker_cache.ReadReq.missLatency::cpu.mmu.itb.walker       392500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.missLatency::total       392500                       # number of ReadReq miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.accesses::cpu.mmu.itb.walker           31                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.accesses::total           31                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.itb_walker_cache.ReadReq.missRate::cpu.mmu.itb.walker     0.225806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.missRate::total     0.225806                       # miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::cpu.mmu.itb.walker 56071.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMissLatency::total 56071.428571                       # average ReadReq miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMisses::total            7                       # number of ReadReq MSHR misses (Count)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::cpu.mmu.itb.walker       385500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissLatency::total       385500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::cpu.mmu.itb.walker     0.225806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.mshrMissRate::total     0.225806                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::cpu.mmu.itb.walker 55071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.ReadReq.avgMshrMissLatency::total 55071.428571                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse    12.567785                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs           66                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs           19                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs     3.473684                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.occupancies::cpu.mmu.itb.walker    12.567785                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::cpu.mmu.itb.walker     0.785487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.avgOccs::total     0.785487                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.itb_walker_cache.tags.occupanciesTaskId::1024           13                       # Occupied blocks per task id (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::3            3                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ageTaskId_1024::4           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.itb_walker_cache.tags.ratioOccsTaskId::1024     0.812500                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.itb_walker_cache.tags.tagAccesses           69                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses           69                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.lsq0.forwLoads                      428311                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 9433338                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                 1367                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                5367                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                2254273                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   20                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                  29569                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           11332674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             52.493570                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev           122.899665                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                8035127     70.90%     70.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19               169556      1.50%     72.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                54160      0.48%     72.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                43014      0.38%     73.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                42767      0.38%     73.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                48692      0.43%     74.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                57598      0.51%     74.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                69202      0.61%     75.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               115427      1.02%     76.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99               186892      1.65%     77.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109             731079      6.45%     84.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119             355808      3.14%     87.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129             118782      1.05%     88.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139             128132      1.13%     89.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149              94319      0.83%     90.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159              60367      0.53%     90.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169             154674      1.36%     92.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179             102351      0.90%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189              42934      0.38%     93.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199              25086      0.22%     93.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209              20089      0.18%     94.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219              19633      0.17%     94.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229              27564      0.24%     94.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239              23913      0.21%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249              29360      0.26%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259              27822      0.25%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269              19514      0.17%     95.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279              39336      0.35%     95.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289              33610      0.30%     95.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299              22054      0.19%     96.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows           433812      3.83%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value            11329                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             11332674                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.readHits                  17290836                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                 1290003                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses              18580839                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                  5057382                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                 230119                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses              5287501                       # write accesses (Count)
system.cpu.mmu.dtb.hits                      22348218                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                     1520122                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                  23868340                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                   9671062                       # read hits (Count)
system.cpu.mmu.itb.readMisses                      12                       # read misses (Count)
system.cpu.mmu.itb.readAccesses               9671074                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                       9671062                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                          12                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                   9671074                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 782045                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  5393971                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles               105878729                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles             16                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  12288828                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles              39346615                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               94620337                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents               1218650                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                6358279                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents               29335097                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                5261352                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.renamedOperands            73777430                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   135956465                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                107654864                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  24746693                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              38244279                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 35533195                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                       6                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                  20361998                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        243494833                       # The number of ROB reads (Count)
system.cpu.rob.writes                       183962214                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 50000007                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   50000007                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.iocache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.iocache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.iocache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.iocache.replacements                         0                       # number of replacements (Count)
system.iocache.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.iocache.tags.tagsInUse                       0                       # Average ticks per tags in use ((Tick/Count))
system.iocache.tags.totalRefs                       0                       # Total number of references to valid blocks. (Count)
system.iocache.tags.sampledRefs                     0                       # Sample count of references to valid blocks. (Count)
system.iocache.tags.avgRefs                       nan                       # Average number of references to valid blocks. ((Count/Count))
system.iocache.tags.warmupTick                      0                       # The tick when the warmup percentage was hit. (Tick)
system.iocache.tags.tagAccesses                     0                       # Number of tag accesses (Count)
system.iocache.tags.dataAccesses                    0                       # Number of data accesses (Count)
system.iocache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.demandHits::cpu.data                 855552                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    855552                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.data                855552                       # number of overall hits (Count)
system.l2.overallHits::total                   855552                       # number of overall hits (Count)
system.l2.demandMisses::cpu.mmu.dtb.walker       501744                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.inst                  351                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data              1879198                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 2381300                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.mmu.dtb.walker       501744                       # number of overall misses (Count)
system.l2.overallMisses::cpu.mmu.itb.walker            7                       # number of overall misses (Count)
system.l2.overallMisses::cpu.inst                 351                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data             1879198                       # number of overall misses (Count)
system.l2.overallMisses::total                2381300                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.mmu.dtb.walker  35333195500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.mmu.itb.walker       374500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.inst        23774000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data    138414008991                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       173771352991                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.dtb.walker  35333195500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.mmu.itb.walker       374500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       23774000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data   138414008991                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      173771352991                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.mmu.dtb.walker       501744                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.mmu.itb.walker            7                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.inst                351                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data            2734750                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               3236852                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.dtb.walker       501744                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.mmu.itb.walker            7                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst               351                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data           2734750                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              3236852                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.mmu.dtb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.mmu.itb.walker            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.inst                  1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.687155                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.735684                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.dtb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.mmu.itb.walker            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.inst                 1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.687155                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.735684                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.mmu.dtb.walker 70420.763377                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.mmu.itb.walker        53500                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.inst 67732.193732                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 73655.894159                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    72973.314152                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.dtb.walker 70420.763377                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.mmu.itb.walker        53500                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 67732.193732                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 73655.894159                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   72973.314152                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               550933                       # number of writebacks (Count)
system.l2.writebacks::total                    550933                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.mmu.dtb.walker       501744                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.mmu.itb.walker            7                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.inst              351                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data          1879198                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             2381300                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.dtb.walker       501744                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.mmu.itb.walker            7                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             351                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data         1879198                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            2381300                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.mmu.dtb.walker  34329707500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.mmu.itb.walker       360500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.inst     23072000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data 134655612991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   169008752991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.dtb.walker  34329707500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.mmu.itb.walker       360500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     23072000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data 134655612991                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  169008752991                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.inst              1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.687155                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.735684                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst             1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.687155                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.735684                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.mmu.dtb.walker 68420.763377                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.mmu.itb.walker        51500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.inst 65732.193732                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 71655.894159                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 70973.314152                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.dtb.walker 68420.763377                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.mmu.itb.walker        51500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 65732.193732                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 71655.894159                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 70973.314152                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                         550933                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1807341                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1807341                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data            1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total               1                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data            1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total             1                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total            1                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data         9500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total         9500                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total         9500                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.misses::cpu.inst           351                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              351                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     23774000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     23774000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst          351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total            351                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 67732.193732                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 67732.193732                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          351                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          351                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     23072000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     23072000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 65732.193732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 65732.193732                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data             212358                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                212358                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data           300746                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total              300746                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data  25970803492                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total    25970803492                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data         513104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            513104                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.586131                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.586131                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 86354.609844                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 86354.609844                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data       300746                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total          300746                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data  25369311492                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total  25369311492                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.586131                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.586131                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 84354.609844                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 84354.609844                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data         643194                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            643194                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.dtb.walker       501744                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu.data      1578452                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         2080203                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.mmu.dtb.walker  35333195500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.mmu.itb.walker       374500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu.data 112443205499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 147776775499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.mmu.dtb.walker       501744                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu.data      2221646                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       2723397                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.mmu.dtb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.mmu.itb.walker            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu.data     0.710488                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.763827                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.dtb.walker 70420.763377                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.mmu.itb.walker        53500                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu.data 71236.379376                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 71039.593491                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.dtb.walker       501744                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.mmu.itb.walker            7                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu.data      1578452                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      2080203                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.dtb.walker  34329707500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.mmu.itb.walker       360500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data 109286301499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 143616369499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.dtb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.mmu.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.710488                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.763827                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.dtb.walker 68420.763377                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.mmu.itb.walker        51500                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 69236.379376                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 69039.593491                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackDirty.hits::writebacks      1406790                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          1406790                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      1406790                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      1406790                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 15786.911009                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      2277335                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    1421783                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.601746                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks   15786.911009                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.963557                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.963557                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          15298                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  313                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1364                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2500                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                11121                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024         0.933716                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   53014662                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  53014662                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.lint.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples    550933.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.dtb.walker::samples    501744.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.mmu.itb.walker::samples         7.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       351.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples   1877690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.008119797792                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        33251                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        33251                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             4850368                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             518571                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     2381300                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     550933                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   2381300                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   550933                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   1508                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       2.20                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      57.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               2381300                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               550933                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1027902                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  631570                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                  311032                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                  157700                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   83277                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                   52474                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                   35029                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                   25747                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                   21055                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                   11591                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                   7989                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                   5566                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                   3681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                   2641                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                   1801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                    719                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                     18                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                   6005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                   6921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                  19561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                  25901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                  28555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                  31989                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                  33107                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                  34216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                  34666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                  36035                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                  37331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                  37213                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                  35442                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                  34138                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                  33968                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                  33955                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                  33956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::64                  33907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::65                   2414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::66                   2002                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::67                   1660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::68                   1403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::69                   1172                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::70                    956                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::71                    851                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::72                    710                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::73                    579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::74                    427                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::75                    360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::76                    280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::77                    201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::78                    150                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::79                    115                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::80                     93                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::81                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::82                     60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::83                     53                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::84                     51                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::85                     43                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::86                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::87                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::88                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::89                     29                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::90                     32                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::91                     27                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::92                     24                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::93                     25                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::94                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::95                     20                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::96                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::97                     17                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::98                     15                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::99                     11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::100                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::101                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::102                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::103                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::104                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::105                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::106                    12                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::107                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::108                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::109                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::110                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::111                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::112                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        33251                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      69.090494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev    931.392353                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-2047        33216     99.89%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-4095           22      0.07%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::4096-6143            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8192-10239            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10240-12287            2      0.01%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12288-14335            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16384-18431            1      0.00%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::51200-53247            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::59392-61439            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::61440-63487            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::118784-120831            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         33251                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        33251                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.568975                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.526110                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.298542                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16            25779     77.53%     77.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17              634      1.91%     79.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             4671     14.05%     93.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19             1220      3.67%     97.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20              470      1.41%     98.57% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::21              177      0.53%     99.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22               77      0.23%     99.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::23               57      0.17%     99.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24               41      0.12%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::25               42      0.13%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26               61      0.18%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::27                7      0.02%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28                5      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::29                6      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::37                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::41                1      0.00%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::61                1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         33251                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   96512                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               152403200                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             35259712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              1862005514.74379277                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              430790024.04331332                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   81849014000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                      27913.54                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.mmu.dtb.walker     32111616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.mmu.itb.walker          448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.inst        22464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data    120172160                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks     35259840                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.mmu.dtb.walker 392327760.042669832706                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.mmu.itb.walker 5473.497082772667                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.inst 274456.782293315104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 1468218676.764486789703                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 430791587.899622678757                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.mmu.dtb.walker       501744                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.mmu.itb.walker            7                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.inst          351                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data      1879198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks       550933                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.dtb.walker  18051356584                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.mmu.itb.walker       129432                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     11587648                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data  72220527624                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 4504830019670                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.dtb.walker     35977.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.mmu.itb.walker     18490.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.inst     33013.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     38431.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   8176729.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.mmu.dtb.walker     32111616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.mmu.itb.walker          448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.inst        22464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data    120268672                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      152403200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        22464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        22464                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks     35259712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     35259712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.mmu.dtb.walker       501744                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.mmu.itb.walker            7                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.inst          351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data      1879198                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         2381300                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks       550933                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         550933                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.mmu.dtb.walker    392327760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.mmu.itb.walker         5473                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.inst         274457                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data     1469397824                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total        1862005515                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst       274457                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total        274457                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    430790024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        430790024                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    430790024                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.dtb.walker    392327760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.mmu.itb.walker         5473                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst        274457                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data    1469397824                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total       2292795539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              2379792                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              550935                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        67246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        98696                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        63664                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        72736                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        59931                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        57080                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        61068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        64336                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        94676                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        92323                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10        57680                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        61632                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12        65557                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        61693                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        58660                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15        65671                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::16        65093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::17        61922                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::18        68176                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::19        63656                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::20        55677                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::21        60434                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::22        58717                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::23        58073                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::24        96361                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::25       197737                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::26       105822                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::27        87207                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::28        62394                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::29       107820                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::30        69551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::31        58503                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        16023                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        14658                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        16793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        16555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        17952                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        19093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        19398                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        20380                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        18976                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        20094                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        18379                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        20203                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        18979                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        19003                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        17577                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        16941                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::16        17455                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::17        16551                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::18        16910                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::19        16844                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::20        16283                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::21        16926                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::22        16074                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::23        17297                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::24        14723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::25        16594                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::26        16028                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::27        15635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::28        14883                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::29        15088                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::30        16284                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::31        16356                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             48656279624                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7929466944                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        90283601288                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                20445.60                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           37937.60                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits             1631121                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             289335                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            68.54                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           52.52                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1010281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   185.657907                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean   119.664738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   233.308778                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       534338     52.89%     52.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       276279     27.35%     80.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        73328      7.26%     87.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        34089      3.37%     90.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        19784      1.96%     92.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767        12138      1.20%     94.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         8520      0.84%     94.87% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         6427      0.64%     95.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        45378      4.49%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1010281                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             152306688                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           35259840                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW             1860.826367                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              430.791588                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                   11.93                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                9.69                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               2.24                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               65.53                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy    1568333055.744003                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy    2085091129.800017                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy   4638091013.203201                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy  1093737369.984006                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 14564474994.750542                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy 67739781596.660484                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 1382350326.604931                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  93071859486.749237                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower  1137.117302                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1800225094                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3679550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  76369176906                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy    1582451646.047999                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy    2103878199.964830                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy   5372068056.902436                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy  976949623.776001                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 14564474994.750542                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy 67939091632.743858                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 1229208151.987346                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  93768122306.173935                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower  1145.623982                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   1564534390                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3679550000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76604867610                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             2080554                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        550933                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           1807341                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             300746                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            300746                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq         2080554                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq              1                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port      7120875                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total      7120875                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7120875                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port    187662912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    187662912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                187662912                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            2381301                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  2381301    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::2                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              2381301                       # Request fanout histogram (Count)
system.membus.badaddr_responder.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer4.occupancy          7898454000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer2.occupancy        12487057308                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests        4739575                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      2380645                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.mmcs.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.transDist::ReadResp            2723748                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      1957723                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1829711                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            513104                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           513104                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq            351                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       2723397                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq             1                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp            1                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          702                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8204253                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port           20                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port      1505232                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                9710207                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        22464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    265058560                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.itb_walker_cache.mem_side_port::system.l2.cpu_side_port          448                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dtb_walker_cache.mem_side_port::system.l2.cpu_side_port     32111616                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               297193088                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          550933                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  35259712                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           3787813                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005906                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.076624                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 3765442     99.41%     99.41% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22371      0.59%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             3787813                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         3940165413                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy            351499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy        2734750500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer2.occupancy              7499                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer3.occupancy         501967552                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       6473454                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      3236575                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        22370                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops               0                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.uartlite.power_state.pwrStateResidencyTicks::UNDEFINED  81848952000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
