###############################################################
#  Generated by:      Cadence Encounter 11.12-s136_1
#  OS:                Linux x86_64(Host ID thor.doe.carleton.ca)
#  Generated on:      Wed Mar 11 01:35:50 2020
#  Design:            arbiter
#  Command:           optDesign -postRoute
###############################################################
Path 1: MET Setup Check with Pin buffer_6_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.121
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.110
- Arrival Time                  1.050
= Slack Time                    4.060
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.059 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.157 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.203 |   0.301 |    4.360 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0  | 0.403 |   0.704 |    4.764 | 
     | U591                   | B1 ^ -> ZN v | IND2D0   | 0.144 |   0.848 |    4.908 | 
     | U590                   | A2 v -> ZN ^ | NR2D0    | 0.094 |   0.942 |    5.001 | 
     | U589                   | A1 ^ -> Z v  | CKXOR2D0 | 0.108 |   1.050 |    5.110 | 
     | buffer_6_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   1.050 |    5.110 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.940 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    1.033 | 
     | buffer_6_rd_ptr_reg[2] | CPN v      | DFND1  | 0.028 |   5.121 |    1.061 | 
     +---------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin buffer_6_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.119
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.107
- Arrival Time                  0.999
= Slack Time                    4.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.109 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.207 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.203 |   0.301 |    4.410 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0  | 0.403 |   0.704 |    4.813 | 
     | U591                   | B1 ^ -> ZN v | IND2D0   | 0.144 |   0.848 |    4.957 | 
     | U588                   | A2 v -> Z v  | CKXOR2D0 | 0.150 |   0.999 |    5.107 | 
     | buffer_6_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.999 |    5.107 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.891 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.984 | 
     | buffer_6_rd_ptr_reg[1] | CPN v      | DFND1  | 0.026 |   5.119 |    1.010 | 
     +---------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin router_port_6_reg[5]/CPN 
Endpoint:   router_port_6_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.115
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.100
- Arrival Time                  0.882
= Slack Time                    4.218
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.218 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.316 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.519 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.922 | 
     | U572                 | S ^ -> Z v   | MUX2D0  | 0.178 |   0.882 |    5.100 | 
     | router_port_6_reg[5] | D v          | DFND1   | 0.000 |   0.882 |    5.100 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.782 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.875 | 
     | router_port_6_reg[5] | CPN v      | DFND1  | 0.022 |   5.115 |    0.897 | 
     +-------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin buffer_6_rd_ptr_reg[0]/CPN 
Endpoint:   buffer_6_rd_ptr_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.115
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.100
- Arrival Time                  0.879
= Slack Time                    4.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                        |              |         |       |  Time   |   Time   | 
     |------------------------+--------------+---------+-------+---------+----------| 
     |                        | clk ^        |         |       |   0.000 |    4.221 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.319 | 
     | buffer_6_rd_en_reg     | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.522 | 
     | U534                   | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.925 | 
     | U587                   | A1 ^ -> ZN v | XNR2D0  | 0.175 |   0.879 |    5.100 | 
     | buffer_6_rd_ptr_reg[0] | D v          | DFND1   | 0.000 |   0.879 |    5.100 | 
     +------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.779 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.872 | 
     | buffer_6_rd_ptr_reg[0] | CPN v      | DFND1  | 0.022 |   5.115 |    0.894 | 
     +---------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin router_port_6_reg[8]/CPN 
Endpoint:   router_port_6_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.879
= Slack Time                    4.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.222 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.320 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.522 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.926 | 
     | U575                 | S ^ -> Z v   | MUX2D0  | 0.175 |   0.879 |    5.101 | 
     | router_port_6_reg[8] | D v          | DFND1   | 0.000 |   0.879 |    5.101 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.778 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.871 | 
     | router_port_6_reg[8] | CPN v      | DFND1  | 0.023 |   5.116 |    0.894 | 
     +-------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin router_port_6_reg[10]/CPN 
Endpoint:   router_port_6_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.880
= Slack Time                    4.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.223 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.321 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.523 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.927 | 
     | U577                  | S ^ -> Z v   | MUX2D0  | 0.176 |   0.880 |    5.102 | 
     | router_port_6_reg[10] | D v          | DFND1   | 0.000 |   0.880 |    5.102 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.777 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.870 | 
     | router_port_6_reg[10] | CPN v      | DFND1  | 0.024 |   5.117 |    0.895 | 
     +--------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin router_port_6_reg[3]/CPN 
Endpoint:   router_port_6_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.878
= Slack Time                    4.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.223 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.321 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.524 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.927 | 
     | U570                 | S ^ -> Z v   | MUX2D0  | 0.174 |   0.878 |    5.101 | 
     | router_port_6_reg[3] | D v          | DFND1   | 0.000 |   0.878 |    5.101 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.777 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.870 | 
     | router_port_6_reg[3] | CPN v      | DFND1  | 0.023 |   5.116 |    0.892 | 
     +-------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin router_port_6_reg[9]/CPN 
Endpoint:   router_port_6_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.115
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.101
- Arrival Time                  0.877
= Slack Time                    4.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.225 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.323 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.526 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.929 | 
     | U576                 | S ^ -> Z v   | MUX2D0  | 0.172 |   0.877 |    5.101 | 
     | router_port_6_reg[9] | D v          | DFND1   | 0.000 |   0.877 |    5.101 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.775 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.868 | 
     | router_port_6_reg[9] | CPN v      | DFND1  | 0.022 |   5.115 |    0.891 | 
     +-------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin router_port_6_reg[4]/CPN 
Endpoint:   router_port_6_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.878
= Slack Time                    4.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.225 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.323 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.526 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.929 | 
     | U571                 | S ^ -> Z v   | MUX2D0  | 0.173 |   0.878 |    5.103 | 
     | router_port_6_reg[4] | D v          | DFND1   | 0.000 |   0.878 |    5.103 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.775 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.868 | 
     | router_port_6_reg[4] | CPN v      | DFND1  | 0.024 |   5.117 |    0.892 | 
     +-------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin router_port_6_reg[11]/CPN 
Endpoint:   router_port_6_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.878
= Slack Time                    4.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.225 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.323 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.526 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.929 | 
     | U578                  | S ^ -> Z v   | MUX2D0  | 0.173 |   0.878 |    5.103 | 
     | router_port_6_reg[11] | D v          | DFND1   | 0.000 |   0.878 |    5.103 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.775 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.868 | 
     | router_port_6_reg[11] | CPN v      | DFND1  | 0.024 |   5.117 |    0.892 | 
     +--------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin router_port_6_reg[18]/CPN 
Endpoint:   router_port_6_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.878
= Slack Time                    4.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.225 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.323 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.526 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.930 | 
     | U585                  | S ^ -> Z v   | MUX2D0  | 0.173 |   0.878 |    5.103 | 
     | router_port_6_reg[18] | D v          | DFND1   | 0.000 |   0.878 |    5.103 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.775 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.868 | 
     | router_port_6_reg[18] | CPN v      | DFND1  | 0.024 |   5.117 |    0.892 | 
     +--------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin router_port_6_reg[13]/CPN 
Endpoint:   router_port_6_reg[13]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.876
= Slack Time                    4.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.225 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.323 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.526 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.930 | 
     | U580                  | S ^ -> Z v   | MUX2D0  | 0.172 |   0.876 |    5.102 | 
     | router_port_6_reg[13] | D v          | DFND1   | 0.000 |   0.876 |    5.102 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.774 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.867 | 
     | router_port_6_reg[13] | CPN v      | DFND1  | 0.023 |   5.116 |    0.890 | 
     +--------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin router_port_6_reg[1]/CPN 
Endpoint:   router_port_6_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.116
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.102
- Arrival Time                  0.876
= Slack Time                    4.226
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.226 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.324 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.527 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.930 | 
     | U568                 | S ^ -> Z v   | MUX2D0  | 0.172 |   0.876 |    5.102 | 
     | router_port_6_reg[1] | D v          | DFND1   | 0.000 |   0.876 |    5.102 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.774 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.867 | 
     | router_port_6_reg[1] | CPN v      | DFND1  | 0.023 |   5.116 |    0.890 | 
     +-------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin router_port_6_reg[17]/CPN 
Endpoint:   router_port_6_reg[17]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.126
- Setup                         0.016
+ Phase Shift                   0.000
= Required Time                 5.111
- Arrival Time                  0.884
= Slack Time                    4.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.227 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.325 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.528 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.931 | 
     | U584                  | S ^ -> Z v   | MUX2D0  | 0.180 |   0.884 |    5.111 | 
     | router_port_6_reg[17] | D v          | DFND1   | 0.000 |   0.884 |    5.111 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.773 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.866 | 
     | router_port_6_reg[17] | CPN v      | DFND1  | 0.033 |   5.126 |    0.900 | 
     +--------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin router_port_6_reg[15]/CPN 
Endpoint:   router_port_6_reg[15]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.117
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.103
- Arrival Time                  0.876
= Slack Time                    4.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.227 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.325 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.528 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.931 | 
     | U582                  | S ^ -> Z v   | MUX2D0  | 0.172 |   0.876 |    5.103 | 
     | router_port_6_reg[15] | D v          | DFND1   | 0.000 |   0.876 |    5.103 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.773 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.866 | 
     | router_port_6_reg[15] | CPN v      | DFND1  | 0.024 |   5.117 |    0.890 | 
     +--------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin router_port_6_reg[14]/CPN 
Endpoint:   router_port_6_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.126
- Setup                         0.016
+ Phase Shift                   0.000
= Required Time                 5.111
- Arrival Time                  0.883
= Slack Time                    4.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.227 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.325 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.528 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.932 | 
     | U581                  | S ^ -> Z v   | MUX2D0  | 0.179 |   0.883 |    5.111 | 
     | router_port_6_reg[14] | D v          | DFND1   | 0.000 |   0.883 |    5.111 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.773 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.865 | 
     | router_port_6_reg[14] | CPN v      | DFND1  | 0.033 |   5.126 |    0.899 | 
     +--------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin router_port_6_reg[0]/CPN 
Endpoint:   router_port_6_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.127
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.112
- Arrival Time                  0.882
= Slack Time                    4.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.231 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.329 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.532 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.935 | 
     | U567                 | S ^ -> Z v   | MUX2D0  | 0.177 |   0.882 |    5.112 | 
     | router_port_6_reg[0] | D v          | DFND1   | 0.000 |   0.882 |    5.112 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.769 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.862 | 
     | router_port_6_reg[0] | CPN v      | DFND1  | 0.034 |   5.127 |    0.897 | 
     +-------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin router_port_6_reg[12]/CPN 
Endpoint:   router_port_6_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.126
- Setup                         0.015
+ Phase Shift                   0.000
= Required Time                 5.112
- Arrival Time                  0.879
= Slack Time                    4.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.233 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.331 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.534 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.937 | 
     | U579                  | S ^ -> Z v   | MUX2D0  | 0.174 |   0.879 |    5.112 | 
     | router_port_6_reg[12] | D v          | DFND1   | 0.000 |   0.879 |    5.112 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.767 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.860 | 
     | router_port_6_reg[12] | CPN v      | DFND1  | 0.033 |   5.126 |    0.893 | 
     +--------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin router_port_6_reg[2]/CPN 
Endpoint:   router_port_6_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.127
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.113
- Arrival Time                  0.878
= Slack Time                    4.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.235 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.333 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.536 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.940 | 
     | U569                 | S ^ -> Z v   | MUX2D0  | 0.173 |   0.878 |    5.113 | 
     | router_port_6_reg[2] | D v          | DFND1   | 0.000 |   0.878 |    5.113 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.765 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.857 | 
     | router_port_6_reg[2] | CPN v      | DFND1  | 0.034 |   5.127 |    0.892 | 
     +-------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin router_port_6_reg[6]/CPN 
Endpoint:   router_port_6_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.127
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.113
- Arrival Time                  0.877
= Slack Time                    4.236
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.236 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.334 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.537 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.941 | 
     | U573                 | S ^ -> Z v   | MUX2D0  | 0.173 |   0.877 |    5.113 | 
     | router_port_6_reg[6] | D v          | DFND1   | 0.000 |   0.877 |    5.113 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.764 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.857 | 
     | router_port_6_reg[6] | CPN v      | DFND1  | 0.034 |   5.127 |    0.891 | 
     +-------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin router_port_6_reg[7]/CPN 
Endpoint:   router_port_6_reg[7]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.134
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.120
- Arrival Time                  0.879
= Slack Time                    4.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.240 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.338 | 
     | buffer_6_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.541 | 
     | U534                 | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.945 | 
     | U574                 | S ^ -> Z v   | MUX2D0  | 0.175 |   0.879 |    5.120 | 
     | router_port_6_reg[7] | D v          | DFND1   | 0.000 |   0.879 |    5.120 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.760 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.852 | 
     | router_port_6_reg[7] | CPN v      | DFND1  | 0.041 |   5.134 |    0.894 | 
     +-------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin router_port_6_reg[19]/CPN 
Endpoint:   router_port_6_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.135
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.121
- Arrival Time                  0.877
= Slack Time                    4.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.244 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.342 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.545 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.949 | 
     | U586                  | S ^ -> Z v   | MUX2D0  | 0.172 |   0.877 |    5.121 | 
     | router_port_6_reg[19] | D v          | DFND1   | 0.000 |   0.877 |    5.121 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.756 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.848 | 
     | router_port_6_reg[19] | CPN v      | DFND1  | 0.042 |   5.135 |    0.890 | 
     +--------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin router_port_6_reg[16]/CPN 
Endpoint:   router_port_6_reg[16]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_6_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.135
- Setup                         0.014
+ Phase Shift                   0.000
= Required Time                 5.121
- Arrival Time                  0.876
= Slack Time                    4.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.245 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.343 | 
     | buffer_6_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.203 |   0.301 |    4.546 | 
     | U534                  | A1 ^ -> ZN ^ | INR2XD0 | 0.403 |   0.704 |    4.949 | 
     | U583                  | S ^ -> Z v   | MUX2D0  | 0.172 |   0.876 |    5.121 | 
     | router_port_6_reg[16] | D v          | DFND1   | 0.000 |   0.876 |    5.121 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.755 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.848 | 
     | router_port_6_reg[16] | CPN v      | DFND1  | 0.042 |   5.135 |    0.890 | 
     +--------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin buffer_2_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_2_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.132
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.121
- Arrival Time                  0.833
= Slack Time                    4.288
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.288 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.386 | 
     | buffer_2_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.198 |   0.296 |    4.584 | 
     | U538                   | A1 ^ -> ZN ^ | INR2XD1  | 0.240 |   0.536 |    4.824 | 
     | U691                   | B1 ^ -> ZN v | IND2D0   | 0.103 |   0.639 |    4.927 | 
     | U690                   | A2 v -> ZN ^ | NR2D0    | 0.085 |   0.724 |    5.012 | 
     | U689                   | A1 ^ -> Z v  | CKXOR2D0 | 0.109 |   0.833 |    5.121 | 
     | buffer_2_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.833 |    5.121 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.712 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.805 | 
     | buffer_2_rd_ptr_reg[2] | CPN v      | DFND1  | 0.039 |   5.132 |    0.844 | 
     +---------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin buffer_0_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_0_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.095
- Arrival Time                  0.806
= Slack Time                    4.289
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.289 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.387 | 
     | buffer_0_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.195 |   0.293 |    4.582 | 
     | U540                   | A1 ^ -> ZN ^ | INR2XD1  | 0.233 |   0.526 |    4.815 | 
     | U745                   | B1 ^ -> ZN v | IND2D0   | 0.099 |   0.625 |    4.915 | 
     | U744                   | A2 v -> ZN ^ | NR2D0    | 0.077 |   0.702 |    4.992 | 
     | U743                   | A1 ^ -> Z v  | CKXOR2D0 | 0.104 |   0.806 |    5.095 | 
     | buffer_0_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.806 |    5.095 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.711 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.804 | 
     | buffer_0_rd_ptr_reg[2] | CPN v      | DFND1  | 0.013 |   5.106 |    0.816 | 
     +---------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin buffer_5_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_5_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.132
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.122
- Arrival Time                  0.822
= Slack Time                    4.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.300 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.398 | 
     | buffer_5_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.200 |   0.298 |    4.598 | 
     | U535                   | A1 ^ -> ZN ^ | INR2XD0  | 0.239 |   0.537 |    4.837 | 
     | U616                   | B1 ^ -> ZN v | IND2D0   | 0.095 |   0.631 |    4.931 | 
     | U615                   | A2 v -> ZN ^ | NR2D0    | 0.084 |   0.715 |    5.016 | 
     | U614                   | A1 ^ -> Z v  | CKXOR2D0 | 0.106 |   0.822 |    5.122 | 
     | buffer_5_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.822 |    5.122 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.700 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.793 | 
     | buffer_5_rd_ptr_reg[2] | CPN v      | DFND1  | 0.039 |   5.132 |    0.832 | 
     +---------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin buffer_7_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_7_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.118
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.107
- Arrival Time                  0.807
= Slack Time                    4.300
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.300 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.398 | 
     | buffer_7_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.176 |   0.274 |    4.574 | 
     | U533                   | A1 ^ -> ZN ^ | INR2XD1  | 0.238 |   0.512 |    4.813 | 
     | U566                   | B1 ^ -> ZN v | IND2D0   | 0.105 |   0.617 |    4.917 | 
     | U565                   | A2 v -> ZN ^ | NR2D0    | 0.082 |   0.699 |    4.999 | 
     | U564                   | A1 ^ -> Z v  | CKXOR2D0 | 0.108 |   0.807 |    5.107 | 
     | buffer_7_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.807 |    5.107 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.700 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.793 | 
     | buffer_7_rd_ptr_reg[2] | CPN v      | DFND1  | 0.025 |   5.118 |    0.818 | 
     +---------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin buffer_4_rd_ptr_reg[2]/CPN 
Endpoint:   buffer_4_rd_ptr_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_4_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.136
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.125
- Arrival Time                  0.790
= Slack Time                    4.335
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.335 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.433 | 
     | buffer_4_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.192 |   0.290 |    4.625 | 
     | U536                   | A1 ^ -> ZN ^ | INR2XD0  | 0.173 |   0.463 |    4.798 | 
     | FE_OFCC2_n492          | I ^ -> Z ^   | BUFFD4   | 0.095 |   0.559 |    4.894 | 
     | U641                   | B1 ^ -> ZN v | IND2D0   | 0.056 |   0.615 |    4.950 | 
     | U640                   | A2 v -> ZN ^ | NR2D0    | 0.069 |   0.684 |    5.019 | 
     | U639                   | A1 ^ -> Z v  | CKXOR2D0 | 0.106 |   0.790 |    5.125 | 
     | buffer_4_rd_ptr_reg[2] | D v          | DFND1    | 0.000 |   0.790 |    5.125 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.665 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.758 | 
     | buffer_4_rd_ptr_reg[2] | CPN v      | DFND1  | 0.043 |   5.136 |    0.801 | 
     +---------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin buffer_0_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_0_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.106
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.756
= Slack Time                    4.339
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.339 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.437 | 
     | buffer_0_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.195 |   0.293 |    4.631 | 
     | U540                   | A1 ^ -> ZN ^ | INR2XD1  | 0.233 |   0.526 |    4.865 | 
     | U745                   | B1 ^ -> ZN v | IND2D0   | 0.099 |   0.625 |    4.964 | 
     | U742                   | A2 v -> Z v  | CKXOR2D0 | 0.131 |   0.756 |    5.094 | 
     | buffer_0_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.756 |    5.094 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.661 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.754 | 
     | buffer_0_rd_ptr_reg[1] | CPN v      | DFND1  | 0.013 |   5.106 |    0.767 | 
     +---------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin buffer_2_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_2_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_2_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.132
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.121
- Arrival Time                  0.771
= Slack Time                    4.350
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.350 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.448 | 
     | buffer_2_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.198 |   0.296 |    4.646 | 
     | U538                   | A1 ^ -> ZN ^ | INR2XD1  | 0.240 |   0.536 |    4.886 | 
     | U691                   | B1 ^ -> ZN v | IND2D0   | 0.103 |   0.639 |    4.990 | 
     | U688                   | A2 v -> Z v  | CKXOR2D0 | 0.132 |   0.771 |    5.121 | 
     | buffer_2_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.771 |    5.121 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.650 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.742 | 
     | buffer_2_rd_ptr_reg[1] | CPN v      | DFND1  | 0.039 |   5.132 |    0.782 | 
     +---------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin buffer_7_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_7_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_7_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.118
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.107
- Arrival Time                  0.750
= Slack Time                    4.357
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.357 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.455 | 
     | buffer_7_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.176 |   0.274 |    4.631 | 
     | U533                   | A1 ^ -> ZN ^ | INR2XD1  | 0.238 |   0.512 |    4.869 | 
     | U566                   | B1 ^ -> ZN v | IND2D0   | 0.105 |   0.617 |    4.974 | 
     | U563                   | A2 v -> Z v  | CKXOR2D0 | 0.133 |   0.750 |    5.107 | 
     | buffer_7_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.750 |    5.107 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.643 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.736 | 
     | buffer_7_rd_ptr_reg[1] | CPN v      | DFND1  | 0.025 |   5.118 |    0.762 | 
     +---------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin buffer_5_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_5_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.132
- Setup                         0.011
+ Phase Shift                   0.000
= Required Time                 5.121
- Arrival Time                  0.761
= Slack Time                    4.359
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.359 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.457 | 
     | buffer_5_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.200 |   0.298 |    4.657 | 
     | U535                   | A1 ^ -> ZN ^ | INR2XD0  | 0.239 |   0.537 |    4.896 | 
     | U616                   | B1 ^ -> ZN v | IND2D0   | 0.095 |   0.631 |    4.991 | 
     | U613                   | A2 v -> Z v  | CKXOR2D0 | 0.130 |   0.761 |    5.121 | 
     | buffer_5_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.761 |    5.121 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.641 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.734 | 
     | buffer_5_rd_ptr_reg[1] | CPN v      | DFND1  | 0.039 |   5.132 |    0.773 | 
     +---------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin router_port_5_reg[4]/CPN 
Endpoint:   router_port_5_reg[4]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.128
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.118
- Arrival Time                  0.752
= Slack Time                    4.367
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.367 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.465 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.665 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.903 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.003 | 
     | U596                 | S ^ -> Z v   | MUX2D0  | 0.115 |   0.752 |    5.118 | 
     | router_port_5_reg[4] | D v          | DFND1   | 0.000 |   0.752 |    5.118 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.633 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.726 | 
     | router_port_5_reg[4] | CPN v      | DFND1  | 0.035 |   5.128 |    0.761 | 
     +-------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin router_port_5_reg[8]/CPN 
Endpoint:   router_port_5_reg[8]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.127
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.118
- Arrival Time                  0.750
= Slack Time                    4.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.369 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.467 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.667 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.905 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.005 | 
     | U600                 | S ^ -> Z v   | MUX2D0  | 0.113 |   0.750 |    5.118 | 
     | router_port_5_reg[8] | D v          | DFND1   | 0.000 |   0.750 |    5.118 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.631 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.724 | 
     | router_port_5_reg[8] | CPN v      | DFND1  | 0.034 |   5.127 |    0.759 | 
     +-------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin router_port_5_reg[6]/CPN 
Endpoint:   router_port_5_reg[6]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.128
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.119
- Arrival Time                  0.749
= Slack Time                    4.369
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.369 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.467 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.667 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.906 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.006 | 
     | U598                 | S ^ -> Z v   | MUX2D0  | 0.113 |   0.749 |    5.119 | 
     | router_port_5_reg[6] | D v          | DFND1   | 0.000 |   0.749 |    5.119 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.631 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.724 | 
     | router_port_5_reg[6] | CPN v      | DFND1  | 0.035 |   5.128 |    0.758 | 
     +-------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin router_port_5_reg[11]/CPN 
Endpoint:   router_port_5_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.133
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.123
- Arrival Time                  0.752
= Slack Time                    4.370
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.370 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.468 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.668 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.907 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.007 | 
     | U603                  | S ^ -> Z v   | MUX2D0  | 0.116 |   0.752 |    5.123 | 
     | router_port_5_reg[11] | D v          | DFND1   | 0.000 |   0.752 |    5.123 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.630 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.723 | 
     | router_port_5_reg[11] | CPN v      | DFND1  | 0.040 |   5.133 |    0.762 | 
     +--------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin router_port_5_reg[5]/CPN 
Endpoint:   router_port_5_reg[5]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.128
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.120
- Arrival Time                  0.748
= Slack Time                    4.372
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.372 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.470 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.670 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.908 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.008 | 
     | U597                 | S ^ -> Z v   | MUX2D0  | 0.111 |   0.748 |    5.120 | 
     | router_port_5_reg[5] | D v          | DFND1   | 0.000 |   0.748 |    5.120 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.628 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.721 | 
     | router_port_5_reg[5] | CPN v      | DFND1  | 0.035 |   5.128 |    0.756 | 
     +-------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin router_port_5_reg[1]/CPN 
Endpoint:   router_port_5_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.133
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.124
- Arrival Time                  0.750
= Slack Time                    4.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.374 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.472 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.672 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.910 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.010 | 
     | U593                 | S ^ -> Z v   | MUX2D0  | 0.114 |   0.750 |    5.124 | 
     | router_port_5_reg[1] | D v          | DFND1   | 0.000 |   0.750 |    5.124 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.626 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.719 | 
     | router_port_5_reg[1] | CPN v      | DFND1  | 0.041 |   5.133 |    0.760 | 
     +-------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin router_port_5_reg[3]/CPN 
Endpoint:   router_port_5_reg[3]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.133
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.124
- Arrival Time                  0.750
= Slack Time                    4.374
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.374 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.472 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.672 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.910 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.010 | 
     | U595                 | S ^ -> Z v   | MUX2D0  | 0.114 |   0.750 |    5.124 | 
     | router_port_5_reg[3] | D v          | DFND1   | 0.000 |   0.750 |    5.124 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.626 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.719 | 
     | router_port_5_reg[3] | CPN v      | DFND1  | 0.040 |   5.133 |    0.759 | 
     +-------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin router_port_5_reg[18]/CPN 
Endpoint:   router_port_5_reg[18]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.133
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.124
- Arrival Time                  0.749
= Slack Time                    4.375
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.375 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.473 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.673 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.911 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.011 | 
     | U610                  | S ^ -> Z v   | MUX2D0  | 0.113 |   0.749 |    5.124 | 
     | router_port_5_reg[18] | D v          | DFND1   | 0.000 |   0.749 |    5.124 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.625 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.718 | 
     | router_port_5_reg[18] | CPN v      | DFND1  | 0.040 |   5.133 |    0.758 | 
     +--------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin router_port_5_reg[0]/CPN 
Endpoint:   router_port_5_reg[0]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.134
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.126
- Arrival Time                  0.748
= Slack Time                    4.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.378 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.476 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.676 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.915 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.015 | 
     | U592                 | S ^ -> Z v   | MUX2D0  | 0.111 |   0.748 |    5.126 | 
     | router_port_5_reg[0] | D v          | DFND1   | 0.000 |   0.748 |    5.126 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.622 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.715 | 
     | router_port_5_reg[0] | CPN v      | DFND1  | 0.041 |   5.134 |    0.756 | 
     +-------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin router_port_5_reg[10]/CPN 
Endpoint:   router_port_5_reg[10]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.135
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.126
- Arrival Time                  0.748
= Slack Time                    4.378
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.378 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.476 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.676 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.915 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.015 | 
     | U602                  | S ^ -> Z v   | MUX2D0  | 0.112 |   0.748 |    5.126 | 
     | router_port_5_reg[10] | D v          | DFND1   | 0.000 |   0.748 |    5.126 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.622 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.715 | 
     | router_port_5_reg[10] | CPN v      | DFND1  | 0.042 |   5.135 |    0.757 | 
     +--------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin router_port_5_reg[12]/CPN 
Endpoint:   router_port_5_reg[12]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.136
- Setup                         0.009
+ Phase Shift                   0.000
= Required Time                 5.127
- Arrival Time                  0.748
= Slack Time                    4.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.379 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.477 | 
     | buffer_5_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.677 | 
     | U535                  | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.915 | 
     | FE_OFCC3_n489         | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.015 | 
     | U604                  | S ^ -> Z v   | MUX2D0  | 0.112 |   0.748 |    5.127 | 
     | router_port_5_reg[12] | D v          | DFND1   | 0.000 |   0.748 |    5.127 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.621 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.714 | 
     | router_port_5_reg[12] | CPN v      | DFND1  | 0.043 |   5.136 |    0.757 | 
     +--------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin router_port_5_reg[2]/CPN 
Endpoint:   router_port_5_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.135
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.126
- Arrival Time                  0.747
= Slack Time                    4.379
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.379 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.477 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.677 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.916 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.016 | 
     | U594                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.747 |    5.126 | 
     | router_port_5_reg[2] | D v          | DFND1   | 0.000 |   0.747 |    5.126 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.621 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.714 | 
     | router_port_5_reg[2] | CPN v      | DFND1  | 0.042 |   5.135 |    0.755 | 
     +-------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin router_port_5_reg[9]/CPN 
Endpoint:   router_port_5_reg[9]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_5_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.136
- Setup                         0.008
+ Phase Shift                   0.000
= Required Time                 5.127
- Arrival Time                  0.747
= Slack Time                    4.380
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.380 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.478 | 
     | buffer_5_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.200 |   0.298 |    4.678 | 
     | U535                 | A1 ^ -> ZN ^ | INR2XD0 | 0.239 |   0.537 |    4.917 | 
     | FE_OFCC3_n489        | I ^ -> Z ^   | BUFFD4  | 0.100 |   0.637 |    5.017 | 
     | U601                 | S ^ -> Z v   | MUX2D0  | 0.110 |   0.747 |    5.127 | 
     | router_port_5_reg[9] | D v          | DFND1   | 0.000 |   0.747 |    5.127 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.620 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.713 | 
     | router_port_5_reg[9] | CPN v      | DFND1  | 0.043 |   5.136 |    0.755 | 
     +-------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin buffer_4_rd_ptr_reg[1]/CPN 
Endpoint:   buffer_4_rd_ptr_reg[1]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_4_rd_en_reg/Q     (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.136
- Setup                         0.010
+ Phase Shift                   0.000
= Required Time                 5.126
- Arrival Time                  0.726
= Slack Time                    4.400
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------+ 
     |        Instance        |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                        |              |          |       |  Time   |   Time   | 
     |------------------------+--------------+----------+-------+---------+----------| 
     |                        | clk ^        |          |       |   0.000 |    4.400 | 
     | clk__L1_I0             | I ^ -> Z ^   | CKBD24   | 0.098 |   0.098 |    4.498 | 
     | buffer_4_rd_en_reg     | CP ^ -> Q ^  | DFQD1    | 0.192 |   0.290 |    4.690 | 
     | U536                   | A1 ^ -> ZN ^ | INR2XD0  | 0.173 |   0.463 |    4.863 | 
     | FE_OFCC2_n492          | I ^ -> Z ^   | BUFFD4   | 0.095 |   0.559 |    4.958 | 
     | U641                   | B1 ^ -> ZN v | IND2D0   | 0.056 |   0.615 |    5.014 | 
     | U638                   | A2 v -> Z v  | CKXOR2D0 | 0.111 |   0.726 |    5.126 | 
     | buffer_4_rd_ptr_reg[1] | D v          | DFND1    | 0.000 |   0.726 |    5.126 | 
     +-------------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +---------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                        |            |        |       |  Time   |   Time   | 
     |------------------------+------------+--------+-------+---------+----------| 
     |                        | clk v      |        |       |   5.000 |    0.600 | 
     | clk__L1_I0             | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.693 | 
     | buffer_4_rd_ptr_reg[1] | CPN v      | DFND1  | 0.043 |   5.136 |    0.736 | 
     +---------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin router_port_0_reg[11]/CPN 
Endpoint:   router_port_0_reg[11]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.093
- Arrival Time                  0.679
= Slack Time                    4.414
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.414 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.512 | 
     | buffer_0_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.195 |   0.293 |    4.707 | 
     | U540                  | A1 ^ -> ZN ^ | INR2XD1 | 0.233 |   0.526 |    4.940 | 
     | U731                  | S ^ -> Z v   | MUX2D0  | 0.153 |   0.679 |    5.093 | 
     | router_port_0_reg[11] | D v          | DFND1   | 0.000 |   0.679 |    5.093 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.586 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.679 | 
     | router_port_0_reg[11] | CPN v      | DFND1  | 0.013 |   5.105 |    0.691 | 
     +--------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin router_port_0_reg[19]/CPN 
Endpoint:   router_port_0_reg[19]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.104
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.092
- Arrival Time                  0.677
= Slack Time                    4.415
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.415 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.513 | 
     | buffer_0_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.195 |   0.293 |    4.708 | 
     | U540                  | A1 ^ -> ZN ^ | INR2XD1 | 0.233 |   0.526 |    4.941 | 
     | U739                  | S ^ -> Z v   | MUX2D0  | 0.151 |   0.677 |    5.092 | 
     | router_port_0_reg[19] | D v          | DFND1   | 0.000 |   0.677 |    5.092 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.585 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.677 | 
     | router_port_0_reg[19] | CPN v      | DFND1  | 0.011 |   5.104 |    0.689 | 
     +--------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin router_port_0_reg[2]/CPN 
Endpoint:   router_port_0_reg[2]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q   (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.676
= Slack Time                    4.417
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------+ 
     |       Instance       |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                      |              |         |       |  Time   |   Time   | 
     |----------------------+--------------+---------+-------+---------+----------| 
     |                      | clk ^        |         |       |   0.000 |    4.417 | 
     | clk__L1_I0           | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.515 | 
     | buffer_0_rd_en_reg   | CP ^ -> Q ^  | DFQD1   | 0.195 |   0.293 |    4.710 | 
     | U540                 | A1 ^ -> ZN ^ | INR2XD1 | 0.233 |   0.526 |    4.943 | 
     | U721                 | S ^ -> Z v   | MUX2D0  | 0.150 |   0.676 |    5.094 | 
     | router_port_0_reg[2] | D v          | DFND1   | 0.000 |   0.676 |    5.094 | 
     +----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +-------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                      |            |        |       |  Time   |   Time   | 
     |----------------------+------------+--------+-------+---------+----------| 
     |                      | clk v      |        |       |   5.000 |    0.583 | 
     | clk__L1_I0           | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.676 | 
     | router_port_0_reg[2] | CPN v      | DFND1  | 0.013 |   5.105 |    0.688 | 
     +-------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin router_port_0_reg[14]/CPN 
Endpoint:   router_port_0_reg[14]/D (v) checked with trailing edge of 'clk'
Beginpoint: buffer_0_rd_en_reg/Q    (^) triggered by  leading edge of 'clk'
Path Groups: {reg2reg}
Analysis View: worst_analysis
Other End Arrival Time          5.105
- Setup                         0.012
+ Phase Shift                   0.000
= Required Time                 5.094
- Arrival Time                  0.676
= Slack Time                    4.418
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------+ 
     |       Instance        |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                       |              |         |       |  Time   |   Time   | 
     |-----------------------+--------------+---------+-------+---------+----------| 
     |                       | clk ^        |         |       |   0.000 |    4.418 | 
     | clk__L1_I0            | I ^ -> Z ^   | CKBD24  | 0.098 |   0.098 |    4.516 | 
     | buffer_0_rd_en_reg    | CP ^ -> Q ^  | DFQD1   | 0.195 |   0.293 |    4.710 | 
     | U540                  | A1 ^ -> ZN ^ | INR2XD1 | 0.233 |   0.526 |    4.944 | 
     | U734                  | S ^ -> Z v   | MUX2D0  | 0.150 |   0.676 |    5.094 | 
     | router_port_0_reg[14] | D v          | DFND1   | 0.000 |   0.676 |    5.094 | 
     +-----------------------------------------------------------------------------+ 
     Clock Fall Edge                      5.000
     = Beginpoint Arrival Time            5.000
     Other End Path:
     +--------------------------------------------------------------------------+ 
     |       Instance        |    Arc     |  Cell  | Delay | Arrival | Required | 
     |                       |            |        |       |  Time   |   Time   | 
     |-----------------------+------------+--------+-------+---------+----------| 
     |                       | clk v      |        |       |   5.000 |    0.582 | 
     | clk__L1_I0            | I v -> Z v | CKBD24 | 0.093 |   5.093 |    0.675 | 
     | router_port_0_reg[14] | CPN v      | DFND1  | 0.013 |   5.105 |    0.688 | 
     +--------------------------------------------------------------------------+ 

