# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.

# Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
# File: D:\2024\FPGA\codeFPGA_NIOS2\uart-no-jtag\uart.csv
# Generated on: Sat Oct 12 08:09:42 2024

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
altera_reserved_tck,Input,,,,PIN_P5,,,,,,
altera_reserved_tdi,Input,,,,PIN_P7,,,,,,
altera_reserved_tdo,Output,,,,PIN_P6,,,,,,
altera_reserved_tms,Input,,,,PIN_P8,,,,,,
clk_clk,Input,PIN_Y2,2,B2_N0,PIN_Y2,2.5 V,,,,,
led1_export,Output,PIN_G19,7,B7_N2,PIN_D15,,,,,,
led2_export,Output,PIN_F19,7,B7_N0,PIN_D14,,,,,,
reset_reset_n,Input,PIN_M23,6,B6_N2,PIN_Y1,,,,,,
rs232_rxd,Input,PIN_G12,8,B8_N1,PIN_F15,,,,,,
rs232_txd,Output,PIN_G9,8,B8_N2,PIN_C15,,,,,,
