Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Mon Dec  1 21:44:25 2025
| Host         : DESKTOP-9AHCOEV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   28          
TIMING-20  Warning           Non-clocked latch               8           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2876)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (55)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2876)
---------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: DIV/div_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_x_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/current_y_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[0][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[1][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[2][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[3][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[4][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[5][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[6][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[7][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][0][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][1][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][2][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][3][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][4][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][5][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][6][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ENGINE/grid_reg[8][8][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/h_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[6]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[7]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[8]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: VGA/v_count_reg[9]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: mode_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: selected_number_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (55)
-------------------------------------------------
 There are 55 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.561        0.000                      0                 1437        0.144        0.000                      0                 1437        4.500        0.000                       0                   559  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.561        0.000                      0                 1437        0.144        0.000                      0                 1437        4.500        0.000                       0                   559  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.561ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][7][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.330ns (20.004%)  route 5.319ns (79.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 f  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.680     8.462    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.150     8.612 f  ENGINE/grid[3][0][3]_i_3/O
                         net (fo=10, routed)          1.219     9.831    ENGINE/grid[3][0][3]_i_3_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.157 r  ENGINE/grid[3][7][3]_i_2/O
                         net (fo=5, routed)           0.633    10.790    ENGINE/grid[3][7][3]_i_2_n_0
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.150    10.940 r  ENGINE/grid[3][7][3]_i_1/O
                         net (fo=4, routed)           0.787    11.727    ENGINE/grid[3][7][3]_i_1_n_0
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431    14.772    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][0]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDSE (Setup_fdse_C_S)       -0.637    14.288    ENGINE/grid_reg[3][7][0]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][7][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.330ns (20.004%)  route 5.319ns (79.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 f  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.680     8.462    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.150     8.612 f  ENGINE/grid[3][0][3]_i_3/O
                         net (fo=10, routed)          1.219     9.831    ENGINE/grid[3][0][3]_i_3_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.157 r  ENGINE/grid[3][7][3]_i_2/O
                         net (fo=5, routed)           0.633    10.790    ENGINE/grid[3][7][3]_i_2_n_0
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.150    10.940 r  ENGINE/grid[3][7][3]_i_1/O
                         net (fo=4, routed)           0.787    11.727    ENGINE/grid[3][7][3]_i_1_n_0
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431    14.772    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][1]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDSE (Setup_fdse_C_S)       -0.637    14.288    ENGINE/grid_reg[3][7][1]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][7][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.330ns (20.004%)  route 5.319ns (79.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 f  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.680     8.462    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.150     8.612 f  ENGINE/grid[3][0][3]_i_3/O
                         net (fo=10, routed)          1.219     9.831    ENGINE/grid[3][0][3]_i_3_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.157 r  ENGINE/grid[3][7][3]_i_2/O
                         net (fo=5, routed)           0.633    10.790    ENGINE/grid[3][7][3]_i_2_n_0
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.150    10.940 r  ENGINE/grid[3][7][3]_i_1/O
                         net (fo=4, routed)           0.787    11.727    ENGINE/grid[3][7][3]_i_1_n_0
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431    14.772    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][2]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDSE (Setup_fdse_C_S)       -0.637    14.288    ENGINE/grid_reg[3][7][2]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.561ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][7][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.649ns  (logic 1.330ns (20.004%)  route 5.319ns (79.996%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 f  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 f  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.680     8.462    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y32         LUT4 (Prop_lut4_I0_O)        0.150     8.612 f  ENGINE/grid[3][0][3]_i_3/O
                         net (fo=10, routed)          1.219     9.831    ENGINE/grid[3][0][3]_i_3_n_0
    SLICE_X44Y24         LUT6 (Prop_lut6_I3_O)        0.326    10.157 r  ENGINE/grid[3][7][3]_i_2/O
                         net (fo=5, routed)           0.633    10.790    ENGINE/grid[3][7][3]_i_2_n_0
    SLICE_X44Y24         LUT2 (Prop_lut2_I1_O)        0.150    10.940 r  ENGINE/grid[3][7][3]_i_1/O
                         net (fo=4, routed)           0.787    11.727    ENGINE/grid[3][7][3]_i_1_n_0
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.431    14.772    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y24         FDSE                                         r  ENGINE/grid_reg[3][7][3]/C
                         clock pessimism              0.188    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X44Y24         FDSE (Setup_fdse_C_S)       -0.637    14.288    ENGINE/grid_reg[3][7][3]
  -------------------------------------------------------------------
                         required time                         14.288    
                         arrival time                         -11.727    
  -------------------------------------------------------------------
                         slack                                  2.561    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][0][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.226ns (18.448%)  route 5.420ns (81.552%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.908     9.345    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  ENGINE/grid[0][0][3]_i_6/O
                         net (fo=17, routed)          0.521     9.990    ENGINE/grid[0][0][3]_i_6_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  ENGINE/grid[3][0][3]_i_2/O
                         net (fo=5, routed)           0.813    10.926    ENGINE/grid[3][0][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.076 r  ENGINE/grid[3][0][3]_i_1/O
                         net (fo=4, routed)           0.648    11.724    ENGINE/grid[3][0][3]_i_1_n_0
    SLICE_X44Y28         FDSE                                         r  ENGINE/grid_reg[3][0][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.436    14.777    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y28         FDSE                                         r  ENGINE/grid_reg[3][0][1]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X44Y28         FDSE (Setup_fdse_C_S)       -0.631    14.299    ENGINE/grid_reg[3][0][1]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[3][0][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 1.226ns (18.448%)  route 5.420ns (81.552%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.908     9.345    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.469 f  ENGINE/grid[0][0][3]_i_6/O
                         net (fo=17, routed)          0.521     9.990    ENGINE/grid[0][0][3]_i_6_n_0
    SLICE_X44Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.114 r  ENGINE/grid[3][0][3]_i_2/O
                         net (fo=5, routed)           0.813    10.926    ENGINE/grid[3][0][3]_i_2_n_0
    SLICE_X44Y26         LUT2 (Prop_lut2_I1_O)        0.150    11.076 r  ENGINE/grid[3][0][3]_i_1/O
                         net (fo=4, routed)           0.648    11.724    ENGINE/grid[3][0][3]_i_1_n_0
    SLICE_X44Y28         FDSE                                         r  ENGINE/grid_reg[3][0][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.436    14.777    ENGINE/clk_IBUF_BUFG
    SLICE_X44Y28         FDSE                                         r  ENGINE/grid_reg[3][0][3]/C
                         clock pessimism              0.188    14.965    
                         clock uncertainty           -0.035    14.930    
    SLICE_X44Y28         FDSE (Setup_fdse_C_S)       -0.631    14.299    ENGINE/grid_reg[3][0][3]
  -------------------------------------------------------------------
                         required time                         14.299    
                         arrival time                         -11.724    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][2][0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.228ns (18.516%)  route 5.404ns (81.484%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.881     9.318    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.442 f  ENGINE/grid[0][2][3]_i_3/O
                         net (fo=15, routed)          0.528     9.969    ENGINE/grid[0][2][3]_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.093 r  ENGINE/grid[8][2][3]_i_2/O
                         net (fo=5, routed)           0.840    10.933    ENGINE/grid[8][2][3]_i_2_n_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152    11.085 r  ENGINE/grid[8][2][3]_i_1/O
                         net (fo=4, routed)           0.625    11.710    ENGINE/grid[8][2][3]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][0]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X41Y24         FDSE (Setup_fdse_C_S)       -0.631    14.293    ENGINE/grid_reg[8][2][0]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][2][1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.228ns (18.516%)  route 5.404ns (81.484%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.881     9.318    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.442 f  ENGINE/grid[0][2][3]_i_3/O
                         net (fo=15, routed)          0.528     9.969    ENGINE/grid[0][2][3]_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.093 r  ENGINE/grid[8][2][3]_i_2/O
                         net (fo=5, routed)           0.840    10.933    ENGINE/grid[8][2][3]_i_2_n_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152    11.085 r  ENGINE/grid[8][2][3]_i_1/O
                         net (fo=4, routed)           0.625    11.710    ENGINE/grid[8][2][3]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][1]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X41Y24         FDSE (Setup_fdse_C_S)       -0.631    14.293    ENGINE/grid_reg[8][2][1]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][2][2]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.228ns (18.516%)  route 5.404ns (81.484%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.881     9.318    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.442 f  ENGINE/grid[0][2][3]_i_3/O
                         net (fo=15, routed)          0.528     9.969    ENGINE/grid[0][2][3]_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.093 r  ENGINE/grid[8][2][3]_i_2/O
                         net (fo=5, routed)           0.840    10.933    ENGINE/grid[8][2][3]_i_2_n_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152    11.085 r  ENGINE/grid[8][2][3]_i_1/O
                         net (fo=4, routed)           0.625    11.710    ENGINE/grid[8][2][3]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][2]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][2]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X41Y24         FDSE (Setup_fdse_C_S)       -0.631    14.293    ENGINE/grid_reg[8][2][2]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.583    

Slack (MET) :             2.583ns  (required time - arrival time)
  Source:                 ENGINE/load_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[8][2][3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.228ns (18.516%)  route 5.404ns (81.484%))
  Logic Levels:           6  (LUT2=1 LUT6=5)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y33         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  ENGINE/load_counter_reg[2]/Q
                         net (fo=25, routed)          1.178     6.713    ENGINE/load_counter__0[2]
    SLICE_X34Y32         LUT6 (Prop_lut6_I1_O)        0.124     6.837 r  ENGINE/grid[4][0][3]_i_8/O
                         net (fo=4, routed)           0.821     7.658    ENGINE/grid[4][0][3]_i_8_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I3_O)        0.124     7.782 r  ENGINE/grid[4][0][3]_i_4/O
                         net (fo=46, routed)          0.531     8.313    ENGINE/grid[4][0][3]_i_4_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I0_O)        0.124     8.437 f  ENGINE/grid[0][8][3]_i_4/O
                         net (fo=14, routed)          0.881     9.318    ENGINE/grid[0][8][3]_i_4_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I0_O)        0.124     9.442 f  ENGINE/grid[0][2][3]_i_3/O
                         net (fo=15, routed)          0.528     9.969    ENGINE/grid[0][2][3]_i_3_n_0
    SLICE_X41Y26         LUT6 (Prop_lut6_I5_O)        0.124    10.093 r  ENGINE/grid[8][2][3]_i_2/O
                         net (fo=5, routed)           0.840    10.933    ENGINE/grid[8][2][3]_i_2_n_0
    SLICE_X41Y24         LUT2 (Prop_lut2_I1_O)        0.152    11.085 r  ENGINE/grid[8][2][3]_i_1/O
                         net (fo=4, routed)           0.625    11.710    ENGINE/grid[8][2][3]_i_1_n_0
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.430    14.771    ENGINE/clk_IBUF_BUFG
    SLICE_X41Y24         FDSE                                         r  ENGINE/grid_reg[8][2][3]/C
                         clock pessimism              0.188    14.959    
                         clock uncertainty           -0.035    14.924    
    SLICE_X41Y24         FDSE (Setup_fdse_C_S)       -0.631    14.293    ENGINE/grid_reg[8][2][3]
  -------------------------------------------------------------------
                         required time                         14.293    
                         arrival time                         -11.710    
  -------------------------------------------------------------------
                         slack                                  2.583    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[4][8][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.186ns (38.347%)  route 0.299ns (61.653%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.552     1.435    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.745    ENGINE/number_evt[3]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  ENGINE/grid[0][0][3]_i_3/O
                         net (fo=81, routed)          0.130     1.920    ENGINE/grid[0][0][3]_i_3_n_0
    SLICE_X37Y21         FDSE                                         r  ENGINE/grid_reg[4][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y21         FDSE                                         r  ENGINE/grid_reg[4][8][3]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDSE (Hold_fdse_C_D)         0.078     1.776    ENGINE/grid_reg[4][8][3]
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 cL/buttonPressFirstFlipFlop_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cL/synchronizedButtonPress_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.782%)  route 0.142ns (50.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    cL/CLK
    SLICE_X32Y24         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  cL/buttonPressFirstFlipFlop_reg/Q
                         net (fo=1, routed)           0.142     1.716    cL/buttonPressFirstFlipFlop_reg_n_0
    SLICE_X32Y25         FDRE                                         r  cL/synchronizedButtonPress_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    cL/CLK
    SLICE_X32Y25         FDRE                                         r  cL/synchronizedButtonPress_reg/C
                         clock pessimism             -0.478     1.465    
    SLICE_X32Y25         FDRE (Hold_fdre_C_D)         0.070     1.535    cL/synchronizedButtonPress_reg
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 ENGINE/number_evt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[4][8][1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.186ns (34.436%)  route 0.354ns (65.564%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.552     1.435    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/number_evt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ENGINE/number_evt_reg[1]/Q
                         net (fo=2, routed)           0.213     1.789    ENGINE/number_evt[1]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.834 r  ENGINE/grid[0][0][1]_i_1/O
                         net (fo=81, routed)          0.141     1.975    ENGINE/grid[0][0][1]_i_1_n_0
    SLICE_X37Y21         FDSE                                         r  ENGINE/grid_reg[4][8][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     1.947    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y21         FDSE                                         r  ENGINE/grid_reg[4][8][1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X37Y21         FDSE (Hold_fdse_C_D)         0.070     1.768    ENGINE/grid_reg[4][8][1]
  -------------------------------------------------------------------
                         required time                         -1.768    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 cC/prev_conditioned_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/enter_evt_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.395%)  route 0.089ns (26.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    cC/CLK
    SLICE_X30Y23         FDRE                                         r  cC/prev_conditioned_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y23         FDRE (Prop_fdre_C_Q)         0.148     1.582 f  cC/prev_conditioned_reg/Q
                         net (fo=3, routed)           0.089     1.671    cC/prev_conditioned_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.098     1.769 r  cC/enter_evt_i_1/O
                         net (fo=1, routed)           0.000     1.769    ENGINE/enter_evt0
    SLICE_X30Y23         FDRE                                         r  ENGINE/enter_evt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    ENGINE/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  ENGINE/enter_evt_reg/C
                         clock pessimism             -0.510     1.434    
    SLICE_X30Y23         FDRE (Hold_fdre_C_D)         0.120     1.554    ENGINE/enter_evt_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 selected_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.629%)  route 0.147ns (41.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[3]/Q
                         net (fo=6, routed)           0.147     1.748    cU/Q[3]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.793 r  cU/selected_number[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    cU_n_3
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.121     1.557    selected_number_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 selected_number_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            selected_number_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.302%)  route 0.149ns (41.698%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[3]/Q
                         net (fo=6, routed)           0.149     1.750    cU/Q[3]
    SLICE_X30Y21         LUT6 (Prop_lut6_I0_O)        0.045     1.795 r  cU/selected_number[3]_i_2/O
                         net (fo=1, routed)           0.000     1.795    cU_n_0
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.820     1.947    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y21         FDRE (Hold_fdre_C_D)         0.121     1.557    selected_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 ENGINE/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.572%)  route 0.161ns (46.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  ENGINE/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ENGINE/FSM_onehot_state_reg[1]/Q
                         net (fo=87, routed)          0.161     1.743    ENGINE/FSM_onehot_state_reg_n_0_[1]
    SLICE_X33Y33         LUT6 (Prop_lut6_I4_O)        0.045     1.788 r  ENGINE/load_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.788    ENGINE/load_counter[2]
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.952    ENGINE/clk_IBUF_BUFG
    SLICE_X33Y33         FDRE                                         r  ENGINE/load_counter_reg[2]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)         0.091     1.545    ENGINE/load_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 ENGINE/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/load_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.406%)  route 0.215ns (53.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.558     1.441    ENGINE/clk_IBUF_BUFG
    SLICE_X32Y33         FDRE                                         r  ENGINE/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  ENGINE/FSM_onehot_state_reg[0]/Q
                         net (fo=16, routed)          0.215     1.797    ENGINE/FSM_onehot_state_reg_n_0_[0]
    SLICE_X34Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  ENGINE/load_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    ENGINE/load_counter[1]
    SLICE_X34Y33         FDRE                                         r  ENGINE/load_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.824     1.951    ENGINE/clk_IBUF_BUFG
    SLICE_X34Y33         FDRE                                         r  ENGINE/load_counter_reg[1]/C
                         clock pessimism             -0.478     1.473    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.121     1.594    ENGINE/load_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 cL/conditionedSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cL/prev_conditioned_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.128ns (45.883%)  route 0.151ns (54.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.550     1.433    cL/CLK
    SLICE_X32Y25         FDRE                                         r  cL/conditionedSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.128     1.561 r  cL/conditionedSignal_reg/Q
                         net (fo=5, routed)           0.151     1.712    cL/conditionedSignal_reg_0
    SLICE_X32Y26         FDRE                                         r  cL/prev_conditioned_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.817     1.944    cL/CLK
    SLICE_X32Y26         FDRE                                         r  cL/prev_conditioned_reg/C
                         clock pessimism             -0.497     1.447    
    SLICE_X32Y26         FDRE (Hold_fdre_C_D)         0.016     1.463    cL/prev_conditioned_reg
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 ENGINE/number_evt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ENGINE/grid_reg[2][8][3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.186ns (31.660%)  route 0.401ns (68.340%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.552     1.435    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y21         FDRE                                         r  ENGINE/number_evt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  ENGINE/number_evt_reg[3]/Q
                         net (fo=2, routed)           0.169     1.745    ENGINE/number_evt[3]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.790 r  ENGINE/grid[0][0][3]_i_3/O
                         net (fo=81, routed)          0.232     2.023    ENGINE/grid[0][0][3]_i_3_n_0
    SLICE_X37Y22         FDSE                                         r  ENGINE/grid_reg[2][8][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.819     1.946    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y22         FDSE                                         r  ENGINE/grid_reg[2][8][3]/C
                         clock pessimism             -0.249     1.697    
    SLICE_X37Y22         FDSE (Hold_fdse_C_D)         0.076     1.773    ENGINE/grid_reg[2][8][3]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           2.023    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y11   flash_div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y13   flash_div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y13   flash_div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   flash_div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   flash_div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   flash_div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y14   flash_div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   flash_div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y15   flash_div_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   flash_div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   flash_div_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   flash_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y11   flash_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y13   flash_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y14   flash_div_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            69 Endpoints
Min Delay            69 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        48.020ns  (logic 16.404ns (34.160%)  route 31.616ns (65.840%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.981    40.826    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    40.950 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.545    44.495    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    48.020 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    48.020    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.666ns  (logic 16.398ns (34.401%)  route 31.269ns (65.599%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.968    40.813    VGA/vgaBlue[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.124    40.937 r  VGA/vgaBlue_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.210    44.148    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519    47.666 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.666    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.661ns  (logic 16.398ns (34.406%)  route 31.262ns (65.594%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.576    40.421    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    40.545 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.596    44.141    vgaGreen_OBUF[0]
    H19                  OBUF (Prop_obuf_I_O)         3.519    47.661 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.661    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.591ns  (logic 14.228ns (29.897%)  route 33.363ns (70.103%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          3.894    34.047    ENGINE/digit_value_reg[1]_i_3_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    34.171 r  ENGINE/digit_value_reg[3]_i_277/O
                         net (fo=1, routed)           1.131    35.302    ENGINE/digit_value_reg[3]_i_277_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124    35.426 r  ENGINE/digit_value_reg[3]_i_154/O
                         net (fo=1, routed)           0.000    35.426    ENGINE/digit_value_reg[3]_i_154_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    35.638 r  ENGINE/digit_value_reg[3]_i_65/O
                         net (fo=1, routed)           0.000    35.638    ENGINE/digit_value_reg[3]_i_65_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    35.732 r  ENGINE/digit_value_reg[3]_i_16/O
                         net (fo=2, routed)           1.040    36.772    ENGINE/digit_value_reg[3]_i_16_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.316    37.088 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           1.161    38.250    ENGINE/DRAW/grid_vals[3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    38.374 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.188    39.562    ENGINE/mode_reg_1
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124    39.686 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.821    40.506    VGA/draw_digit
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.124    40.630 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.456    44.086    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    47.591 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    47.591    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.529ns  (logic 16.381ns (34.467%)  route 31.147ns (65.533%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.981    40.826    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    40.950 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.076    44.026    vgaBlue_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         3.502    47.529 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.529    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.524ns  (logic 16.403ns (34.515%)  route 31.121ns (65.485%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.576    40.421    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I1_O)        0.124    40.545 r  VGA/vgaRed_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           3.455    44.000    vgaGreen_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524    47.524 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.524    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.486ns  (logic 14.253ns (30.016%)  route 33.233ns (69.984%))
  Logic Levels:           42  (CARRY4=18 FDRE=1 LUT2=1 LUT3=3 LUT4=3 LUT5=5 LUT6=8 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          3.894    34.047    ENGINE/digit_value_reg[1]_i_3_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I2_O)        0.124    34.171 r  ENGINE/digit_value_reg[3]_i_277/O
                         net (fo=1, routed)           1.131    35.302    ENGINE/digit_value_reg[3]_i_277_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124    35.426 r  ENGINE/digit_value_reg[3]_i_154/O
                         net (fo=1, routed)           0.000    35.426    ENGINE/digit_value_reg[3]_i_154_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I0_O)      0.212    35.638 r  ENGINE/digit_value_reg[3]_i_65/O
                         net (fo=1, routed)           0.000    35.638    ENGINE/digit_value_reg[3]_i_65_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I1_O)      0.094    35.732 r  ENGINE/digit_value_reg[3]_i_16/O
                         net (fo=2, routed)           1.040    36.772    ENGINE/digit_value_reg[3]_i_16_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.316    37.088 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           1.161    38.250    ENGINE/DRAW/grid_vals[3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    38.374 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.188    39.562    ENGINE/mode_reg_1
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124    39.686 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.276    39.961    VGA/draw_digit
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    40.085 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.871    43.956    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    47.486 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    47.486    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.473ns  (logic 16.403ns (34.552%)  route 31.070ns (65.448%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.580    40.425    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    40.549 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.400    43.949    vgaGreen_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524    47.473 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.473    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.350ns  (logic 16.408ns (34.653%)  route 30.942ns (65.347%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.580    40.425    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I2_O)        0.124    40.549 r  VGA/vgaRed_OBUF[2]_inst_i_1/O
                         net (fo=2, routed)           3.271    43.821    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529    47.350 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000    47.350    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        47.346ns  (logic 16.374ns (34.584%)  route 30.972ns (65.416%))
  Logic Levels:           49  (CARRY4=26 FDRE=1 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.631     0.631 f  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          2.045     2.676    VGA/v_count[6]
    SLICE_X56Y4          LUT4 (Prop_lut4_I2_O)        0.124     2.800 r  VGA/Vsync_OBUF_inst_i_2/O
                         net (fo=41, routed)          1.087     3.888    VGA/Vsync_OBUF_inst_i_2_n_0
    SLICE_X53Y5          LUT5 (Prop_lut5_I2_O)        0.124     4.012 r  VGA/vgaRed_OBUF[3]_inst_i_95/O
                         net (fo=56, routed)          0.933     4.945    VGA/vgaRed_OBUF[3]_inst_i_95_n_0
    SLICE_X54Y4          LUT6 (Prop_lut6_I0_O)        0.124     5.069 r  VGA/vgaRed_OBUF[3]_inst_i_320/O
                         net (fo=1, routed)           0.000     5.069    VGA/vgaRed_OBUF[3]_inst_i_320_n_0
    SLICE_X54Y4          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255     5.324 r  VGA/vgaRed_OBUF[3]_inst_i_215/O[3]
                         net (fo=1, routed)           0.436     5.760    VGA/DRAW/digit_src81_in[8]
    SLICE_X56Y4          LUT3 (Prop_lut3_I0_O)        0.300     6.060 r  VGA/digit_value_reg[3]_i_719/O
                         net (fo=69, routed)          3.496     9.555    DRAW/digit_src7[8]
    SLICE_X53Y8          LUT4 (Prop_lut4_I0_O)        0.378     9.933 r  DRAW/font_row_reg[0]_i_320/O
                         net (fo=4, routed)           0.859    10.793    DRAW/font_row_reg[0]_i_320_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.599    11.392 r  DRAW/font_row_reg[0]_i_403/CO[3]
                         net (fo=1, routed)           0.000    11.392    DRAW/font_row_reg[0]_i_403_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.509 r  DRAW/font_row_reg[0]_i_363/CO[3]
                         net (fo=1, routed)           0.000    11.509    DRAW/font_row_reg[0]_i_363_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  DRAW/font_row_reg[0]_i_307/CO[3]
                         net (fo=1, routed)           0.000    11.626    DRAW/font_row_reg[0]_i_307_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  DRAW/font_row_reg[0]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.743    DRAW/font_row_reg[0]_i_228_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.860 r  DRAW/font_row_reg[0]_i_261/CO[3]
                         net (fo=1, routed)           0.000    11.860    DRAW/font_row_reg[0]_i_261_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.079 r  DRAW/digit_value_reg[3]_i_722/O[0]
                         net (fo=2, routed)           1.030    13.109    DRAW/digit_value_reg[3]_i_722_n_7
    SLICE_X55Y12         LUT3 (Prop_lut3_I2_O)        0.323    13.432 r  DRAW/font_row_reg[0]_i_152/O
                         net (fo=2, routed)           1.141    14.572    DRAW/font_row_reg[0]_i_152_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I3_O)        0.332    14.904 r  DRAW/font_row_reg[0]_i_156/O
                         net (fo=1, routed)           0.000    14.904    DRAW/font_row_reg[0]_i_156_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.437 r  DRAW/font_row_reg[0]_i_77/CO[3]
                         net (fo=1, routed)           0.000    15.437    DRAW/font_row_reg[0]_i_77_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.554 r  DRAW/digit_value_reg[3]_i_223/CO[3]
                         net (fo=1, routed)           0.000    15.554    DRAW/digit_value_reg[3]_i_223_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.793 r  DRAW/digit_value_reg[3]_i_232/O[2]
                         net (fo=3, routed)           0.970    16.764    DRAW/digit_value_reg[3]_i_232_n_5
    SLICE_X52Y15         LUT3 (Prop_lut3_I2_O)        0.301    17.065 r  DRAW/digit_value_reg[3]_i_838/O
                         net (fo=2, routed)           0.476    17.541    DRAW/digit_value_reg[3]_i_838_n_0
    SLICE_X52Y15         LUT5 (Prop_lut5_I4_O)        0.116    17.657 r  DRAW/digit_value_reg[3]_i_709/O
                         net (fo=2, routed)           1.366    19.023    DRAW/digit_value_reg[3]_i_709_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I0_O)        0.328    19.351 r  DRAW/digit_value_reg[3]_i_713/O
                         net (fo=1, routed)           0.000    19.351    DRAW/digit_value_reg[3]_i_713_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    19.884 r  DRAW/digit_value_reg[3]_i_365/CO[3]
                         net (fo=1, routed)           0.000    19.884    DRAW/digit_value_reg[3]_i_365_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.001 r  DRAW/vgaGreen_OBUF[3]_inst_i_136/CO[3]
                         net (fo=1, routed)           0.000    20.001    DRAW/vgaGreen_OBUF[3]_inst_i_136_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.316 r  DRAW/vgaGreen_OBUF[3]_inst_i_133/O[3]
                         net (fo=7, routed)           1.254    21.570    DRAW/vgaGreen_OBUF[3]_inst_i_200_0[3]
    SLICE_X52Y21         LUT2 (Prop_lut2_I0_O)        0.307    21.877 r  DRAW/font_row_reg[0]_i_100/O
                         net (fo=1, routed)           0.000    21.877    DRAW/font_row_reg[0]_i_100_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    22.410 r  DRAW/font_row_reg[0]_i_53/CO[3]
                         net (fo=1, routed)           0.000    22.410    DRAW/font_row_reg[0]_i_53_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.527 r  DRAW/font_row_reg[0]_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.527    DRAW/font_row_reg[0]_i_26_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.842 r  DRAW/font_row_reg[0]_i_11/O[3]
                         net (fo=30, routed)          1.630    24.472    DRAW/font_row_reg[0]_i_29_0[3]
    SLICE_X51Y20         LUT5 (Prop_lut5_I2_O)        0.307    24.779 r  DRAW/font_row_reg[0]_i_18/O
                         net (fo=1, routed)           0.000    24.779    DRAW/font_row_reg[0]_i_18_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.180 r  DRAW/font_row_reg[0]_i_9/CO[3]
                         net (fo=29, routed)          2.819    27.999    VGA/digit_value_reg[3]_i_132_0[0]
    SLICE_X47Y13         LUT6 (Prop_lut6_I4_O)        0.124    28.123 r  VGA/digit_value_reg[3]_i_118/O
                         net (fo=1, routed)           0.336    28.459    VGA/digit_value_reg[3]_i_118_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.598    29.057 r  VGA/digit_value_reg[3]_i_52/O[1]
                         net (fo=1, routed)           0.793    29.850    VGA/DRAW/digit_src6[2]
    SLICE_X47Y14         LUT5 (Prop_lut5_I0_O)        0.303    30.153 r  VGA/digit_value_reg[3]_i_56/O
                         net (fo=44, routed)          1.599    31.753    VGA/v_count_reg[6]_8
    SLICE_X44Y14         LUT2 (Prop_lut2_I0_O)        0.124    31.877 r  VGA/digit_value_reg[3]_i_962/O
                         net (fo=1, routed)           0.000    31.877    VGA/digit_value_reg[3]_i_962_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    32.457 r  VGA/digit_value_reg[3]_i_821/O[2]
                         net (fo=4, routed)           0.986    33.443    VGA/digit_value_reg[3]_i_821_n_5
    SLICE_X43Y15         LUT6 (Prop_lut6_I0_O)        0.302    33.745 r  VGA/digit_value_reg[3]_i_810/O
                         net (fo=1, routed)           0.190    33.935    VGA/digit_value_reg[3]_i_810_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    34.339 r  VGA/digit_value_reg[3]_i_659/CO[3]
                         net (fo=1, routed)           0.000    34.339    VGA/digit_value_reg[3]_i_659_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.456 r  VGA/digit_value_reg[3]_i_313/CO[3]
                         net (fo=1, routed)           0.000    34.456    VGA/digit_value_reg[3]_i_313_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.573 r  VGA/digit_value_reg[3]_i_312/CO[3]
                         net (fo=1, routed)           0.000    34.573    VGA/digit_value_reg[3]_i_312_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.690 r  VGA/digit_value_reg[3]_i_174/CO[3]
                         net (fo=1, routed)           0.000    34.690    VGA/digit_value_reg[3]_i_174_n_0
    SLICE_X42Y19         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    35.013 f  VGA/digit_value_reg[3]_i_173/O[1]
                         net (fo=3, routed)           1.267    36.280    VGA/digit_value_reg[3]_i_173_n_6
    SLICE_X41Y17         LUT2 (Prop_lut2_I1_O)        0.306    36.586 r  VGA/digit_value_reg[3]_i_115/O
                         net (fo=1, routed)           0.000    36.586    VGA/digit_value_reg[3]_i_115_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    36.984 r  VGA/digit_value_reg[3]_i_43/CO[3]
                         net (fo=1, routed)           0.000    36.984    VGA/digit_value_reg[3]_i_43_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.098 f  VGA/digit_value_reg[3]_i_11/CO[3]
                         net (fo=2, routed)           1.393    38.490    VGA/DRAW/digit_value2
    SLICE_X39Y15         LUT4 (Prop_lut4_I3_O)        0.124    38.614 f  VGA/vgaGreen_OBUF[3]_inst_i_6/O
                         net (fo=2, routed)           0.825    39.439    VGA/digit_value0
    SLICE_X36Y16         LUT6 (Prop_lut6_I0_O)        0.124    39.563 f  VGA/vgaRed_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.159    39.722    ENGINE/vgaRed_OBUF[3]_inst_i_1_0
    SLICE_X36Y16         LUT6 (Prop_lut6_I1_O)        0.124    39.846 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.836    40.681    VGA/vgaBlue[2]
    SLICE_X38Y14         LUT6 (Prop_lut6_I3_O)        0.124    40.805 r  VGA/vgaBlue_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.045    43.851    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         3.495    47.346 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    47.346    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 VGA/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.240ns (66.472%)  route 0.121ns (33.528%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[1]/C
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[1]/Q
                         net (fo=20, routed)          0.121     0.316    VGA/h_count[1]
    SLICE_X49Y1          LUT3 (Prop_lut3_I0_O)        0.045     0.361 r  VGA/h_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.361    VGA/h_count[2]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  VGA/h_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.243ns (66.748%)  route 0.121ns (33.252%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[1]/C
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[1]/Q
                         net (fo=20, routed)          0.121     0.316    VGA/h_count[1]
    SLICE_X49Y1          LUT4 (Prop_lut4_I2_O)        0.048     0.364 r  VGA/h_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    VGA/h_count[3]_i_1_n_0
    SLICE_X49Y1          FDRE                                         r  VGA/h_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.240ns (62.036%)  route 0.147ns (37.964%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[2]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[2]/Q
                         net (fo=28, routed)          0.147     0.342    VGA/v_count[2]
    SLICE_X52Y3          LUT5 (Prop_lut5_I0_O)        0.045     0.387 r  VGA/v_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.387    VGA/v_count[4]_i_1_n_0
    SLICE_X52Y3          FDRE                                         r  VGA/v_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.263ns (66.783%)  route 0.131ns (33.217%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y2          FDRE                         0.000     0.000 r  VGA/v_count_reg[0]/C
    SLICE_X52Y2          FDRE (Prop_fdre_C_Q)         0.218     0.218 r  VGA/v_count_reg[0]/Q
                         net (fo=22, routed)          0.131     0.349    VGA/v_count[0]
    SLICE_X53Y2          LUT2 (Prop_lut2_I0_O)        0.045     0.394 r  VGA/v_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.394    VGA/v_count[1]_i_1_n_0
    SLICE_X53Y2          FDRE                                         r  VGA/v_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.399ns  (logic 0.240ns (60.216%)  route 0.159ns (39.784%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[2]/C
    SLICE_X49Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[2]/Q
                         net (fo=29, routed)          0.159     0.354    VGA/h_count[2]
    SLICE_X48Y1          LUT6 (Prop_lut6_I1_O)        0.045     0.399 r  VGA/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.399    VGA/h_count[5]_i_1_n_0
    SLICE_X48Y1          FDRE                                         r  VGA/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.437ns  (logic 0.240ns (54.945%)  route 0.197ns (45.055%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[6]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[6]/Q
                         net (fo=82, routed)          0.197     0.392    VGA/v_count[6]
    SLICE_X53Y3          LUT3 (Prop_lut3_I2_O)        0.045     0.437 r  VGA/v_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.437    VGA/v_count[6]_i_1_n_0
    SLICE_X53Y3          FDRE                                         r  VGA/v_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/v_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.240ns (54.814%)  route 0.198ns (45.186%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y3          FDRE                         0.000     0.000 r  VGA/v_count_reg[7]/C
    SLICE_X53Y3          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/v_count_reg[7]/Q
                         net (fo=81, routed)          0.198     0.393    VGA/v_count[7]
    SLICE_X52Y3          LUT6 (Prop_lut6_I1_O)        0.045     0.438 r  VGA/v_count[9]_i_2/O
                         net (fo=1, routed)           0.000     0.438    VGA/v_count[9]_i_2_n_0
    SLICE_X52Y3          FDRE                                         r  VGA/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.447ns  (logic 0.240ns (53.691%)  route 0.207ns (46.309%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y2          FDRE                         0.000     0.000 r  VGA/h_count_reg[4]/C
    SLICE_X49Y2          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[4]/Q
                         net (fo=20, routed)          0.207     0.402    VGA/h_count[4]
    SLICE_X49Y2          LUT5 (Prop_lut5_I4_O)        0.045     0.447 r  VGA/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.447    VGA/h_count[4]_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  VGA/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.240ns (53.575%)  route 0.208ns (46.425%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[1]/C
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[1]/Q
                         net (fo=20, routed)          0.208     0.403    VGA/h_count[1]
    SLICE_X48Y1          LUT2 (Prop_lut2_I1_O)        0.045     0.448 r  VGA/h_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.448    VGA/data0[1]
    SLICE_X48Y1          FDRE                                         r  VGA/h_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 VGA/h_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            VGA/h_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.450ns  (logic 0.240ns (53.329%)  route 0.210ns (46.671%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y1          FDRE                         0.000     0.000 r  VGA/h_count_reg[5]/C
    SLICE_X48Y1          FDRE (Prop_fdre_C_Q)         0.195     0.195 r  VGA/h_count_reg[5]/Q
                         net (fo=76, routed)          0.210     0.405    VGA/h_count[5]
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.045     0.450 r  VGA/h_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.450    VGA/data0[6]
    SLICE_X49Y1          FDRE                                         r  VGA/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.690ns  (logic 5.841ns (33.021%)  route 11.849ns (66.979%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824    15.757    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I2_O)        0.146    15.903 r  ENGINE/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.117    19.020    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.735    22.756 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    22.756    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.467ns  (logic 5.830ns (33.376%)  route 11.638ns (66.624%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.823    15.756    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y21         LUT4 (Prop_lut4_I2_O)        0.146    15.902 r  ENGINE/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.907    18.809    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.724    22.533 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    22.533    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.173ns  (logic 5.595ns (32.579%)  route 11.578ns (67.421%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.824    15.757    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124    15.881 r  ENGINE/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.846    18.727    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    22.238 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    22.238    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.082ns  (logic 5.588ns (32.714%)  route 11.494ns (67.286%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.815    15.748    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y21         LUT4 (Prop_lut4_I0_O)        0.124    15.872 r  ENGINE/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.771    18.643    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    22.148 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    22.148    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.039ns  (logic 5.613ns (32.943%)  route 11.426ns (67.057%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 f  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 f  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 f  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 f  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 f  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 f  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 f  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 f  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816    15.749    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.124    15.873 r  ENGINE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702    18.575    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    22.104 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    22.104    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.031ns  (logic 5.871ns (34.474%)  route 11.159ns (65.526%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.816    15.749    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I0_O)        0.152    15.901 r  ENGINE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.436    18.337    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.759    22.096 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.096    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/current_y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.916ns  (logic 5.620ns (33.221%)  route 11.296ns (66.779%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.544     5.065    ENGINE/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  ENGINE/current_y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.456     5.521 r  ENGINE/current_y_reg[0]/Q
                         net (fo=87, routed)          3.872     9.393    ENGINE/engine_y[0]
    SLICE_X37Y30         LUT6 (Prop_lut6_I4_O)        0.124     9.517 r  ENGINE/seg_OBUF[6]_inst_i_136/O
                         net (fo=1, routed)           0.000     9.517    ENGINE/seg_OBUF[6]_inst_i_136_n_0
    SLICE_X37Y30         MUXF7 (Prop_muxf7_I0_O)      0.212     9.729 r  ENGINE/seg_OBUF[6]_inst_i_91/O
                         net (fo=1, routed)           1.353    11.082    ENGINE/seg_OBUF[6]_inst_i_91_n_0
    SLICE_X42Y27         LUT6 (Prop_lut6_I5_O)        0.299    11.381 r  ENGINE/seg_OBUF[6]_inst_i_58/O
                         net (fo=1, routed)           0.000    11.381    ENGINE/seg_OBUF[6]_inst_i_58_n_0
    SLICE_X42Y27         MUXF7 (Prop_muxf7_I1_O)      0.214    11.595 r  ENGINE/seg_OBUF[6]_inst_i_37/O
                         net (fo=1, routed)           0.000    11.595    ENGINE/seg_OBUF[6]_inst_i_37_n_0
    SLICE_X42Y27         MUXF8 (Prop_muxf8_I1_O)      0.088    11.683 r  ENGINE/seg_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           1.024    12.707    ENGINE/seg_OBUF[6]_inst_i_23_n_0
    SLICE_X37Y23         LUT5 (Prop_lut5_I4_O)        0.319    13.026 r  ENGINE/seg_OBUF[6]_inst_i_8/O
                         net (fo=3, routed)           0.978    14.004    ENGINE/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X34Y22         LUT2 (Prop_lut2_I0_O)        0.124    14.128 r  ENGINE/seg_OBUF[6]_inst_i_12/O
                         net (fo=2, routed)           0.681    14.809    ENGINE/seg_OBUF[6]_inst_i_12_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.124    14.933 r  ENGINE/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.823    15.756    ENGINE/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X34Y21         LUT4 (Prop_lut4_I3_O)        0.124    15.880 r  ENGINE/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.565    18.445    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    21.981 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.981    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][5][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.190ns  (logic 5.580ns (34.465%)  route 10.610ns (65.535%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X43Y32         FDSE                                         r  ENGINE/grid_reg[1][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  ENGINE/grid_reg[1][5][3]/Q
                         net (fo=2, routed)           0.964     6.498    ENGINE/grid_out[1][5][3]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.652 r  ENGINE/digit_value_reg[3]_i_550/O
                         net (fo=1, routed)           0.674     7.326    ENGINE/digit_value_reg[3]_i_550_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.327     7.653 r  ENGINE/digit_value_reg[3]_i_277/O
                         net (fo=1, routed)           1.131     8.784    ENGINE/digit_value_reg[3]_i_277_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.908 r  ENGINE/digit_value_reg[3]_i_154/O
                         net (fo=1, routed)           0.000     8.908    ENGINE/digit_value_reg[3]_i_154_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.120 r  ENGINE/digit_value_reg[3]_i_65/O
                         net (fo=1, routed)           0.000     9.120    ENGINE/digit_value_reg[3]_i_65_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.214 r  ENGINE/digit_value_reg[3]_i_16/O
                         net (fo=2, routed)           1.040    10.254    ENGINE/digit_value_reg[3]_i_16_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.570 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           1.161    11.731    ENGINE/DRAW/grid_vals[3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.855 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.114    12.969    ENGINE/mode_reg_1
    SLICE_X36Y16         LUT6 (Prop_lut6_I4_O)        0.124    13.093 f  ENGINE/vgaRed_OBUF[3]_inst_i_2/O
                         net (fo=5, routed)           0.981    14.074    VGA/vgaBlue[2]
    SLICE_X39Y14         LUT6 (Prop_lut6_I0_O)        0.124    14.198 r  VGA/vgaRed_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.545    17.743    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         3.525    21.268 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    21.268    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][5][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.995ns  (logic 5.560ns (34.764%)  route 10.435ns (65.236%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X43Y32         FDSE                                         r  ENGINE/grid_reg[1][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  ENGINE/grid_reg[1][5][3]/Q
                         net (fo=2, routed)           0.964     6.498    ENGINE/grid_out[1][5][3]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.652 r  ENGINE/digit_value_reg[3]_i_550/O
                         net (fo=1, routed)           0.674     7.326    ENGINE/digit_value_reg[3]_i_550_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.327     7.653 r  ENGINE/digit_value_reg[3]_i_277/O
                         net (fo=1, routed)           1.131     8.784    ENGINE/digit_value_reg[3]_i_277_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.908 r  ENGINE/digit_value_reg[3]_i_154/O
                         net (fo=1, routed)           0.000     8.908    ENGINE/digit_value_reg[3]_i_154_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.120 r  ENGINE/digit_value_reg[3]_i_65/O
                         net (fo=1, routed)           0.000     9.120    ENGINE/digit_value_reg[3]_i_65_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.214 r  ENGINE/digit_value_reg[3]_i_16/O
                         net (fo=2, routed)           1.040    10.254    ENGINE/digit_value_reg[3]_i_16_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.570 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           1.161    11.731    ENGINE/DRAW/grid_vals[3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.855 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.188    13.043    ENGINE/mode_reg_1
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.167 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.821    13.988    VGA/draw_digit
    SLICE_X38Y14         LUT6 (Prop_lut6_I1_O)        0.124    14.112 r  VGA/vgaGreen_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.456    17.568    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.505    21.073 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.073    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[1][5][3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.890ns  (logic 5.585ns (35.151%)  route 10.304ns (64.849%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.557     5.078    ENGINE/clk_IBUF_BUFG
    SLICE_X43Y32         FDSE                                         r  ENGINE/grid_reg[1][5][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDSE (Prop_fdse_C_Q)         0.456     5.534 r  ENGINE/grid_reg[1][5][3]/Q
                         net (fo=2, routed)           0.964     6.498    ENGINE/grid_out[1][5][3]
    SLICE_X40Y34         LUT3 (Prop_lut3_I0_O)        0.154     6.652 r  ENGINE/digit_value_reg[3]_i_550/O
                         net (fo=1, routed)           0.674     7.326    ENGINE/digit_value_reg[3]_i_550_n_0
    SLICE_X40Y34         LUT6 (Prop_lut6_I5_O)        0.327     7.653 r  ENGINE/digit_value_reg[3]_i_277/O
                         net (fo=1, routed)           1.131     8.784    ENGINE/digit_value_reg[3]_i_277_n_0
    SLICE_X39Y28         LUT6 (Prop_lut6_I1_O)        0.124     8.908 r  ENGINE/digit_value_reg[3]_i_154/O
                         net (fo=1, routed)           0.000     8.908    ENGINE/digit_value_reg[3]_i_154_n_0
    SLICE_X39Y28         MUXF7 (Prop_muxf7_I0_O)      0.212     9.120 r  ENGINE/digit_value_reg[3]_i_65/O
                         net (fo=1, routed)           0.000     9.120    ENGINE/digit_value_reg[3]_i_65_n_0
    SLICE_X39Y28         MUXF8 (Prop_muxf8_I1_O)      0.094     9.214 r  ENGINE/digit_value_reg[3]_i_16/O
                         net (fo=2, routed)           1.040    10.254    ENGINE/digit_value_reg[3]_i_16_n_0
    SLICE_X36Y22         LUT5 (Prop_lut5_I4_O)        0.316    10.570 r  ENGINE/digit_value_reg[3]_i_4/O
                         net (fo=2, routed)           1.161    11.731    ENGINE/DRAW/grid_vals[3]
    SLICE_X36Y19         LUT6 (Prop_lut6_I2_O)        0.124    11.855 f  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           1.188    13.043    ENGINE/mode_reg_1
    SLICE_X39Y15         LUT6 (Prop_lut6_I1_O)        0.124    13.167 f  ENGINE/vgaGreen_OBUF[3]_inst_i_2/O
                         net (fo=2, routed)           0.276    13.443    VGA/draw_digit
    SLICE_X39Y15         LUT6 (Prop_lut6_I2_O)        0.124    13.567 r  VGA/vgaGreen_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           3.871    17.438    vgaBlue_OBUF[1]
    D17                  OBUF (Prop_obuf_I_O)         3.530    20.968 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.968    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 selected_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.905ns  (logic 0.254ns (28.057%)  route 0.651ns (71.943%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[2]/Q
                         net (fo=7, routed)           0.164     1.764    DRAW/Q[2]
    SLICE_X35Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.809 r  DRAW/number_evt[2]_i_1/O
                         net (fo=2, routed)           0.206     2.015    ENGINE/number_evt_reg[2]_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.060 r  ENGINE/digit_value_reg[2]_i_1/O
                         net (fo=4, routed)           0.282     2.341    DRAW/vgaRed_OBUF[3]_inst_i_79_1
    SLICE_X39Y15         LDCE                                         r  DRAW/digit_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][2]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.987ns  (logic 0.231ns (23.406%)  route 0.756ns (76.594%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y23         FDSE                                         r  ENGINE/grid_reg[8][8][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDSE (Prop_fdse_C_Q)         0.141     1.575 f  ENGINE/grid_reg[8][8][2]/Q
                         net (fo=3, routed)           0.303     1.878    ENGINE/grid_out[8][8][2]
    SLICE_X36Y20         LUT5 (Prop_lut5_I0_O)        0.045     1.923 f  ENGINE/digit_value_reg[3]_i_5/O
                         net (fo=2, routed)           0.221     2.144    ENGINE/DRAW/grid_vals[2]
    SLICE_X36Y19         LUT6 (Prop_lut6_I3_O)        0.045     2.189 r  ENGINE/digit_value_reg[3]_i_1/O
                         net (fo=4, routed)           0.232     2.421    DRAW/vgaRed_OBUF[3]_inst_i_23_0
    SLICE_X39Y15         LDCE                                         r  DRAW/digit_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.066ns  (logic 0.231ns (21.679%)  route 0.835ns (78.321%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y23         FDSE                                         r  ENGINE/grid_reg[8][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  ENGINE/grid_reg[8][8][1]/Q
                         net (fo=3, routed)           0.354     1.929    ENGINE/grid_out[8][8][1]
    SLICE_X36Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.974 r  ENGINE/digit_value_reg[1]_i_4/O
                         net (fo=2, routed)           0.240     2.214    ENGINE/DRAW/grid_vals[1]
    SLICE_X36Y19         LUT6 (Prop_lut6_I4_O)        0.045     2.259 r  ENGINE/digit_value_reg[1]_i_1/O
                         net (fo=4, routed)           0.241     2.500    DRAW/vgaRed_OBUF[3]_inst_i_142_0
    SLICE_X39Y15         LDCE                                         r  DRAW/digit_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 selected_number_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DRAW/digit_value_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.102ns  (logic 0.254ns (23.042%)  route 0.848ns (76.958%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  selected_number_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  selected_number_reg[0]/Q
                         net (fo=7, routed)           0.195     1.795    DRAW/Q[0]
    SLICE_X34Y21         LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  DRAW/number_evt[0]_i_1/O
                         net (fo=2, routed)           0.414     2.254    ENGINE/number_evt_reg[0]_0
    SLICE_X36Y19         LUT6 (Prop_lut6_I0_O)        0.045     2.299 r  ENGINE/digit_value_reg[0]_i_1/O
                         net (fo=4, routed)           0.240     2.538    DRAW/vgaRed_OBUF[3]_inst_i_142_1
    SLICE_X39Y15         LDCE                                         r  DRAW/digit_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.390ns (54.283%)  route 1.171ns (45.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X31Y23         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]/Q
                         net (fo=13, routed)          0.264     1.839    SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[20]_0[0]
    SLICE_X35Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.884 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.907     2.791    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.204     3.995 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.995    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.589ns  (logic 1.397ns (53.980%)  route 1.191ns (46.020%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X31Y22         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.275     1.852    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X33Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.897 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.916     2.813    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     4.025 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.025    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.637ns  (logic 1.386ns (52.577%)  route 1.250ns (47.423%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X31Y22         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.347     1.924    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X35Y22         LUT2 (Prop_lut2_I0_O)        0.045     1.969 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.904     2.873    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.073 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.073    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.742ns  (logic 1.410ns (51.419%)  route 1.332ns (48.581%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.553     1.436    SEVENSEG/SEVENSEG_DRIVER/CLK
    SLICE_X31Y22         FDRE                                         r  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y22         FDRE (Prop_fdre_C_Q)         0.141     1.577 f  SEVENSEG/SEVENSEG_DRIVER/refresh_counter_reg[19]/Q
                         net (fo=13, routed)          0.359     1.936    SEVENSEG/SEVENSEG_DRIVER/S[0]
    SLICE_X33Y22         LUT2 (Prop_lut2_I1_O)        0.045     1.981 r  SEVENSEG/SEVENSEG_DRIVER/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.973     2.954    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.178 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.178    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.766ns  (logic 1.588ns (57.405%)  route 1.178ns (42.595%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y23         FDSE                                         r  ENGINE/grid_reg[8][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  ENGINE/grid_reg[8][8][1]/Q
                         net (fo=3, routed)           0.149     1.724    ENGINE/grid_out[8][8][1]
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  ENGINE/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.222     1.992    ENGINE/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.037 r  ENGINE/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     2.206    ENGINE/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.048     2.254 r  ENGINE/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.638     2.891    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.309     4.200 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.200    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENGINE/grid_reg[8][8][1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.878ns  (logic 1.506ns (52.332%)  route 1.372ns (47.668%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.551     1.434    ENGINE/clk_IBUF_BUFG
    SLICE_X37Y23         FDSE                                         r  ENGINE/grid_reg[8][8][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDSE (Prop_fdse_C_Q)         0.141     1.575 r  ENGINE/grid_reg[8][8][1]/Q
                         net (fo=3, routed)           0.149     1.724    ENGINE/grid_out[8][8][1]
    SLICE_X36Y23         LUT5 (Prop_lut5_I0_O)        0.045     1.769 r  ENGINE/seg_OBUF[6]_inst_i_14/O
                         net (fo=3, routed)           0.222     1.992    ENGINE/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X34Y22         LUT6 (Prop_lut6_I3_O)        0.045     2.037 r  ENGINE/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.169     2.206    ENGINE/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT4 (Prop_lut4_I1_O)        0.045     2.251 r  ENGINE/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.831     3.082    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.312 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.312    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.410ns  (logic 1.451ns (42.559%)  route 1.959ns (57.441%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.959     3.410    cL/btnL_IBUF
    SLICE_X32Y24         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.428     4.769    cL/CLK
    SLICE_X32Y24         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.215ns  (logic 1.452ns (45.177%)  route 1.763ns (54.823%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.763     3.215    cD/btnD_IBUF
    SLICE_X30Y18         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.435     4.776    cD/CLK
    SLICE_X30Y18         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.107ns  (logic 1.454ns (46.790%)  route 1.653ns (53.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.653     3.107    cU/btnU_IBUF
    SLICE_X14Y27         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.436     4.777    cU/CLK
    SLICE_X14Y27         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.975ns  (logic 1.441ns (48.454%)  route 1.533ns (51.546%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           1.533     2.975    cC/btnC_IBUF
    SLICE_X14Y20         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.439     4.780    cC/CLK
    SLICE_X14Y20         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.968ns  (logic 1.451ns (48.887%)  route 1.517ns (51.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.517     2.968    cR/btnR_IBUF
    SLICE_X14Y20         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         1.439     4.780    cR/CLK
    SLICE_X14Y20         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            cC/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.210ns (24.568%)  route 0.643ns (75.432%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=1, routed)           0.643     0.853    cC/btnC_IBUF
    SLICE_X14Y20         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.952    cC/CLK
    SLICE_X14Y20         FDRE                                         r  cC/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            cR/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.862ns  (logic 0.219ns (25.424%)  route 0.643ns (74.576%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.952ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.643     0.862    cR/btnR_IBUF
    SLICE_X14Y20         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.825     1.952    cR/CLK
    SLICE_X14Y20         FDRE                                         r  cR/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            cU/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.222ns (23.014%)  route 0.742ns (76.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.742     0.964    cU/btnU_IBUF
    SLICE_X14Y27         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.823     1.950    cU/CLK
    SLICE_X14Y27         FDRE                                         r  cU/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            cD/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.035ns  (logic 0.221ns (21.307%)  route 0.815ns (78.693%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.950ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.815     1.035    cD/btnD_IBUF
    SLICE_X30Y18         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.823     1.950    cD/CLK
    SLICE_X30Y18         FDRE                                         r  cD/buttonPressFirstFlipFlop_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            cL/buttonPressFirstFlipFlop_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.093ns  (logic 0.219ns (20.069%)  route 0.874ns (79.931%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.943ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.874     1.093    cL/btnL_IBUF
    SLICE_X32Y24         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=558, routed)         0.816     1.943    cL/CLK
    SLICE_X32Y24         FDRE                                         r  cL/buttonPressFirstFlipFlop_reg/C





