

================================================================
== Vivado HLS Report for 'pyrconstuct_top_Loop_5_proc'
================================================================
* Date:           Mon Feb 08 23:46:32 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        PyramidCon_x
* Solution:       solution2
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      2.96|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  514|  514|  514|  514|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  512|  512|         2|          1|          1|   512|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     48|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     12|
|Register         |        -|      -|      18|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      18|     60|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |i_fu_90_p2          |     +    |      0|  0|  10|          10|           1|
    |p_Val2_2_fu_158_p2  |     +    |      0|  0|  15|          15|          15|
    |p_Val2_s_fu_122_p2  |     +    |      0|  0|  15|          15|          15|
    |ap_sig_bdd_186      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_187      |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_53       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_84_p2   |   icmp   |      0|  0|   4|          10|          11|
    |ap_sig_bdd_70       |    or    |      0|  0|   1|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  48|          54|          46|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   1|          4|    1|          4|
    |ap_sig_ioackin_pyrFilOut_V_TREADY  |   1|          2|    1|          2|
    |i7_reg_73                          |  10|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  12|          8|   12|         26|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   3|   0|    3|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_reg_ioackin_pyrFilOut_V_TREADY  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0              |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1              |   1|   0|    1|          0|
    |exitcond_reg_181                   |   1|   0|    1|          0|
    |i7_reg_73                          |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  18|   0|   18|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_done             | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_continue         |  in |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pyrconstuct_top_Loop_5_proc | return value |
|ifftPyrOut_dout     |  in |   48|   ap_fifo  |          ifftPyrOut         |    pointer   |
|ifftPyrOut_empty_n  |  in |    1|   ap_fifo  |          ifftPyrOut         |    pointer   |
|ifftPyrOut_read     | out |    1|   ap_fifo  |          ifftPyrOut         |    pointer   |
|pyrFilOut_V_TDATA   | out |   40|    axis    |         pyrFilOut_V         |    pointer   |
|pyrFilOut_V_TVALID  | out |    1|    axis    |         pyrFilOut_V         |    pointer   |
|pyrFilOut_V_TREADY  |  in |    1|    axis    |         pyrFilOut_V         |    pointer   |
+--------------------+-----+-----+------------+-----------------------------+--------------+

