OpenROAD v2.0-24548-g4fa65c3a24 
Features included (+) or not (-): +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef, created 14 layers, 25 vias
[WARNING ODB-0220] WARNING (LEFPARS-2008): NOWIREEXTENSIONATPIN statement is obsolete in version 5.6 or later.
The NOWIREEXTENSIONATPIN statement will be ignored. See file /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef at line 2.

[INFO ODB-0227] LEF file: /home/arumukamganesmoorthe/tools/open_pdks/sky130/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef, created 437 library cells
[INFO ODB-0127] Reading DEF file: /home/arumukamganesmoorthe/ME/digital_design/wallace_mul/layout/wallace_cts.def
[INFO ODB-0128] Design: wallace1
[INFO ODB-0130]     Created 64 pins.
[INFO ODB-0131]     Created 1965 components and 10931 component-terminals.
[INFO ODB-0132]     Created 2 special nets and 6654 connections.
[INFO ODB-0133]     Created 1264 nets and 4243 connections.
[INFO ODB-0134] Finished DEF file: /home/arumukamganesmoorthe/ME/digital_design/wallace_mul/layout/wallace_cts.def
[WARNING STA-0366] port 'clk' not found.
[INFO GRT-0020] Min routing layer: met1
[INFO GRT-0021] Max routing layer: met5
[INFO GRT-0022] Global adjustment: 0%
[INFO GRT-0023] Grid origin: (0, 0)
[INFO GRT-0088] Layer li1     Track-Pitch = 0.4600  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met1    Track-Pitch = 0.3400  line-2-Via Pitch: 0.3400
[INFO GRT-0088] Layer met2    Track-Pitch = 0.4600  line-2-Via Pitch: 0.3500
[INFO GRT-0088] Layer met3    Track-Pitch = 0.6800  line-2-Via Pitch: 0.6150
[INFO GRT-0088] Layer met4    Track-Pitch = 0.9200  line-2-Via Pitch: 1.0400
[INFO GRT-0088] Layer met5    Track-Pitch = 3.4000  line-2-Via Pitch: 3.1100
[INFO GRT-0003] Macros: 0
[INFO GRT-0004] Blockages: 3400
[INFO GRT-0019] Found 0 clock nets.
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 35

[INFO GRT-0053] Routing resources analysis:
          Routing      Original      Derated      Resource
Layer     Direction    Resources     Resources    Reduction (%)
---------------------------------------------------------------
li1        Vertical            0             0          0.00%
met1       Horizontal      16240         11057          31.92%
met2       Vertical        12152         11510          5.28%
met3       Horizontal       8120          7761          4.42%
met4       Vertical         4928          4648          5.68%
met5       Horizontal       1624          1566          3.57%
---------------------------------------------------------------

[INFO GRT-0197] Via related to pin nodes: 6680
[INFO GRT-0198] Via related Steiner nodes: 75
[INFO GRT-0199] Via filling finished.
[INFO GRT-0111] Final number of vias: 8306
[INFO GRT-0112] Final usage 3D: 28643

[INFO GRT-0096] Final congestion report:
Layer         Resource        Demand        Usage (%)    Max H / Max V / Total Overflow
---------------------------------------------------------------------------------------
li1                  0             0            0.00%             0 /  0 /  0
met1             11057          1520           13.75%             0 /  0 /  0
met2             11510          1910           16.59%             0 /  0 /  0
met3              7761           186            2.40%             0 /  0 /  0
met4              4648            83            1.79%             0 /  0 /  0
met5              1566            26            1.66%             0 /  0 /  0
---------------------------------------------------------------------------------------
Total            36542          3725           10.19%             0 /  0 /  0

[INFO GRT-0018] Total wirelength: 42869 um
[INFO GRT-0014] Routed nets: 1262
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     437
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   wallace1
Die area:                 ( 0 0 ) ( 200000 200000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     1965
Number of terminals:      64
Number of snets:          2
Number of nets:           1264

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 114.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 37148.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 6062.
[INFO DRT-0033] via shape region query size = 330.
[INFO DRT-0033] met2 shape region query size = 198.
[INFO DRT-0033] via2 shape region query size = 264.
[INFO DRT-0033] met3 shape region query size = 198.
[INFO DRT-0033] via3 shape region query size = 264.
[INFO DRT-0033] met4 shape region query size = 132.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 890 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 114 unique inst patterns.
[INFO DRT-0084]   Complete 722 groups.
#scanned instances     = 1965
#unique  instances     = 114
#stdCellGenAp          = 3123
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 2588
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4243
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:20, memory = 178.18 (MB), peak = 178.18 (MB)

[INFO DRT-0157] Number of guides:     8497

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 28 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 28 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3106.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2567.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1224.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 80.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 69.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 2.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 180.18 (MB), peak = 180.18 (MB)
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4399 vertical wires in 1 frboxes and 2649 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 394 vertical wires in 1 frboxes and 759 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 189.31 (MB), peak = 189.31 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 189.31 (MB), peak = 189.31 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 194.69 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:04, memory = 222.32 (MB).
    Completing 30% with 99 violations.
    elapsed time = 00:00:04, memory = 232.44 (MB).
    Completing 40% with 99 violations.
    elapsed time = 00:00:05, memory = 242.07 (MB).
    Completing 50% with 99 violations.
    elapsed time = 00:00:05, memory = 242.07 (MB).
    Completing 60% with 148 violations.
    elapsed time = 00:00:09, memory = 254.44 (MB).
    Completing 70% with 148 violations.
    elapsed time = 00:00:10, memory = 254.44 (MB).
    Completing 80% with 252 violations.
    elapsed time = 00:00:11, memory = 254.44 (MB).
    Completing 90% with 252 violations.
    elapsed time = 00:00:12, memory = 254.44 (MB).
    Completing 100% with 302 violations.
    elapsed time = 00:00:12, memory = 254.44 (MB).
[INFO DRT-0199]   Number of violations = 367.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          3      0      0      0      0
Metal Spacing        0     82      6      0      0
Recheck              0     45     15      2      3
Short                0    199     12      0      0
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:12, memory = 552.57 (MB), peak = 552.57 (MB)
Total wire length = 26762 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11519 um.
Total wire length on LAYER met2 = 12769 um.
Total wire length on LAYER met3 = 1449 um.
Total wire length on LAYER met4 = 842 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8805.
Up-via summary (total 8805):

-----------------------
 FR_MASTERSLICE       0
            li1    4329
           met1    4280
           met2     122
           met3      70
           met4       4
-----------------------
               8805


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 367 violations.
    elapsed time = 00:00:00, memory = 552.57 (MB).
    Completing 20% with 367 violations.
    elapsed time = 00:00:02, memory = 552.57 (MB).
    Completing 30% with 367 violations.
    elapsed time = 00:00:02, memory = 552.57 (MB).
    Completing 40% with 277 violations.
    elapsed time = 00:00:03, memory = 552.57 (MB).
    Completing 50% with 277 violations.
    elapsed time = 00:00:04, memory = 552.57 (MB).
    Completing 60% with 277 violations.
    elapsed time = 00:00:04, memory = 552.57 (MB).
    Completing 70% with 218 violations.
    elapsed time = 00:00:06, memory = 552.57 (MB).
    Completing 80% with 218 violations.
    elapsed time = 00:00:08, memory = 552.57 (MB).
    Completing 90% with 160 violations.
    elapsed time = 00:00:09, memory = 552.57 (MB).
    Completing 100% with 116 violations.
    elapsed time = 00:00:10, memory = 552.57 (MB).
[INFO DRT-0199]   Number of violations = 116.
Viol/Layer        met1   met2   met3   met4
Metal Spacing       28      2      0      0
Recheck             12      4      1      3
Short               65      1      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 552.69 (MB), peak = 552.69 (MB)
Total wire length = 26714 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11420 um.
Total wire length on LAYER met2 = 12739 um.
Total wire length on LAYER met3 = 1546 um.
Total wire length on LAYER met4 = 827 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8776.
Up-via summary (total 8776):

-----------------------
 FR_MASTERSLICE       0
            li1    4314
           met1    4263
           met2     125
           met3      70
           met4       4
-----------------------
               8776


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 116 violations.
    elapsed time = 00:00:00, memory = 552.69 (MB).
    Completing 20% with 116 violations.
    elapsed time = 00:00:01, memory = 552.69 (MB).
    Completing 30% with 116 violations.
    elapsed time = 00:00:01, memory = 552.69 (MB).
    Completing 40% with 111 violations.
    elapsed time = 00:00:01, memory = 552.69 (MB).
    Completing 50% with 111 violations.
    elapsed time = 00:00:06, memory = 552.69 (MB).
    Completing 60% with 111 violations.
    elapsed time = 00:00:07, memory = 552.69 (MB).
    Completing 70% with 107 violations.
    elapsed time = 00:00:08, memory = 552.69 (MB).
    Completing 80% with 107 violations.
    elapsed time = 00:00:09, memory = 552.69 (MB).
    Completing 90% with 107 violations.
    elapsed time = 00:00:10, memory = 552.69 (MB).
    Completing 100% with 116 violations.
    elapsed time = 00:00:14, memory = 552.69 (MB).
[INFO DRT-0199]   Number of violations = 116.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0     34      4
Short                0     67     10
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:14, memory = 552.94 (MB), peak = 552.94 (MB)
Total wire length = 26758 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 11393 um.
Total wire length on LAYER met2 = 12825 um.
Total wire length on LAYER met3 = 1543 um.
Total wire length on LAYER met4 = 815 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8781.
Up-via summary (total 8781):

-----------------------
 FR_MASTERSLICE       0
            li1    4312
           met1    4264
           met2     125
           met3      76
           met4       4
-----------------------
               8781


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 116 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 20% with 116 violations.
    elapsed time = 00:00:02, memory = 552.94 (MB).
    Completing 30% with 78 violations.
    elapsed time = 00:00:03, memory = 552.94 (MB).
    Completing 40% with 78 violations.
    elapsed time = 00:00:03, memory = 552.94 (MB).
    Completing 50% with 78 violations.
    elapsed time = 00:00:03, memory = 552.94 (MB).
    Completing 60% with 62 violations.
    elapsed time = 00:00:06, memory = 552.94 (MB).
    Completing 70% with 62 violations.
    elapsed time = 00:00:07, memory = 552.94 (MB).
    Completing 80% with 22 violations.
    elapsed time = 00:00:10, memory = 552.94 (MB).
    Completing 90% with 22 violations.
    elapsed time = 00:00:10, memory = 552.94 (MB).
    Completing 100% with 17 violations.
    elapsed time = 00:00:10, memory = 552.94 (MB).
[INFO DRT-0199]   Number of violations = 17.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      9
Short                0      7
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:10, memory = 552.94 (MB), peak = 552.94 (MB)
Total wire length = 26728 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10942 um.
Total wire length on LAYER met2 = 12767 um.
Total wire length on LAYER met3 = 1968 um.
Total wire length on LAYER met4 = 868 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8830.
Up-via summary (total 8830):

-----------------------
 FR_MASTERSLICE       0
            li1    4312
           met1    4252
           met2     184
           met3      78
           met4       4
-----------------------
               8830


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 17 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 20% with 17 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 30% with 17 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:00, memory = 552.94 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:01, memory = 552.94 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 552.94 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 552.94 (MB), peak = 552.94 (MB)
Total wire length = 26725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10890 um.
Total wire length on LAYER met2 = 12770 um.
Total wire length on LAYER met3 = 2012 um.
Total wire length on LAYER met4 = 872 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8836.
Up-via summary (total 8836):

-----------------------
 FR_MASTERSLICE       0
            li1    4312
           met1    4253
           met2     189
           met3      78
           met4       4
-----------------------
               8836


[WARNING DRT-0290] Warning: no DRC report specified, skipped writing DRC report
[INFO DRT-0198] Complete detail routing.
Total wire length = 26725 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 10890 um.
Total wire length on LAYER met2 = 12770 um.
Total wire length on LAYER met3 = 2012 um.
Total wire length on LAYER met4 = 872 um.
Total wire length on LAYER met5 = 180 um.
Total number of vias = 8836.
Up-via summary (total 8836):

-----------------------
 FR_MASTERSLICE       0
            li1    4312
           met1    4253
           met2     189
           met3      78
           met4       4
-----------------------
               8836


[INFO DRT-0267] cpu time = 00:00:47, elapsed time = 00:00:50, memory = 553.07 (MB), peak = 553.07 (MB)

[INFO DRT-0180] Post processing.
[INFO ANT-0002] Found 0 net violations.
[INFO ANT-0001] Found 0 pin violations.
Startpoint: a[0] (input port clocked by clk)
Endpoint: out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   1.00    1.00 v input external delay
   0.00    1.00 v a[0] (in)
   0.60    1.60 v _117_/X (sky130_fd_sc_hd__or4_1)
   0.25    1.84 ^ _127_/Y (sky130_fd_sc_hd__nor4_1)
   0.13    1.98 v _131_/Y (sky130_fd_sc_hd__nand2b_1)
   0.47    2.45 v _141_/X (sky130_fd_sc_hd__or4_1)
   0.11    2.56 ^ _142_/Y (sky130_fd_sc_hd__nand2_1)
   0.63    3.19 ^ _143_/X (sky130_fd_sc_hd__xor2_1)
   0.16    3.35 v _144_/X (sky130_fd_sc_hd__lpflow_isobufsrc_1)
   0.42    3.77 v s0fa0/fa_array[9].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    4.16 v s1fa0/fa_array[8].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    4.56 v s2fa0/fa_array[6].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.40    4.96 v s3fa0/fa_array[4].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.38    5.34 v s4fa0/fa_array[1].fa0/_1_/X (sky130_fd_sc_hd__xor3_1)
   0.17    5.51 ^ s5ha0/ha_array[5].ha0/_1_/X (sky130_fd_sc_hd__xor2_1)
   0.06    5.57 v laststage/ksa25/_131_/Y (sky130_fd_sc_hd__nor2_1)
   0.34    5.91 v laststage/ksa25/_139_/X (sky130_fd_sc_hd__a311o_1)
   0.38    6.29 v laststage/ksa25/_145_/X (sky130_fd_sc_hd__a311o_1)
   0.29    6.57 ^ laststage/ksa25/_155_/Y (sky130_fd_sc_hd__a211oi_1)
   0.16    6.73 v laststage/ksa25/_167_/Y (sky130_fd_sc_hd__o211ai_1)
   0.32    7.05 ^ laststage/ksa25/_178_/Y (sky130_fd_sc_hd__a311oi_1)
   0.10    7.14 v laststage/ksa25/_183_/Y (sky130_fd_sc_hd__a21oi_1)
   0.23    7.37 ^ laststage/ksa25/_188_/Y (sky130_fd_sc_hd__o21ai_0)
   0.19    7.56 ^ laststage/ksa25/_190_/X (sky130_fd_sc_hd__xor2_1)
   0.18    7.74 ^ inv0/_21_/X (sky130_fd_sc_hd__xor2_1)
   0.07    7.82 v lastadder/ksa32/_285_/Y (sky130_fd_sc_hd__nor2_1)
   0.18    7.99 ^ lastadder/ksa32/_287_/Y (sky130_fd_sc_hd__nor2b_1)
   0.08    8.07 v lastadder/ksa32/_288_/Y (sky130_fd_sc_hd__clkinv_1)
   0.29    8.37 ^ lastadder/ksa32/_292_/Y (sky130_fd_sc_hd__a211oi_1)
   0.22    8.58 ^ lastadder/ksa32/_304_/X (sky130_fd_sc_hd__o211a_1)
   0.13    8.71 v lastadder/ksa32/_316_/Y (sky130_fd_sc_hd__o221ai_1)
   0.37    9.08 ^ lastadder/ksa32/_330_/Y (sky130_fd_sc_hd__a311oi_1)
   0.17    9.24 v lastadder/ksa32/_344_/Y (sky130_fd_sc_hd__o21ai_0)
   0.85   10.10 ^ lastadder/ksa32/_346_/Y (sky130_fd_sc_hd__xnor2_1)
   0.00   10.10 ^ out[29] (out)
          10.10   data arrival time

1000.00 1000.00   clock clk (rise edge)
   0.00 1000.00   clock network delay (ideal)
   0.00 1000.00   clock reconvergence pessimism
  -1.00  999.00   output external delay
         999.00   data required time
---------------------------------------------------------
         999.00   data required time
         -10.10   data arrival time
---------------------------------------------------------
         988.90   slack (MET)


Design area 11520 u^2 36% utilization.
