===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 33.5872 seconds

  ----Wall Time----  ----Name----
    3.8395 ( 11.4%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.1667 (  9.4%)    Parse modules
    0.6360 (  1.9%)    Verify circuit
   17.9119 ( 53.3%)  'firrtl.circuit' Pipeline
    1.3799 (  4.1%)    'firrtl.module' Pipeline
    1.2895 (  3.8%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0904 (  0.3%)      LowerCHIRRTLPass
    0.1109 (  0.3%)    InferWidths
    0.8013 (  2.4%)    InferResets
    0.0510 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0819 (  0.2%)    WireDFT
    0.0857 (  0.3%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7262 (  2.2%)    LowerFIRRTLTypes
    7.3919 ( 22.0%)    'firrtl.module' Pipeline
    0.8050 (  2.4%)      ExpandWhens
    0.0209 (  0.1%)      RemoveInvalid
    6.1433 ( 18.3%)      Canonicalizer
    0.4228 (  1.3%)      InferReadWrite
    0.5601 (  1.7%)    Inliner
    1.1312 (  3.4%)    IMConstProp
    0.0656 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0655 (  0.2%)    BlackBoxReader
    0.0655 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.6204 ( 13.8%)    'firrtl.module' Pipeline
    4.6204 ( 13.8%)      Canonicalizer
    0.4169 (  1.2%)    RemoveUnusedPorts
    0.0584 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.3995 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.4678 ( 10.3%)  LowerFIRRTLToHW
    0.0624 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    3.8294 ( 11.4%)  'hw.module' Pipeline
    0.8446 (  2.5%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.3701 (  7.1%)    Canonicalizer
    0.6146 (  1.8%)    HWCleanup
    0.7815 (  2.3%)  'hw.module' Pipeline
    0.0715 (  0.2%)    HWLegalizeModules
    0.7100 (  2.1%)    PrettifyVerilog
    3.5615 ( 10.6%)  ExportVerilog
    0.0021 (  0.0%)  Rest
   33.5872 (100.0%)  Total

{
  totalTime: 33.611,
  maxMemory: 708833280
}
