Pin Freeze File:  version O.40d

2C256208 XC2C256-6-PQ208
CPLD_100MHZ S:PIN55
DONE S:PIN87
FPGA_A<0> S:PIN150
FPGA_A<1> S:PIN151
FPGA_A<2> S:PIN152
FPGA_A<3> S:PIN153
FPGA_A<4> S:PIN154
FPGA_A<5> S:PIN155
FPGA_A<6> S:PIN158
FPGA_A<7> S:PIN159
FPGA_A<8> S:PIN173
FPGA_A<9> S:PIN174
FPGA_A<10> S:PIN175
FPGA_A<11> S:PIN178
FPGA_A<12> S:PIN179
FPGA_A<13> S:PIN180
FPGA_A<14> S:PIN182
FPGA_A<15> S:PIN183
FPGA_A<16> S:PIN184
FPGA_A<17> S:PIN134
FPGA_A<18> S:PIN135
FPGA_A<19> S:PIN136
FPGA_A<20> S:PIN137
FPGA_A<21> S:PIN138
FPGA_A<22> S:PIN139
FPGA_E S:PIN144
FPGA_G S:PIN143
FPGA_L S:PIN145
FPGA_W S:PIN142
INIT_B S:PIN89
Program_B S:PIN90
FLASH_A_A<0> S:PIN39
FLASH_A_A<1> S:PIN40
FLASH_A_A<2> S:PIN41
FLASH_A_A<3> S:PIN43
FLASH_A_A<4> S:PIN45
FLASH_A_A<5> S:PIN47
FLASH_A_A<6> S:PIN48
FLASH_A_A<7> S:PIN49
FLASH_A_A<8> S:PIN50
FLASH_A_A<9> S:PIN51
FLASH_A_A<10> S:PIN54
FLASH_A_A<11> S:PIN56
FLASH_A_A<12> S:PIN57
FLASH_A_A<13> S:PIN58
FLASH_A_A<14> S:PIN60
FLASH_A_A<15> S:PIN61
FLASH_A_A<16> S:PIN62
FLASH_A_A<17> S:PIN63
FLASH_A_A<18> S:PIN27
FLASH_A_A<19> S:PIN28
FLASH_A_A<20> S:PIN29
FLASH_A_A<21> S:PIN30
FLASH_A_A<22> S:PIN31
FLASH_A_A<23> S:PIN2
FLASH_A_DQ<0> S:PIN101
FLASH_A_DQ<1> S:PIN102
FLASH_A_DQ<2> S:PIN103
FLASH_A_DQ<3> S:PIN106
FLASH_A_DQ<4> S:PIN118
FLASH_A_DQ<5> S:PIN119
FLASH_A_DQ<6> S:PIN120
FLASH_A_DQ<7> S:PIN121
FLASH_A_DQ<8> S:PIN122
FLASH_A_DQ<9> S:PIN123
FLASH_A_DQ<10> S:PIN125
FLASH_A_DQ<11> S:PIN126
FLASH_A_DQ<12> S:PIN127
FLASH_A_DQ<13> S:PIN128
FLASH_A_DQ<14> S:PIN131
FLASH_A_DQ<15> S:PIN77
FLASH_A_E S:PIN34
FLASH_A_G S:PIN35
FLASH_A_K S:PIN36
FLASH_A_L S:PIN66
FLASH_A_RP S:PIN37
FLASH_A_RW S:PIN67
FLASH_A_WP S:PIN64
FLASH_A_W S:PIN65
FLASH_B_DQ<0> S:PIN107
FLASH_B_DQ<1> S:PIN108
FLASH_B_DQ<2> S:PIN109
FLASH_B_DQ<3> S:PIN110
FLASH_B_DQ<4> S:PIN111
FLASH_B_DQ<5> S:PIN112
FLASH_B_DQ<6> S:PIN113
FLASH_B_DQ<7> S:PIN114
FLASH_B_DQ<8> S:PIN115
FLASH_B_DQ<9> S:PIN116
FLASH_B_DQ<10> S:PIN117
FLASH_B_DQ<11> S:PIN91
FLASH_B_DQ<12> S:PIN95
FLASH_B_DQ<13> S:PIN97
FLASH_B_DQ<14> S:PIN99
FLASH_B_DQ<15> S:PIN100
FPGA_CCLK S:PIN88
FPGA_clock S:PIN86
FPGA_data<0> S:PIN160
FPGA_data<1> S:PIN161
FPGA_data<2> S:PIN162
FPGA_data<3> S:PIN163
FPGA_data<4> S:PIN164
FPGA_data<5> S:PIN165
FPGA_data<6> S:PIN166
FPGA_data<7> S:PIN167
FPGA_data<8> S:PIN168
FPGA_data<9> S:PIN169
FPGA_data<10> S:PIN170
FPGA_data<11> S:PIN171
FPGA_data<12> S:PIN146
FPGA_data<13> S:PIN147
FPGA_data<14> S:PIN148
FPGA_data<15> S:PIN149
LEDs<0> S:PIN83
LEDs<1> S:PIN82
LEDs<2> S:PIN80
LEDs<3> S:PIN78


;The remaining section of the .gyd file is for documentation purposes only.
;It shows where your internal equations were placed in the last successful fit.

PARTITION FB1_1 FLASH_A_A<23> FLASH_A_DQ_buffered<3> FPGAData<4> FLASH_A_DQ_buffered<11>
		 FLASH_A_DQ_buffered<2> FPGAData<5> AlternateCycle N_PZ_761
		 N_PZ_680 clk_cnt_i<1> clk_cnt_i<0> FLASH_A_DQ_buffered<10>
		 FLASH_A_DQ_buffered<8> FPGAData<7> FLASH_A_DQ_buffered<0> FLASH_AK
		
PARTITION FB2_5 pause<4> pause<18> pause<21> pause<1>
		 pause<22> pause<0> pause<23> pause<3>
		 pause<19> pause<2> pause<20> DelayedPause
		
PARTITION FB3_7 pause<17> pause<8> pause<9> pause<10>
		 pause<11>
PARTITION FB3_14 pause<6> pause<16> pause<5>
PARTITION FB4_7 FLASH_A_DQ_buffered<12> ConfProceed pause<14> pause<7>
		 pause<15>
PARTITION FB4_14 FLASH_A_DQ_buffered<4> pause<12> FPGAData<3>
PARTITION FB5_1 FLASH_A_A<7> FLASH_A_A<6> FLASH_A_A<5> FPGAData<0>
		 FLASH_A_A<4> FLASH_A_DQ_buffered<15> FPGAData<1> FLASH_A_DQ_buffered<14>
		 FLASH_A_DQ_buffered<5> FPGAData<2> FLASH_A_DQ_buffered<13> FLASH_A_A<3>
		 FLASH_A_A<2> FLASH_A_A<1> FLASH_A_A<0> FLASH_A_DQ_buffered<6>
		
PARTITION FB6_1 FLASH_A_A<8> FLASH_A_A<9> FLASH_A_A<10>
PARTITION FB6_5 FLASH_A_A<11> FLASH_A_A<12>
PARTITION FB6_8 FLASH_A_DQ_buffered<7> FLASH_A_DQ_buffered<9> FPGAData<6> FLASH_A_DQ_buffered<1>
		 FLASH_A_A<13> FLASH_A_A<14> FLASH_A_A<15> FLASH_A_A<16>
		 FLASH_A_A<17>
PARTITION FB7_1 FLASH_A_RP FLASH_A_K FLASH_A_G FLASH_A_E
		
PARTITION FB7_6 FLASH_A_A<22>
PARTITION FB7_11 FLASH_A_A<21> FLASH_A_A<20> FLASH_A_A<19> FLASH_A_A<18>
		
PARTITION FB7_16 pause<13>
PARTITION FB8_1 FLASH_A_WP FLASH_A_W FLASH_A_L FLASH_A_RW
		

PARTITION FB9_1 FPGA_data<0> FPGA_data<1> FPGA_data<2> FPGA_data<3>
		 FPGA_data<4> FPGA_data<5>
PARTITION FB9_11 FPGA_data<6> FPGA_data<7> FPGA_data<8> FPGA_data<9>
		 FPGA_data<10> FPGA_data<11>
PARTITION FB10_13 FPGA_data<15> FPGA_data<14> FPGA_data<13> FPGA_data<12>
		

PARTITION FB12_3 Flash_A_G_buffered

PARTITION FB13_1 FLASH_B_DQ<0> FLASH_B_DQ<1> FLASH_B_DQ<2> FLASH_B_DQ<3>
		 FLASH_B_DQ<4> FLASH_B_DQ<5>
PARTITION FB13_12 FLASH_B_DQ<6> FLASH_B_DQ<7> FLASH_B_DQ<8> FLASH_B_DQ<9>
		 FLASH_B_DQ<10>
PARTITION FB14_1 FLASH_A_DQ<3> FLASH_A_DQ<2> FLASH_A_DQ<1> FLASH_A_DQ<0>
		 FLASH_B_DQ<15>
PARTITION FB14_12 FLASH_B_DQ<14> FLASH_B_DQ<13> FLASH_B_DQ<12>
PARTITION FB14_16 FLASH_B_DQ<11>
PARTITION FB15_1 FLASH_A_DQ<4> FLASH_A_DQ<5> FLASH_A_DQ<6> FLASH_A_DQ<7>
		 FLASH_A_DQ<8> FLASH_A_DQ<9>
PARTITION FB15_11 FLASH_A_DQ<10> FLASH_A_DQ<11> FLASH_A_DQ<12> FLASH_A_DQ<13>
		
PARTITION FB15_16 FLASH_A_DQ<14>
PARTITION FB16_2 PrevInit_B FPGA_CCLK
PARTITION FB16_5 FPGA_clock
PARTITION FB16_12 LEDs<0> LEDs<1> LEDs<2> LEDs<3>
		 FLASH_A_DQ<15>

