

================================================================
== Vitis HLS Report for 'Bytes2MultiPixStream_Pipeline_VITIS_LOOP_1072_6'
================================================================
* Date:           Thu May  9 19:06:37 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.984 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        2|     8194|  6.666 ns|  27.311 us|    2|  8194|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_1072_6  |        0|     8192|         5|          4|          4|  0 ~ 2048|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_1 = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 8 'alloca' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp224_read = muxlogic"   --->   Operation 9 'muxlogic' 'muxLogicCE_to_cmp224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%cmp224_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp224"   --->   Operation 10 'read' 'cmp224_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sub220_cast_read = muxlogic"   --->   Operation 11 'muxlogic' 'muxLogicCE_to_sub220_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sub220_cast_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %sub220_cast"   --->   Operation 12 'read' 'sub220_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp19_read = muxlogic"   --->   Operation 13 'muxlogic' 'muxLogicCE_to_icmp19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%icmp19_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp19"   --->   Operation 14 'read' 'icmp19_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cmp224_2_read = muxlogic"   --->   Operation 15 'muxlogic' 'muxLogicCE_to_cmp224_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%cmp224_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp224_2"   --->   Operation 16 'read' 'cmp224_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%muxLogicCE_to_icmp_ln1062_read = muxlogic"   --->   Operation 17 'muxlogic' 'muxLogicCE_to_icmp_ln1062_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%icmp_ln1062_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln1062"   --->   Operation 18 'read' 'icmp_ln1062_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln1059_2_read = muxlogic"   --->   Operation 19 'muxlogic' 'muxLogicCE_to_trunc_ln1059_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln1059_2_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln1059_2"   --->   Operation 20 'read' 'trunc_ln1059_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sub220_cast_cast = sext i12 %sub220_cast_read"   --->   Operation 21 'sext' 'sub220_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_6, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1072 = muxlogic i12 0"   --->   Operation 25 'muxlogic' 'muxLogicData_to_store_ln1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1072 = muxlogic i12 %x_1"   --->   Operation 26 'muxlogic' 'muxLogicAddr_to_store_ln1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.41ns)   --->   "%store_ln1072 = store i12 0, i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 27 'store' 'store_ln1072' <Predicate = true> <Delay = 0.41>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_1079_7"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_x = muxlogic i12 %x_1"   --->   Operation 29 'muxlogic' 'MuxLogicAddr_to_x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%x = load i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 30 'load' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.81ns)   --->   "%x_6 = add i12 %x, i12 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 31 'add' 'x_6' <Predicate = true> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047"   --->   Operation 32 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.81ns)   --->   "%icmp_ln1072 = icmp_eq  i12 %x, i12 %trunc_ln1059_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 33 'icmp' 'icmp_ln1072' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln1072 = br i1 %icmp_ln1072, void %VITIS_LOOP_1079_7.split, void %for.inc233.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 34 'br' 'br_ln1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln1072 = zext i12 %x" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 35 'zext' 'zext_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.81ns)   --->   "%cmp221 = icmp_slt  i13 %zext_ln1072, i13 %sub220_cast_cast" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 36 'icmp' 'cmp221' <Predicate = (!icmp_ln1072)> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.30ns)   --->   "%or_ln1088 = or i1 %cmp221, i1 %cmp224_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 37 'or' 'or_ln1088' <Predicate = (!icmp_ln1072)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln1088 = br i1 %or_ln1088, void %for.inc217.1, void %if.then225" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 38 'br' 'br_ln1088' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.30ns)   --->   "%or_ln1088_1 = or i1 %cmp221, i1 %icmp19_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 39 'or' 'or_ln1088_1' <Predicate = (!icmp_ln1072)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln1088 = br i1 %or_ln1088_1, void %for.inc217.2, void %if.then225.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 40 'br' 'br_ln1088' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.30ns)   --->   "%or_ln1088_2 = or i1 %cmp221, i1 %cmp224_2_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 41 'or' 'or_ln1088_2' <Predicate = (!icmp_ln1072)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln1088 = br i1 %or_ln1088_2, void %for.inc217.3, void %if.then225.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 42 'br' 'br_ln1088' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.30ns)   --->   "%or_ln1088_3 = or i1 %cmp221, i1 %icmp_ln1062_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 43 'or' 'or_ln1088_3' <Predicate = (!icmp_ln1072)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln1088 = br i1 %or_ln1088_3, void %for.inc227.3, void %if.then225.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1088]   --->   Operation 44 'br' 'br_ln1088' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln1072 = muxlogic i12 %x_6"   --->   Operation 45 'muxlogic' 'muxLogicData_to_store_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln1072 = muxlogic i12 %x_1"   --->   Operation 46 'muxlogic' 'muxLogicAddr_to_store_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.41ns)   --->   "%store_ln1072 = store i12 %x_6, i12 %x_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 47 'store' 'store_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.41>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln1072 = br void %VITIS_LOOP_1079_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 48 'br' 'br_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 105 'ret' 'ret_ln0' <Predicate = (icmp_ln1072)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.98>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln1074 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_24" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1074]   --->   Operation 49 'specpipeline' 'specpipeline_ln1074' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln1072 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072]   --->   Operation 50 'specloopname' 'specloopname_ln1072' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%muxLogicCE_to_rd = muxlogic"   --->   Operation 51 'muxlogic' 'muxLogicCE_to_rd' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.12ns)   --->   "%rd = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1077]   --->   Operation 52 'read' 'rd' <Predicate = (!icmp_ln1072)> <Delay = 1.12> <CoreInst = "FIFO_BRAM">   --->   Core 83 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 480> <FIFO>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln1083 = trunc i256 %rd" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 53 'trunc' 'trunc_ln1083' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 8, i32 15" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 54 'partselect' 'tmp_17' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 16, i32 23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 55 'partselect' 'tmp_18' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 24, i32 31" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 56 'partselect' 'tmp_19' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 32, i32 39" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 57 'partselect' 'tmp_28' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 40, i32 47" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 58 'partselect' 'tmp_29' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 48, i32 55" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 59 'partselect' 'tmp_30' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 56, i32 63" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 60 'partselect' 'tmp_31' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_31, i2 0, i8 %tmp_30, i12 0, i8 %tmp_29, i2 0, i8 %tmp_28, i12 0, i8 %tmp_19, i2 0, i8 %tmp_18, i12 0, i8 %tmp_17, i2 0, i8 %trunc_ln1083, i2 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 61 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln1072 & or_ln1088)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln1089 = zext i110 %tmp_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 62 'zext' 'zext_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089"   --->   Operation 63 'muxlogic' 'muxLogicData_to_write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.85ns)   --->   "%write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 64 'write' 'write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln1089 = br void %for.inc217.1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 65 'br' 'br_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 64, i32 71" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 66 'partselect' 'tmp_32' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 72, i32 79" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 67 'partselect' 'tmp_33' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 80, i32 87" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 68 'partselect' 'tmp_34' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 88, i32 95" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 69 'partselect' 'tmp_35' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 96, i32 103" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 70 'partselect' 'tmp_37' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 104, i32 111" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 71 'partselect' 'tmp_38' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 112, i32 119" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 72 'partselect' 'tmp_39' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 120, i32 127" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 73 'partselect' 'tmp_40' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 128, i32 135" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 74 'partselect' 'tmp_41' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 136, i32 143" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 75 'partselect' 'tmp_42' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 144, i32 151" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 76 'partselect' 'tmp_43' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 152, i32 159" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 77 'partselect' 'tmp_44' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 160, i32 167" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 78 'partselect' 'tmp_45' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 168, i32 175" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 79 'partselect' 'tmp_46' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 176, i32 183" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 80 'partselect' 'tmp_47' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 184, i32 191" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 81 'partselect' 'tmp_48' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 192, i32 199" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 82 'partselect' 'tmp_69' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 200, i32 207" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 83 'partselect' 'tmp_70' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 208, i32 215" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 84 'partselect' 'tmp_71' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 216, i32 223" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 85 'partselect' 'tmp_72' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 224, i32 231" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 86 'partselect' 'tmp_73' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 232, i32 239" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 87 'partselect' 'tmp_74' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 240, i32 247" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1083]   --->   Operation 88 'partselect' 'tmp_75' <Predicate = (!icmp_ln1072)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i8 @_ssdm_op_PartSelect.i8.i256.i32.i32, i256 %rd, i32 248, i32 255" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1085]   --->   Operation 89 'partselect' 'tmp_76' <Predicate = (!icmp_ln1072)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.85>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_40, i2 0, i8 %tmp_39, i12 0, i8 %tmp_38, i2 0, i8 %tmp_37, i12 0, i8 %tmp_35, i2 0, i8 %tmp_34, i12 0, i8 %tmp_33, i2 0, i8 %tmp_32, i2 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 90 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln1072 & or_ln1088_1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln1089_1 = zext i110 %tmp_6" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 91 'zext' 'zext_ln1089_1' <Predicate = (!icmp_ln1072 & or_ln1088_1)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_1"   --->   Operation 92 'muxlogic' 'muxLogicData_to_write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.85ns)   --->   "%write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 93 'write' 'write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_1)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln1089 = br void %for.inc217.2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 94 'br' 'br_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_1)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.85>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_48, i2 0, i8 %tmp_47, i12 0, i8 %tmp_46, i2 0, i8 %tmp_45, i12 0, i8 %tmp_44, i2 0, i8 %tmp_43, i12 0, i8 %tmp_42, i2 0, i8 %tmp_41, i2 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 95 'bitconcatenate' 'tmp_62' <Predicate = (!icmp_ln1072 & or_ln1088_2)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln1089_2 = zext i110 %tmp_62" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 96 'zext' 'zext_ln1089_2' <Predicate = (!icmp_ln1072 & or_ln1088_2)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_2"   --->   Operation 97 'muxlogic' 'muxLogicData_to_write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_2)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.85ns)   --->   "%write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_2" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 98 'write' 'write_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_2)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln1089 = br void %for.inc217.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 99 'br' 'br_ln1089' <Predicate = (!icmp_ln1072 & or_ln1088_2)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.85>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_92 = bitconcatenate i110 @_ssdm_op_BitConcatenate.i110.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i12.i8.i2.i8.i2, i8 %tmp_76, i2 0, i8 %tmp_75, i12 0, i8 %tmp_74, i2 0, i8 %tmp_73, i12 0, i8 %tmp_72, i2 0, i8 %tmp_71, i12 0, i8 %tmp_70, i2 0, i8 %tmp_69, i2 0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 100 'bitconcatenate' 'tmp_92' <Predicate = (or_ln1088_3)> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln1089_3 = zext i110 %tmp_92" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 101 'zext' 'zext_ln1089_3' <Predicate = (or_ln1088_3)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln1089 = muxlogic i120 %zext_ln1089_3"   --->   Operation 102 'muxlogic' 'muxLogicData_to_write_ln1089' <Predicate = (or_ln1088_3)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.85ns)   --->   "%write_ln1089 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %zext_ln1089_3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 103 'write' 'write_ln1089' <Predicate = (or_ln1088_3)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln1089 = br void %for.inc227.3" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089]   --->   Operation 104 'br' 'br_ln1089' <Predicate = (or_ln1088_3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln1072', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072) of constant 0 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072 [28]  (0.419 ns)
	'load' operation 12 bit ('x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072) on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072 [32]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1072', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072) [35]  (0.814 ns)
	'store' operation 0 bit ('store_ln1072', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072) of variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072 on local variable 'x', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1072 [114]  (0.419 ns)

 <State 2>: 1.984ns
The critical path consists of the following:
	'muxlogic' operation 256 bit ('muxLogicCE_to_rd') [41]  (0.000 ns)
	fifo read operation ('rd', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1077) on port 'bytePlanes_plane0' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1077) [42]  (1.127 ns)
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln1089') [57]  (0.000 ns)
	fifo write operation ('write_ln1089', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) [58]  (0.857 ns)

 <State 3>: 0.857ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln1089') [74]  (0.000 ns)
	fifo write operation ('write_ln1089', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) [75]  (0.857 ns)

 <State 4>: 0.857ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln1089') [91]  (0.000 ns)
	fifo write operation ('write_ln1089', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) [92]  (0.857 ns)

 <State 5>: 0.857ns
The critical path consists of the following:
	'muxlogic' operation 0 bit ('muxLogicData_to_write_ln1089') [108]  (0.000 ns)
	fifo write operation ('write_ln1089', C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) on port 'img' (C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_rd_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_rd.cpp:1089) [109]  (0.857 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
