INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jawoo/Desktop/Logic/DL202010_Woods/Lab 10/Lab 10/Lab 10.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/jawoo/Desktop/Logic/DL202010_Woods/Lab 10/Lab 10/Lab 10.srcs/sim_1/new/counterTEST.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counterTest
