5 18 101 4 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (real5.10.vcd) 2 -o (real5.10.cdd) 2 -v (real5.10.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 real5.10.v 8 27 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 10 1070004 1 0 0 0 1 17 0 1 0 1 0 0
4 1 12 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 real5.10.v 0 16 1
2 2 0 13 50008 1 21004 0 0 1 16 0 0
2 3 1 13 10001 0 1410 0 0 1 1 a
2 4 37 13 10008 1 16 2 3
2 5 0 14 20002 1 1008 0 0 32 48 5 0
2 6 2c 14 10002 2 900a 5 0 32 18 0 ffffffff 0 0 0 0
2 7 0 15 110015 1 1004 0 0 64 20 1 3.456
2 8 4d 15 100010 1 1004 7 0 64 54 0 -3.456000
2 9 0 15 7000b 1 1004 0 0 64 52 1 3.456
2 10 15 15 60015 1 201048 8 9 1 18 0 1 0 1 0 0
2 11 1 15 10001 0 1410 0 0 1 1 a
2 12 37 15 10016 1 1a 10 11
4 4 13 1 11 6 6 4
4 6 14 1 0 12 0 4
4 12 15 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 real5.10.v 0 25 1
