#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d03ea0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1cd2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1cd96b0 .functor NOT 1, L_0x1d305a0, C4<0>, C4<0>, C4<0>;
L_0x1d30380 .functor XOR 2, L_0x1d30240, L_0x1d302e0, C4<00>, C4<00>;
L_0x1d30490 .functor XOR 2, L_0x1d30380, L_0x1d303f0, C4<00>, C4<00>;
v0x1d2c9e0_0 .net *"_ivl_10", 1 0, L_0x1d303f0;  1 drivers
v0x1d2cae0_0 .net *"_ivl_12", 1 0, L_0x1d30490;  1 drivers
v0x1d2cbc0_0 .net *"_ivl_2", 1 0, L_0x1d301a0;  1 drivers
v0x1d2cc80_0 .net *"_ivl_4", 1 0, L_0x1d30240;  1 drivers
v0x1d2cd60_0 .net *"_ivl_6", 1 0, L_0x1d302e0;  1 drivers
v0x1d2ce90_0 .net *"_ivl_8", 1 0, L_0x1d30380;  1 drivers
v0x1d2cf70_0 .net "a", 0 0, v0x1d2a700_0;  1 drivers
v0x1d2d010_0 .net "b", 0 0, v0x1d2a7a0_0;  1 drivers
v0x1d2d0b0_0 .net "c", 0 0, v0x1d2a840_0;  1 drivers
v0x1d2d150_0 .var "clk", 0 0;
v0x1d2d1f0_0 .net "d", 0 0, v0x1d2a980_0;  1 drivers
v0x1d2d290_0 .net "out_pos_dut", 0 0, L_0x1d30010;  1 drivers
v0x1d2d330_0 .net "out_pos_ref", 0 0, L_0x1d2e970;  1 drivers
v0x1d2d3d0_0 .net "out_sop_dut", 0 0, L_0x1d2f1f0;  1 drivers
v0x1d2d470_0 .net "out_sop_ref", 0 0, L_0x1d053b0;  1 drivers
v0x1d2d510_0 .var/2u "stats1", 223 0;
v0x1d2d5b0_0 .var/2u "strobe", 0 0;
v0x1d2d760_0 .net "tb_match", 0 0, L_0x1d305a0;  1 drivers
v0x1d2d830_0 .net "tb_mismatch", 0 0, L_0x1cd96b0;  1 drivers
v0x1d2d8d0_0 .net "wavedrom_enable", 0 0, v0x1d2ac50_0;  1 drivers
v0x1d2d9a0_0 .net "wavedrom_title", 511 0, v0x1d2acf0_0;  1 drivers
L_0x1d301a0 .concat [ 1 1 0 0], L_0x1d2e970, L_0x1d053b0;
L_0x1d30240 .concat [ 1 1 0 0], L_0x1d2e970, L_0x1d053b0;
L_0x1d302e0 .concat [ 1 1 0 0], L_0x1d30010, L_0x1d2f1f0;
L_0x1d303f0 .concat [ 1 1 0 0], L_0x1d2e970, L_0x1d053b0;
L_0x1d305a0 .cmp/eeq 2, L_0x1d301a0, L_0x1d30490;
S_0x1cd63e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1cd2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1cd9a90 .functor AND 1, v0x1d2a840_0, v0x1d2a980_0, C4<1>, C4<1>;
L_0x1cd9e70 .functor NOT 1, v0x1d2a700_0, C4<0>, C4<0>, C4<0>;
L_0x1cda250 .functor NOT 1, v0x1d2a7a0_0, C4<0>, C4<0>, C4<0>;
L_0x1cda4d0 .functor AND 1, L_0x1cd9e70, L_0x1cda250, C4<1>, C4<1>;
L_0x1cf1450 .functor AND 1, L_0x1cda4d0, v0x1d2a840_0, C4<1>, C4<1>;
L_0x1d053b0 .functor OR 1, L_0x1cd9a90, L_0x1cf1450, C4<0>, C4<0>;
L_0x1d2ddf0 .functor NOT 1, v0x1d2a7a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2de60 .functor OR 1, L_0x1d2ddf0, v0x1d2a980_0, C4<0>, C4<0>;
L_0x1d2df70 .functor AND 1, v0x1d2a840_0, L_0x1d2de60, C4<1>, C4<1>;
L_0x1d2e030 .functor NOT 1, v0x1d2a700_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e100 .functor OR 1, L_0x1d2e030, v0x1d2a7a0_0, C4<0>, C4<0>;
L_0x1d2e170 .functor AND 1, L_0x1d2df70, L_0x1d2e100, C4<1>, C4<1>;
L_0x1d2e2f0 .functor NOT 1, v0x1d2a7a0_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e360 .functor OR 1, L_0x1d2e2f0, v0x1d2a980_0, C4<0>, C4<0>;
L_0x1d2e280 .functor AND 1, v0x1d2a840_0, L_0x1d2e360, C4<1>, C4<1>;
L_0x1d2e4f0 .functor NOT 1, v0x1d2a700_0, C4<0>, C4<0>, C4<0>;
L_0x1d2e5f0 .functor OR 1, L_0x1d2e4f0, v0x1d2a980_0, C4<0>, C4<0>;
L_0x1d2e6b0 .functor AND 1, L_0x1d2e280, L_0x1d2e5f0, C4<1>, C4<1>;
L_0x1d2e860 .functor XNOR 1, L_0x1d2e170, L_0x1d2e6b0, C4<0>, C4<0>;
v0x1cd8fe0_0 .net *"_ivl_0", 0 0, L_0x1cd9a90;  1 drivers
v0x1cd93e0_0 .net *"_ivl_12", 0 0, L_0x1d2ddf0;  1 drivers
v0x1cd97c0_0 .net *"_ivl_14", 0 0, L_0x1d2de60;  1 drivers
v0x1cd9ba0_0 .net *"_ivl_16", 0 0, L_0x1d2df70;  1 drivers
v0x1cd9f80_0 .net *"_ivl_18", 0 0, L_0x1d2e030;  1 drivers
v0x1cda360_0 .net *"_ivl_2", 0 0, L_0x1cd9e70;  1 drivers
v0x1cda5e0_0 .net *"_ivl_20", 0 0, L_0x1d2e100;  1 drivers
v0x1d28c70_0 .net *"_ivl_24", 0 0, L_0x1d2e2f0;  1 drivers
v0x1d28d50_0 .net *"_ivl_26", 0 0, L_0x1d2e360;  1 drivers
v0x1d28e30_0 .net *"_ivl_28", 0 0, L_0x1d2e280;  1 drivers
v0x1d28f10_0 .net *"_ivl_30", 0 0, L_0x1d2e4f0;  1 drivers
v0x1d28ff0_0 .net *"_ivl_32", 0 0, L_0x1d2e5f0;  1 drivers
v0x1d290d0_0 .net *"_ivl_36", 0 0, L_0x1d2e860;  1 drivers
L_0x7fdfb02e3018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d29190_0 .net *"_ivl_38", 0 0, L_0x7fdfb02e3018;  1 drivers
v0x1d29270_0 .net *"_ivl_4", 0 0, L_0x1cda250;  1 drivers
v0x1d29350_0 .net *"_ivl_6", 0 0, L_0x1cda4d0;  1 drivers
v0x1d29430_0 .net *"_ivl_8", 0 0, L_0x1cf1450;  1 drivers
v0x1d29510_0 .net "a", 0 0, v0x1d2a700_0;  alias, 1 drivers
v0x1d295d0_0 .net "b", 0 0, v0x1d2a7a0_0;  alias, 1 drivers
v0x1d29690_0 .net "c", 0 0, v0x1d2a840_0;  alias, 1 drivers
v0x1d29750_0 .net "d", 0 0, v0x1d2a980_0;  alias, 1 drivers
v0x1d29810_0 .net "out_pos", 0 0, L_0x1d2e970;  alias, 1 drivers
v0x1d298d0_0 .net "out_sop", 0 0, L_0x1d053b0;  alias, 1 drivers
v0x1d29990_0 .net "pos0", 0 0, L_0x1d2e170;  1 drivers
v0x1d29a50_0 .net "pos1", 0 0, L_0x1d2e6b0;  1 drivers
L_0x1d2e970 .functor MUXZ 1, L_0x7fdfb02e3018, L_0x1d2e170, L_0x1d2e860, C4<>;
S_0x1d29bd0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1cd2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1d2a700_0 .var "a", 0 0;
v0x1d2a7a0_0 .var "b", 0 0;
v0x1d2a840_0 .var "c", 0 0;
v0x1d2a8e0_0 .net "clk", 0 0, v0x1d2d150_0;  1 drivers
v0x1d2a980_0 .var "d", 0 0;
v0x1d2aa70_0 .var/2u "fail", 0 0;
v0x1d2ab10_0 .var/2u "fail1", 0 0;
v0x1d2abb0_0 .net "tb_match", 0 0, L_0x1d305a0;  alias, 1 drivers
v0x1d2ac50_0 .var "wavedrom_enable", 0 0;
v0x1d2acf0_0 .var "wavedrom_title", 511 0;
E_0x1ce4f50/0 .event negedge, v0x1d2a8e0_0;
E_0x1ce4f50/1 .event posedge, v0x1d2a8e0_0;
E_0x1ce4f50 .event/or E_0x1ce4f50/0, E_0x1ce4f50/1;
S_0x1d29f00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1d29bd0;
 .timescale -12 -12;
v0x1d2a140_0 .var/2s "i", 31 0;
E_0x1ce4df0 .event posedge, v0x1d2a8e0_0;
S_0x1d2a240 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1d29bd0;
 .timescale -12 -12;
v0x1d2a440_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d2a520 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1d29bd0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d2aed0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1cd2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d2eb20 .functor AND 1, v0x1d2a840_0, v0x1d2a980_0, C4<1>, C4<1>;
L_0x1d2f020 .functor AND 1, L_0x1d2edd0, L_0x1d2ee70, C4<1>, C4<1>;
L_0x1d2f130 .functor AND 1, L_0x1d2f020, v0x1d2a840_0, C4<1>, C4<1>;
L_0x1d2f1f0 .functor OR 1, L_0x1d2eb20, L_0x1d2f130, C4<0>, C4<0>;
L_0x1d2f3f0 .functor AND 1, L_0x1d2f350, v0x1d2a980_0, C4<1>, C4<1>;
L_0x1d2f690 .functor AND 1, L_0x1d2f4b0, v0x1d2a7a0_0, C4<1>, C4<1>;
L_0x1d2f790 .functor OR 1, L_0x1d2f3f0, L_0x1d2f690, C4<0>, C4<0>;
L_0x1d2f8a0 .functor AND 1, v0x1d2a840_0, L_0x1d2f790, C4<1>, C4<1>;
L_0x1d2fa50 .functor AND 1, L_0x1d2f9b0, v0x1d2a980_0, C4<1>, C4<1>;
L_0x1d2fbf0 .functor AND 1, v0x1d2a7a0_0, L_0x1d2fb10, C4<1>, C4<1>;
L_0x1d2fd10 .functor OR 1, L_0x1d2fa50, L_0x1d2fbf0, C4<0>, C4<0>;
L_0x1d2fdd0 .functor AND 1, v0x1d2a840_0, L_0x1d2fd10, C4<1>, C4<1>;
L_0x1d2ff00 .functor XNOR 1, L_0x1d2f8a0, L_0x1d2fdd0, C4<0>, C4<0>;
v0x1d2b090_0 .net *"_ivl_0", 0 0, L_0x1d2eb20;  1 drivers
v0x1d2b170_0 .net *"_ivl_13", 0 0, L_0x1d2f350;  1 drivers
v0x1d2b230_0 .net *"_ivl_14", 0 0, L_0x1d2f3f0;  1 drivers
v0x1d2b320_0 .net *"_ivl_17", 0 0, L_0x1d2f4b0;  1 drivers
v0x1d2b3e0_0 .net *"_ivl_18", 0 0, L_0x1d2f690;  1 drivers
v0x1d2b510_0 .net *"_ivl_20", 0 0, L_0x1d2f790;  1 drivers
v0x1d2b5f0_0 .net *"_ivl_25", 0 0, L_0x1d2f9b0;  1 drivers
v0x1d2b6b0_0 .net *"_ivl_26", 0 0, L_0x1d2fa50;  1 drivers
v0x1d2b790_0 .net *"_ivl_29", 0 0, L_0x1d2fb10;  1 drivers
v0x1d2b8e0_0 .net *"_ivl_3", 0 0, L_0x1d2edd0;  1 drivers
v0x1d2b9a0_0 .net *"_ivl_30", 0 0, L_0x1d2fbf0;  1 drivers
v0x1d2ba80_0 .net *"_ivl_32", 0 0, L_0x1d2fd10;  1 drivers
v0x1d2bb60_0 .net *"_ivl_36", 0 0, L_0x1d2ff00;  1 drivers
L_0x7fdfb02e3060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1d2bc20_0 .net *"_ivl_38", 0 0, L_0x7fdfb02e3060;  1 drivers
v0x1d2bd00_0 .net *"_ivl_5", 0 0, L_0x1d2ee70;  1 drivers
v0x1d2bdc0_0 .net *"_ivl_6", 0 0, L_0x1d2f020;  1 drivers
v0x1d2bea0_0 .net *"_ivl_8", 0 0, L_0x1d2f130;  1 drivers
v0x1d2c090_0 .net "a", 0 0, v0x1d2a700_0;  alias, 1 drivers
v0x1d2c130_0 .net "b", 0 0, v0x1d2a7a0_0;  alias, 1 drivers
v0x1d2c220_0 .net "c", 0 0, v0x1d2a840_0;  alias, 1 drivers
v0x1d2c310_0 .net "d", 0 0, v0x1d2a980_0;  alias, 1 drivers
v0x1d2c400_0 .net "out_pos", 0 0, L_0x1d30010;  alias, 1 drivers
v0x1d2c4c0_0 .net "out_sop", 0 0, L_0x1d2f1f0;  alias, 1 drivers
v0x1d2c580_0 .net "pos0", 0 0, L_0x1d2f8a0;  1 drivers
v0x1d2c640_0 .net "pos1", 0 0, L_0x1d2fdd0;  1 drivers
L_0x1d2edd0 .reduce/nor v0x1d2a700_0;
L_0x1d2ee70 .reduce/nor v0x1d2a7a0_0;
L_0x1d2f350 .reduce/nor v0x1d2a7a0_0;
L_0x1d2f4b0 .reduce/nor v0x1d2a700_0;
L_0x1d2f9b0 .reduce/nor v0x1d2a700_0;
L_0x1d2fb10 .reduce/nor v0x1d2a980_0;
L_0x1d30010 .functor MUXZ 1, L_0x7fdfb02e3060, L_0x1d2f8a0, L_0x1d2ff00, C4<>;
S_0x1d2c7c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1cd2320;
 .timescale -12 -12;
E_0x1cce9f0 .event anyedge, v0x1d2d5b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d2d5b0_0;
    %nor/r;
    %assign/vec4 v0x1d2d5b0_0, 0;
    %wait E_0x1cce9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d29bd0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2aa70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2ab10_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1d29bd0;
T_4 ;
    %wait E_0x1ce4f50;
    %load/vec4 v0x1d2abb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d2aa70_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1d29bd0;
T_5 ;
    %wait E_0x1ce4df0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %wait E_0x1ce4df0;
    %load/vec4 v0x1d2aa70_0;
    %store/vec4 v0x1d2ab10_0, 0, 1;
    %fork t_1, S_0x1d29f00;
    %jmp t_0;
    .scope S_0x1d29f00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d2a140_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1d2a140_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1ce4df0;
    %load/vec4 v0x1d2a140_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2a140_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1d2a140_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1d29bd0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1ce4f50;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1d2a980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a840_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d2a7a0_0, 0;
    %assign/vec4 v0x1d2a700_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1d2aa70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1d2ab10_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1cd2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2d150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d2d5b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1cd2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d2d150_0;
    %inv;
    %store/vec4 v0x1d2d150_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1cd2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d2a8e0_0, v0x1d2d830_0, v0x1d2cf70_0, v0x1d2d010_0, v0x1d2d0b0_0, v0x1d2d1f0_0, v0x1d2d470_0, v0x1d2d3d0_0, v0x1d2d330_0, v0x1d2d290_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1cd2320;
T_9 ;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1cd2320;
T_10 ;
    %wait E_0x1ce4f50;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2d510_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
    %load/vec4 v0x1d2d760_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d2d510_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1d2d470_0;
    %load/vec4 v0x1d2d470_0;
    %load/vec4 v0x1d2d3d0_0;
    %xor;
    %load/vec4 v0x1d2d470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1d2d330_0;
    %load/vec4 v0x1d2d330_0;
    %load/vec4 v0x1d2d290_0;
    %xor;
    %load/vec4 v0x1d2d330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1d2d510_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d2d510_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/machine/ece241_2013_q2/iter1/response2/top_module.sv";
