// Seed: 713075869
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wand id_3;
  always disable id_4;
  assign id_3 = 1 == 1;
endmodule
module module_1 (
    input wand id_0,
    inout logic id_1,
    output tri1 id_2,
    input wire id_3,
    input supply0 id_4
);
  initial begin : LABEL_0
    assume #1  (1) $display(id_3, id_3);
    id_1 <= 1 | ("");
  end
  wire id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
