Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/Documents/CPU/Verilog-CPU/TB_cu_isim_beh.exe -prj /home/ise/Documents/CPU/Verilog-CPU/TB_cu_beh.prj work.TB_cu work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/Documents/CPU/Verilog-CPU/CPU/cu.v" into library work
Analyzing Verilog file "/home/ise/Documents/CPU/Verilog-CPU/CPU/TB_cu.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "/home/ise/Documents/CPU/Verilog-CPU/CPU/TB_cu.v" Line 53: Port MEM_OP is not connected to this instance
WARNING:HDLCompiler:189 - "/home/ise/Documents/CPU/Verilog-CPU/CPU/TB_cu.v" Line 64: Size mismatch in connection of port <BR_OPT>. Formal port size is 4-bit while actual signal size is 3-bit.
Completed static elaboration
Fuse Memory Usage: 94996 KB
Fuse CPU Usage: 680 ms
Compiling module cu
Compiling module TB_cu
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable /home/ise/Documents/CPU/Verilog-CPU/TB_cu_isim_beh.exe
Fuse Memory Usage: 98316 KB
Fuse CPU Usage: 690 ms
GCC CPU Usage: 140 ms
