============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = A:/TD/bin/td.exe
   Run by =     Mkkoro
   Run Date =   Sun Feb 26 19:42:30 2023

   Run on =     MKKOROµÄ±ùÈÐ
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-8007 ERROR: syntax error near 'input' in ../RTL/SPI.v(2)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../RTL/SPI.v(2)
HDL-1007 : Verilog file '../RTL/SPI.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-8007 ERROR: syntax error near 'input' in ../RTL/SPI.v(2)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../RTL/SPI.v(2)
HDL-1007 : Verilog file '../RTL/SPI.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-8007 ERROR: syntax error near 'input' in ../RTL/SPI.v(2)
HDL-8007 ERROR: Verilog 2000 keyword input used in incorrect context in ../RTL/SPI.v(2)
HDL-1007 : Verilog file '../RTL/SPI.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(83)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(336)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(369)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(445)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(454)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(455)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(216)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'RXD' does not have a driver in ../RTL/CortexM0_SoC.v(497)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.310563s wall, 2.109375s user + 0.093750s system = 2.203125s CPU (95.4%)

RUN-1004 : used memory is 405 MB, reserved memory is 353 MB, peak memory is 591 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_clk has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_miso has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_mosi has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_ss has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_clk" net"spi_clk"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_mosi" net"spi_mosi"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_ss" net"spi_ss"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(216)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "RXD" in ../RTL/CortexM0_SoC.v(497)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(14)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22610/276 useful/useless nets, 22099/134 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 615 better
SYN-1014 : Optimize round 2
SYN-1032 : 22490/15 useful/useless nets, 21980/54 useful/useless insts
SYN-1017 : Remove 9 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1002 :     UART_RX/reg1_b0
SYN-1002 :     UART_RX/reg1_b1
SYN-1002 :     UART_RX/reg1_b2
SYN-1002 :     UART_RX/reg1_b3
SYN-1002 :     UART_RX/reg1_b4
SYN-1002 :     UART_RX/reg1_b5
SYN-1002 :     UART_RX/reg1_b6
SYN-1002 :     UART_RX/reg1_b7
SYN-1019 : Optimized 39 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1015 : Optimize round 2, 118 better
SYN-1014 : Optimize round 3
SYN-1032 : 22432/41 useful/useless nets, 21933/33 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 69 better
SYN-1014 : Optimize round 4
SYN-1032 : 22421/3 useful/useless nets, 21922/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20873/408 useful/useless nets, 20639/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19860/22 useful/useless nets, 19626/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19854/0 useful/useless nets, 19620/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.411602s wall, 2.937500s user + 0.218750s system = 3.156250s CPU (92.5%)

RUN-1004 : used memory is 496 MB, reserved memory is 449 MB, peak memory is 591 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Gate Statistics
#Basic gates            19760
  #and                   9427
  #nand                     0
  #or                    1944
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6408
  #bufif1                  13
  #MX21                   487
  #FADD                     0
  #DFF                   1408
  #LATCH                    0
#MACRO_ADD                 13
#MACRO_EQ                  29
#MACRO_MULT                 1
#MACRO_MUX                115

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18352  |1408   |51     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.611030s wall, 1.031250s user + 0.046875s system = 1.078125s CPU (66.9%)

RUN-1004 : used memory is 608 MB, reserved memory is 565 MB, peak memory is 608 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 32 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20345/16 useful/useless nets, 19967/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1019 : Optimized 239 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1032 : 20737/243 useful/useless nets, 20359/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19947/68 useful/useless nets, 19625/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20381/2 useful/useless nets, 20127/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21018/4 useful/useless nets, 20764/4 useful/useless insts
SYN-1032 : 21209/50 useful/useless nets, 20815/46 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 142 (3.95), #lev = 4 (1.83)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 142 (3.69), #lev = 4 (2.13)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 514 instances into 147 LUTs, name keeping = 70%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4682 (3.74), #lev = 19 (9.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4696 (3.75), #lev = 17 (8.99)
SYN-3001 : Logic optimization runtime opt =   0.89 sec, map = 742.88 sec
SYN-3001 : Mapper mapped 18627 instances into 4696 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

LUT Statistics
#Total_luts              5045
  #lut4                  3953
  #lut5                   890
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5045   out of  19600   25.74%
#reg                     1399   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4843   |202    |1407   |32     |3      |
|  u_logic |cortexm0ds_logic |4696   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.417476s wall, 5.187500s user + 0.046875s system = 5.234375s CPU (45.8%)

RUN-1004 : used memory is 630 MB, reserved memory is 587 MB, peak memory is 633 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.073398s wall, 0.765625s user + 0.046875s system = 0.812500s CPU (39.2%)

RUN-1004 : used memory is 666 MB, reserved memory is 629 MB, peak memory is 669 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6388 instances
RUN-1001 : 4841 luts, 1399 seqs, 48 mslices, 29 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6662 nets
RUN-1001 : 3556 nets have 2 pins
RUN-1001 : 2199 nets have [3 - 5] pins
RUN-1001 : 482 nets have [6 - 10] pins
RUN-1001 : 234 nets have [11 - 20] pins
RUN-1001 : 187 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6386 instances, 4841 luts, 1399 seqs, 77 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.58078e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6386.
PHY-3001 : End clustering;  0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.24451e+06, overlap = 76.5
PHY-3002 : Step(2): len = 964751, overlap = 86.0313
PHY-3002 : Step(3): len = 623886, overlap = 133
PHY-3002 : Step(4): len = 518250, overlap = 183.031
PHY-3002 : Step(5): len = 394112, overlap = 216.688
PHY-3002 : Step(6): len = 358266, overlap = 246.094
PHY-3002 : Step(7): len = 287330, overlap = 271.344
PHY-3002 : Step(8): len = 270710, overlap = 283.563
PHY-3002 : Step(9): len = 241668, overlap = 304.25
PHY-3002 : Step(10): len = 229832, overlap = 327.75
PHY-3002 : Step(11): len = 212613, overlap = 354.219
PHY-3002 : Step(12): len = 190779, overlap = 367.375
PHY-3002 : Step(13): len = 175179, overlap = 378.656
PHY-3002 : Step(14): len = 166216, overlap = 383.25
PHY-3002 : Step(15): len = 161334, overlap = 386.781
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.33679e-06
PHY-3002 : Step(16): len = 157380, overlap = 388.688
PHY-3002 : Step(17): len = 158104, overlap = 388.719
PHY-3002 : Step(18): len = 154540, overlap = 390.938
PHY-3002 : Step(19): len = 155269, overlap = 386.594
PHY-3002 : Step(20): len = 161962, overlap = 385.375
PHY-3002 : Step(21): len = 165988, overlap = 381.125
PHY-3002 : Step(22): len = 156797, overlap = 380.281
PHY-3002 : Step(23): len = 157578, overlap = 375.188
PHY-3002 : Step(24): len = 158216, overlap = 376.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.67358e-06
PHY-3002 : Step(25): len = 158444, overlap = 363.875
PHY-3002 : Step(26): len = 161695, overlap = 359.719
PHY-3002 : Step(27): len = 166956, overlap = 340.406
PHY-3002 : Step(28): len = 167083, overlap = 335.5
PHY-3002 : Step(29): len = 174193, overlap = 318.156
PHY-3002 : Step(30): len = 176039, overlap = 318.844
PHY-3002 : Step(31): len = 176961, overlap = 312.25
PHY-3002 : Step(32): len = 180945, overlap = 293.594
PHY-3002 : Step(33): len = 189212, overlap = 274.469
PHY-3002 : Step(34): len = 185876, overlap = 265.469
PHY-3002 : Step(35): len = 185149, overlap = 260.219
PHY-3002 : Step(36): len = 183077, overlap = 248.438
PHY-3002 : Step(37): len = 182875, overlap = 248.813
PHY-3002 : Step(38): len = 183587, overlap = 242.906
PHY-3002 : Step(39): len = 182759, overlap = 243.656
PHY-3002 : Step(40): len = 182945, overlap = 228.188
PHY-3002 : Step(41): len = 181723, overlap = 226.063
PHY-3002 : Step(42): len = 181445, overlap = 227.281
PHY-3002 : Step(43): len = 179734, overlap = 222.063
PHY-3002 : Step(44): len = 180428, overlap = 221.5
PHY-3002 : Step(45): len = 181222, overlap = 228.344
PHY-3002 : Step(46): len = 180440, overlap = 229.188
PHY-3002 : Step(47): len = 181070, overlap = 227.781
PHY-3002 : Step(48): len = 179597, overlap = 235
PHY-3002 : Step(49): len = 180482, overlap = 231.719
PHY-3002 : Step(50): len = 181321, overlap = 235.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.34715e-06
PHY-3002 : Step(51): len = 181679, overlap = 232.094
PHY-3002 : Step(52): len = 182810, overlap = 229.094
PHY-3002 : Step(53): len = 184717, overlap = 235.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.51237e-05
PHY-3002 : Step(54): len = 189069, overlap = 230.688
PHY-3002 : Step(55): len = 193123, overlap = 226.75
PHY-3002 : Step(56): len = 203975, overlap = 184.469
PHY-3002 : Step(57): len = 220562, overlap = 149.719
PHY-3002 : Step(58): len = 226546, overlap = 139.75
PHY-3002 : Step(59): len = 232545, overlap = 138.781
PHY-3002 : Step(60): len = 240343, overlap = 121.438
PHY-3002 : Step(61): len = 240432, overlap = 110.313
PHY-3002 : Step(62): len = 242421, overlap = 104.563
PHY-3002 : Step(63): len = 242728, overlap = 97.8438
PHY-3002 : Step(64): len = 244953, overlap = 87.625
PHY-3002 : Step(65): len = 243481, overlap = 88.9375
PHY-3002 : Step(66): len = 243721, overlap = 89.25
PHY-3002 : Step(67): len = 242649, overlap = 87.4688
PHY-3002 : Step(68): len = 242424, overlap = 89.75
PHY-3002 : Step(69): len = 240764, overlap = 90.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.02474e-05
PHY-3002 : Step(70): len = 242411, overlap = 82.7188
PHY-3002 : Step(71): len = 242679, overlap = 82.9375
PHY-3002 : Step(72): len = 243273, overlap = 82.375
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041786s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (37.4%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 612464, over cnt = 1768(5%), over = 3322, worst = 14
PHY-1002 : len = 632256, over cnt = 1530(4%), over = 2406, worst = 9
PHY-1002 : len = 671720, over cnt = 978(2%), over = 1347, worst = 5
PHY-1002 : len = 708440, over cnt = 403(1%), over = 597, worst = 5
PHY-1002 : len = 721608, over cnt = 148(0%), over = 221, worst = 4
PHY-1001 : End global iterations;  0.648050s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 75.00, top5 = 65.63, top10 = 58.13, top15 = 51.25.
PHY-3001 : End congestion estimation;  0.760180s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (39.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.99619e-06
PHY-3002 : Step(73): len = 228304, overlap = 153.938
PHY-3002 : Step(74): len = 224872, overlap = 182.906
PHY-3002 : Step(75): len = 209234, overlap = 234.594
PHY-3002 : Step(76): len = 203684, overlap = 245.406
PHY-3002 : Step(77): len = 182965, overlap = 265.094
PHY-3002 : Step(78): len = 174841, overlap = 271.313
PHY-3002 : Step(79): len = 172070, overlap = 287.969
PHY-3002 : Step(80): len = 167844, overlap = 308.875
PHY-3002 : Step(81): len = 165222, overlap = 315.719
PHY-3002 : Step(82): len = 160870, overlap = 320.563
PHY-3002 : Step(83): len = 157352, overlap = 323.156
PHY-3002 : Step(84): len = 156435, overlap = 323.875
PHY-3002 : Step(85): len = 152332, overlap = 328.969
PHY-3002 : Step(86): len = 150709, overlap = 336.625
PHY-3002 : Step(87): len = 150663, overlap = 338.313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.99238e-06
PHY-3002 : Step(88): len = 156801, overlap = 322.219
PHY-3002 : Step(89): len = 159941, overlap = 319.938
PHY-3002 : Step(90): len = 173873, overlap = 295.625
PHY-3002 : Step(91): len = 178687, overlap = 287.719
PHY-3002 : Step(92): len = 174519, overlap = 284.313
PHY-3002 : Step(93): len = 174666, overlap = 281.844
PHY-3002 : Step(94): len = 173746, overlap = 276.781
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 7.98477e-06
PHY-3002 : Step(95): len = 188030, overlap = 242.813
PHY-3002 : Step(96): len = 191967, overlap = 237.625
PHY-3002 : Step(97): len = 206072, overlap = 204.25
PHY-3002 : Step(98): len = 213351, overlap = 194.219
PHY-3002 : Step(99): len = 214304, overlap = 190.781
PHY-3002 : Step(100): len = 216581, overlap = 188.281
PHY-3002 : Step(101): len = 217780, overlap = 177.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.59695e-05
PHY-3002 : Step(102): len = 225442, overlap = 150.25
PHY-3002 : Step(103): len = 229254, overlap = 145.719
PHY-3002 : Step(104): len = 247283, overlap = 101
PHY-3002 : Step(105): len = 256872, overlap = 78.0313
PHY-3002 : Step(106): len = 261566, overlap = 56.9063
PHY-3002 : Step(107): len = 256257, overlap = 53.3125
PHY-3002 : Step(108): len = 255046, overlap = 54
PHY-3002 : Step(109): len = 252936, overlap = 52.9688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.19391e-05
PHY-3002 : Step(110): len = 267009, overlap = 43
PHY-3002 : Step(111): len = 277155, overlap = 32.875
PHY-3002 : Step(112): len = 287584, overlap = 19.0938
PHY-3002 : Step(113): len = 289997, overlap = 14.0313
PHY-3002 : Step(114): len = 291516, overlap = 9.65625
PHY-3002 : Step(115): len = 289591, overlap = 13.4063
PHY-3002 : Step(116): len = 288118, overlap = 16.7188
PHY-3002 : Step(117): len = 287689, overlap = 18.4063
PHY-3002 : Step(118): len = 286848, overlap = 25.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.38782e-05
PHY-3002 : Step(119): len = 304970, overlap = 18.625
PHY-3002 : Step(120): len = 311681, overlap = 17.9375
PHY-3002 : Step(121): len = 319405, overlap = 15.3438
PHY-3002 : Step(122): len = 323271, overlap = 16.5938
PHY-3002 : Step(123): len = 323187, overlap = 17.1563
PHY-3002 : Step(124): len = 321942, overlap = 18.2813
PHY-3002 : Step(125): len = 320990, overlap = 18.0625
PHY-3002 : Step(126): len = 321176, overlap = 18.3125
PHY-3002 : Step(127): len = 319663, overlap = 17.7813
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.000127756
PHY-3002 : Step(128): len = 335532, overlap = 8.40625
PHY-3002 : Step(129): len = 341999, overlap = 6.5625
PHY-3002 : Step(130): len = 349457, overlap = 6.3125
PHY-3002 : Step(131): len = 349246, overlap = 6.09375
PHY-3002 : Step(132): len = 347950, overlap = 6.46875
PHY-3002 : Step(133): len = 347372, overlap = 7.75
PHY-3002 : Step(134): len = 348625, overlap = 7.15625
PHY-3002 : Step(135): len = 349490, overlap = 7.1875
PHY-3002 : Step(136): len = 349950, overlap = 7.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000255513
PHY-3002 : Step(137): len = 359169, overlap = 6.53125
PHY-3002 : Step(138): len = 363616, overlap = 6.34375
PHY-3002 : Step(139): len = 368871, overlap = 5.53125
PHY-3002 : Step(140): len = 367764, overlap = 4.9375
PHY-3002 : Step(141): len = 367572, overlap = 4.9375
PHY-3002 : Step(142): len = 367984, overlap = 3.875
PHY-3002 : Step(143): len = 369017, overlap = 1.75
PHY-3002 : Step(144): len = 370224, overlap = 2.9375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000511025
PHY-3002 : Step(145): len = 377455, overlap = 2.625
PHY-3002 : Step(146): len = 380823, overlap = 1.5625
PHY-3002 : Step(147): len = 384472, overlap = 1.625
PHY-3002 : Step(148): len = 385991, overlap = 1.6875
PHY-3002 : Step(149): len = 387013, overlap = 2.25
PHY-3002 : Step(150): len = 387799, overlap = 2.5
PHY-3002 : Step(151): len = 387624, overlap = 2.5
PHY-3002 : Step(152): len = 387582, overlap = 2.5
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00102205
PHY-3002 : Step(153): len = 390788, overlap = 2.5
PHY-3002 : Step(154): len = 392954, overlap = 2.5
PHY-3002 : Step(155): len = 397295, overlap = 2.5
PHY-3002 : Step(156): len = 399167, overlap = 3
PHY-3002 : Step(157): len = 399957, overlap = 3
PHY-3002 : Step(158): len = 400718, overlap = 2.625
PHY-3002 : Step(159): len = 400853, overlap = 1.5
PHY-3002 : Step(160): len = 400798, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10666e+06, over cnt = 438(1%), over = 635, worst = 8
PHY-1002 : len = 1.11139e+06, over cnt = 245(0%), over = 312, worst = 4
PHY-1002 : len = 1.11323e+06, over cnt = 131(0%), over = 159, worst = 4
PHY-1002 : len = 1.11262e+06, over cnt = 93(0%), over = 118, worst = 3
PHY-1002 : len = 1.11159e+06, over cnt = 78(0%), over = 100, worst = 3
PHY-1001 : End global iterations;  0.307688s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (40.6%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 43.13, top10 = 38.75, top15 = 34.38.
PHY-3001 : End congestion estimation;  0.451917s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (34.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000168805
PHY-3002 : Step(161): len = 395465, overlap = 4.8125
PHY-3002 : Step(162): len = 389919, overlap = 4.59375
PHY-3002 : Step(163): len = 379075, overlap = 4.46875
PHY-3002 : Step(164): len = 367988, overlap = 6.15625
PHY-3002 : Step(165): len = 358591, overlap = 8.78125
PHY-3002 : Step(166): len = 349477, overlap = 6.625
PHY-3002 : Step(167): len = 342856, overlap = 10.4688
PHY-3002 : Step(168): len = 337359, overlap = 12.0313
PHY-3002 : Step(169): len = 334682, overlap = 12.0625
PHY-3002 : Step(170): len = 330090, overlap = 13.0938
PHY-3002 : Step(171): len = 328995, overlap = 12
PHY-3002 : Step(172): len = 326791, overlap = 11.5625
PHY-3002 : Step(173): len = 325681, overlap = 12.125
PHY-3002 : Step(174): len = 325597, overlap = 14.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00033761
PHY-3002 : Step(175): len = 330979, overlap = 14.5625
PHY-3002 : Step(176): len = 334039, overlap = 11.9688
PHY-3002 : Step(177): len = 339788, overlap = 10.625
PHY-3002 : Step(178): len = 342089, overlap = 7.34375
PHY-3002 : Step(179): len = 343221, overlap = 7.28125
PHY-3002 : Step(180): len = 344840, overlap = 6.6875
PHY-3002 : Step(181): len = 345527, overlap = 6.46875
PHY-3002 : Step(182): len = 345659, overlap = 5.59375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000675219
PHY-3002 : Step(183): len = 349937, overlap = 5.21875
PHY-3002 : Step(184): len = 353082, overlap = 5.15625
PHY-3002 : Step(185): len = 356670, overlap = 4.09375
PHY-3002 : Step(186): len = 359128, overlap = 3.8125
PHY-3002 : Step(187): len = 361538, overlap = 3.5625
PHY-3002 : Step(188): len = 364044, overlap = 3.28125
PHY-3002 : Step(189): len = 364604, overlap = 3.59375
PHY-3002 : Step(190): len = 364729, overlap = 3.65625
PHY-3002 : Step(191): len = 364544, overlap = 3.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00124361
PHY-3002 : Step(192): len = 366398, overlap = 3.21875
PHY-3002 : Step(193): len = 368441, overlap = 3.875
PHY-3002 : Step(194): len = 372232, overlap = 3.34375
PHY-3002 : Step(195): len = 376154, overlap = 2.46875
PHY-3002 : Step(196): len = 379035, overlap = 1.84375
PHY-3002 : Step(197): len = 381334, overlap = 1.46875
PHY-3002 : Step(198): len = 382269, overlap = 1.625
PHY-3002 : Step(199): len = 382874, overlap = 2.125
PHY-3002 : Step(200): len = 383288, overlap = 2.4375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00230843
PHY-3002 : Step(201): len = 384249, overlap = 2.625
PHY-3002 : Step(202): len = 385729, overlap = 2.5625
PHY-3002 : Step(203): len = 387664, overlap = 2.1875
PHY-3002 : Step(204): len = 389445, overlap = 2.1875
PHY-3002 : Step(205): len = 390478, overlap = 2.125
PHY-3002 : Step(206): len = 391864, overlap = 1.59375
PHY-3002 : Step(207): len = 394119, overlap = 1.90625
PHY-3002 : Step(208): len = 395281, overlap = 1.625
PHY-3002 : Step(209): len = 395722, overlap = 2.09375
PHY-3002 : Step(210): len = 396118, overlap = 2.15625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00392559
PHY-3002 : Step(211): len = 396544, overlap = 1.75
PHY-3002 : Step(212): len = 397099, overlap = 2
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 69.47 peak overflow 1.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13386e+06, over cnt = 220(0%), over = 280, worst = 4
PHY-1002 : len = 1.13496e+06, over cnt = 145(0%), over = 179, worst = 3
PHY-1002 : len = 1.13553e+06, over cnt = 95(0%), over = 118, worst = 3
PHY-1002 : len = 1.1359e+06, over cnt = 77(0%), over = 95, worst = 3
PHY-1002 : len = 1.13578e+06, over cnt = 64(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.263968s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (29.6%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 41.88, top10 = 38.75, top15 = 35.00.
PHY-1001 : End incremental global routing;  0.384956s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (36.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 30424, tnet num: 6660, tinst num: 6386, tnode num: 34881, tedge num: 49330.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.423228s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (55.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.227419s wall, 0.484375s user + 0.046875s system = 0.531250s CPU (43.3%)

OPT-1001 : End physical optimization;  1.286177s wall, 0.515625s user + 0.046875s system = 0.562500s CPU (43.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4841 LUT to BLE ...
SYN-4008 : Packed 4841 LUT and 555 SEQ to BLE.
SYN-4003 : Packing 844 remaining SEQ's ...
SYN-4005 : Packed 804 SEQ with LUT/SLICE
SYN-4006 : 3483 single LUT's are left
SYN-4006 : 40 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4881/5029 primitive instances ...
PHY-3001 : End packing;  0.780438s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (54.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2900 instances
RUN-1001 : 1414 mslices, 1415 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6265 nets
RUN-1001 : 2914 nets have 2 pins
RUN-1001 : 2352 nets have [3 - 5] pins
RUN-1001 : 539 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 200 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2898 instances, 2829 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 414838, Over = 16
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.16162e+06, over cnt = 203(0%), over = 234, worst = 3
PHY-1002 : len = 1.16263e+06, over cnt = 140(0%), over = 154, worst = 2
PHY-1002 : len = 1.16297e+06, over cnt = 103(0%), over = 111, worst = 2
PHY-1002 : len = 1.16258e+06, over cnt = 69(0%), over = 71, worst = 2
PHY-1002 : len = 1.16007e+06, over cnt = 62(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  0.280886s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.7%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.75, top10 = 38.75, top15 = 35.00.
PHY-3001 : End congestion estimation;  0.433528s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.75103e-05
PHY-3002 : Step(213): len = 396537, overlap = 15.25
PHY-3002 : Step(214): len = 378808, overlap = 25.5
PHY-3002 : Step(215): len = 362467, overlap = 33.5
PHY-3002 : Step(216): len = 353046, overlap = 30.5
PHY-3002 : Step(217): len = 345809, overlap = 40.75
PHY-3002 : Step(218): len = 338614, overlap = 47.75
PHY-3002 : Step(219): len = 333703, overlap = 47
PHY-3002 : Step(220): len = 331121, overlap = 46.75
PHY-3002 : Step(221): len = 328437, overlap = 45.5
PHY-3002 : Step(222): len = 327294, overlap = 46.5
PHY-3002 : Step(223): len = 325685, overlap = 51
PHY-3002 : Step(224): len = 323910, overlap = 53.75
PHY-3002 : Step(225): len = 323529, overlap = 54.75
PHY-3002 : Step(226): len = 322693, overlap = 53.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.50205e-05
PHY-3002 : Step(227): len = 338092, overlap = 41
PHY-3002 : Step(228): len = 350067, overlap = 28.75
PHY-3002 : Step(229): len = 351021, overlap = 25.5
PHY-3002 : Step(230): len = 352292, overlap = 25.25
PHY-3002 : Step(231): len = 355827, overlap = 22.75
PHY-3002 : Step(232): len = 358004, overlap = 20.75
PHY-3002 : Step(233): len = 358457, overlap = 21.75
PHY-3002 : Step(234): len = 359333, overlap = 21.75
PHY-3002 : Step(235): len = 360582, overlap = 20.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000176912
PHY-3002 : Step(236): len = 367598, overlap = 18
PHY-3002 : Step(237): len = 380511, overlap = 15.75
PHY-3002 : Step(238): len = 388946, overlap = 16.25
PHY-3002 : Step(239): len = 387081, overlap = 16.25
PHY-3002 : Step(240): len = 387046, overlap = 17
PHY-3002 : Step(241): len = 389753, overlap = 13.75
PHY-3002 : Step(242): len = 393918, overlap = 11.75
PHY-3002 : Step(243): len = 396338, overlap = 13.75
PHY-3002 : Step(244): len = 396171, overlap = 11.5
PHY-3002 : Step(245): len = 396688, overlap = 12.5
PHY-3002 : Step(246): len = 398115, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000341842
PHY-3002 : Step(247): len = 405163, overlap = 10.25
PHY-3002 : Step(248): len = 412221, overlap = 10.5
PHY-3002 : Step(249): len = 416780, overlap = 9.5
PHY-3002 : Step(250): len = 420021, overlap = 7.25
PHY-3002 : Step(251): len = 423149, overlap = 6.25
PHY-3002 : Step(252): len = 425074, overlap = 7.75
PHY-3002 : Step(253): len = 427118, overlap = 8
PHY-3002 : Step(254): len = 428036, overlap = 7.75
PHY-3002 : Step(255): len = 428678, overlap = 6.5
PHY-3002 : Step(256): len = 429059, overlap = 7
PHY-3002 : Step(257): len = 429396, overlap = 7.5
PHY-3002 : Step(258): len = 429173, overlap = 6.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000683684
PHY-3002 : Step(259): len = 433327, overlap = 5.5
PHY-3002 : Step(260): len = 439085, overlap = 6
PHY-3002 : Step(261): len = 439588, overlap = 5.25
PHY-3002 : Step(262): len = 439702, overlap = 5
PHY-3002 : Step(263): len = 440709, overlap = 4.5
PHY-3002 : Step(264): len = 441917, overlap = 5.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00130237
PHY-3002 : Step(265): len = 444188, overlap = 4.5
PHY-3002 : Step(266): len = 447394, overlap = 4.5
PHY-3002 : Step(267): len = 448989, overlap = 4.5
PHY-3002 : Step(268): len = 451113, overlap = 3.5
PHY-3002 : Step(269): len = 451571, overlap = 3.5
PHY-3002 : Step(270): len = 451212, overlap = 3.5
PHY-3002 : Step(271): len = 450882, overlap = 4.25
PHY-3002 : Step(272): len = 450838, overlap = 4.75
PHY-3002 : Step(273): len = 450737, overlap = 4.75
PHY-3002 : Step(274): len = 451212, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.751717s wall, 0.390625s user + 0.156250s system = 0.546875s CPU (7.1%)

PHY-3001 : Trial Legalized: Len = 460735
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.29339e+06, over cnt = 162(0%), over = 183, worst = 2
PHY-1002 : len = 1.29445e+06, over cnt = 85(0%), over = 89, worst = 2
PHY-1002 : len = 1.29482e+06, over cnt = 51(0%), over = 53, worst = 2
PHY-1002 : len = 1.29488e+06, over cnt = 36(0%), over = 38, worst = 2
PHY-1002 : len = 1.2941e+06, over cnt = 21(0%), over = 22, worst = 2
PHY-1001 : End global iterations;  0.288583s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.7%)

PHY-1001 : Congestion index: top1 = 55.63, top5 = 46.88, top10 = 40.00, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.455039s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (30.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000118397
PHY-3002 : Step(275): len = 435496, overlap = 4.75
PHY-3002 : Step(276): len = 423414, overlap = 6.25
PHY-3002 : Step(277): len = 416733, overlap = 7.75
PHY-3002 : Step(278): len = 411568, overlap = 10
PHY-3002 : Step(279): len = 410697, overlap = 11.75
PHY-3002 : Step(280): len = 408138, overlap = 9
PHY-3002 : Step(281): len = 403784, overlap = 8.75
PHY-3002 : Step(282): len = 401217, overlap = 9.5
PHY-3002 : Step(283): len = 399501, overlap = 11.5
PHY-3002 : Step(284): len = 399022, overlap = 11.75
PHY-3002 : Step(285): len = 398408, overlap = 13.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023048s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 404365, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014034s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (111.3%)

PHY-3001 : 12 instances has been re-located, deltaX = 1, deltaY = 11, maxDist = 1.
PHY-3001 : Final: Len = 404559, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13181e+06, over cnt = 221(0%), over = 258, worst = 3
PHY-1002 : len = 1.13231e+06, over cnt = 154(0%), over = 174, worst = 2
PHY-1002 : len = 1.1323e+06, over cnt = 85(0%), over = 99, worst = 2
PHY-1002 : len = 1.13116e+06, over cnt = 59(0%), over = 70, worst = 2
PHY-1002 : len = 1.13076e+06, over cnt = 45(0%), over = 56, worst = 2
PHY-1001 : End global iterations;  0.287831s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (16.3%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 45.00, top10 = 40.63, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.430053s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (18.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 30307, tnet num: 6263, tinst num: 2898, tnode num: 34155, tedge num: 50774.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.642786s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (41.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.733175s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (35.2%)

OPT-1001 : End physical optimization;  1.790648s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (36.6%)

RUN-1003 : finish command "place" in  36.249460s wall, 5.281250s user + 0.890625s system = 6.171875s CPU (17.0%)

RUN-1004 : used memory is 760 MB, reserved memory is 726 MB, peak memory is 808 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Utilization Statistics
#lut                     5356   out of  19600   27.33%
#reg                     1399   out of  19600    7.14%
#le                      5396
  #lut only              3997   out of   5396   74.07%
  #reg only                40   out of   5396    0.74%
  #lut&reg               1359   out of   5396   25.19%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
  spi_miso       INPUT        G14        LVCMOS25          N/A           N/A        NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
   spi_clk      OUTPUT         B8        LVCMOS33           8            N/A        NONE    
  spi_mosi      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
   spi_ss       OUTPUT        E12        LVCMOS33           8            N/A        NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D16        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         M1        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         D3        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        F12        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         M3        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT        P15        LVCMOS25           8            N/A        NONE    
  ioPin1[1]      INOUT         F1        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         B5        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5396  |5279   |77     |1407   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2900 instances
RUN-1001 : 1414 mslices, 1415 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6265 nets
RUN-1001 : 2914 nets have 2 pins
RUN-1001 : 2352 nets have [3 - 5] pins
RUN-1001 : 539 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 200 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13181e+06, over cnt = 221(0%), over = 258, worst = 3
PHY-1002 : len = 1.13231e+06, over cnt = 154(0%), over = 174, worst = 2
PHY-1002 : len = 1.13166e+06, over cnt = 93(0%), over = 107, worst = 2
PHY-1002 : len = 1.13125e+06, over cnt = 59(0%), over = 73, worst = 2
PHY-1002 : len = 1.11398e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.302446s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (36.2%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.00, top10 = 40.00, top15 = 36.88.
PHY-1001 : End global routing;  0.601390s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (36.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.056152s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71304, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.46173e+06, over cnt = 285(0%), over = 285, worst = 1
PHY-1001 : End Routed; 12.431772s wall, 6.140625s user + 0.078125s system = 6.218750s CPU (50.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.45019e+06, over cnt = 69(0%), over = 69, worst = 1
PHY-1001 : End DR Iter 1; 0.516582s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (63.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.44841e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 2; 0.181179s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (34.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.44813e+06, over cnt = 3(0%), over = 3, worst = 1
PHY-1001 : End DR Iter 3; 0.057968s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (53.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.44821e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.44821e+06
PHY-1001 : End DR Iter 4; 0.052737s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (29.6%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  20.163994s wall, 10.171875s user + 0.265625s system = 10.437500s CPU (51.8%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  21.054344s wall, 10.578125s user + 0.265625s system = 10.843750s CPU (51.5%)

RUN-1004 : used memory is 877 MB, reserved memory is 850 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Utilization Statistics
#lut                     5356   out of  19600   27.33%
#reg                     1399   out of  19600    7.14%
#le                      5396
  #lut only              3997   out of   5396   74.07%
  #reg only                40   out of   5396    0.74%
  #lut&reg               1359   out of   5396   25.19%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
  spi_miso       INPUT        G14        LVCMOS25          N/A           N/A        NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
   spi_clk      OUTPUT         B8        LVCMOS33           8            N/A        NONE    
  spi_mosi      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
   spi_ss       OUTPUT        E12        LVCMOS33           8            N/A        NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D16        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         M1        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         D3        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        F12        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         M3        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT        P15        LVCMOS25           8            N/A        NONE    
  ioPin1[1]      INOUT         F1        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         B5        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5396  |5279   |77     |1407   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2882  
    #2          2       1441  
    #3          3       476   
    #4          4       435   
    #5        5-10      581   
    #6        11-50     395   
    #7       51-100      18   
    #8       101-500     1    
  Average     3.67            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.264895s wall, 1.031250s user + 0.140625s system = 1.171875s CPU (51.7%)

RUN-1004 : used memory is 850 MB, reserved memory is 824 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2900
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6265, pip num: 85225
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2758 valid insts, and 222521 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.104880s wall, 51.578125s user + 0.203125s system = 51.781250s CPU (638.9%)

RUN-1004 : used memory is 928 MB, reserved memory is 906 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(86)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(340)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(341)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(372)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(373)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(374)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(448)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(449)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(457)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(458)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(220)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(221)
HDL-5007 WARNING: net 'RXD' does not have a driver in ../RTL/CortexM0_SoC.v(500)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.428404s wall, 1.796875s user + 0.062500s system = 1.859375s CPU (76.6%)

RUN-1004 : used memory is 373 MB, reserved memory is 673 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_clk has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_miso has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_mosi has no constraint.
USR-6010 WARNING: ADC constraints: pin spi_ss has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_clk" net"spi_clk"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_mosi" net"spi_mosi"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "spi_ss" net"spi_ss"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(220)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(221)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "RXD" in ../RTL/CortexM0_SoC.v(500)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(45)
SYN-5014 WARNING: the net's pin: pin "i1" in ../RTL/UART_RX.v(14)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22611/275 useful/useless nets, 22100/133 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 613 better
SYN-1014 : Optimize round 2
SYN-1032 : 22491/15 useful/useless nets, 21981/54 useful/useless insts
SYN-1017 : Remove 9 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1002 :     UART_RX/reg1_b0
SYN-1002 :     UART_RX/reg1_b1
SYN-1002 :     UART_RX/reg1_b2
SYN-1002 :     UART_RX/reg1_b3
SYN-1002 :     UART_RX/reg1_b4
SYN-1002 :     UART_RX/reg1_b5
SYN-1002 :     UART_RX/reg1_b6
SYN-1002 :     UART_RX/reg1_b7
SYN-1019 : Optimized 39 mux instances.
SYN-1020 : Optimized 2 distributor mux.
SYN-1015 : Optimize round 2, 118 better
SYN-1014 : Optimize round 3
SYN-1032 : 22433/41 useful/useless nets, 21934/33 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 69 better
SYN-1014 : Optimize round 4
SYN-1032 : 22422/3 useful/useless nets, 21923/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.588588s wall, 2.875000s user + 0.140625s system = 3.015625s CPU (84.0%)

RUN-1004 : used memory is 417 MB, reserved memory is 717 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Gate Statistics
#Basic gates            19776
  #and                   9435
  #nand                     0
  #or                    1945
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6413
  #bufif1                  13
  #MX21                   488
  #FADD                     0
  #DFF                   1409
  #LATCH                    0
#MACRO_ADD                 13
#MACRO_EQ                  29
#MACRO_MULT                 1
#MACRO_MUX                115

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18367  |1409   |51     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.669204s wall, 1.125000s user + 0.187500s system = 1.312500s CPU (78.6%)

RUN-1004 : used memory is 519 MB, reserved memory is 768 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 32 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20362/16 useful/useless nets, 19983/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 6 macro adder
SYN-1019 : Optimized 239 mux instances.
SYN-1016 : Merged 5 instances.
SYN-1032 : 20754/243 useful/useless nets, 20375/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21226/50 useful/useless nets, 20831/46 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 142 (3.95), #lev = 4 (1.82)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 142 (3.69), #lev = 4 (2.12)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 515 instances into 147 LUTs, name keeping = 70%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.95 sec, map = 5024.43 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

LUT Statistics
#Total_luts              5067
  #lut4                  4013
  #lut5                   852
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5067   out of  19600   25.85%
#reg                     1400   out of  19600    7.14%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4865   |202    |1408   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 103 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.486807s wall, 9.781250s user + 0.062500s system = 9.843750s CPU (85.7%)

RUN-1004 : used memory is 546 MB, reserved memory is 776 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.032848s wall, 1.562500s user + 0.093750s system = 1.656250s CPU (81.5%)

RUN-1004 : used memory is 567 MB, reserved memory is 795 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6412 instances
RUN-1001 : 4864 luts, 1400 seqs, 48 mslices, 29 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6686 nets
RUN-1001 : 3566 nets have 2 pins
RUN-1001 : 2224 nets have [3 - 5] pins
RUN-1001 : 481 nets have [6 - 10] pins
RUN-1001 : 231 nets have [11 - 20] pins
RUN-1001 : 180 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6410 instances, 4864 luts, 1400 seqs, 77 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57877e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6410.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(286): len = 1.25406e+06, overlap = 76.5
PHY-3002 : Step(287): len = 971538, overlap = 83.0625
PHY-3002 : Step(288): len = 629291, overlap = 130.875
PHY-3002 : Step(289): len = 509856, overlap = 182.25
PHY-3002 : Step(290): len = 385187, overlap = 225.469
PHY-3002 : Step(291): len = 349182, overlap = 253.781
PHY-3002 : Step(292): len = 281912, overlap = 275.156
PHY-3002 : Step(293): len = 261115, overlap = 283.344
PHY-3002 : Step(294): len = 236921, overlap = 301.125
PHY-3002 : Step(295): len = 225266, overlap = 321.188
PHY-3002 : Step(296): len = 213087, overlap = 339.625
PHY-3002 : Step(297): len = 196300, overlap = 359.969
PHY-3002 : Step(298): len = 180839, overlap = 383.219
PHY-3002 : Step(299): len = 165276, overlap = 390.969
PHY-3002 : Step(300): len = 160565, overlap = 394.156
PHY-3002 : Step(301): len = 156835, overlap = 395.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.08926e-06
PHY-3002 : Step(302): len = 153568, overlap = 393.031
PHY-3002 : Step(303): len = 154092, overlap = 394.844
PHY-3002 : Step(304): len = 151513, overlap = 393.75
PHY-3002 : Step(305): len = 153288, overlap = 392.094
PHY-3002 : Step(306): len = 157181, overlap = 393.344
PHY-3002 : Step(307): len = 154139, overlap = 386.188
PHY-3002 : Step(308): len = 155487, overlap = 379.406
PHY-3002 : Step(309): len = 156143, overlap = 371.281
PHY-3002 : Step(310): len = 154540, overlap = 369.313
PHY-3002 : Step(311): len = 155037, overlap = 368.5
PHY-3002 : Step(312): len = 151558, overlap = 370.313
PHY-3002 : Step(313): len = 151162, overlap = 368.375
PHY-3002 : Step(314): len = 149361, overlap = 361
PHY-3002 : Step(315): len = 150881, overlap = 356.469
PHY-3002 : Step(316): len = 153067, overlap = 354.25
PHY-3002 : Step(317): len = 150684, overlap = 356.813
PHY-3002 : Step(318): len = 151215, overlap = 354.219
PHY-3002 : Step(319): len = 151129, overlap = 352.094
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.17852e-06
PHY-3002 : Step(320): len = 149920, overlap = 348.375
PHY-3002 : Step(321): len = 151143, overlap = 345.375
PHY-3002 : Step(322): len = 152443, overlap = 345.188
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.76085e-06
PHY-3002 : Step(323): len = 154792, overlap = 344.156
PHY-3002 : Step(324): len = 158889, overlap = 337.25
PHY-3002 : Step(325): len = 172135, overlap = 307.813
PHY-3002 : Step(326): len = 192943, overlap = 251.75
PHY-3002 : Step(327): len = 193782, overlap = 243.875
PHY-3002 : Step(328): len = 194114, overlap = 243.406
PHY-3002 : Step(329): len = 191304, overlap = 248.281
PHY-3002 : Step(330): len = 191429, overlap = 243.406
PHY-3002 : Step(331): len = 192498, overlap = 245.281
PHY-3002 : Step(332): len = 190906, overlap = 230.781
PHY-3002 : Step(333): len = 190809, overlap = 219.813
PHY-3002 : Step(334): len = 192065, overlap = 212
PHY-3002 : Step(335): len = 192482, overlap = 214.25
PHY-3002 : Step(336): len = 192791, overlap = 217.844
PHY-3002 : Step(337): len = 194498, overlap = 215.188
PHY-3002 : Step(338): len = 194808, overlap = 212.094
PHY-3002 : Step(339): len = 196871, overlap = 207.625
PHY-3002 : Step(340): len = 198540, overlap = 209.188
PHY-3002 : Step(341): len = 198752, overlap = 207.594
PHY-3002 : Step(342): len = 199565, overlap = 200.375
PHY-3002 : Step(343): len = 200140, overlap = 192.594
PHY-3002 : Step(344): len = 200752, overlap = 188.656
PHY-3002 : Step(345): len = 201673, overlap = 181.844
PHY-3002 : Step(346): len = 202828, overlap = 170.125
PHY-3002 : Step(347): len = 202738, overlap = 167.125
PHY-3002 : Step(348): len = 202971, overlap = 163.563
PHY-3002 : Step(349): len = 203476, overlap = 159.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.35217e-05
PHY-3002 : Step(350): len = 204763, overlap = 153.063
PHY-3002 : Step(351): len = 205472, overlap = 150.313
PHY-3002 : Step(352): len = 207648, overlap = 143.313
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.034664s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 526512, over cnt = 2078(5%), over = 4723, worst = 20
PHY-1002 : len = 546424, over cnt = 1954(5%), over = 3875, worst = 12
PHY-1002 : len = 620064, over cnt = 1539(4%), over = 2671, worst = 11
PHY-1002 : len = 720552, over cnt = 802(2%), over = 1224, worst = 9
PHY-1002 : len = 780640, over cnt = 396(1%), over = 607, worst = 9
PHY-1001 : End global iterations;  1.021915s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (74.9%)

PHY-1001 : Congestion index: top1 = 86.88, top5 = 74.38, top10 = 66.25, top15 = 55.63.
PHY-3001 : End congestion estimation;  1.146499s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (76.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.01753e-06
PHY-3002 : Step(353): len = 202940, overlap = 221.25
PHY-3002 : Step(354): len = 202199, overlap = 244.688
PHY-3002 : Step(355): len = 188494, overlap = 293.844
PHY-3002 : Step(356): len = 181694, overlap = 314
PHY-3002 : Step(357): len = 165187, overlap = 344.469
PHY-3002 : Step(358): len = 153648, overlap = 364.594
PHY-3002 : Step(359): len = 146936, overlap = 374.375
PHY-3002 : Step(360): len = 143908, overlap = 375.344
PHY-3002 : Step(361): len = 139083, overlap = 379.531
PHY-3002 : Step(362): len = 138051, overlap = 379.094
PHY-3002 : Step(363): len = 133654, overlap = 379.313
PHY-3002 : Step(364): len = 132300, overlap = 379.219
PHY-3002 : Step(365): len = 130405, overlap = 380.063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.03506e-06
PHY-3002 : Step(366): len = 139439, overlap = 375.813
PHY-3002 : Step(367): len = 142708, overlap = 374.688
PHY-3002 : Step(368): len = 147081, overlap = 367.688
PHY-3002 : Step(369): len = 150218, overlap = 359.875
PHY-3002 : Step(370): len = 152360, overlap = 354.75
PHY-3002 : Step(371): len = 152486, overlap = 346.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.07012e-06
PHY-3002 : Step(372): len = 154962, overlap = 339.781
PHY-3002 : Step(373): len = 157262, overlap = 333.594
PHY-3002 : Step(374): len = 167578, overlap = 302.75
PHY-3002 : Step(375): len = 170835, overlap = 297.125
PHY-3002 : Step(376): len = 169352, overlap = 286.656
PHY-3002 : Step(377): len = 171188, overlap = 283.813
PHY-3002 : Step(378): len = 173600, overlap = 279.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.14025e-06
PHY-3002 : Step(379): len = 187989, overlap = 263.719
PHY-3002 : Step(380): len = 194394, overlap = 257.156
PHY-3002 : Step(381): len = 211439, overlap = 214.156
PHY-3002 : Step(382): len = 216513, overlap = 181.969
PHY-3002 : Step(383): len = 220023, overlap = 175.906
PHY-3002 : Step(384): len = 219326, overlap = 167.5
PHY-3002 : Step(385): len = 219474, overlap = 161.563
PHY-3002 : Step(386): len = 219445, overlap = 154.781
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.62805e-05
PHY-3002 : Step(387): len = 235129, overlap = 126.5
PHY-3002 : Step(388): len = 240741, overlap = 119.094
PHY-3002 : Step(389): len = 251094, overlap = 90.375
PHY-3002 : Step(390): len = 256226, overlap = 78.875
PHY-3002 : Step(391): len = 259222, overlap = 72.4688
PHY-3002 : Step(392): len = 257379, overlap = 64.1563
PHY-3002 : Step(393): len = 255631, overlap = 61.3438
PHY-3002 : Step(394): len = 255663, overlap = 59.875
PHY-3002 : Step(395): len = 256023, overlap = 61.875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.2561e-05
PHY-3002 : Step(396): len = 272637, overlap = 48.25
PHY-3002 : Step(397): len = 279534, overlap = 45.75
PHY-3002 : Step(398): len = 287893, overlap = 42.9375
PHY-3002 : Step(399): len = 292690, overlap = 32.4063
PHY-3002 : Step(400): len = 295057, overlap = 19.6875
PHY-3002 : Step(401): len = 295955, overlap = 16.875
PHY-3002 : Step(402): len = 294561, overlap = 17.5625
PHY-3002 : Step(403): len = 293763, overlap = 21.3125
PHY-3002 : Step(404): len = 293507, overlap = 24.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.5122e-05
PHY-3002 : Step(405): len = 308877, overlap = 12.3125
PHY-3002 : Step(406): len = 315717, overlap = 9.3125
PHY-3002 : Step(407): len = 323122, overlap = 6.25
PHY-3002 : Step(408): len = 327837, overlap = 5.34375
PHY-3002 : Step(409): len = 327238, overlap = 5.15625
PHY-3002 : Step(410): len = 326278, overlap = 6.40625
PHY-3002 : Step(411): len = 325042, overlap = 5.34375
PHY-3002 : Step(412): len = 324938, overlap = 6.25
PHY-3002 : Step(413): len = 325486, overlap = 6.0625
PHY-3002 : Step(414): len = 325290, overlap = 7.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000130244
PHY-3002 : Step(415): len = 340191, overlap = 4.5
PHY-3002 : Step(416): len = 346493, overlap = 2.875
PHY-3002 : Step(417): len = 352269, overlap = 2.8125
PHY-3002 : Step(418): len = 350760, overlap = 3.15625
PHY-3002 : Step(419): len = 350585, overlap = 3.21875
PHY-3002 : Step(420): len = 348861, overlap = 4.875
PHY-3002 : Step(421): len = 349535, overlap = 4.4375
PHY-3002 : Step(422): len = 349931, overlap = 3.78125
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000260488
PHY-3002 : Step(423): len = 361185, overlap = 3.4375
PHY-3002 : Step(424): len = 367603, overlap = 3.75
PHY-3002 : Step(425): len = 375051, overlap = 3.4375
PHY-3002 : Step(426): len = 377671, overlap = 3.625
PHY-3002 : Step(427): len = 378572, overlap = 1.5
PHY-3002 : Step(428): len = 378885, overlap = 1.125
PHY-3002 : Step(429): len = 379230, overlap = 1.375
PHY-3002 : Step(430): len = 379096, overlap = 1.4375
PHY-3002 : Step(431): len = 376967, overlap = 2.125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000520976
PHY-3002 : Step(432): len = 383330, overlap = 2.75
PHY-3002 : Step(433): len = 385776, overlap = 2.375
PHY-3002 : Step(434): len = 391057, overlap = 1.0625
PHY-3002 : Step(435): len = 390309, overlap = 1
PHY-3002 : Step(436): len = 390203, overlap = 1
PHY-3002 : Step(437): len = 390676, overlap = 1
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000874875
PHY-3002 : Step(438): len = 394769, overlap = 1.125
PHY-3002 : Step(439): len = 397016, overlap = 1.0625
PHY-3002 : Step(440): len = 399069, overlap = 1.4375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.07818e+06, over cnt = 436(1%), over = 632, worst = 6
PHY-1002 : len = 1.0829e+06, over cnt = 256(0%), over = 311, worst = 3
PHY-1002 : len = 1.08478e+06, over cnt = 166(0%), over = 195, worst = 3
PHY-1002 : len = 1.0806e+06, over cnt = 105(0%), over = 124, worst = 3
PHY-1002 : len = 1.07892e+06, over cnt = 71(0%), over = 84, worst = 3
PHY-1001 : End global iterations;  0.301318s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (57.0%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 43.75, top10 = 37.50, top15 = 35.00.
PHY-3001 : End congestion estimation;  0.444088s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (63.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000159517
PHY-3002 : Step(441): len = 392940, overlap = 11.6563
PHY-3002 : Step(442): len = 387489, overlap = 5.75
PHY-3002 : Step(443): len = 375259, overlap = 8.40625
PHY-3002 : Step(444): len = 366001, overlap = 8.1875
PHY-3002 : Step(445): len = 357362, overlap = 8.5625
PHY-3002 : Step(446): len = 347719, overlap = 8.21875
PHY-3002 : Step(447): len = 340480, overlap = 8.9375
PHY-3002 : Step(448): len = 334715, overlap = 11.0938
PHY-3002 : Step(449): len = 332452, overlap = 12.4375
PHY-3002 : Step(450): len = 330560, overlap = 11.9063
PHY-3002 : Step(451): len = 326969, overlap = 12.3438
PHY-3002 : Step(452): len = 326484, overlap = 11.3125
PHY-3002 : Step(453): len = 325240, overlap = 9.03125
PHY-3002 : Step(454): len = 325207, overlap = 8.53125
PHY-3002 : Step(455): len = 324874, overlap = 10.2813
PHY-3002 : Step(456): len = 324536, overlap = 10.4063
PHY-3002 : Step(457): len = 322538, overlap = 6.6875
PHY-3002 : Step(458): len = 322068, overlap = 8.5
PHY-3002 : Step(459): len = 321559, overlap = 9.03125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000319033
PHY-3002 : Step(460): len = 327918, overlap = 8.125
PHY-3002 : Step(461): len = 332828, overlap = 6.8125
PHY-3002 : Step(462): len = 338852, overlap = 6.96875
PHY-3002 : Step(463): len = 338948, overlap = 6.5
PHY-3002 : Step(464): len = 339124, overlap = 6
PHY-3002 : Step(465): len = 339943, overlap = 5.96875
PHY-3002 : Step(466): len = 341131, overlap = 5.96875
PHY-3002 : Step(467): len = 341446, overlap = 6.53125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00062159
PHY-3002 : Step(468): len = 347146, overlap = 5.4375
PHY-3002 : Step(469): len = 352496, overlap = 4.65625
PHY-3002 : Step(470): len = 358137, overlap = 4.5625
PHY-3002 : Step(471): len = 362484, overlap = 4.53125
PHY-3002 : Step(472): len = 365299, overlap = 3.625
PHY-3002 : Step(473): len = 365956, overlap = 4.125
PHY-3002 : Step(474): len = 366477, overlap = 4.03125
PHY-3002 : Step(475): len = 366828, overlap = 3.96875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00122333
PHY-3002 : Step(476): len = 369171, overlap = 4.25
PHY-3002 : Step(477): len = 372323, overlap = 2.84375
PHY-3002 : Step(478): len = 376279, overlap = 2.65625
PHY-3002 : Step(479): len = 380392, overlap = 2.3125
PHY-3002 : Step(480): len = 384534, overlap = 2.1875
PHY-3002 : Step(481): len = 385331, overlap = 1.625
PHY-3002 : Step(482): len = 385350, overlap = 1.59375
PHY-3002 : Step(483): len = 385132, overlap = 1.5
PHY-3002 : Step(484): len = 385130, overlap = 1.34375
PHY-3002 : Step(485): len = 385044, overlap = 1.59375
PHY-3002 : Step(486): len = 384823, overlap = 1.71875
PHY-3002 : Step(487): len = 384666, overlap = 1.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00223907
PHY-3002 : Step(488): len = 385788, overlap = 1
PHY-3002 : Step(489): len = 386964, overlap = 0.875
PHY-3002 : Step(490): len = 388785, overlap = 0.9375
PHY-3002 : Step(491): len = 391382, overlap = 0.96875
PHY-3002 : Step(492): len = 393668, overlap = 0.8125
PHY-3002 : Step(493): len = 395017, overlap = 0.59375
PHY-3002 : Step(494): len = 396244, overlap = 0.53125
PHY-3002 : Step(495): len = 397762, overlap = 0.5625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 62.44 peak overflow 0.63
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11878e+06, over cnt = 288(0%), over = 370, worst = 3
PHY-1002 : len = 1.12023e+06, over cnt = 193(0%), over = 239, worst = 3
PHY-1002 : len = 1.12085e+06, over cnt = 117(0%), over = 146, worst = 3
PHY-1002 : len = 1.1205e+06, over cnt = 86(0%), over = 106, worst = 3
PHY-1002 : len = 1.12043e+06, over cnt = 77(0%), over = 96, worst = 3
PHY-1001 : End global iterations;  0.287532s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.6%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 41.88, top10 = 38.75, top15 = 35.63.
PHY-1001 : End incremental global routing;  0.422097s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (29.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 30470, tnet num: 6684, tinst num: 6410, tnode num: 34930, tedge num: 49374.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.380182s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (28.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.212821s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (39.9%)

OPT-1001 : End physical optimization;  1.273352s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (40.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4864 LUT to BLE ...
SYN-4008 : Packed 4864 LUT and 556 SEQ to BLE.
SYN-4003 : Packing 844 remaining SEQ's ...
SYN-4005 : Packed 817 SEQ with LUT/SLICE
SYN-4006 : 3492 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4891/5039 primitive instances ...
PHY-3001 : End packing;  0.813887s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (51.8%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2910 instances
RUN-1001 : 1419 mslices, 1420 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6287 nets
RUN-1001 : 2888 nets have 2 pins
RUN-1001 : 2397 nets have [3 - 5] pins
RUN-1001 : 552 nets have [6 - 10] pins
RUN-1001 : 256 nets have [11 - 20] pins
RUN-1001 : 191 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2908 instances, 2839 slices, 10 macros(77 instances: 48 mslices 29 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 413149, Over = 9.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15544e+06, over cnt = 229(0%), over = 284, worst = 3
PHY-1002 : len = 1.15652e+06, over cnt = 156(0%), over = 195, worst = 2
PHY-1002 : len = 1.15717e+06, over cnt = 104(0%), over = 123, worst = 2
PHY-1002 : len = 1.15667e+06, over cnt = 69(0%), over = 81, worst = 2
PHY-1002 : len = 1.15651e+06, over cnt = 65(0%), over = 75, worst = 2
PHY-1001 : End global iterations;  0.285427s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.4%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.75, top10 = 38.75, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.450317s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (41.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.68753e-05
PHY-3002 : Step(496): len = 394926, overlap = 13
PHY-3002 : Step(497): len = 378782, overlap = 33.25
PHY-3002 : Step(498): len = 365738, overlap = 32.5
PHY-3002 : Step(499): len = 358125, overlap = 32
PHY-3002 : Step(500): len = 349361, overlap = 40.5
PHY-3002 : Step(501): len = 342388, overlap = 49.25
PHY-3002 : Step(502): len = 337246, overlap = 48.75
PHY-3002 : Step(503): len = 333875, overlap = 49
PHY-3002 : Step(504): len = 331911, overlap = 51.25
PHY-3002 : Step(505): len = 329876, overlap = 49.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.37507e-05
PHY-3002 : Step(506): len = 344262, overlap = 37
PHY-3002 : Step(507): len = 356085, overlap = 30.25
PHY-3002 : Step(508): len = 355050, overlap = 28.5
PHY-3002 : Step(509): len = 355961, overlap = 22
PHY-3002 : Step(510): len = 358286, overlap = 18.75
PHY-3002 : Step(511): len = 360181, overlap = 22
PHY-3002 : Step(512): len = 361033, overlap = 21.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000187501
PHY-3002 : Step(513): len = 372169, overlap = 17.75
PHY-3002 : Step(514): len = 383745, overlap = 15.75
PHY-3002 : Step(515): len = 385712, overlap = 13.5
PHY-3002 : Step(516): len = 388499, overlap = 12
PHY-3002 : Step(517): len = 392888, overlap = 15
PHY-3002 : Step(518): len = 397225, overlap = 15
PHY-3002 : Step(519): len = 399778, overlap = 14.25
PHY-3002 : Step(520): len = 401346, overlap = 13.75
PHY-3002 : Step(521): len = 402874, overlap = 14
PHY-3002 : Step(522): len = 403716, overlap = 12.25
PHY-3002 : Step(523): len = 404425, overlap = 11.25
PHY-3002 : Step(524): len = 405062, overlap = 12.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000373052
PHY-3002 : Step(525): len = 409586, overlap = 10.25
PHY-3002 : Step(526): len = 415617, overlap = 9.5
PHY-3002 : Step(527): len = 420993, overlap = 8.25
PHY-3002 : Step(528): len = 424150, overlap = 8.25
PHY-3002 : Step(529): len = 426474, overlap = 8.5
PHY-3002 : Step(530): len = 427835, overlap = 6.25
PHY-3002 : Step(531): len = 430047, overlap = 7.5
PHY-3002 : Step(532): len = 431548, overlap = 7
PHY-3002 : Step(533): len = 431877, overlap = 5.75
PHY-3002 : Step(534): len = 432118, overlap = 6.5
PHY-3002 : Step(535): len = 432115, overlap = 6
PHY-3002 : Step(536): len = 432312, overlap = 5.5
PHY-3002 : Step(537): len = 432282, overlap = 4.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000730021
PHY-3002 : Step(538): len = 435571, overlap = 5.75
PHY-3002 : Step(539): len = 438830, overlap = 4.75
PHY-3002 : Step(540): len = 440776, overlap = 4
PHY-3002 : Step(541): len = 441900, overlap = 4.25
PHY-3002 : Step(542): len = 442459, overlap = 5
PHY-3002 : Step(543): len = 442407, overlap = 5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00119711
PHY-3002 : Step(544): len = 444018, overlap = 5.25
PHY-3002 : Step(545): len = 445869, overlap = 3.75
PHY-3002 : Step(546): len = 447169, overlap = 4.75
PHY-3002 : Step(547): len = 448903, overlap = 3.75
PHY-3002 : Step(548): len = 449542, overlap = 4.5
PHY-3002 : Step(549): len = 449350, overlap = 4
PHY-3002 : Step(550): len = 449086, overlap = 3.5
PHY-3002 : Step(551): len = 448788, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.592578s wall, 0.531250s user + 0.203125s system = 0.734375s CPU (9.7%)

PHY-3001 : Trial Legalized: Len = 459259
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.26075e+06, over cnt = 162(0%), over = 181, worst = 2
PHY-1002 : len = 1.26153e+06, over cnt = 91(0%), over = 93, worst = 2
PHY-1002 : len = 1.26144e+06, over cnt = 58(0%), over = 58, worst = 1
PHY-1002 : len = 1.26066e+06, over cnt = 43(0%), over = 43, worst = 1
PHY-1002 : len = 1.25974e+06, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End global iterations;  0.275368s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (34.0%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 44.38, top10 = 40.00, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.444175s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (38.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000115935
PHY-3002 : Step(552): len = 436936, overlap = 4.25
PHY-3002 : Step(553): len = 425575, overlap = 8.5
PHY-3002 : Step(554): len = 418607, overlap = 13.25
PHY-3002 : Step(555): len = 413266, overlap = 12.25
PHY-3002 : Step(556): len = 411197, overlap = 11.5
PHY-3002 : Step(557): len = 407019, overlap = 12
PHY-3002 : Step(558): len = 405743, overlap = 12.25
PHY-3002 : Step(559): len = 403116, overlap = 13
PHY-3002 : Step(560): len = 402444, overlap = 13.5
PHY-3002 : Step(561): len = 401895, overlap = 12
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021196s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-3001 : Legalized: Len = 407259, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013427s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 407355, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13255e+06, over cnt = 219(0%), over = 255, worst = 2
PHY-1002 : len = 1.13347e+06, over cnt = 139(0%), over = 158, worst = 2
PHY-1002 : len = 1.13395e+06, over cnt = 65(0%), over = 72, worst = 2
PHY-1002 : len = 1.13386e+06, over cnt = 50(0%), over = 56, worst = 2
PHY-1002 : len = 1.13274e+06, over cnt = 40(0%), over = 46, worst = 2
PHY-1001 : End global iterations;  0.273686s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.5%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 40.63, top15 = 36.88.
PHY-1001 : End incremental global routing;  0.417534s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (33.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 11, tpin num: 30346, tnet num: 6285, tinst num: 2908, tnode num: 34185, tedge num: 50740.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.687297s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (47.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.765027s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (43.4%)

OPT-1001 : End physical optimization;  1.822460s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (42.9%)

RUN-1003 : finish command "place" in  35.151776s wall, 8.109375s user + 1.453125s system = 9.562500s CPU (27.2%)

RUN-1004 : used memory is 698 MB, reserved memory is 915 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Utilization Statistics
#lut                     5381   out of  19600   27.45%
#reg                     1400   out of  19600    7.14%
#le                      5408
  #lut only              4008   out of   5408   74.11%
  #reg only                27   out of   5408    0.50%
  #lut&reg               1373   out of   5408   25.39%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
  spi_miso       INPUT        G14        LVCMOS25          N/A           N/A        NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
   spi_clk      OUTPUT         B8        LVCMOS33           8            N/A        NONE    
  spi_mosi      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
   spi_ss       OUTPUT        E12        LVCMOS33           8            N/A        NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D16        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         M1        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         D3        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        F12        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         M3        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT        P15        LVCMOS25           8            N/A        NONE    
  ioPin1[1]      INOUT         F1        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         B5        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5408  |5304   |77     |1408   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2910 instances
RUN-1001 : 1419 mslices, 1420 lslices, 32 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6287 nets
RUN-1001 : 2888 nets have 2 pins
RUN-1001 : 2397 nets have [3 - 5] pins
RUN-1001 : 552 nets have [6 - 10] pins
RUN-1001 : 256 nets have [11 - 20] pins
RUN-1001 : 191 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13255e+06, over cnt = 219(0%), over = 255, worst = 2
PHY-1002 : len = 1.13347e+06, over cnt = 139(0%), over = 158, worst = 2
PHY-1002 : len = 1.13424e+06, over cnt = 73(0%), over = 83, worst = 2
PHY-1002 : len = 1.13111e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1002 : len = 1.11625e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.283415s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (38.6%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.63, top10 = 40.00, top15 = 36.25.
PHY-1001 : End global routing;  0.576858s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (48.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.057393s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (27.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70912, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000021s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.47382e+06, over cnt = 282(0%), over = 282, worst = 1
PHY-1001 : End Routed; 12.569386s wall, 8.015625s user + 0.203125s system = 8.218750s CPU (65.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.46182e+06, over cnt = 77(0%), over = 77, worst = 1
PHY-1001 : End DR Iter 1; 0.673246s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (76.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.46063e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End DR Iter 2; 0.138269s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.46057e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.070095s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (66.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.4606e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.4606e+06
PHY-1001 : End DR Iter 4; 0.063906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (24.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.509346s wall, 10.500000s user + 0.375000s system = 10.875000s CPU (62.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.413968s wall, 10.906250s user + 0.390625s system = 11.296875s CPU (61.3%)

RUN-1004 : used memory is 780 MB, reserved memory is 920 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        32
  #input                    4
  #output                  11
  #inout                   17

Utilization Statistics
#lut                     5381   out of  19600   27.45%
#reg                     1400   out of  19600    7.14%
#le                      5408
  #lut only              4008   out of   5408   74.11%
  #reg only                27   out of   5408    0.50%
  #lut&reg               1373   out of   5408   25.39%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       32   out of    188   17.02%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
  spi_miso       INPUT        G14        LVCMOS25          N/A           N/A        NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
   spi_clk      OUTPUT         B8        LVCMOS33           8            N/A        NONE    
  spi_mosi      OUTPUT        D12        LVCMOS33           8            N/A        NONE    
   spi_ss       OUTPUT        E12        LVCMOS33           8            N/A        NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D16        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         M1        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT         D3        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        F12        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         M3        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT        P15        LVCMOS25           8            N/A        NONE    
  ioPin1[1]      INOUT         F1        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         B5        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5408  |5304   |77     |1408   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2856  
    #2          2       1485  
    #3          3       470   
    #4          4       442   
    #5        5-10      593   
    #6        11-50     387   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.66            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.379601s wall, 1.734375s user + 0.156250s system = 1.890625s CPU (79.5%)

RUN-1004 : used memory is 782 MB, reserved memory is 921 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2910
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6287, pip num: 85672
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2763 valid insts, and 224274 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.472308s wall, 75.796875s user + 0.250000s system = 76.046875s CPU (897.6%)

RUN-1004 : used memory is 864 MB, reserved memory is 991 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.353304s wall, 1.859375s user + 0.140625s system = 2.000000s CPU (85.0%)

RUN-1004 : used memory is 670 MB, reserved memory is 782 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = L12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22630/253 useful/useless nets, 22112/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 578 better
SYN-1014 : Optimize round 2
SYN-1032 : 22511/15 useful/useless nets, 21994/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22509/1 useful/useless nets, 21992/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22498/3 useful/useless nets, 21981/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.486330s wall, 2.609375s user + 0.171875s system = 2.781250s CPU (79.8%)

RUN-1004 : used memory is 686 MB, reserved memory is 798 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19817
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6413
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1418
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                  29
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18399  |1418   |55     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.590809s wall, 1.281250s user + 0.125000s system = 1.406250s CPU (88.4%)

RUN-1004 : used memory is 709 MB, reserved memory is 823 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20440/15 useful/useless nets, 20043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 20870/249 useful/useless nets, 20480/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21331/61 useful/useless nets, 20927/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.80), #lev = 4 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 182 (3.69), #lev = 4 (1.87)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 602 instances into 187 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.95 sec, map = 5159.96 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5107
  #lut4                  4023
  #lut5                   882
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5107   out of  19600   26.06%
#reg                     1409   out of  19600    7.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4905   |202    |1417   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 112 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.565326s wall, 9.546875s user + 0.171875s system = 9.718750s CPU (84.0%)

RUN-1004 : used memory is 741 MB, reserved memory is 852 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.005361s wall, 1.671875s user + 0.109375s system = 1.781250s CPU (88.8%)

RUN-1004 : used memory is 748 MB, reserved memory is 860 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6465 instances
RUN-1001 : 4904 luts, 1409 seqs, 52 mslices, 31 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6764 nets
RUN-1001 : 3617 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 488 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 182 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6463 instances, 4904 luts, 1409 seqs, 83 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57525e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6463.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(562): len = 1.23939e+06, overlap = 76.5
PHY-3002 : Step(563): len = 940962, overlap = 82.9375
PHY-3002 : Step(564): len = 636745, overlap = 140.781
PHY-3002 : Step(565): len = 514268, overlap = 197
PHY-3002 : Step(566): len = 375598, overlap = 233.406
PHY-3002 : Step(567): len = 336829, overlap = 260.156
PHY-3002 : Step(568): len = 287035, overlap = 273.25
PHY-3002 : Step(569): len = 263762, overlap = 286.563
PHY-3002 : Step(570): len = 244924, overlap = 305.969
PHY-3002 : Step(571): len = 234095, overlap = 317.563
PHY-3002 : Step(572): len = 207691, overlap = 350.844
PHY-3002 : Step(573): len = 182460, overlap = 363.375
PHY-3002 : Step(574): len = 179752, overlap = 368.688
PHY-3002 : Step(575): len = 171907, overlap = 372.938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.5672e-06
PHY-3002 : Step(576): len = 170428, overlap = 370.813
PHY-3002 : Step(577): len = 171647, overlap = 373.313
PHY-3002 : Step(578): len = 171387, overlap = 370.063
PHY-3002 : Step(579): len = 175740, overlap = 370.469
PHY-3002 : Step(580): len = 174231, overlap = 361.25
PHY-3002 : Step(581): len = 172681, overlap = 355.656
PHY-3002 : Step(582): len = 173411, overlap = 350.75
PHY-3002 : Step(583): len = 172600, overlap = 344.156
PHY-3002 : Step(584): len = 170041, overlap = 342.344
PHY-3002 : Step(585): len = 169736, overlap = 340.5
PHY-3002 : Step(586): len = 168151, overlap = 336.469
PHY-3002 : Step(587): len = 168838, overlap = 330.938
PHY-3002 : Step(588): len = 168612, overlap = 336.656
PHY-3002 : Step(589): len = 167594, overlap = 326.656
PHY-3002 : Step(590): len = 168579, overlap = 320
PHY-3002 : Step(591): len = 165957, overlap = 314.375
PHY-3002 : Step(592): len = 165614, overlap = 321.594
PHY-3002 : Step(593): len = 164334, overlap = 322.156
PHY-3002 : Step(594): len = 163026, overlap = 329.844
PHY-3002 : Step(595): len = 161341, overlap = 328.75
PHY-3002 : Step(596): len = 161128, overlap = 315.281
PHY-3002 : Step(597): len = 161623, overlap = 307.875
PHY-3002 : Step(598): len = 159722, overlap = 309.375
PHY-3002 : Step(599): len = 159709, overlap = 309.063
PHY-3002 : Step(600): len = 159551, overlap = 312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.13441e-06
PHY-3002 : Step(601): len = 161180, overlap = 308.219
PHY-3002 : Step(602): len = 162184, overlap = 307.938
PHY-3002 : Step(603): len = 165998, overlap = 300.188
PHY-3002 : Step(604): len = 167919, overlap = 296.906
PHY-3002 : Step(605): len = 171642, overlap = 287.656
PHY-3002 : Step(606): len = 177754, overlap = 263.75
PHY-3002 : Step(607): len = 183083, overlap = 231.5
PHY-3002 : Step(608): len = 185348, overlap = 227.531
PHY-3002 : Step(609): len = 189924, overlap = 220.594
PHY-3002 : Step(610): len = 190146, overlap = 218.781
PHY-3002 : Step(611): len = 190405, overlap = 215.063
PHY-3002 : Step(612): len = 191420, overlap = 216.625
PHY-3002 : Step(613): len = 190642, overlap = 223.125
PHY-3002 : Step(614): len = 191177, overlap = 224.813
PHY-3002 : Step(615): len = 192839, overlap = 223.781
PHY-3002 : Step(616): len = 193016, overlap = 224.375
PHY-3002 : Step(617): len = 193818, overlap = 226.688
PHY-3002 : Step(618): len = 193739, overlap = 226.063
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.02688e-05
PHY-3002 : Step(619): len = 195045, overlap = 220.844
PHY-3002 : Step(620): len = 196051, overlap = 222.5
PHY-3002 : Step(621): len = 197694, overlap = 221.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.059327s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 512432, over cnt = 2098(5%), over = 5233, worst = 16
PHY-1002 : len = 530728, over cnt = 2019(5%), over = 4480, worst = 12
PHY-1002 : len = 621944, over cnt = 1601(4%), over = 3181, worst = 9
PHY-1002 : len = 728520, over cnt = 993(2%), over = 1785, worst = 7
PHY-1002 : len = 821944, over cnt = 662(1%), over = 1150, worst = 7
PHY-1001 : End global iterations;  1.380140s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (72.5%)

PHY-1001 : Congestion index: top1 = 91.25, top5 = 78.13, top10 = 68.75, top15 = 53.75.
PHY-3001 : End congestion estimation;  1.504801s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (70.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.79274e-07
PHY-3002 : Step(622): len = 196745, overlap = 265.969
PHY-3002 : Step(623): len = 194061, overlap = 279.156
PHY-3002 : Step(624): len = 181725, overlap = 309.781
PHY-3002 : Step(625): len = 177824, overlap = 318.156
PHY-3002 : Step(626): len = 162020, overlap = 341.781
PHY-3002 : Step(627): len = 155619, overlap = 366.25
PHY-3002 : Step(628): len = 148113, overlap = 373.844
PHY-3002 : Step(629): len = 144934, overlap = 379.688
PHY-3002 : Step(630): len = 140986, overlap = 380.938
PHY-3002 : Step(631): len = 136155, overlap = 383.969
PHY-3002 : Step(632): len = 134756, overlap = 385.625
PHY-3002 : Step(633): len = 131950, overlap = 387.844
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.55855e-06
PHY-3002 : Step(634): len = 133437, overlap = 382.656
PHY-3002 : Step(635): len = 134168, overlap = 382.219
PHY-3002 : Step(636): len = 139603, overlap = 375.969
PHY-3002 : Step(637): len = 141651, overlap = 374.219
PHY-3002 : Step(638): len = 142112, overlap = 374
PHY-3002 : Step(639): len = 144467, overlap = 368.188
PHY-3002 : Step(640): len = 145376, overlap = 366.531
PHY-3002 : Step(641): len = 145096, overlap = 362.313
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.1171e-06
PHY-3002 : Step(642): len = 150924, overlap = 347.406
PHY-3002 : Step(643): len = 156861, overlap = 340.563
PHY-3002 : Step(644): len = 167096, overlap = 325.188
PHY-3002 : Step(645): len = 172795, overlap = 307.281
PHY-3002 : Step(646): len = 170144, overlap = 308.344
PHY-3002 : Step(647): len = 171053, overlap = 302.813
PHY-3002 : Step(648): len = 171422, overlap = 299.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.23419e-06
PHY-3002 : Step(649): len = 179454, overlap = 290.5
PHY-3002 : Step(650): len = 183244, overlap = 289.375
PHY-3002 : Step(651): len = 196543, overlap = 274.75
PHY-3002 : Step(652): len = 208311, overlap = 245.063
PHY-3002 : Step(653): len = 204135, overlap = 230.406
PHY-3002 : Step(654): len = 200229, overlap = 233.594
PHY-3002 : Step(655): len = 199847, overlap = 233.969
PHY-3002 : Step(656): len = 197108, overlap = 234.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.23624e-05
PHY-3002 : Step(657): len = 220428, overlap = 178.094
PHY-3002 : Step(658): len = 230167, overlap = 156.625
PHY-3002 : Step(659): len = 239236, overlap = 123.125
PHY-3002 : Step(660): len = 241647, overlap = 107.75
PHY-3002 : Step(661): len = 243782, overlap = 106.563
PHY-3002 : Step(662): len = 242335, overlap = 103.156
PHY-3002 : Step(663): len = 241081, overlap = 98.0938
PHY-3002 : Step(664): len = 241186, overlap = 96.8125
PHY-3002 : Step(665): len = 241298, overlap = 98.5313
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.47247e-05
PHY-3002 : Step(666): len = 264043, overlap = 68
PHY-3002 : Step(667): len = 271530, overlap = 58.3125
PHY-3002 : Step(668): len = 277440, overlap = 48.3125
PHY-3002 : Step(669): len = 280684, overlap = 33.0938
PHY-3002 : Step(670): len = 282558, overlap = 24.9688
PHY-3002 : Step(671): len = 280766, overlap = 25.4063
PHY-3002 : Step(672): len = 281160, overlap = 23.4688
PHY-3002 : Step(673): len = 280680, overlap = 24.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 4.94495e-05
PHY-3002 : Step(674): len = 300016, overlap = 18.0313
PHY-3002 : Step(675): len = 308556, overlap = 15.6563
PHY-3002 : Step(676): len = 317462, overlap = 14.9375
PHY-3002 : Step(677): len = 320381, overlap = 11.0625
PHY-3002 : Step(678): len = 319633, overlap = 11.4063
PHY-3002 : Step(679): len = 316008, overlap = 10.75
PHY-3002 : Step(680): len = 315730, overlap = 9.78125
PHY-3002 : Step(681): len = 316116, overlap = 9.09375
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 9.8899e-05
PHY-3002 : Step(682): len = 330694, overlap = 7.75
PHY-3002 : Step(683): len = 339133, overlap = 7.09375
PHY-3002 : Step(684): len = 345803, overlap = 7.78125
PHY-3002 : Step(685): len = 349331, overlap = 6.09375
PHY-3002 : Step(686): len = 348564, overlap = 6.28125
PHY-3002 : Step(687): len = 346999, overlap = 7.125
PHY-3002 : Step(688): len = 347680, overlap = 6.84375
PHY-3002 : Step(689): len = 347861, overlap = 4.9375
PHY-3002 : Step(690): len = 348372, overlap = 4.25
PHY-3002 : Step(691): len = 348758, overlap = 3.25
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000197798
PHY-3002 : Step(692): len = 358696, overlap = 3.3125
PHY-3002 : Step(693): len = 363765, overlap = 3.25
PHY-3002 : Step(694): len = 370807, overlap = 2.125
PHY-3002 : Step(695): len = 367075, overlap = 2.125
PHY-3002 : Step(696): len = 366158, overlap = 2.25
PHY-3002 : Step(697): len = 364938, overlap = 2.3125
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000341136
PHY-3002 : Step(698): len = 372260, overlap = 1.78125
PHY-3002 : Step(699): len = 377522, overlap = 1.65625
PHY-3002 : Step(700): len = 384488, overlap = 1.4375
PHY-3002 : Step(701): len = 386821, overlap = 1.375
PHY-3002 : Step(702): len = 387374, overlap = 1
PHY-3002 : Step(703): len = 387529, overlap = 1.1875
PHY-3002 : Step(704): len = 387235, overlap = 0.75
PHY-3002 : Step(705): len = 387401, overlap = 0.75
PHY-3002 : Step(706): len = 386739, overlap = 0.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.02318e+06, over cnt = 517(1%), over = 804, worst = 7
PHY-1002 : len = 1.03185e+06, over cnt = 260(0%), over = 339, worst = 4
PHY-1002 : len = 1.03342e+06, over cnt = 187(0%), over = 243, worst = 4
PHY-1002 : len = 1.03265e+06, over cnt = 128(0%), over = 168, worst = 4
PHY-1002 : len = 1.03034e+06, over cnt = 73(0%), over = 97, worst = 4
PHY-1001 : End global iterations;  0.310030s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (35.3%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 44.38, top10 = 38.13, top15 = 34.38.
PHY-3001 : End congestion estimation;  0.460917s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (54.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000117257
PHY-3002 : Step(707): len = 384717, overlap = 22.6875
PHY-3002 : Step(708): len = 382710, overlap = 15
PHY-3002 : Step(709): len = 367965, overlap = 8.84375
PHY-3002 : Step(710): len = 358423, overlap = 12.875
PHY-3002 : Step(711): len = 347984, overlap = 11.7813
PHY-3002 : Step(712): len = 341273, overlap = 13.9063
PHY-3002 : Step(713): len = 333060, overlap = 10.4688
PHY-3002 : Step(714): len = 327910, overlap = 11.1563
PHY-3002 : Step(715): len = 326121, overlap = 10.625
PHY-3002 : Step(716): len = 322762, overlap = 13.5
PHY-3002 : Step(717): len = 321233, overlap = 15.5313
PHY-3002 : Step(718): len = 318433, overlap = 16.125
PHY-3002 : Step(719): len = 314368, overlap = 21.5938
PHY-3002 : Step(720): len = 313301, overlap = 20.5625
PHY-3002 : Step(721): len = 312386, overlap = 16.9063
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000234514
PHY-3002 : Step(722): len = 319709, overlap = 11.75
PHY-3002 : Step(723): len = 325749, overlap = 11.0625
PHY-3002 : Step(724): len = 333506, overlap = 11.625
PHY-3002 : Step(725): len = 335354, overlap = 10.5938
PHY-3002 : Step(726): len = 335587, overlap = 10.3125
PHY-3002 : Step(727): len = 335955, overlap = 10.2813
PHY-3002 : Step(728): len = 335282, overlap = 9.84375
PHY-3002 : Step(729): len = 335003, overlap = 10
PHY-3002 : Step(730): len = 334701, overlap = 10.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000469028
PHY-3002 : Step(731): len = 339513, overlap = 7.6875
PHY-3002 : Step(732): len = 342900, overlap = 7.84375
PHY-3002 : Step(733): len = 349165, overlap = 7.03125
PHY-3002 : Step(734): len = 353577, overlap = 7
PHY-3002 : Step(735): len = 356335, overlap = 7.6875
PHY-3002 : Step(736): len = 359203, overlap = 5.90625
PHY-3002 : Step(737): len = 359686, overlap = 5.375
PHY-3002 : Step(738): len = 359737, overlap = 5.125
PHY-3002 : Step(739): len = 360009, overlap = 4.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000878728
PHY-3002 : Step(740): len = 362278, overlap = 4
PHY-3002 : Step(741): len = 365172, overlap = 3.75
PHY-3002 : Step(742): len = 367593, overlap = 3.71875
PHY-3002 : Step(743): len = 370153, overlap = 4.28125
PHY-3002 : Step(744): len = 372862, overlap = 4.28125
PHY-3002 : Step(745): len = 376300, overlap = 3.1875
PHY-3002 : Step(746): len = 378356, overlap = 2.71875
PHY-3002 : Step(747): len = 379027, overlap = 3.09375
PHY-3002 : Step(748): len = 379541, overlap = 3.03125
PHY-3002 : Step(749): len = 379858, overlap = 3
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00158461
PHY-3002 : Step(750): len = 380865, overlap = 2.96875
PHY-3002 : Step(751): len = 383284, overlap = 2.9375
PHY-3002 : Step(752): len = 385347, overlap = 2.53125
PHY-3002 : Step(753): len = 386750, overlap = 2.375
PHY-3002 : Step(754): len = 387703, overlap = 2.21875
PHY-3002 : Step(755): len = 388789, overlap = 1.75
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 73.00 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.08362e+06, over cnt = 304(0%), over = 446, worst = 5
PHY-1002 : len = 1.08566e+06, over cnt = 183(0%), over = 260, worst = 5
PHY-1002 : len = 1.08618e+06, over cnt = 142(0%), over = 206, worst = 5
PHY-1002 : len = 1.08582e+06, over cnt = 125(0%), over = 182, worst = 5
PHY-1002 : len = 1.07879e+06, over cnt = 84(0%), over = 120, worst = 4
PHY-1001 : End global iterations;  0.285834s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.3%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.75, top10 = 38.13, top15 = 35.63.
PHY-1001 : End incremental global routing;  0.421613s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (55.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30760, tnet num: 6740, tinst num: 6463, tnode num: 35266, tedge num: 49843.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.370267s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (84.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.195323s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (78.4%)

OPT-1001 : End physical optimization;  1.255372s wall, 0.953125s user + 0.015625s system = 0.968750s CPU (77.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4904 LUT to BLE ...
SYN-4008 : Packed 4904 LUT and 557 SEQ to BLE.
SYN-4003 : Packing 852 remaining SEQ's ...
SYN-4005 : Packed 838 SEQ with LUT/SLICE
SYN-4006 : 3510 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4918/5070 primitive instances ...
PHY-3001 : End packing;  0.789924s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (91.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2912 instances
RUN-1001 : 1421 mslices, 1422 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2912 nets have 2 pins
RUN-1001 : 2431 nets have [3 - 5] pins
RUN-1001 : 568 nets have [6 - 10] pins
RUN-1001 : 254 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2910 instances, 2843 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 404483, Over = 19
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.10622e+06, over cnt = 240(0%), over = 296, worst = 4
PHY-1002 : len = 1.10745e+06, over cnt = 142(0%), over = 166, worst = 3
PHY-1002 : len = 1.10798e+06, over cnt = 94(0%), over = 105, worst = 2
PHY-1002 : len = 1.10665e+06, over cnt = 56(0%), over = 63, worst = 2
PHY-1002 : len = 1.1051e+06, over cnt = 35(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  0.307530s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (30.5%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 43.13, top10 = 38.75, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.480366s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (52.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.64769e-05
PHY-3002 : Step(756): len = 387589, overlap = 23.75
PHY-3002 : Step(757): len = 372894, overlap = 38.75
PHY-3002 : Step(758): len = 359721, overlap = 38
PHY-3002 : Step(759): len = 353073, overlap = 43.5
PHY-3002 : Step(760): len = 346597, overlap = 39.5
PHY-3002 : Step(761): len = 340648, overlap = 44.75
PHY-3002 : Step(762): len = 334794, overlap = 46.75
PHY-3002 : Step(763): len = 332024, overlap = 49.5
PHY-3002 : Step(764): len = 329714, overlap = 50
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.29538e-05
PHY-3002 : Step(765): len = 344785, overlap = 39.75
PHY-3002 : Step(766): len = 357274, overlap = 36.5
PHY-3002 : Step(767): len = 357067, overlap = 31.5
PHY-3002 : Step(768): len = 358005, overlap = 30
PHY-3002 : Step(769): len = 360362, overlap = 30
PHY-3002 : Step(770): len = 361715, overlap = 29.25
PHY-3002 : Step(771): len = 362821, overlap = 31
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000185908
PHY-3002 : Step(772): len = 374848, overlap = 22.25
PHY-3002 : Step(773): len = 386270, overlap = 18.75
PHY-3002 : Step(774): len = 387857, overlap = 18.5
PHY-3002 : Step(775): len = 391116, overlap = 16.5
PHY-3002 : Step(776): len = 396719, overlap = 12.5
PHY-3002 : Step(777): len = 401211, overlap = 13.75
PHY-3002 : Step(778): len = 404186, overlap = 11.5
PHY-3002 : Step(779): len = 406508, overlap = 8
PHY-3002 : Step(780): len = 408422, overlap = 10.25
PHY-3002 : Step(781): len = 409589, overlap = 9.25
PHY-3002 : Step(782): len = 409868, overlap = 9
PHY-3002 : Step(783): len = 409704, overlap = 11.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000371055
PHY-3002 : Step(784): len = 415659, overlap = 8.75
PHY-3002 : Step(785): len = 424082, overlap = 5.5
PHY-3002 : Step(786): len = 429211, overlap = 4.5
PHY-3002 : Step(787): len = 430821, overlap = 5.75
PHY-3002 : Step(788): len = 432197, overlap = 7
PHY-3002 : Step(789): len = 433360, overlap = 7.5
PHY-3002 : Step(790): len = 434887, overlap = 7
PHY-3002 : Step(791): len = 436580, overlap = 5.25
PHY-3002 : Step(792): len = 437161, overlap = 5.25
PHY-3002 : Step(793): len = 437449, overlap = 5.25
PHY-3002 : Step(794): len = 437675, overlap = 5
PHY-3002 : Step(795): len = 437531, overlap = 5
PHY-3002 : Step(796): len = 437088, overlap = 7
PHY-3002 : Step(797): len = 436465, overlap = 7.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000730905
PHY-3002 : Step(798): len = 440332, overlap = 5.75
PHY-3002 : Step(799): len = 444582, overlap = 4.75
PHY-3002 : Step(800): len = 446182, overlap = 5.25
PHY-3002 : Step(801): len = 445911, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0014049
PHY-3002 : Step(802): len = 448079, overlap = 4.75
PHY-3002 : Step(803): len = 452008, overlap = 4
PHY-3002 : Step(804): len = 454941, overlap = 4.25
PHY-3002 : Step(805): len = 455238, overlap = 4
PHY-3002 : Step(806): len = 455400, overlap = 4
PHY-3002 : Step(807): len = 455526, overlap = 4
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.394750s wall, 0.484375s user + 0.421875s system = 0.906250s CPU (12.3%)

PHY-3001 : Trial Legalized: Len = 464816
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.25114e+06, over cnt = 143(0%), over = 163, worst = 3
PHY-1002 : len = 1.2517e+06, over cnt = 97(0%), over = 104, worst = 2
PHY-1002 : len = 1.2517e+06, over cnt = 57(0%), over = 57, worst = 1
PHY-1002 : len = 1.2512e+06, over cnt = 30(0%), over = 30, worst = 1
PHY-1002 : len = 1.24932e+06, over cnt = 19(0%), over = 19, worst = 1
PHY-1001 : End global iterations;  0.304190s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (56.5%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 46.25, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.485653s wall, 0.328125s user + 0.031250s system = 0.359375s CPU (74.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000114252
PHY-3002 : Step(808): len = 439792, overlap = 4
PHY-3002 : Step(809): len = 428283, overlap = 9.5
PHY-3002 : Step(810): len = 421673, overlap = 14.5
PHY-3002 : Step(811): len = 416375, overlap = 15
PHY-3002 : Step(812): len = 414054, overlap = 13.75
PHY-3002 : Step(813): len = 410401, overlap = 12.75
PHY-3002 : Step(814): len = 407315, overlap = 11.75
PHY-3002 : Step(815): len = 405220, overlap = 11
PHY-3002 : Step(816): len = 403472, overlap = 10.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021613s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.3%)

PHY-3001 : Legalized: Len = 410268, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.012514s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 9 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 410398, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11503e+06, over cnt = 191(0%), over = 211, worst = 2
PHY-1002 : len = 1.11606e+06, over cnt = 108(0%), over = 114, worst = 2
PHY-1002 : len = 1.11667e+06, over cnt = 52(0%), over = 52, worst = 1
PHY-1002 : len = 1.11658e+06, over cnt = 36(0%), over = 36, worst = 1
PHY-1002 : len = 1.11412e+06, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End global iterations;  0.278206s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (89.9%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 41.25, top15 = 37.50.
PHY-1001 : End incremental global routing;  0.427644s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (91.3%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30703, tnet num: 6338, tinst num: 2910, tnode num: 34603, tedge num: 51339.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.637644s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (93.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.729160s wall, 1.578125s user + 0.015625s system = 1.593750s CPU (92.2%)

OPT-1001 : End physical optimization;  1.788283s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (91.7%)

RUN-1003 : finish command "place" in  33.472764s wall, 9.125000s user + 1.140625s system = 10.265625s CPU (30.7%)

RUN-1004 : used memory is 837 MB, reserved memory is 954 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5447   out of  19600   27.79%
#reg                     1409   out of  19600    7.19%
#le                      5461
  #lut only              4052   out of   5461   74.20%
  #reg only                14   out of   5461    0.26%
  #lut&reg               1395   out of   5461   25.54%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5461  |5370   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2912 instances
RUN-1001 : 1421 mslices, 1422 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2912 nets have 2 pins
RUN-1001 : 2431 nets have [3 - 5] pins
RUN-1001 : 568 nets have [6 - 10] pins
RUN-1001 : 254 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11503e+06, over cnt = 191(0%), over = 211, worst = 2
PHY-1002 : len = 1.11606e+06, over cnt = 108(0%), over = 114, worst = 2
PHY-1002 : len = 1.11671e+06, over cnt = 55(0%), over = 55, worst = 1
PHY-1002 : len = 1.11134e+06, over cnt = 35(0%), over = 35, worst = 1
PHY-1002 : len = 1.10693e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1002 : len = 1.10678e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.294932s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (37.1%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.63, top15 = 36.88.
PHY-1001 : End global routing;  0.645784s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (72.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.058812s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (106.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70544, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.44744e+06, over cnt = 246(0%), over = 247, worst = 2
PHY-1001 : End Routed; 13.017109s wall, 9.875000s user + 0.125000s system = 10.000000s CPU (76.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.43495e+06, over cnt = 62(0%), over = 62, worst = 1
PHY-1001 : End DR Iter 1; 0.510385s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (110.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.43462e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1001 : End DR Iter 2; 0.136060s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (68.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.43423e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End DR Iter 3; 0.057749s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.43415e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.43415e+06
PHY-1001 : End DR Iter 4; 0.066692s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (70.3%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.520442s wall, 13.875000s user + 0.375000s system = 14.250000s CPU (81.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.457670s wall, 14.468750s user + 0.390625s system = 14.859375s CPU (80.5%)

RUN-1004 : used memory is 902 MB, reserved memory is 1022 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5447   out of  19600   27.79%
#reg                     1409   out of  19600    7.19%
#le                      5461
  #lut only              4052   out of   5461   74.20%
  #reg only                14   out of   5461    0.26%
  #lut&reg               1395   out of   5461   25.54%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5461  |5370   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2882  
    #2          2       1526  
    #3          3       494   
    #4          4       411   
    #5        5-10      601   
    #6        11-50     393   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.66            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.313912s wall, 1.968750s user + 0.125000s system = 2.093750s CPU (90.5%)

RUN-1004 : used memory is 902 MB, reserved memory is 1022 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2912
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6362, pip num: 85825
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2767 valid insts, and 224762 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.224422s wall, 73.312500s user + 0.234375s system = 73.546875s CPU (894.2%)

RUN-1004 : used memory is 952 MB, reserved memory is 1070 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.347222s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (75.9%)

RUN-1004 : used memory is 766 MB, reserved memory is 940 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22630/253 useful/useless nets, 22112/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 578 better
SYN-1014 : Optimize round 2
SYN-1032 : 22511/15 useful/useless nets, 21994/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22509/1 useful/useless nets, 21992/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22498/3 useful/useless nets, 21981/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.476859s wall, 2.562500s user + 0.140625s system = 2.703125s CPU (77.7%)

RUN-1004 : used memory is 772 MB, reserved memory is 943 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19817
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6413
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1418
  #LATCH                    0
#MACRO_ADD                 16
#MACRO_EQ                  29
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18399  |1418   |55     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.616729s wall, 1.234375s user + 0.093750s system = 1.328125s CPU (82.1%)

RUN-1004 : used memory is 784 MB, reserved memory is 952 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20440/15 useful/useless nets, 20043/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 226 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 9 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 17 instances.
SYN-1032 : 20870/249 useful/useless nets, 20480/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21331/61 useful/useless nets, 20927/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 178 (3.80), #lev = 4 (2.05)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 182 (3.69), #lev = 4 (1.87)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 602 instances into 187 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.96 sec, map = 5915.41 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5107
  #lut4                  4023
  #lut5                   882
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             202

Utilization Statistics
#lut                     5107   out of  19600   26.06%
#reg                     1409   out of  19600    7.19%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4905   |202    |1417   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 112 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.776472s wall, 8.718750s user + 0.062500s system = 8.781250s CPU (74.6%)

RUN-1004 : used memory is 810 MB, reserved memory is 968 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.026526s wall, 1.500000s user + 0.109375s system = 1.609375s CPU (79.4%)

RUN-1004 : used memory is 811 MB, reserved memory is 968 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6465 instances
RUN-1001 : 4904 luts, 1409 seqs, 52 mslices, 31 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6764 nets
RUN-1001 : 3617 nets have 2 pins
RUN-1001 : 2237 nets have [3 - 5] pins
RUN-1001 : 488 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 182 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6463 instances, 4904 luts, 1409 seqs, 83 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57455e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6463.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(817): len = 1.23872e+06, overlap = 76.5
PHY-3002 : Step(818): len = 940247, overlap = 82.9375
PHY-3002 : Step(819): len = 636048, overlap = 140.656
PHY-3002 : Step(820): len = 513703, overlap = 197.156
PHY-3002 : Step(821): len = 374947, overlap = 233.375
PHY-3002 : Step(822): len = 336110, overlap = 259.906
PHY-3002 : Step(823): len = 286408, overlap = 273.188
PHY-3002 : Step(824): len = 263219, overlap = 286.563
PHY-3002 : Step(825): len = 244028, overlap = 306.031
PHY-3002 : Step(826): len = 233004, overlap = 317.531
PHY-3002 : Step(827): len = 207893, overlap = 350.906
PHY-3002 : Step(828): len = 185002, overlap = 362.375
PHY-3002 : Step(829): len = 181987, overlap = 365.625
PHY-3002 : Step(830): len = 170854, overlap = 371.219
PHY-3002 : Step(831): len = 169875, overlap = 372.25
PHY-3002 : Step(832): len = 167836, overlap = 379.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.27946e-06
PHY-3002 : Step(833): len = 165234, overlap = 375.906
PHY-3002 : Step(834): len = 166386, overlap = 376
PHY-3002 : Step(835): len = 165369, overlap = 373.063
PHY-3002 : Step(836): len = 167301, overlap = 372.875
PHY-3002 : Step(837): len = 171567, overlap = 361.594
PHY-3002 : Step(838): len = 169845, overlap = 358.25
PHY-3002 : Step(839): len = 170751, overlap = 352.469
PHY-3002 : Step(840): len = 171264, overlap = 341.031
PHY-3002 : Step(841): len = 167949, overlap = 339.094
PHY-3002 : Step(842): len = 166712, overlap = 342.719
PHY-3002 : Step(843): len = 165307, overlap = 340.063
PHY-3002 : Step(844): len = 164851, overlap = 335.656
PHY-3002 : Step(845): len = 162612, overlap = 335
PHY-3002 : Step(846): len = 162820, overlap = 333.938
PHY-3002 : Step(847): len = 161788, overlap = 340.375
PHY-3002 : Step(848): len = 159684, overlap = 340.375
PHY-3002 : Step(849): len = 159617, overlap = 338
PHY-3002 : Step(850): len = 159609, overlap = 331.875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.55892e-06
PHY-3002 : Step(851): len = 159192, overlap = 326
PHY-3002 : Step(852): len = 160553, overlap = 324.813
PHY-3002 : Step(853): len = 164264, overlap = 310.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.37633e-06
PHY-3002 : Step(854): len = 166631, overlap = 309.969
PHY-3002 : Step(855): len = 169375, overlap = 304.656
PHY-3002 : Step(856): len = 181786, overlap = 290.156
PHY-3002 : Step(857): len = 203302, overlap = 239.594
PHY-3002 : Step(858): len = 196118, overlap = 219.844
PHY-3002 : Step(859): len = 198086, overlap = 214.313
PHY-3002 : Step(860): len = 199542, overlap = 213.5
PHY-3002 : Step(861): len = 197501, overlap = 213.156
PHY-3002 : Step(862): len = 198105, overlap = 205.625
PHY-3002 : Step(863): len = 198701, overlap = 202.844
PHY-3002 : Step(864): len = 201037, overlap = 191.875
PHY-3002 : Step(865): len = 201245, overlap = 193.188
PHY-3002 : Step(866): len = 202203, overlap = 192.594
PHY-3002 : Step(867): len = 203994, overlap = 189.563
PHY-3002 : Step(868): len = 204926, overlap = 183.25
PHY-3002 : Step(869): len = 205990, overlap = 177.969
PHY-3002 : Step(870): len = 206794, overlap = 175.531
PHY-3002 : Step(871): len = 208000, overlap = 174.875
PHY-3002 : Step(872): len = 207601, overlap = 171.188
PHY-3002 : Step(873): len = 208201, overlap = 166.281
PHY-3002 : Step(874): len = 209110, overlap = 168.906
PHY-3002 : Step(875): len = 209814, overlap = 165.781
PHY-3002 : Step(876): len = 210804, overlap = 164.656
PHY-3002 : Step(877): len = 211347, overlap = 161.188
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.47527e-05
PHY-3002 : Step(878): len = 211794, overlap = 159.906
PHY-3002 : Step(879): len = 212687, overlap = 158.938
PHY-3002 : Step(880): len = 214705, overlap = 162.563
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.062935s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 558344, over cnt = 2036(5%), over = 4479, worst = 21
PHY-1002 : len = 573320, over cnt = 1920(5%), over = 3720, worst = 12
PHY-1002 : len = 660168, over cnt = 1419(4%), over = 2355, worst = 9
PHY-1002 : len = 736776, over cnt = 727(2%), over = 1153, worst = 8
PHY-1002 : len = 790792, over cnt = 276(0%), over = 460, worst = 8
PHY-1001 : End global iterations;  1.072811s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (72.8%)

PHY-1001 : Congestion index: top1 = 85.00, top5 = 72.50, top10 = 64.38, top15 = 55.00.
PHY-3001 : End congestion estimation;  1.194447s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (73.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.14765e-06
PHY-3002 : Step(881): len = 215707, overlap = 230.844
PHY-3002 : Step(882): len = 214822, overlap = 245.875
PHY-3002 : Step(883): len = 199161, overlap = 290.156
PHY-3002 : Step(884): len = 192246, overlap = 301.031
PHY-3002 : Step(885): len = 174769, overlap = 317.219
PHY-3002 : Step(886): len = 165446, overlap = 334.188
PHY-3002 : Step(887): len = 160327, overlap = 354.25
PHY-3002 : Step(888): len = 156577, overlap = 359.625
PHY-3002 : Step(889): len = 151018, overlap = 365.781
PHY-3002 : Step(890): len = 150729, overlap = 367.438
PHY-3002 : Step(891): len = 145648, overlap = 370.625
PHY-3002 : Step(892): len = 144306, overlap = 372.656
PHY-3002 : Step(893): len = 144021, overlap = 373.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.2953e-06
PHY-3002 : Step(894): len = 147608, overlap = 366.313
PHY-3002 : Step(895): len = 150926, overlap = 364.594
PHY-3002 : Step(896): len = 162218, overlap = 354.938
PHY-3002 : Step(897): len = 168305, overlap = 340.969
PHY-3002 : Step(898): len = 166354, overlap = 331.906
PHY-3002 : Step(899): len = 166974, overlap = 325.594
PHY-3002 : Step(900): len = 165193, overlap = 318.313
PHY-3002 : Step(901): len = 163914, overlap = 315.188
PHY-3002 : Step(902): len = 163915, overlap = 312.188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.5906e-06
PHY-3002 : Step(903): len = 173449, overlap = 300.5
PHY-3002 : Step(904): len = 178453, overlap = 301.094
PHY-3002 : Step(905): len = 188618, overlap = 293.906
PHY-3002 : Step(906): len = 194267, overlap = 283.406
PHY-3002 : Step(907): len = 194604, overlap = 260.5
PHY-3002 : Step(908): len = 195204, overlap = 250.844
PHY-3002 : Step(909): len = 194870, overlap = 243.531
PHY-3002 : Step(910): len = 192854, overlap = 249.469
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.1812e-06
PHY-3002 : Step(911): len = 204248, overlap = 229.531
PHY-3002 : Step(912): len = 210690, overlap = 219.563
PHY-3002 : Step(913): len = 222232, overlap = 194.156
PHY-3002 : Step(914): len = 229617, overlap = 167.031
PHY-3002 : Step(915): len = 232142, overlap = 150.625
PHY-3002 : Step(916): len = 230298, overlap = 138.375
PHY-3002 : Step(917): len = 228927, overlap = 135.563
PHY-3002 : Step(918): len = 228353, overlap = 130.906
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.83624e-05
PHY-3002 : Step(919): len = 242239, overlap = 108.563
PHY-3002 : Step(920): len = 257514, overlap = 90.7188
PHY-3002 : Step(921): len = 263182, overlap = 82.9063
PHY-3002 : Step(922): len = 263131, overlap = 75
PHY-3002 : Step(923): len = 260843, overlap = 66.75
PHY-3002 : Step(924): len = 261164, overlap = 65.125
PHY-3002 : Step(925): len = 260364, overlap = 62.625
PHY-3002 : Step(926): len = 261842, overlap = 59.8438
PHY-3002 : Step(927): len = 263722, overlap = 57.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.67248e-05
PHY-3002 : Step(928): len = 285504, overlap = 43.0313
PHY-3002 : Step(929): len = 297157, overlap = 35.1875
PHY-3002 : Step(930): len = 303970, overlap = 19.7188
PHY-3002 : Step(931): len = 300017, overlap = 13.5
PHY-3002 : Step(932): len = 299355, overlap = 11.6875
PHY-3002 : Step(933): len = 296582, overlap = 15
PHY-3002 : Step(934): len = 296351, overlap = 13.5313
PHY-3002 : Step(935): len = 297308, overlap = 12.6563
PHY-3002 : Step(936): len = 299148, overlap = 11.5625
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.34496e-05
PHY-3002 : Step(937): len = 320406, overlap = 10.1563
PHY-3002 : Step(938): len = 327203, overlap = 11.0625
PHY-3002 : Step(939): len = 334953, overlap = 10.2813
PHY-3002 : Step(940): len = 334625, overlap = 7.625
PHY-3002 : Step(941): len = 334580, overlap = 7.40625
PHY-3002 : Step(942): len = 333429, overlap = 4.84375
PHY-3002 : Step(943): len = 333764, overlap = 3.5625
PHY-3002 : Step(944): len = 334223, overlap = 3.5625
PHY-3002 : Step(945): len = 334384, overlap = 3.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000146899
PHY-3002 : Step(946): len = 348923, overlap = 4.46875
PHY-3002 : Step(947): len = 355985, overlap = 2.8125
PHY-3002 : Step(948): len = 362360, overlap = 0.125
PHY-3002 : Step(949): len = 359408, overlap = 0.875
PHY-3002 : Step(950): len = 358400, overlap = 1.3125
PHY-3002 : Step(951): len = 357520, overlap = 5.0625
PHY-3002 : Step(952): len = 358751, overlap = 4.5
PHY-3002 : Step(953): len = 360058, overlap = 5.5625
PHY-3002 : Step(954): len = 360897, overlap = 5.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000293798
PHY-3002 : Step(955): len = 369155, overlap = 5.6875
PHY-3002 : Step(956): len = 371405, overlap = 4.375
PHY-3002 : Step(957): len = 373721, overlap = 1.1875
PHY-3002 : Step(958): len = 374709, overlap = 1.0625
PHY-3002 : Step(959): len = 376699, overlap = 0.8125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 989120, over cnt = 520(1%), over = 797, worst = 7
PHY-1002 : len = 995704, over cnt = 313(0%), over = 428, worst = 5
PHY-1002 : len = 1.00061e+06, over cnt = 138(0%), over = 171, worst = 4
PHY-1002 : len = 999472, over cnt = 94(0%), over = 116, worst = 4
PHY-1002 : len = 996792, over cnt = 54(0%), over = 66, worst = 3
PHY-1001 : End global iterations;  0.321269s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (73.0%)

PHY-1001 : Congestion index: top1 = 56.25, top5 = 45.63, top10 = 39.38, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.471552s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (76.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104449
PHY-3002 : Step(960): len = 374949, overlap = 21.0313
PHY-3002 : Step(961): len = 372798, overlap = 13.1563
PHY-3002 : Step(962): len = 364866, overlap = 11.2813
PHY-3002 : Step(963): len = 349995, overlap = 12.2188
PHY-3002 : Step(964): len = 343850, overlap = 13.6563
PHY-3002 : Step(965): len = 336647, overlap = 15.6563
PHY-3002 : Step(966): len = 328552, overlap = 13.0938
PHY-3002 : Step(967): len = 324788, overlap = 14.0313
PHY-3002 : Step(968): len = 320200, overlap = 19.125
PHY-3002 : Step(969): len = 315580, overlap = 20.1875
PHY-3002 : Step(970): len = 314579, overlap = 18.5
PHY-3002 : Step(971): len = 312434, overlap = 20.9688
PHY-3002 : Step(972): len = 311269, overlap = 18.3125
PHY-3002 : Step(973): len = 311170, overlap = 18.9375
PHY-3002 : Step(974): len = 308673, overlap = 23.125
PHY-3002 : Step(975): len = 307167, overlap = 25.0938
PHY-3002 : Step(976): len = 305126, overlap = 25.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000208899
PHY-3002 : Step(977): len = 314801, overlap = 17.25
PHY-3002 : Step(978): len = 322005, overlap = 16.25
PHY-3002 : Step(979): len = 328475, overlap = 13.9063
PHY-3002 : Step(980): len = 329330, overlap = 12.5938
PHY-3002 : Step(981): len = 329489, overlap = 10.5
PHY-3002 : Step(982): len = 329768, overlap = 11.4688
PHY-3002 : Step(983): len = 330254, overlap = 12.0625
PHY-3002 : Step(984): len = 330666, overlap = 13.4375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000417798
PHY-3002 : Step(985): len = 337771, overlap = 9.875
PHY-3002 : Step(986): len = 344348, overlap = 7.5625
PHY-3002 : Step(987): len = 347740, overlap = 7.1875
PHY-3002 : Step(988): len = 350513, overlap = 7
PHY-3002 : Step(989): len = 353038, overlap = 6.875
PHY-3002 : Step(990): len = 355038, overlap = 6.25
PHY-3002 : Step(991): len = 354848, overlap = 5.40625
PHY-3002 : Step(992): len = 354838, overlap = 4.53125
PHY-3002 : Step(993): len = 354955, overlap = 4.21875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000830068
PHY-3002 : Step(994): len = 357782, overlap = 4.96875
PHY-3002 : Step(995): len = 363024, overlap = 4.375
PHY-3002 : Step(996): len = 370994, overlap = 3.21875
PHY-3002 : Step(997): len = 372212, overlap = 2.9375
PHY-3002 : Step(998): len = 373355, overlap = 2.84375
PHY-3002 : Step(999): len = 374784, overlap = 3.15625
PHY-3002 : Step(1000): len = 375564, overlap = 3.125
PHY-3002 : Step(1001): len = 376326, overlap = 4.09375
PHY-3002 : Step(1002): len = 376907, overlap = 3.25
PHY-3002 : Step(1003): len = 377290, overlap = 2.59375
PHY-3002 : Step(1004): len = 377725, overlap = 3.40625
PHY-3002 : Step(1005): len = 377986, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0015836
PHY-3002 : Step(1006): len = 379568, overlap = 2.34375
PHY-3002 : Step(1007): len = 381694, overlap = 3.0625
PHY-3002 : Step(1008): len = 384938, overlap = 2.40625
PHY-3002 : Step(1009): len = 389334, overlap = 1.875
PHY-3002 : Step(1010): len = 392326, overlap = 1.78125
PHY-3002 : Step(1011): len = 394410, overlap = 2.46875
PHY-3002 : Step(1012): len = 395853, overlap = 1.9375
PHY-3002 : Step(1013): len = 396277, overlap = 2.0625
PHY-3002 : Step(1014): len = 396421, overlap = 2
PHY-3002 : Step(1015): len = 395969, overlap = 1.625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00295273
PHY-3002 : Step(1016): len = 396961, overlap = 1.53125
PHY-3002 : Step(1017): len = 397909, overlap = 1.59375
PHY-3002 : Step(1018): len = 399704, overlap = 1.59375
PHY-3002 : Step(1019): len = 400955, overlap = 2.0625
PHY-3002 : Step(1020): len = 402105, overlap = 1.78125
PHY-3002 : Step(1021): len = 403409, overlap = 1.625
PHY-3002 : Step(1022): len = 405009, overlap = 2.0625
PHY-3002 : Step(1023): len = 405430, overlap = 2
PHY-3002 : Step(1024): len = 405679, overlap = 1.8125
PHY-3002 : Step(1025): len = 405989, overlap = 1.625
PHY-3002 : Step(1026): len = 405995, overlap = 1.59375
PHY-3002 : Step(1027): len = 406007, overlap = 1.71875
PHY-3002 : Step(1028): len = 405980, overlap = 1.84375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00524759
PHY-3002 : Step(1029): len = 406523, overlap = 1.84375
PHY-3002 : Step(1030): len = 407444, overlap = 1.8125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 70.44 peak overflow 1.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12529e+06, over cnt = 278(0%), over = 351, worst = 4
PHY-1002 : len = 1.12696e+06, over cnt = 171(0%), over = 210, worst = 3
PHY-1002 : len = 1.12771e+06, over cnt = 106(0%), over = 130, worst = 3
PHY-1002 : len = 1.12773e+06, over cnt = 89(0%), over = 111, worst = 3
PHY-1002 : len = 1.12771e+06, over cnt = 79(0%), over = 101, worst = 3
PHY-1001 : End global iterations;  0.294907s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.2%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 41.88, top10 = 37.50, top15 = 34.38.
PHY-1001 : End incremental global routing;  0.425683s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (18.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30760, tnet num: 6740, tinst num: 6463, tnode num: 35266, tedge num: 49843.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.381912s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (40.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.216403s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (36.0%)

OPT-1001 : End physical optimization;  1.280277s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (34.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4904 LUT to BLE ...
SYN-4008 : Packed 4904 LUT and 557 SEQ to BLE.
SYN-4003 : Packing 852 remaining SEQ's ...
SYN-4005 : Packed 806 SEQ with LUT/SLICE
SYN-4006 : 3542 single LUT's are left
SYN-4006 : 46 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4950/5102 primitive instances ...
PHY-3001 : End packing;  0.802764s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (46.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2961 instances
RUN-1001 : 1446 mslices, 1446 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2409 nets have [3 - 5] pins
RUN-1001 : 562 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2959 instances, 2892 slices, 12 macros(83 instances: 52 mslices 31 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 424782, Over = 17.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.16353e+06, over cnt = 222(0%), over = 268, worst = 3
PHY-1002 : len = 1.16494e+06, over cnt = 136(0%), over = 153, worst = 3
PHY-1002 : len = 1.16587e+06, over cnt = 72(0%), over = 79, worst = 3
PHY-1002 : len = 1.16579e+06, over cnt = 56(0%), over = 63, worst = 3
PHY-1002 : len = 1.16546e+06, over cnt = 44(0%), over = 51, worst = 3
PHY-1001 : End global iterations;  0.296609s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.6%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 43.75, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.462325s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (37.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.50294e-05
PHY-3002 : Step(1031): len = 406339, overlap = 22.5
PHY-3002 : Step(1032): len = 385558, overlap = 34.75
PHY-3002 : Step(1033): len = 370206, overlap = 39.25
PHY-3002 : Step(1034): len = 361535, overlap = 42.75
PHY-3002 : Step(1035): len = 354528, overlap = 42.25
PHY-3002 : Step(1036): len = 347283, overlap = 43.75
PHY-3002 : Step(1037): len = 341168, overlap = 49.5
PHY-3002 : Step(1038): len = 336993, overlap = 54.25
PHY-3002 : Step(1039): len = 334047, overlap = 54.25
PHY-3002 : Step(1040): len = 331555, overlap = 57.5
PHY-3002 : Step(1041): len = 330267, overlap = 55.25
PHY-3002 : Step(1042): len = 329104, overlap = 56.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 9.00588e-05
PHY-3002 : Step(1043): len = 344543, overlap = 42.5
PHY-3002 : Step(1044): len = 356506, overlap = 36.75
PHY-3002 : Step(1045): len = 355551, overlap = 34.5
PHY-3002 : Step(1046): len = 356029, overlap = 33.75
PHY-3002 : Step(1047): len = 359182, overlap = 27.5
PHY-3002 : Step(1048): len = 361879, overlap = 27.75
PHY-3002 : Step(1049): len = 363654, overlap = 28.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177229
PHY-3002 : Step(1050): len = 374119, overlap = 27
PHY-3002 : Step(1051): len = 385466, overlap = 21
PHY-3002 : Step(1052): len = 386117, overlap = 17.5
PHY-3002 : Step(1053): len = 389332, overlap = 15.25
PHY-3002 : Step(1054): len = 395491, overlap = 14
PHY-3002 : Step(1055): len = 399642, overlap = 14.25
PHY-3002 : Step(1056): len = 402881, overlap = 13.25
PHY-3002 : Step(1057): len = 404594, overlap = 11.25
PHY-3002 : Step(1058): len = 405711, overlap = 7.25
PHY-3002 : Step(1059): len = 407149, overlap = 9
PHY-3002 : Step(1060): len = 408297, overlap = 10
PHY-3002 : Step(1061): len = 408890, overlap = 8.5
PHY-3002 : Step(1062): len = 409004, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000354458
PHY-3002 : Step(1063): len = 415932, overlap = 5
PHY-3002 : Step(1064): len = 423776, overlap = 5.5
PHY-3002 : Step(1065): len = 426978, overlap = 6.5
PHY-3002 : Step(1066): len = 428913, overlap = 4.75
PHY-3002 : Step(1067): len = 431211, overlap = 6.25
PHY-3002 : Step(1068): len = 432330, overlap = 5.5
PHY-3002 : Step(1069): len = 434038, overlap = 5.75
PHY-3002 : Step(1070): len = 435229, overlap = 6
PHY-3002 : Step(1071): len = 434986, overlap = 6.25
PHY-3002 : Step(1072): len = 434952, overlap = 5.25
PHY-3002 : Step(1073): len = 435397, overlap = 5.5
PHY-3002 : Step(1074): len = 435058, overlap = 4.75
PHY-3002 : Step(1075): len = 435348, overlap = 7.25
PHY-3002 : Step(1076): len = 435581, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000708916
PHY-3002 : Step(1077): len = 438660, overlap = 5
PHY-3002 : Step(1078): len = 442736, overlap = 5
PHY-3002 : Step(1079): len = 444376, overlap = 4.25
PHY-3002 : Step(1080): len = 444674, overlap = 4.25
PHY-3002 : Step(1081): len = 445115, overlap = 3
PHY-3002 : Step(1082): len = 445575, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00132121
PHY-3002 : Step(1083): len = 448156, overlap = 3.75
PHY-3002 : Step(1084): len = 450254, overlap = 3.5
PHY-3002 : Step(1085): len = 449773, overlap = 3.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.547369s wall, 0.312500s user + 0.125000s system = 0.437500s CPU (5.8%)

PHY-3001 : Trial Legalized: Len = 459868
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.25522e+06, over cnt = 158(0%), over = 173, worst = 2
PHY-1002 : len = 1.25598e+06, over cnt = 91(0%), over = 98, worst = 2
PHY-1002 : len = 1.25622e+06, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 1.25616e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 1.2559e+06, over cnt = 13(0%), over = 14, worst = 2
PHY-1001 : End global iterations;  0.293276s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.0%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.88, top10 = 40.00, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.469899s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000109398
PHY-3002 : Step(1086): len = 435173, overlap = 2.25
PHY-3002 : Step(1087): len = 424780, overlap = 8.5
PHY-3002 : Step(1088): len = 418802, overlap = 13
PHY-3002 : Step(1089): len = 414310, overlap = 12
PHY-3002 : Step(1090): len = 411822, overlap = 14.75
PHY-3002 : Step(1091): len = 408560, overlap = 14.25
PHY-3002 : Step(1092): len = 406942, overlap = 12.25
PHY-3002 : Step(1093): len = 404854, overlap = 13.75
PHY-3002 : Step(1094): len = 403800, overlap = 14.75
PHY-3002 : Step(1095): len = 403356, overlap = 14.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.020512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 409946, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 1, deltaY = 6, maxDist = 1.
PHY-3001 : Final: Len = 410112, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11482e+06, over cnt = 180(0%), over = 200, worst = 2
PHY-1002 : len = 1.1157e+06, over cnt = 90(0%), over = 95, worst = 2
PHY-1002 : len = 1.11569e+06, over cnt = 51(0%), over = 53, worst = 2
PHY-1002 : len = 1.11542e+06, over cnt = 33(0%), over = 35, worst = 2
PHY-1002 : len = 1.1147e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  0.274055s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (34.2%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 41.88, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.422403s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (29.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30659, tnet num: 6338, tinst num: 2959, tnode num: 34523, tedge num: 51272.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.644924s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (38.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.741474s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (35.0%)

OPT-1001 : End physical optimization;  1.803694s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (35.5%)

RUN-1003 : finish command "place" in  36.167485s wall, 5.000000s user + 0.593750s system = 5.593750s CPU (15.5%)

RUN-1004 : used memory is 882 MB, reserved memory is 1022 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5445   out of  19600   27.78%
#reg                     1409   out of  19600    7.19%
#le                      5491
  #lut only              4082   out of   5491   74.34%
  #reg only                46   out of   5491    0.84%
  #lut&reg               1363   out of   5491   24.82%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5491  |5368   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2961 instances
RUN-1001 : 1446 mslices, 1446 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6362 nets
RUN-1001 : 2933 nets have 2 pins
RUN-1001 : 2409 nets have [3 - 5] pins
RUN-1001 : 562 nets have [6 - 10] pins
RUN-1001 : 261 nets have [11 - 20] pins
RUN-1001 : 194 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11482e+06, over cnt = 180(0%), over = 200, worst = 2
PHY-1002 : len = 1.1157e+06, over cnt = 90(0%), over = 95, worst = 2
PHY-1002 : len = 1.11585e+06, over cnt = 63(0%), over = 65, worst = 2
PHY-1002 : len = 1.1131e+06, over cnt = 25(0%), over = 26, worst = 2
PHY-1002 : len = 1.10451e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.285288s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (32.9%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 36.25.
PHY-1001 : End global routing;  0.556070s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (36.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059625s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (26.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 71504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.44642e+06, over cnt = 236(0%), over = 236, worst = 1
PHY-1001 : End Routed; 13.310293s wall, 6.187500s user + 0.093750s system = 6.281250s CPU (47.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.43758e+06, over cnt = 71(0%), over = 71, worst = 1
PHY-1001 : End DR Iter 1; 0.598968s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (62.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.43618e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 2; 0.166462s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (46.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.43614e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.43614e+06
PHY-1001 : End DR Iter 3; 0.068253s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (45.8%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.893556s wall, 8.109375s user + 0.156250s system = 8.265625s CPU (46.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.744744s wall, 8.468750s user + 0.156250s system = 8.625000s CPU (46.0%)

RUN-1004 : used memory is 952 MB, reserved memory is 1079 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5445   out of  19600   27.78%
#reg                     1409   out of  19600    7.19%
#le                      5491
  #lut only              4082   out of   5491   74.34%
  #reg only                46   out of   5491    0.84%
  #lut&reg               1363   out of   5491   24.82%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5491  |5368   |77     |1417   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2903  
    #2          2       1513  
    #3          3       468   
    #4          4       428   
    #5        5-10      603   
    #6        11-50     393   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.66            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.297902s wall, 0.843750s user + 0.062500s system = 0.906250s CPU (39.4%)

RUN-1004 : used memory is 952 MB, reserved memory is 1079 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2961
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6362, pip num: 85500
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2744 valid insts, and 224032 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.300548s wall, 67.421875s user + 0.062500s system = 67.484375s CPU (813.0%)

RUN-1004 : used memory is 975 MB, reserved memory is 1101 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-8007 ERROR: 'out' is not declared in ../RTL/clkuart_pwm.v(18)
HDL-8007 ERROR: 'out' is not declared in ../RTL/clkuart_pwm.v(18)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/clkuart_pwm.v(2)
HDL-1007 : Verilog file '../RTL/clkuart_pwm.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.350990s wall, 2.156250s user + 0.031250s system = 2.187500s CPU (93.0%)

RUN-1004 : used memory is 787 MB, reserved memory is 953 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22658/253 useful/useless nets, 22133/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 587 better
SYN-1014 : Optimize round 2
SYN-1032 : 22530/15 useful/useless nets, 22006/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22528/1 useful/useless nets, 22004/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22517/3 useful/useless nets, 21993/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.682051s wall, 2.359375s user + 0.046875s system = 2.406250s CPU (65.4%)

RUN-1004 : used memory is 792 MB, reserved memory is 955 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19827
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6414
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1427
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  30
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18400  |1427   |57     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.678456s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (27.9%)

RUN-1004 : used memory is 803 MB, reserved memory is 964 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20459/15 useful/useless nets, 20055/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 234 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20908/249 useful/useless nets, 20511/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21369/61 useful/useless nets, 20958/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 180 (3.81), #lev = 4 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.70), #lev = 4 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 615 instances into 190 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.98 sec, map = 6398.49 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5119
  #lut4                  4025
  #lut5                   883
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             211

Utilization Statistics
#lut                     5119   out of  19600   26.12%
#reg                     1418   out of  19600    7.23%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4908   |211    |1426   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 121 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  12.498039s wall, 5.015625s user + 0.140625s system = 5.156250s CPU (41.3%)

RUN-1004 : used memory is 828 MB, reserved memory is 980 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.033393s wall, 0.765625s user + 0.062500s system = 0.828125s CPU (40.7%)

RUN-1004 : used memory is 839 MB, reserved memory is 996 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "clk_100f" drive clk pins.
SYN-4025 : Tag rtl::Net clk_100f as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_100f to drive 39 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6481 instances
RUN-1001 : 4907 luts, 1418 seqs, 52 mslices, 34 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6787 nets
RUN-1001 : 3629 nets have 2 pins
RUN-1001 : 2246 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 183 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6479 instances, 4907 luts, 1418 seqs, 86 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.5925e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6479.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1096): len = 1.23924e+06, overlap = 76.5
PHY-3002 : Step(1097): len = 951989, overlap = 85.1875
PHY-3002 : Step(1098): len = 639221, overlap = 140.594
PHY-3002 : Step(1099): len = 530554, overlap = 192.094
PHY-3002 : Step(1100): len = 379531, overlap = 234.188
PHY-3002 : Step(1101): len = 346912, overlap = 260.688
PHY-3002 : Step(1102): len = 279141, overlap = 274.563
PHY-3002 : Step(1103): len = 265136, overlap = 282.344
PHY-3002 : Step(1104): len = 240922, overlap = 297.625
PHY-3002 : Step(1105): len = 234395, overlap = 305.188
PHY-3002 : Step(1106): len = 218874, overlap = 327.25
PHY-3002 : Step(1107): len = 203793, overlap = 345.094
PHY-3002 : Step(1108): len = 189813, overlap = 365.906
PHY-3002 : Step(1109): len = 169173, overlap = 384.938
PHY-3002 : Step(1110): len = 164960, overlap = 397.813
PHY-3002 : Step(1111): len = 159740, overlap = 405.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.30275e-06
PHY-3002 : Step(1112): len = 157803, overlap = 403.625
PHY-3002 : Step(1113): len = 158892, overlap = 402.875
PHY-3002 : Step(1114): len = 159711, overlap = 396.969
PHY-3002 : Step(1115): len = 160011, overlap = 393.938
PHY-3002 : Step(1116): len = 161491, overlap = 392.906
PHY-3002 : Step(1117): len = 157648, overlap = 392.813
PHY-3002 : Step(1118): len = 158399, overlap = 380.219
PHY-3002 : Step(1119): len = 153624, overlap = 375.938
PHY-3002 : Step(1120): len = 151868, overlap = 379.313
PHY-3002 : Step(1121): len = 151717, overlap = 381.469
PHY-3002 : Step(1122): len = 152204, overlap = 378.219
PHY-3002 : Step(1123): len = 154682, overlap = 355
PHY-3002 : Step(1124): len = 152946, overlap = 358.438
PHY-3002 : Step(1125): len = 153681, overlap = 352.531
PHY-3002 : Step(1126): len = 155153, overlap = 357.031
PHY-3002 : Step(1127): len = 154115, overlap = 348.906
PHY-3002 : Step(1128): len = 153490, overlap = 346.688
PHY-3002 : Step(1129): len = 152430, overlap = 344.031
PHY-3002 : Step(1130): len = 151950, overlap = 354
PHY-3002 : Step(1131): len = 150501, overlap = 351.563
PHY-3002 : Step(1132): len = 151072, overlap = 351.781
PHY-3002 : Step(1133): len = 151526, overlap = 357.938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.60549e-06
PHY-3002 : Step(1134): len = 151373, overlap = 341.25
PHY-3002 : Step(1135): len = 152250, overlap = 340.531
PHY-3002 : Step(1136): len = 156246, overlap = 329.125
PHY-3002 : Step(1137): len = 157939, overlap = 326.406
PHY-3002 : Step(1138): len = 161966, overlap = 311.75
PHY-3002 : Step(1139): len = 170400, overlap = 300.063
PHY-3002 : Step(1140): len = 169697, overlap = 286
PHY-3002 : Step(1141): len = 170667, overlap = 275.625
PHY-3002 : Step(1142): len = 170051, overlap = 269
PHY-3002 : Step(1143): len = 171194, overlap = 266.781
PHY-3002 : Step(1144): len = 172497, overlap = 261.875
PHY-3002 : Step(1145): len = 171470, overlap = 255.188
PHY-3002 : Step(1146): len = 171638, overlap = 251.875
PHY-3002 : Step(1147): len = 170732, overlap = 255.75
PHY-3002 : Step(1148): len = 171108, overlap = 255.656
PHY-3002 : Step(1149): len = 172163, overlap = 253.781
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 9.02482e-06
PHY-3002 : Step(1150): len = 173603, overlap = 252.906
PHY-3002 : Step(1151): len = 174354, overlap = 250.219
PHY-3002 : Step(1152): len = 182224, overlap = 252.656
PHY-3002 : Step(1153): len = 190610, overlap = 241.125
PHY-3002 : Step(1154): len = 198320, overlap = 229.563
PHY-3002 : Step(1155): len = 205658, overlap = 206.469
PHY-3002 : Step(1156): len = 211233, overlap = 197.906
PHY-3002 : Step(1157): len = 216046, overlap = 179.125
PHY-3002 : Step(1158): len = 219185, overlap = 165.688
PHY-3002 : Step(1159): len = 220248, overlap = 151.125
PHY-3002 : Step(1160): len = 220555, overlap = 139.813
PHY-3002 : Step(1161): len = 219814, overlap = 140.844
PHY-3002 : Step(1162): len = 220068, overlap = 141.188
PHY-3002 : Step(1163): len = 219609, overlap = 146.219
PHY-3002 : Step(1164): len = 219361, overlap = 153.625
PHY-3002 : Step(1165): len = 219427, overlap = 149.719
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.80496e-05
PHY-3002 : Step(1166): len = 220728, overlap = 149.688
PHY-3002 : Step(1167): len = 221220, overlap = 147.094
PHY-3002 : Step(1168): len = 222448, overlap = 143.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.054671s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 561456, over cnt = 1847(5%), over = 3984, worst = 15
PHY-1002 : len = 580360, over cnt = 1689(4%), over = 3197, worst = 12
PHY-1002 : len = 636240, over cnt = 1287(3%), over = 2164, worst = 7
PHY-1002 : len = 705040, over cnt = 547(1%), over = 907, worst = 7
PHY-1002 : len = 742448, over cnt = 279(0%), over = 471, worst = 6
PHY-1001 : End global iterations;  1.122765s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (47.3%)

PHY-1001 : Congestion index: top1 = 81.25, top5 = 68.13, top10 = 61.25, top15 = 52.50.
PHY-3001 : End congestion estimation;  1.250683s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (48.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.30034e-06
PHY-3002 : Step(1169): len = 214506, overlap = 190.938
PHY-3002 : Step(1170): len = 211593, overlap = 216.156
PHY-3002 : Step(1171): len = 198129, overlap = 256.969
PHY-3002 : Step(1172): len = 193777, overlap = 269.938
PHY-3002 : Step(1173): len = 176310, overlap = 311.719
PHY-3002 : Step(1174): len = 164524, overlap = 334.063
PHY-3002 : Step(1175): len = 163234, overlap = 340.063
PHY-3002 : Step(1176): len = 157206, overlap = 349.688
PHY-3002 : Step(1177): len = 155513, overlap = 358.156
PHY-3002 : Step(1178): len = 152246, overlap = 362
PHY-3002 : Step(1179): len = 147245, overlap = 364.656
PHY-3002 : Step(1180): len = 146600, overlap = 367.813
PHY-3002 : Step(1181): len = 145622, overlap = 372.125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.60068e-06
PHY-3002 : Step(1182): len = 146078, overlap = 365.625
PHY-3002 : Step(1183): len = 147426, overlap = 362.188
PHY-3002 : Step(1184): len = 150510, overlap = 354.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.92451e-06
PHY-3002 : Step(1185): len = 159526, overlap = 337.969
PHY-3002 : Step(1186): len = 173665, overlap = 316.875
PHY-3002 : Step(1187): len = 192717, overlap = 280.344
PHY-3002 : Step(1188): len = 192379, overlap = 268.063
PHY-3002 : Step(1189): len = 185313, overlap = 264.656
PHY-3002 : Step(1190): len = 180347, overlap = 264.438
PHY-3002 : Step(1191): len = 179712, overlap = 263.25
PHY-3002 : Step(1192): len = 179478, overlap = 266.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.79117e-06
PHY-3002 : Step(1193): len = 197403, overlap = 235.781
PHY-3002 : Step(1194): len = 204610, overlap = 225.969
PHY-3002 : Step(1195): len = 215685, overlap = 205.781
PHY-3002 : Step(1196): len = 223184, overlap = 192.5
PHY-3002 : Step(1197): len = 224770, overlap = 174
PHY-3002 : Step(1198): len = 221712, overlap = 157.375
PHY-3002 : Step(1199): len = 219986, overlap = 152.25
PHY-3002 : Step(1200): len = 219999, overlap = 150.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.75823e-05
PHY-3002 : Step(1201): len = 238763, overlap = 110.781
PHY-3002 : Step(1202): len = 245273, overlap = 102.813
PHY-3002 : Step(1203): len = 254839, overlap = 84.6563
PHY-3002 : Step(1204): len = 260743, overlap = 69.5313
PHY-3002 : Step(1205): len = 262052, overlap = 67.7188
PHY-3002 : Step(1206): len = 259253, overlap = 60.75
PHY-3002 : Step(1207): len = 257925, overlap = 59.75
PHY-3002 : Step(1208): len = 257633, overlap = 58.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.51647e-05
PHY-3002 : Step(1209): len = 276814, overlap = 38.2188
PHY-3002 : Step(1210): len = 288196, overlap = 31.6875
PHY-3002 : Step(1211): len = 296000, overlap = 24.875
PHY-3002 : Step(1212): len = 294424, overlap = 15.5938
PHY-3002 : Step(1213): len = 293314, overlap = 16.7188
PHY-3002 : Step(1214): len = 292152, overlap = 17.5625
PHY-3002 : Step(1215): len = 291410, overlap = 19.625
PHY-3002 : Step(1216): len = 292275, overlap = 20.9688
PHY-3002 : Step(1217): len = 293113, overlap = 20.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 7.03294e-05
PHY-3002 : Step(1218): len = 310844, overlap = 15.4375
PHY-3002 : Step(1219): len = 319239, overlap = 15.4375
PHY-3002 : Step(1220): len = 327009, overlap = 13.7813
PHY-3002 : Step(1221): len = 327950, overlap = 14.3438
PHY-3002 : Step(1222): len = 326852, overlap = 14.9375
PHY-3002 : Step(1223): len = 325418, overlap = 17.125
PHY-3002 : Step(1224): len = 326287, overlap = 12.8125
PHY-3002 : Step(1225): len = 327483, overlap = 8.875
PHY-3002 : Step(1226): len = 328238, overlap = 4.21875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000140659
PHY-3002 : Step(1227): len = 340214, overlap = 3.1875
PHY-3002 : Step(1228): len = 348095, overlap = 3.625
PHY-3002 : Step(1229): len = 354597, overlap = 3.25
PHY-3002 : Step(1230): len = 352530, overlap = 3.3125
PHY-3002 : Step(1231): len = 351807, overlap = 3.625
PHY-3002 : Step(1232): len = 350677, overlap = 5.71875
PHY-3002 : Step(1233): len = 351208, overlap = 6.1875
PHY-3002 : Step(1234): len = 352508, overlap = 6.65625
PHY-3002 : Step(1235): len = 353038, overlap = 6.59375
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000281318
PHY-3002 : Step(1236): len = 361783, overlap = 5.84375
PHY-3002 : Step(1237): len = 365283, overlap = 5.625
PHY-3002 : Step(1238): len = 370041, overlap = 4.78125
PHY-3002 : Step(1239): len = 370363, overlap = 4.75
PHY-3002 : Step(1240): len = 370662, overlap = 4.65625
PHY-3002 : Step(1241): len = 372583, overlap = 1.8125
PHY-3002 : Step(1242): len = 374403, overlap = 2.4375
PHY-3002 : Step(1243): len = 375301, overlap = 2.75
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000562635
PHY-3002 : Step(1244): len = 380927, overlap = 2.25
PHY-3002 : Step(1245): len = 385382, overlap = 1
PHY-3002 : Step(1246): len = 390005, overlap = 1
PHY-3002 : Step(1247): len = 390967, overlap = 1
PHY-3002 : Step(1248): len = 391031, overlap = 1
PHY-3002 : Step(1249): len = 391045, overlap = 1.3125
PHY-3002 : Step(1250): len = 391057, overlap = 1.5625
PHY-3002 : Step(1251): len = 391051, overlap = 1.5625
PHY-3002 : Step(1252): len = 391065, overlap = 1.5625
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00112527
PHY-3002 : Step(1253): len = 394265, overlap = 1.5625
PHY-3002 : Step(1254): len = 396275, overlap = 1.625
PHY-3002 : Step(1255): len = 399930, overlap = 1.5625
PHY-3002 : Step(1256): len = 400224, overlap = 1.4375
PHY-3002 : Step(1257): len = 400547, overlap = 0.875
PHY-3002 : Step(1258): len = 401837, overlap = 0.25
PHY-3002 : Step(1259): len = 403007, overlap = 0.9375
PHY-3002 : Step(1260): len = 403456, overlap = 1.25
PHY-3002 : Step(1261): len = 403854, overlap = 1.25
PHY-3002 : Step(1262): len = 403903, overlap = 1.25
PHY-3002 : Step(1263): len = 403948, overlap = 1
PHY-3002 : Step(1264): len = 403898, overlap = 1
PHY-3002 : Step(1265): len = 404083, overlap = 1
PHY-3002 : Step(1266): len = 403964, overlap = 1
PHY-3002 : Step(1267): len = 403384, overlap = 1
PHY-3002 : Step(1268): len = 403038, overlap = 1.5625
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00191021
PHY-3002 : Step(1269): len = 405318, overlap = 1.5625
PHY-3002 : Step(1270): len = 406222, overlap = 1.5625
PHY-3002 : Step(1271): len = 407882, overlap = 1.625
PHY-3002 : Step(1272): len = 408720, overlap = 1.625
PHY-3002 : Step(1273): len = 409467, overlap = 1.625
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.00313934
PHY-3002 : Step(1274): len = 410513, overlap = 1.625
PHY-3002 : Step(1275): len = 412237, overlap = 1.625
PHY-3002 : Step(1276): len = 412237, overlap = 1.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12146e+06, over cnt = 371(1%), over = 567, worst = 10
PHY-1002 : len = 1.12515e+06, over cnt = 237(0%), over = 344, worst = 4
PHY-1002 : len = 1.12818e+06, over cnt = 135(0%), over = 171, worst = 4
PHY-1002 : len = 1.12825e+06, over cnt = 97(0%), over = 125, worst = 4
PHY-1002 : len = 1.12764e+06, over cnt = 72(0%), over = 97, worst = 4
PHY-1001 : End global iterations;  0.301170s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (25.9%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 41.25, top10 = 36.25, top15 = 33.75.
PHY-3001 : End congestion estimation;  0.448615s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000235304
PHY-3002 : Step(1277): len = 406719, overlap = 9.375
PHY-3002 : Step(1278): len = 404180, overlap = 6.28125
PHY-3002 : Step(1279): len = 395072, overlap = 2.40625
PHY-3002 : Step(1280): len = 385900, overlap = 8.65625
PHY-3002 : Step(1281): len = 378341, overlap = 6.28125
PHY-3002 : Step(1282): len = 370914, overlap = 4.71875
PHY-3002 : Step(1283): len = 363467, overlap = 7.875
PHY-3002 : Step(1284): len = 359061, overlap = 8.71875
PHY-3002 : Step(1285): len = 358084, overlap = 8.25
PHY-3002 : Step(1286): len = 354454, overlap = 6.90625
PHY-3002 : Step(1287): len = 352038, overlap = 7.15625
PHY-3002 : Step(1288): len = 349428, overlap = 6.96875
PHY-3002 : Step(1289): len = 347265, overlap = 5.9375
PHY-3002 : Step(1290): len = 343849, overlap = 6.53125
PHY-3002 : Step(1291): len = 343564, overlap = 7.40625
PHY-3002 : Step(1292): len = 343089, overlap = 9.71875
PHY-3002 : Step(1293): len = 341329, overlap = 11
PHY-3002 : Step(1294): len = 340384, overlap = 10.3438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000470608
PHY-3002 : Step(1295): len = 343545, overlap = 9.4375
PHY-3002 : Step(1296): len = 348144, overlap = 7.28125
PHY-3002 : Step(1297): len = 352524, overlap = 5.59375
PHY-3002 : Step(1298): len = 353331, overlap = 5.90625
PHY-3002 : Step(1299): len = 353745, overlap = 4.6875
PHY-3002 : Step(1300): len = 354698, overlap = 4.3125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000768175
PHY-3002 : Step(1301): len = 357124, overlap = 4.71875
PHY-3002 : Step(1302): len = 359338, overlap = 4.5625
PHY-3002 : Step(1303): len = 364674, overlap = 2.96875
PHY-3002 : Step(1304): len = 370612, overlap = 3.65625
PHY-3002 : Step(1305): len = 373040, overlap = 3.25
PHY-3002 : Step(1306): len = 372719, overlap = 3.25
PHY-3002 : Step(1307): len = 372604, overlap = 2.875
PHY-3002 : Step(1308): len = 372460, overlap = 2.375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00144654
PHY-3002 : Step(1309): len = 374421, overlap = 2.125
PHY-3002 : Step(1310): len = 377089, overlap = 2.84375
PHY-3002 : Step(1311): len = 379352, overlap = 2.78125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00248019
PHY-3002 : Step(1312): len = 379876, overlap = 3.09375
PHY-3002 : Step(1313): len = 383506, overlap = 2.65625
PHY-3002 : Step(1314): len = 392303, overlap = 1.78125
PHY-3002 : Step(1315): len = 395090, overlap = 1.5
PHY-3002 : Step(1316): len = 396166, overlap = 1.25
PHY-3002 : Step(1317): len = 396204, overlap = 2.4375
PHY-3002 : Step(1318): len = 396148, overlap = 2
PHY-3002 : Step(1319): len = 396333, overlap = 1.59375
PHY-3002 : Step(1320): len = 396201, overlap = 1.78125
PHY-3002 : Step(1321): len = 396395, overlap = 1.6875
PHY-3002 : Step(1322): len = 397474, overlap = 1.4375
PHY-3002 : Step(1323): len = 398039, overlap = 1.6875
PHY-3002 : Step(1324): len = 398620, overlap = 2.125
PHY-3002 : Step(1325): len = 399424, overlap = 2
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00445353
PHY-3002 : Step(1326): len = 399829, overlap = 1.875
PHY-3002 : Step(1327): len = 401034, overlap = 1.6875
PHY-3002 : Step(1328): len = 402892, overlap = 2
PHY-3002 : Step(1329): len = 405501, overlap = 1.09375
PHY-3002 : Step(1330): len = 406945, overlap = 0.84375
PHY-3002 : Step(1331): len = 407882, overlap = 1.0625
PHY-3002 : Step(1332): len = 408677, overlap = 1.21875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 64.16 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.14916e+06, over cnt = 258(0%), over = 335, worst = 4
PHY-1002 : len = 1.15055e+06, over cnt = 164(0%), over = 206, worst = 4
PHY-1002 : len = 1.1514e+06, over cnt = 112(0%), over = 141, worst = 4
PHY-1002 : len = 1.15099e+06, over cnt = 95(0%), over = 121, worst = 4
PHY-1002 : len = 1.15087e+06, over cnt = 81(0%), over = 106, worst = 4
PHY-1001 : End global iterations;  0.299551s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (10.4%)

PHY-1001 : Congestion index: top1 = 48.75, top5 = 41.88, top10 = 36.25, top15 = 33.13.
PHY-1001 : End incremental global routing;  0.442008s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (21.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30831, tnet num: 6763, tinst num: 6479, tnode num: 35364, tedge num: 49962.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.388319s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (48.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.262557s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (37.1%)

OPT-1001 : End physical optimization;  1.326325s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (36.5%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4907 LUT to BLE ...
SYN-4008 : Packed 4907 LUT and 558 SEQ to BLE.
SYN-4003 : Packing 860 remaining SEQ's ...
SYN-4005 : Packed 816 SEQ with LUT/SLICE
SYN-4006 : 3536 single LUT's are left
SYN-4006 : 44 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4951/5107 primitive instances ...
PHY-3001 : End packing;  0.796054s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (41.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2969 instances
RUN-1001 : 1450 mslices, 1449 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2415 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 259 nets have [11 - 20] pins
RUN-1001 : 198 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2967 instances, 2899 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 424626, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.17168e+06, over cnt = 202(0%), over = 247, worst = 3
PHY-1002 : len = 1.17266e+06, over cnt = 125(0%), over = 149, worst = 3
PHY-1002 : len = 1.17294e+06, over cnt = 69(0%), over = 78, worst = 3
PHY-1002 : len = 1.17288e+06, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 1.17179e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.287025s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (49.0%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 41.25, top10 = 37.50, top15 = 34.38.
PHY-3001 : End congestion estimation;  0.468393s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (56.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.33504e-05
PHY-3002 : Step(1333): len = 405975, overlap = 15.25
PHY-3002 : Step(1334): len = 388231, overlap = 28.75
PHY-3002 : Step(1335): len = 372030, overlap = 29.25
PHY-3002 : Step(1336): len = 365619, overlap = 30.25
PHY-3002 : Step(1337): len = 357492, overlap = 37.25
PHY-3002 : Step(1338): len = 349993, overlap = 43.5
PHY-3002 : Step(1339): len = 341630, overlap = 51.75
PHY-3002 : Step(1340): len = 337886, overlap = 54.5
PHY-3002 : Step(1341): len = 334515, overlap = 53.75
PHY-3002 : Step(1342): len = 332087, overlap = 55
PHY-3002 : Step(1343): len = 330148, overlap = 58.75
PHY-3002 : Step(1344): len = 326953, overlap = 58.75
PHY-3002 : Step(1345): len = 326273, overlap = 54.75
PHY-3002 : Step(1346): len = 324569, overlap = 61.5
PHY-3002 : Step(1347): len = 323293, overlap = 60
PHY-3002 : Step(1348): len = 322839, overlap = 63.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.67008e-05
PHY-3002 : Step(1349): len = 336521, overlap = 49
PHY-3002 : Step(1350): len = 348592, overlap = 43.75
PHY-3002 : Step(1351): len = 349648, overlap = 42.5
PHY-3002 : Step(1352): len = 351401, overlap = 38
PHY-3002 : Step(1353): len = 355404, overlap = 31.25
PHY-3002 : Step(1354): len = 358624, overlap = 25.5
PHY-3002 : Step(1355): len = 360478, overlap = 26
PHY-3002 : Step(1356): len = 361709, overlap = 25.5
PHY-3002 : Step(1357): len = 363275, overlap = 24.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000171349
PHY-3002 : Step(1358): len = 372846, overlap = 18.25
PHY-3002 : Step(1359): len = 384454, overlap = 15.75
PHY-3002 : Step(1360): len = 389325, overlap = 13.25
PHY-3002 : Step(1361): len = 392788, overlap = 14.75
PHY-3002 : Step(1362): len = 397788, overlap = 10.75
PHY-3002 : Step(1363): len = 400492, overlap = 13
PHY-3002 : Step(1364): len = 402341, overlap = 11.25
PHY-3002 : Step(1365): len = 402447, overlap = 9.75
PHY-3002 : Step(1366): len = 402054, overlap = 9
PHY-3002 : Step(1367): len = 402190, overlap = 9
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000330562
PHY-3002 : Step(1368): len = 409308, overlap = 7.5
PHY-3002 : Step(1369): len = 415965, overlap = 7.25
PHY-3002 : Step(1370): len = 420192, overlap = 7.5
PHY-3002 : Step(1371): len = 422437, overlap = 7
PHY-3002 : Step(1372): len = 424907, overlap = 6.5
PHY-3002 : Step(1373): len = 426654, overlap = 7.5
PHY-3002 : Step(1374): len = 427831, overlap = 7.75
PHY-3002 : Step(1375): len = 428832, overlap = 7.5
PHY-3002 : Step(1376): len = 429642, overlap = 7
PHY-3002 : Step(1377): len = 430084, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000661125
PHY-3002 : Step(1378): len = 433978, overlap = 7.25
PHY-3002 : Step(1379): len = 437577, overlap = 7.5
PHY-3002 : Step(1380): len = 439012, overlap = 6.75
PHY-3002 : Step(1381): len = 440129, overlap = 6.25
PHY-3002 : Step(1382): len = 440885, overlap = 7
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00132225
PHY-3002 : Step(1383): len = 443081, overlap = 5.5
PHY-3002 : Step(1384): len = 446200, overlap = 5.75
PHY-3002 : Step(1385): len = 448116, overlap = 5.5
PHY-3002 : Step(1386): len = 448965, overlap = 4.25
PHY-3002 : Step(1387): len = 449569, overlap = 3.5
PHY-3002 : Step(1388): len = 450415, overlap = 4.25
PHY-3002 : Step(1389): len = 450906, overlap = 3.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00238311
PHY-3002 : Step(1390): len = 451959, overlap = 3
PHY-3002 : Step(1391): len = 453252, overlap = 4
PHY-3002 : Step(1392): len = 453890, overlap = 3.75
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00385587
PHY-3002 : Step(1393): len = 454419, overlap = 4
PHY-3002 : Step(1394): len = 455617, overlap = 3.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.794492s wall, 0.390625s user + 0.421875s system = 0.812500s CPU (10.4%)

PHY-3001 : Trial Legalized: Len = 464115
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.27172e+06, over cnt = 160(0%), over = 189, worst = 2
PHY-1002 : len = 1.2724e+06, over cnt = 80(0%), over = 92, worst = 2
PHY-1002 : len = 1.2726e+06, over cnt = 39(0%), over = 40, worst = 2
PHY-1002 : len = 1.27262e+06, over cnt = 21(0%), over = 22, worst = 2
PHY-1002 : len = 1.27197e+06, over cnt = 14(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  0.289341s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (37.8%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.88, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  0.469652s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (36.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000121704
PHY-3002 : Step(1395): len = 437242, overlap = 3.5
PHY-3002 : Step(1396): len = 425588, overlap = 8
PHY-3002 : Step(1397): len = 418479, overlap = 11
PHY-3002 : Step(1398): len = 413586, overlap = 10.5
PHY-3002 : Step(1399): len = 411145, overlap = 10.75
PHY-3002 : Step(1400): len = 407372, overlap = 12.25
PHY-3002 : Step(1401): len = 405355, overlap = 10.25
PHY-3002 : Step(1402): len = 403938, overlap = 10.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023168s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (67.4%)

PHY-3001 : Legalized: Len = 409801, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.014594s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 409861, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12556e+06, over cnt = 221(0%), over = 254, worst = 2
PHY-1002 : len = 1.1271e+06, over cnt = 93(0%), over = 101, worst = 2
PHY-1002 : len = 1.12735e+06, over cnt = 59(0%), over = 64, worst = 2
PHY-1002 : len = 1.12562e+06, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 1.1254e+06, over cnt = 19(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  0.270115s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (17.4%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 39.38, top15 = 36.88.
PHY-1001 : End incremental global routing;  0.422384s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (25.9%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30751, tnet num: 6360, tinst num: 2967, tnode num: 34673, tedge num: 51425.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.651593s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (45.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.753318s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (41.9%)

OPT-1001 : End physical optimization;  1.814658s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (41.3%)

RUN-1003 : finish command "place" in  38.470819s wall, 5.890625s user + 1.406250s system = 7.296875s CPU (19.0%)

RUN-1004 : used memory is 905 MB, reserved memory is 1048 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5452   out of  19600   27.82%
#reg                     1418   out of  19600    7.23%
#le                      5496
  #lut only              4078   out of   5496   74.20%
  #reg only                44   out of   5496    0.80%
  #lut&reg               1374   out of   5496   25.00%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5496  |5372   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2969 instances
RUN-1001 : 1450 mslices, 1449 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2415 nets have [3 - 5] pins
RUN-1001 : 557 nets have [6 - 10] pins
RUN-1001 : 259 nets have [11 - 20] pins
RUN-1001 : 198 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.12556e+06, over cnt = 221(0%), over = 254, worst = 2
PHY-1002 : len = 1.1271e+06, over cnt = 93(0%), over = 101, worst = 2
PHY-1002 : len = 1.12698e+06, over cnt = 47(0%), over = 51, worst = 2
PHY-1002 : len = 1.12506e+06, over cnt = 34(0%), over = 37, worst = 2
PHY-1002 : len = 1.11675e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.11415e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.293550s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (74.5%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 43.75, top10 = 39.38, top15 = 36.88.
PHY-1001 : End global routing;  0.580782s wall, 0.328125s user + 0.015625s system = 0.343750s CPU (59.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.084426s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (18.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 75392, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.45129e+06, over cnt = 212(0%), over = 212, worst = 1
PHY-1001 : End Routed; 12.124272s wall, 6.500000s user + 0.156250s system = 6.656250s CPU (54.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.44632e+06, over cnt = 74(0%), over = 74, worst = 1
PHY-1001 : End DR Iter 1; 0.338335s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (55.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.44533e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 2; 0.201854s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (61.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.44527e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.060753s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (25.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.44537e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.080974s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (77.2%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.44542e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.44542e+06
PHY-1001 : End DR Iter 5; 0.069400s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (67.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.627580s wall, 8.812500s user + 0.203125s system = 9.015625s CPU (54.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.501115s wall, 9.218750s user + 0.234375s system = 9.453125s CPU (54.0%)

RUN-1004 : used memory is 971 MB, reserved memory is 1106 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5452   out of  19600   27.82%
#reg                     1418   out of  19600    7.23%
#le                      5496
  #lut only              4078   out of   5496   74.20%
  #reg only                44   out of   5496    0.80%
  #lut&reg               1374   out of   5496   25.00%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS25           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5496  |5372   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2922  
    #2          2       1508  
    #3          3       476   
    #4          4       431   
    #5        5-10      593   
    #6        11-50     399   
    #7       51-100      19   
    #8       101-500     1    
  Average     3.65            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.326598s wall, 1.140625s user + 0.140625s system = 1.281250s CPU (55.1%)

RUN-1004 : used memory is 971 MB, reserved memory is 1106 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2969
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6384, pip num: 85789
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2774 valid insts, and 224201 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.310956s wall, 56.390625s user + 0.203125s system = 56.593750s CPU (681.0%)

RUN-1004 : used memory is 999 MB, reserved memory is 1131 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.342236s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (86.1%)

RUN-1004 : used memory is 810 MB, reserved memory is 999 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = L12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22658/253 useful/useless nets, 22133/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 587 better
SYN-1014 : Optimize round 2
SYN-1032 : 22530/15 useful/useless nets, 22006/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22528/1 useful/useless nets, 22004/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22517/3 useful/useless nets, 21993/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.532556s wall, 2.640625s user + 0.062500s system = 2.703125s CPU (76.5%)

RUN-1004 : used memory is 816 MB, reserved memory is 1001 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19827
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6414
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1427
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  30
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18400  |1427   |57     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.625537s wall, 0.859375s user + 0.109375s system = 0.968750s CPU (59.6%)

RUN-1004 : used memory is 826 MB, reserved memory is 1010 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20459/15 useful/useless nets, 20055/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 234 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20908/249 useful/useless nets, 20511/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21369/61 useful/useless nets, 20958/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 180 (3.81), #lev = 4 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.70), #lev = 4 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 615 instances into 190 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.96 sec, map = 7895.55 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5119
  #lut4                  4025
  #lut5                   883
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             211

Utilization Statistics
#lut                     5119   out of  19600   26.12%
#reg                     1418   out of  19600    7.23%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4908   |211    |1426   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 121 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  12.099591s wall, 8.109375s user + 0.078125s system = 8.187500s CPU (67.7%)

RUN-1004 : used memory is 846 MB, reserved memory is 1026 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.049828s wall, 1.125000s user + 0.031250s system = 1.156250s CPU (56.4%)

RUN-1004 : used memory is 860 MB, reserved memory is 1041 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "clk_100f" drive clk pins.
SYN-4025 : Tag rtl::Net clk_100f as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_100f to drive 39 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6481 instances
RUN-1001 : 4907 luts, 1418 seqs, 52 mslices, 34 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6787 nets
RUN-1001 : 3629 nets have 2 pins
RUN-1001 : 2246 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 183 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6479 instances, 4907 luts, 1418 seqs, 86 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.59319e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6479.
PHY-3001 : End clustering;  0.000016s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1403): len = 1.23989e+06, overlap = 76.5
PHY-3002 : Step(1404): len = 952655, overlap = 85.1875
PHY-3002 : Step(1405): len = 639983, overlap = 140.625
PHY-3002 : Step(1406): len = 531083, overlap = 192.219
PHY-3002 : Step(1407): len = 380217, overlap = 234.281
PHY-3002 : Step(1408): len = 347657, overlap = 260.688
PHY-3002 : Step(1409): len = 279693, overlap = 274.5
PHY-3002 : Step(1410): len = 265513, overlap = 282.406
PHY-3002 : Step(1411): len = 241460, overlap = 298.625
PHY-3002 : Step(1412): len = 235319, overlap = 305.875
PHY-3002 : Step(1413): len = 218473, overlap = 332.813
PHY-3002 : Step(1414): len = 203676, overlap = 349.875
PHY-3002 : Step(1415): len = 190139, overlap = 368.594
PHY-3002 : Step(1416): len = 173737, overlap = 382.625
PHY-3002 : Step(1417): len = 167131, overlap = 391.406
PHY-3002 : Step(1418): len = 158204, overlap = 398.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04673e-06
PHY-3002 : Step(1419): len = 156924, overlap = 400.563
PHY-3002 : Step(1420): len = 157341, overlap = 398.313
PHY-3002 : Step(1421): len = 153837, overlap = 397.844
PHY-3002 : Step(1422): len = 154822, overlap = 397.094
PHY-3002 : Step(1423): len = 160778, overlap = 391.625
PHY-3002 : Step(1424): len = 164173, overlap = 384.563
PHY-3002 : Step(1425): len = 156961, overlap = 380.375
PHY-3002 : Step(1426): len = 157038, overlap = 379.813
PHY-3002 : Step(1427): len = 155924, overlap = 378.719
PHY-3002 : Step(1428): len = 154980, overlap = 374.844
PHY-3002 : Step(1429): len = 153253, overlap = 371.063
PHY-3002 : Step(1430): len = 152402, overlap = 370.313
PHY-3002 : Step(1431): len = 152835, overlap = 372.469
PHY-3002 : Step(1432): len = 153040, overlap = 368.188
PHY-3002 : Step(1433): len = 153351, overlap = 361.688
PHY-3002 : Step(1434): len = 152869, overlap = 354.25
PHY-3002 : Step(1435): len = 153039, overlap = 352.469
PHY-3002 : Step(1436): len = 154650, overlap = 346.25
PHY-3002 : Step(1437): len = 152067, overlap = 357.5
PHY-3002 : Step(1438): len = 151649, overlap = 352.781
PHY-3002 : Step(1439): len = 152337, overlap = 349.375
PHY-3002 : Step(1440): len = 149691, overlap = 350.563
PHY-3002 : Step(1441): len = 149689, overlap = 352.156
PHY-3002 : Step(1442): len = 149597, overlap = 361.125
PHY-3002 : Step(1443): len = 149182, overlap = 352.969
PHY-3002 : Step(1444): len = 147980, overlap = 354.719
PHY-3002 : Step(1445): len = 147876, overlap = 353.844
PHY-3002 : Step(1446): len = 148232, overlap = 343.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09347e-06
PHY-3002 : Step(1447): len = 147432, overlap = 338.438
PHY-3002 : Step(1448): len = 148069, overlap = 335.375
PHY-3002 : Step(1449): len = 150370, overlap = 331.313
PHY-3002 : Step(1450): len = 151777, overlap = 329.406
PHY-3002 : Step(1451): len = 153380, overlap = 326.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.62323e-06
PHY-3002 : Step(1452): len = 153998, overlap = 324.844
PHY-3002 : Step(1453): len = 155885, overlap = 322.344
PHY-3002 : Step(1454): len = 168079, overlap = 291
PHY-3002 : Step(1455): len = 183300, overlap = 267.781
PHY-3002 : Step(1456): len = 188328, overlap = 258.813
PHY-3002 : Step(1457): len = 192799, overlap = 247.344
PHY-3002 : Step(1458): len = 198311, overlap = 244.813
PHY-3002 : Step(1459): len = 197873, overlap = 234.781
PHY-3002 : Step(1460): len = 196463, overlap = 243.094
PHY-3002 : Step(1461): len = 196662, overlap = 240.688
PHY-3002 : Step(1462): len = 197531, overlap = 233.219
PHY-3002 : Step(1463): len = 197641, overlap = 221.25
PHY-3002 : Step(1464): len = 198031, overlap = 209.125
PHY-3002 : Step(1465): len = 198518, overlap = 205.719
PHY-3002 : Step(1466): len = 199370, overlap = 194.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32465e-05
PHY-3002 : Step(1467): len = 199511, overlap = 198.219
PHY-3002 : Step(1468): len = 200045, overlap = 201.969
PHY-3002 : Step(1469): len = 206255, overlap = 186.969
PHY-3002 : Step(1470): len = 211303, overlap = 173.313
PHY-3002 : Step(1471): len = 213645, overlap = 155.844
PHY-3002 : Step(1472): len = 217834, overlap = 150.938
PHY-3002 : Step(1473): len = 221032, overlap = 152.313
PHY-3002 : Step(1474): len = 225245, overlap = 142.813
PHY-3002 : Step(1475): len = 226932, overlap = 139.125
PHY-3002 : Step(1476): len = 227491, overlap = 138.969
PHY-3002 : Step(1477): len = 228068, overlap = 136.344
PHY-3002 : Step(1478): len = 227833, overlap = 135.344
PHY-3002 : Step(1479): len = 229844, overlap = 128.719
PHY-3002 : Step(1480): len = 231342, overlap = 125.313
PHY-3002 : Step(1481): len = 229574, overlap = 125.281
PHY-3002 : Step(1482): len = 229277, overlap = 124.406
PHY-3002 : Step(1483): len = 228820, overlap = 122.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5455e-05
PHY-3002 : Step(1484): len = 230862, overlap = 122.938
PHY-3002 : Step(1485): len = 232652, overlap = 119.813
PHY-3002 : Step(1486): len = 235257, overlap = 117.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.056308s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 569424, over cnt = 1841(5%), over = 3661, worst = 14
PHY-1002 : len = 587112, over cnt = 1641(4%), over = 2881, worst = 11
PHY-1002 : len = 645720, over cnt = 1152(3%), over = 1759, worst = 9
PHY-1002 : len = 695272, over cnt = 618(1%), over = 902, worst = 9
PHY-1002 : len = 740040, over cnt = 288(0%), over = 424, worst = 6
PHY-1001 : End global iterations;  0.896244s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (54.0%)

PHY-1001 : Congestion index: top1 = 81.88, top5 = 68.13, top10 = 59.38, top15 = 51.88.
PHY-3001 : End congestion estimation;  1.023450s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (56.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60458e-06
PHY-3002 : Step(1487): len = 222829, overlap = 175.656
PHY-3002 : Step(1488): len = 219494, overlap = 201.656
PHY-3002 : Step(1489): len = 206974, overlap = 249.844
PHY-3002 : Step(1490): len = 197654, overlap = 266.688
PHY-3002 : Step(1491): len = 179165, overlap = 296.031
PHY-3002 : Step(1492): len = 173288, overlap = 325.688
PHY-3002 : Step(1493): len = 166770, overlap = 332.25
PHY-3002 : Step(1494): len = 165724, overlap = 339.125
PHY-3002 : Step(1495): len = 160739, overlap = 350.875
PHY-3002 : Step(1496): len = 154266, overlap = 353.031
PHY-3002 : Step(1497): len = 152005, overlap = 358.313
PHY-3002 : Step(1498): len = 151085, overlap = 360.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20917e-06
PHY-3002 : Step(1499): len = 151680, overlap = 351.875
PHY-3002 : Step(1500): len = 154722, overlap = 344.438
PHY-3002 : Step(1501): len = 158733, overlap = 340.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19841e-06
PHY-3002 : Step(1502): len = 168002, overlap = 316.375
PHY-3002 : Step(1503): len = 192368, overlap = 292.344
PHY-3002 : Step(1504): len = 208685, overlap = 250.625
PHY-3002 : Step(1505): len = 200467, overlap = 242.125
PHY-3002 : Step(1506): len = 199975, overlap = 238.656
PHY-3002 : Step(1507): len = 195769, overlap = 237.875
PHY-3002 : Step(1508): len = 194416, overlap = 234.813
PHY-3002 : Step(1509): len = 195959, overlap = 229.906
PHY-3002 : Step(1510): len = 197343, overlap = 229.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.20176e-05
PHY-3002 : Step(1511): len = 210467, overlap = 209.063
PHY-3002 : Step(1512): len = 223630, overlap = 191.813
PHY-3002 : Step(1513): len = 235062, overlap = 163.25
PHY-3002 : Step(1514): len = 238331, overlap = 145.781
PHY-3002 : Step(1515): len = 239332, overlap = 117.594
PHY-3002 : Step(1516): len = 237898, overlap = 91.9375
PHY-3002 : Step(1517): len = 237219, overlap = 87.25
PHY-3002 : Step(1518): len = 238637, overlap = 84.0313
PHY-3002 : Step(1519): len = 239767, overlap = 84.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.40352e-05
PHY-3002 : Step(1520): len = 254912, overlap = 69.9375
PHY-3002 : Step(1521): len = 266472, overlap = 54.3125
PHY-3002 : Step(1522): len = 274638, overlap = 38.9063
PHY-3002 : Step(1523): len = 277650, overlap = 37.5938
PHY-3002 : Step(1524): len = 275154, overlap = 27.7813
PHY-3002 : Step(1525): len = 275124, overlap = 28.4688
PHY-3002 : Step(1526): len = 272852, overlap = 30.1875
PHY-3002 : Step(1527): len = 273043, overlap = 29.625
PHY-3002 : Step(1528): len = 273389, overlap = 30.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.80704e-05
PHY-3002 : Step(1529): len = 290242, overlap = 19.6875
PHY-3002 : Step(1530): len = 304519, overlap = 17.0938
PHY-3002 : Step(1531): len = 312299, overlap = 13.7188
PHY-3002 : Step(1532): len = 313670, overlap = 14.9688
PHY-3002 : Step(1533): len = 309526, overlap = 15.3125
PHY-3002 : Step(1534): len = 308488, overlap = 14.5313
PHY-3002 : Step(1535): len = 307284, overlap = 17.8438
PHY-3002 : Step(1536): len = 307515, overlap = 17.9063
PHY-3002 : Step(1537): len = 307664, overlap = 20.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.61409e-05
PHY-3002 : Step(1538): len = 323923, overlap = 16.75
PHY-3002 : Step(1539): len = 334239, overlap = 13.75
PHY-3002 : Step(1540): len = 342309, overlap = 13.2188
PHY-3002 : Step(1541): len = 339942, overlap = 10.1563
PHY-3002 : Step(1542): len = 337386, overlap = 8.125
PHY-3002 : Step(1543): len = 335206, overlap = 4.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000160302
PHY-3002 : Step(1544): len = 344493, overlap = 3.375
PHY-3002 : Step(1545): len = 349894, overlap = 2.625
PHY-3002 : Step(1546): len = 354911, overlap = 2.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000320603
PHY-3002 : Step(1547): len = 365507, overlap = 2.75
PHY-3002 : Step(1548): len = 373370, overlap = 2.0625
PHY-3002 : Step(1549): len = 382649, overlap = 1.5
PHY-3002 : Step(1550): len = 385180, overlap = 2.375
PHY-3002 : Step(1551): len = 385943, overlap = 1.5625
PHY-3002 : Step(1552): len = 382861, overlap = 1.1875
PHY-3002 : Step(1553): len = 380883, overlap = 1.5
PHY-3002 : Step(1554): len = 379959, overlap = 1.4375
PHY-3002 : Step(1555): len = 379922, overlap = 0.625
PHY-3002 : Step(1556): len = 380175, overlap = 0.8125
PHY-3002 : Step(1557): len = 379614, overlap = 0.75
PHY-3002 : Step(1558): len = 379255, overlap = 0.5
PHY-3002 : Step(1559): len = 378599, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04075e+06, over cnt = 440(1%), over = 714, worst = 12
PHY-1002 : len = 1.04642e+06, over cnt = 247(0%), over = 352, worst = 5
PHY-1002 : len = 1.04963e+06, over cnt = 130(0%), over = 181, worst = 4
PHY-1002 : len = 1.05102e+06, over cnt = 78(0%), over = 115, worst = 4
PHY-1002 : len = 1.05108e+06, over cnt = 65(0%), over = 97, worst = 4
PHY-1001 : End global iterations;  0.297151s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.5%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 43.13, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.440841s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (35.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125445
PHY-3002 : Step(1560): len = 378757, overlap = 8.9375
PHY-3002 : Step(1561): len = 376704, overlap = 11
PHY-3002 : Step(1562): len = 365385, overlap = 11.625
PHY-3002 : Step(1563): len = 352299, overlap = 8.15625
PHY-3002 : Step(1564): len = 344394, overlap = 11.3438
PHY-3002 : Step(1565): len = 337819, overlap = 11.4688
PHY-3002 : Step(1566): len = 329897, overlap = 11.6875
PHY-3002 : Step(1567): len = 326739, overlap = 13.1875
PHY-3002 : Step(1568): len = 322793, overlap = 15.6563
PHY-3002 : Step(1569): len = 318887, overlap = 16.9063
PHY-3002 : Step(1570): len = 317813, overlap = 17.0313
PHY-3002 : Step(1571): len = 315719, overlap = 13.7188
PHY-3002 : Step(1572): len = 314899, overlap = 12.0313
PHY-3002 : Step(1573): len = 314839, overlap = 9.53125
PHY-3002 : Step(1574): len = 311764, overlap = 11.6875
PHY-3002 : Step(1575): len = 311411, overlap = 12.1875
PHY-3002 : Step(1576): len = 310583, overlap = 13.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00025089
PHY-3002 : Step(1577): len = 317594, overlap = 9.5625
PHY-3002 : Step(1578): len = 323070, overlap = 8.28125
PHY-3002 : Step(1579): len = 331048, overlap = 7.78125
PHY-3002 : Step(1580): len = 331625, overlap = 7.0625
PHY-3002 : Step(1581): len = 331370, overlap = 6.375
PHY-3002 : Step(1582): len = 331400, overlap = 7.09375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00044987
PHY-3002 : Step(1583): len = 335655, overlap = 5.71875
PHY-3002 : Step(1584): len = 340446, overlap = 6.6875
PHY-3002 : Step(1585): len = 343926, overlap = 6.96875
PHY-3002 : Step(1586): len = 347527, overlap = 6.75
PHY-3002 : Step(1587): len = 350593, overlap = 5.53125
PHY-3002 : Step(1588): len = 352872, overlap = 5.125
PHY-3002 : Step(1589): len = 353752, overlap = 4.65625
PHY-3002 : Step(1590): len = 353727, overlap = 4.125
PHY-3002 : Step(1591): len = 353694, overlap = 4.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000899741
PHY-3002 : Step(1592): len = 355893, overlap = 3.78125
PHY-3002 : Step(1593): len = 360965, overlap = 3.71875
PHY-3002 : Step(1594): len = 365585, overlap = 3.5
PHY-3002 : Step(1595): len = 368694, overlap = 3.375
PHY-3002 : Step(1596): len = 369985, overlap = 2.875
PHY-3002 : Step(1597): len = 371436, overlap = 3.4375
PHY-3002 : Step(1598): len = 372812, overlap = 2.25
PHY-3002 : Step(1599): len = 373519, overlap = 4.0625
PHY-3002 : Step(1600): len = 374707, overlap = 3.9375
PHY-3002 : Step(1601): len = 375851, overlap = 3.9375
PHY-3002 : Step(1602): len = 376076, overlap = 3.71875
PHY-3002 : Step(1603): len = 376049, overlap = 3.84375
PHY-3002 : Step(1604): len = 375906, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00173285
PHY-3002 : Step(1605): len = 377554, overlap = 3.46875
PHY-3002 : Step(1606): len = 380198, overlap = 3.46875
PHY-3002 : Step(1607): len = 383372, overlap = 2.9375
PHY-3002 : Step(1608): len = 384248, overlap = 2.90625
PHY-3002 : Step(1609): len = 385199, overlap = 2.5625
PHY-3002 : Step(1610): len = 386709, overlap = 1.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.03 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11413e+06, over cnt = 271(0%), over = 393, worst = 5
PHY-1002 : len = 1.11498e+06, over cnt = 192(0%), over = 286, worst = 5
PHY-1002 : len = 1.11632e+06, over cnt = 125(0%), over = 194, worst = 5
PHY-1002 : len = 1.11563e+06, over cnt = 98(0%), over = 162, worst = 5
PHY-1002 : len = 1.11529e+06, over cnt = 88(0%), over = 151, worst = 5
PHY-1001 : End global iterations;  0.269853s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (57.9%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 39.38, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.403150s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (46.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30831, tnet num: 6763, tinst num: 6479, tnode num: 35364, tedge num: 49962.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.381181s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (45.1%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.271850s wall, 0.734375s user + 0.031250s system = 0.765625s CPU (60.2%)

OPT-1001 : End physical optimization;  1.341693s wall, 0.796875s user + 0.031250s system = 0.828125s CPU (61.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4907 LUT to BLE ...
SYN-4008 : Packed 4907 LUT and 558 SEQ to BLE.
SYN-4003 : Packing 860 remaining SEQ's ...
SYN-4005 : Packed 831 SEQ with LUT/SLICE
SYN-4006 : 3520 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4936/5092 primitive instances ...
PHY-3001 : End packing;  0.895202s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (85.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2933 instances
RUN-1001 : 1431 mslices, 1432 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2412 nets have [3 - 5] pins
RUN-1001 : 567 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2931 instances, 2863 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 401805, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13503e+06, over cnt = 228(0%), over = 273, worst = 3
PHY-1002 : len = 1.13622e+06, over cnt = 154(0%), over = 176, worst = 3
PHY-1002 : len = 1.13684e+06, over cnt = 102(0%), over = 112, worst = 3
PHY-1002 : len = 1.13673e+06, over cnt = 81(0%), over = 90, worst = 3
PHY-1002 : len = 1.13557e+06, over cnt = 66(0%), over = 75, worst = 3
PHY-1001 : End global iterations;  0.286243s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (21.8%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 45.63, top10 = 39.38, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.456670s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (44.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3522e-05
PHY-3002 : Step(1611): len = 384951, overlap = 23.25
PHY-3002 : Step(1612): len = 368451, overlap = 38.25
PHY-3002 : Step(1613): len = 353047, overlap = 42
PHY-3002 : Step(1614): len = 344595, overlap = 39.25
PHY-3002 : Step(1615): len = 337775, overlap = 52.75
PHY-3002 : Step(1616): len = 331584, overlap = 58.75
PHY-3002 : Step(1617): len = 326733, overlap = 58
PHY-3002 : Step(1618): len = 324227, overlap = 63.25
PHY-3002 : Step(1619): len = 321885, overlap = 63.5
PHY-3002 : Step(1620): len = 320656, overlap = 61.75
PHY-3002 : Step(1621): len = 318732, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70439e-05
PHY-3002 : Step(1622): len = 335068, overlap = 48.5
PHY-3002 : Step(1623): len = 348230, overlap = 43.25
PHY-3002 : Step(1624): len = 347115, overlap = 37.5
PHY-3002 : Step(1625): len = 347435, overlap = 36.75
PHY-3002 : Step(1626): len = 349897, overlap = 35.25
PHY-3002 : Step(1627): len = 352572, overlap = 37
PHY-3002 : Step(1628): len = 353695, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000174088
PHY-3002 : Step(1629): len = 365807, overlap = 31
PHY-3002 : Step(1630): len = 379715, overlap = 24
PHY-3002 : Step(1631): len = 379357, overlap = 22.75
PHY-3002 : Step(1632): len = 380385, overlap = 19.25
PHY-3002 : Step(1633): len = 385327, overlap = 15.75
PHY-3002 : Step(1634): len = 391496, overlap = 11.25
PHY-3002 : Step(1635): len = 396721, overlap = 11.75
PHY-3002 : Step(1636): len = 398996, overlap = 14
PHY-3002 : Step(1637): len = 400639, overlap = 12.75
PHY-3002 : Step(1638): len = 401897, overlap = 13.5
PHY-3002 : Step(1639): len = 401755, overlap = 13
PHY-3002 : Step(1640): len = 401883, overlap = 12.5
PHY-3002 : Step(1641): len = 402002, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00033854
PHY-3002 : Step(1642): len = 408272, overlap = 11.75
PHY-3002 : Step(1643): len = 417614, overlap = 11.25
PHY-3002 : Step(1644): len = 423888, overlap = 9.25
PHY-3002 : Step(1645): len = 423768, overlap = 6.75
PHY-3002 : Step(1646): len = 423576, overlap = 5.5
PHY-3002 : Step(1647): len = 425669, overlap = 5
PHY-3002 : Step(1648): len = 429245, overlap = 6.5
PHY-3002 : Step(1649): len = 431226, overlap = 6
PHY-3002 : Step(1650): len = 432282, overlap = 5.75
PHY-3002 : Step(1651): len = 433059, overlap = 6
PHY-3002 : Step(1652): len = 432851, overlap = 5.5
PHY-3002 : Step(1653): len = 432410, overlap = 7
PHY-3002 : Step(1654): len = 432387, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00064083
PHY-3002 : Step(1655): len = 436728, overlap = 6.75
PHY-3002 : Step(1656): len = 440383, overlap = 5.75
PHY-3002 : Step(1657): len = 442200, overlap = 6
PHY-3002 : Step(1658): len = 442533, overlap = 4.5
PHY-3002 : Step(1659): len = 442481, overlap = 4.5
PHY-3002 : Step(1660): len = 442499, overlap = 4.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00109679
PHY-3002 : Step(1661): len = 445374, overlap = 5
PHY-3002 : Step(1662): len = 448057, overlap = 4.5
PHY-3002 : Step(1663): len = 448944, overlap = 4.25
PHY-3002 : Step(1664): len = 450689, overlap = 4.25
PHY-3002 : Step(1665): len = 451833, overlap = 4.75
PHY-3002 : Step(1666): len = 451716, overlap = 5
PHY-3002 : Step(1667): len = 450624, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.523969s wall, 0.312500s user + 0.390625s system = 0.703125s CPU (9.3%)

PHY-3001 : Trial Legalized: Len = 461028
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.30152e+06, over cnt = 162(0%), over = 182, worst = 2
PHY-1002 : len = 1.30239e+06, over cnt = 88(0%), over = 93, worst = 2
PHY-1002 : len = 1.30257e+06, over cnt = 57(0%), over = 59, worst = 2
PHY-1002 : len = 1.30262e+06, over cnt = 38(0%), over = 39, worst = 2
PHY-1002 : len = 1.30113e+06, over cnt = 19(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  0.316436s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (59.3%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.25, top10 = 40.00, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.504832s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (65.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108301
PHY-3002 : Step(1668): len = 436279, overlap = 2.75
PHY-3002 : Step(1669): len = 424073, overlap = 7
PHY-3002 : Step(1670): len = 416321, overlap = 13.25
PHY-3002 : Step(1671): len = 409249, overlap = 16
PHY-3002 : Step(1672): len = 405942, overlap = 17.5
PHY-3002 : Step(1673): len = 403365, overlap = 14.25
PHY-3002 : Step(1674): len = 402174, overlap = 13.75
PHY-3002 : Step(1675): len = 400553, overlap = 13.75
PHY-3002 : Step(1676): len = 399388, overlap = 15
PHY-3002 : Step(1677): len = 398970, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.023790s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (65.7%)

PHY-3001 : Legalized: Len = 406247, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.015821s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 406321, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15298e+06, over cnt = 196(0%), over = 220, worst = 2
PHY-1002 : len = 1.15406e+06, over cnt = 96(0%), over = 106, worst = 2
PHY-1002 : len = 1.15418e+06, over cnt = 59(0%), over = 64, worst = 2
PHY-1002 : len = 1.15432e+06, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 1.15323e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End global iterations;  0.278216s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (39.3%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 46.88, top10 = 41.25, top15 = 38.75.
PHY-1001 : End incremental global routing;  0.432860s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (39.7%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30748, tnet num: 6360, tinst num: 2931, tnode num: 34691, tedge num: 51402.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.662028s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (82.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.784658s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (55.2%)

OPT-1001 : End physical optimization;  1.849118s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (53.2%)

RUN-1003 : finish command "place" in  35.262208s wall, 7.265625s user + 1.250000s system = 8.515625s CPU (24.1%)

RUN-1004 : used memory is 911 MB, reserved memory is 1084 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5446   out of  19600   27.79%
#reg                     1418   out of  19600    7.23%
#le                      5475
  #lut only              4057   out of   5475   74.10%
  #reg only                29   out of   5475    0.53%
  #lut&reg               1389   out of   5475   25.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5475  |5366   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2933 instances
RUN-1001 : 1431 mslices, 1432 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2412 nets have [3 - 5] pins
RUN-1001 : 567 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15298e+06, over cnt = 196(0%), over = 220, worst = 2
PHY-1002 : len = 1.15406e+06, over cnt = 96(0%), over = 106, worst = 2
PHY-1002 : len = 1.15228e+06, over cnt = 52(0%), over = 56, worst = 2
PHY-1002 : len = 1.15082e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 1.14606e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.293137s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (26.7%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 46.25, top10 = 41.88, top15 = 38.75.
PHY-1001 : End global routing;  0.628988s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (34.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 74648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.088285s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 74648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000019s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.4644e+06, over cnt = 249(0%), over = 249, worst = 1
PHY-1001 : End Routed; 13.109720s wall, 6.890625s user + 0.093750s system = 6.984375s CPU (53.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.4549e+06, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End DR Iter 1; 0.395108s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (39.5%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.45407e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.118939s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (26.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.45413e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 3; 0.064982s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (24.0%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.45401e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.45401e+06
PHY-1001 : End DR Iter 4; 0.059545s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (52.5%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.632579s wall, 8.421875s user + 0.234375s system = 8.656250s CPU (49.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.551930s wall, 8.765625s user + 0.234375s system = 9.000000s CPU (48.5%)

RUN-1004 : used memory is 974 MB, reserved memory is 1137 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5446   out of  19600   27.79%
#reg                     1418   out of  19600    7.23%
#le                      5475
  #lut only              4057   out of   5475   74.10%
  #reg only                29   out of   5475    0.53%
  #lut&reg               1389   out of   5475   25.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5475  |5366   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2922  
    #2          2       1507  
    #3          3       474   
    #4          4       431   
    #5        5-10      603   
    #6        11-50     394   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.65            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.369602s wall, 0.625000s user + 0.078125s system = 0.703125s CPU (29.7%)

RUN-1004 : used memory is 974 MB, reserved memory is 1137 MB, peak memory is 1561 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2933
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6384, pip num: 85961
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2738 valid insts, and 224684 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.350154s wall, 52.375000s user + 0.031250s system = 52.406250s CPU (627.6%)

RUN-1004 : used memory is 1006 MB, reserved memory is 1162 MB, peak memory is 1561 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.347919s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (50.6%)

RUN-1004 : used memory is 820 MB, reserved memory is 1030 MB, peak memory is 1561 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = M11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = L12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22658/253 useful/useless nets, 22133/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 6 instances.
SYN-1015 : Optimize round 1, 587 better
SYN-1014 : Optimize round 2
SYN-1032 : 22530/15 useful/useless nets, 22006/53 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 32 mux instances.
SYN-1015 : Optimize round 2, 101 better
SYN-1014 : Optimize round 3
SYN-1032 : 22528/1 useful/useless nets, 22004/0 useful/useless insts
SYN-1019 : Optimized 3 mux instances.
SYN-1015 : Optimize round 3, 3 better
SYN-1014 : Optimize round 4
SYN-1032 : 22517/3 useful/useless nets, 21993/0 useful/useless insts
SYN-1015 : Optimize round 4, 8 better
SYN-1014 : Optimize round 5
SYN-1015 : Optimize round 5, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20889/400 useful/useless nets, 20654/344 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4042 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19876/22 useful/useless nets, 19641/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19870/0 useful/useless nets, 19635/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.657033s wall, 2.375000s user + 0.187500s system = 2.562500s CPU (70.1%)

RUN-1004 : used memory is 826 MB, reserved memory is 1032 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19827
  #and                   9460
  #nand                     0
  #or                    1946
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6414
  #bufif1                  10
  #MX21                   497
  #FADD                     0
  #DFF                   1427
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  30
#MACRO_MULT                 1
#MACRO_MUX                126

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18400  |1427   |57     |
|  u_logic |cortexm0ds_logic |18291  |1298   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.649990s wall, 0.953125s user + 0.093750s system = 1.046875s CPU (63.4%)

RUN-1004 : used memory is 836 MB, reserved memory is 1041 MB, peak memory is 1561 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 30 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART_TX/FIFO/al_ram_mem) write 16x8, read 16x8
SYN-2531 : DRAM UART_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20459/15 useful/useless nets, 20055/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 53 instances.
SYN-2501 : Optimize round 1, 234 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 237 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20906/249 useful/useless nets, 20509/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19963/68 useful/useless nets, 19640/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20397/2 useful/useless nets, 20142/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21034/4 useful/useless nets, 20779/4 useful/useless insts
SYN-1032 : 21367/61 useful/useless nets, 20956/55 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 180 (3.81), #lev = 4 (2.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 184 (3.70), #lev = 4 (1.85)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 613 instances into 190 LUTs, name keeping = 65%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4743 (3.72), #lev = 19 (9.65)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4718 (3.74), #lev = 16 (8.57)
SYN-3001 : Logic optimization runtime opt =   0.97 sec, map = 9017.14 sec
SYN-3001 : Mapper mapped 18641 instances into 4718 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              5119
  #lut4                  4025
  #lut5                   883
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             211

Utilization Statistics
#lut                     5119   out of  19600   26.12%
#reg                     1418   out of  19600    7.23%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       2
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4908   |211    |1426   |32     |3      |
|  u_logic |cortexm0ds_logic |4718   |173    |1297   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 121 DFF/LATCH to SEQ ...
SYN-4009 : Pack 2 carry chain into lslice
SYN-4007 : Packing 15 adder to BLE ...
SYN-4008 : Packed 15 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 2 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1297 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  12.312948s wall, 7.250000s user + 0.093750s system = 7.343750s CPU (59.6%)

RUN-1004 : used memory is 865 MB, reserved memory is 1059 MB, peak memory is 1561 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  2.016550s wall, 1.093750s user + 0.140625s system = 1.234375s CPU (61.2%)

RUN-1004 : used memory is 873 MB, reserved memory is 1067 MB, peak memory is 1561 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "clk_100f" drive clk pins.
SYN-4025 : Tag rtl::Net clk_100f as clock net
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net clk_100f to drive 39 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6481 instances
RUN-1001 : 4907 luts, 1418 seqs, 52 mslices, 34 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6787 nets
RUN-1001 : 3629 nets have 2 pins
RUN-1001 : 2246 nets have [3 - 5] pins
RUN-1001 : 489 nets have [6 - 10] pins
RUN-1001 : 236 nets have [11 - 20] pins
RUN-1001 : 183 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6479 instances, 4907 luts, 1418 seqs, 86 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.59319e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6479.
PHY-3001 : End clustering;  0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1678): len = 1.23989e+06, overlap = 76.5
PHY-3002 : Step(1679): len = 952655, overlap = 85.1875
PHY-3002 : Step(1680): len = 639983, overlap = 140.625
PHY-3002 : Step(1681): len = 531083, overlap = 192.219
PHY-3002 : Step(1682): len = 380217, overlap = 234.281
PHY-3002 : Step(1683): len = 347657, overlap = 260.688
PHY-3002 : Step(1684): len = 279693, overlap = 274.5
PHY-3002 : Step(1685): len = 265513, overlap = 282.406
PHY-3002 : Step(1686): len = 241460, overlap = 298.625
PHY-3002 : Step(1687): len = 235319, overlap = 305.875
PHY-3002 : Step(1688): len = 218473, overlap = 332.813
PHY-3002 : Step(1689): len = 203676, overlap = 349.875
PHY-3002 : Step(1690): len = 190139, overlap = 368.594
PHY-3002 : Step(1691): len = 173737, overlap = 382.625
PHY-3002 : Step(1692): len = 167131, overlap = 391.406
PHY-3002 : Step(1693): len = 158204, overlap = 398.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.04673e-06
PHY-3002 : Step(1694): len = 156924, overlap = 400.563
PHY-3002 : Step(1695): len = 157341, overlap = 398.313
PHY-3002 : Step(1696): len = 153837, overlap = 397.844
PHY-3002 : Step(1697): len = 154822, overlap = 397.094
PHY-3002 : Step(1698): len = 160778, overlap = 391.625
PHY-3002 : Step(1699): len = 164173, overlap = 384.563
PHY-3002 : Step(1700): len = 156961, overlap = 380.375
PHY-3002 : Step(1701): len = 157038, overlap = 379.813
PHY-3002 : Step(1702): len = 155924, overlap = 378.719
PHY-3002 : Step(1703): len = 154980, overlap = 374.844
PHY-3002 : Step(1704): len = 153253, overlap = 371.063
PHY-3002 : Step(1705): len = 152402, overlap = 370.313
PHY-3002 : Step(1706): len = 152835, overlap = 372.469
PHY-3002 : Step(1707): len = 153040, overlap = 368.188
PHY-3002 : Step(1708): len = 153351, overlap = 361.688
PHY-3002 : Step(1709): len = 152869, overlap = 354.25
PHY-3002 : Step(1710): len = 153039, overlap = 352.469
PHY-3002 : Step(1711): len = 154650, overlap = 346.25
PHY-3002 : Step(1712): len = 152067, overlap = 357.5
PHY-3002 : Step(1713): len = 151649, overlap = 352.781
PHY-3002 : Step(1714): len = 152337, overlap = 349.375
PHY-3002 : Step(1715): len = 149691, overlap = 350.563
PHY-3002 : Step(1716): len = 149689, overlap = 352.156
PHY-3002 : Step(1717): len = 149597, overlap = 361.125
PHY-3002 : Step(1718): len = 149182, overlap = 352.969
PHY-3002 : Step(1719): len = 147980, overlap = 354.719
PHY-3002 : Step(1720): len = 147876, overlap = 353.844
PHY-3002 : Step(1721): len = 148232, overlap = 343.563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.09347e-06
PHY-3002 : Step(1722): len = 147432, overlap = 338.438
PHY-3002 : Step(1723): len = 148069, overlap = 335.375
PHY-3002 : Step(1724): len = 150370, overlap = 331.313
PHY-3002 : Step(1725): len = 151777, overlap = 329.406
PHY-3002 : Step(1726): len = 153380, overlap = 326.688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 6.62323e-06
PHY-3002 : Step(1727): len = 153998, overlap = 324.844
PHY-3002 : Step(1728): len = 155885, overlap = 322.344
PHY-3002 : Step(1729): len = 168079, overlap = 291
PHY-3002 : Step(1730): len = 183300, overlap = 267.781
PHY-3002 : Step(1731): len = 188328, overlap = 258.813
PHY-3002 : Step(1732): len = 192799, overlap = 247.344
PHY-3002 : Step(1733): len = 198311, overlap = 244.813
PHY-3002 : Step(1734): len = 197873, overlap = 234.781
PHY-3002 : Step(1735): len = 196463, overlap = 243.094
PHY-3002 : Step(1736): len = 196662, overlap = 240.688
PHY-3002 : Step(1737): len = 197531, overlap = 233.219
PHY-3002 : Step(1738): len = 197641, overlap = 221.25
PHY-3002 : Step(1739): len = 198031, overlap = 209.125
PHY-3002 : Step(1740): len = 198518, overlap = 205.719
PHY-3002 : Step(1741): len = 199370, overlap = 194.688
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.32465e-05
PHY-3002 : Step(1742): len = 199511, overlap = 198.219
PHY-3002 : Step(1743): len = 200045, overlap = 201.969
PHY-3002 : Step(1744): len = 206255, overlap = 186.969
PHY-3002 : Step(1745): len = 211303, overlap = 173.313
PHY-3002 : Step(1746): len = 213645, overlap = 155.844
PHY-3002 : Step(1747): len = 217834, overlap = 150.938
PHY-3002 : Step(1748): len = 221032, overlap = 152.313
PHY-3002 : Step(1749): len = 225245, overlap = 142.813
PHY-3002 : Step(1750): len = 226932, overlap = 139.125
PHY-3002 : Step(1751): len = 227491, overlap = 138.969
PHY-3002 : Step(1752): len = 228068, overlap = 136.344
PHY-3002 : Step(1753): len = 227833, overlap = 135.344
PHY-3002 : Step(1754): len = 229844, overlap = 128.719
PHY-3002 : Step(1755): len = 231342, overlap = 125.313
PHY-3002 : Step(1756): len = 229574, overlap = 125.281
PHY-3002 : Step(1757): len = 229277, overlap = 124.406
PHY-3002 : Step(1758): len = 228820, overlap = 122.469
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 2.5455e-05
PHY-3002 : Step(1759): len = 230862, overlap = 122.938
PHY-3002 : Step(1760): len = 232652, overlap = 119.813
PHY-3002 : Step(1761): len = 235257, overlap = 117.781
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 569424, over cnt = 1841(5%), over = 3661, worst = 14
PHY-1002 : len = 587112, over cnt = 1641(4%), over = 2881, worst = 11
PHY-1002 : len = 645720, over cnt = 1152(3%), over = 1759, worst = 9
PHY-1002 : len = 695272, over cnt = 618(1%), over = 902, worst = 9
PHY-1002 : len = 740040, over cnt = 288(0%), over = 424, worst = 6
PHY-1001 : End global iterations;  0.911920s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (61.7%)

PHY-1001 : Congestion index: top1 = 81.88, top5 = 68.13, top10 = 59.38, top15 = 51.88.
PHY-3001 : End congestion estimation;  1.036254s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (57.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60458e-06
PHY-3002 : Step(1762): len = 222829, overlap = 175.656
PHY-3002 : Step(1763): len = 219494, overlap = 201.656
PHY-3002 : Step(1764): len = 206974, overlap = 249.844
PHY-3002 : Step(1765): len = 197654, overlap = 266.688
PHY-3002 : Step(1766): len = 179165, overlap = 296.031
PHY-3002 : Step(1767): len = 173288, overlap = 325.688
PHY-3002 : Step(1768): len = 166770, overlap = 332.25
PHY-3002 : Step(1769): len = 165724, overlap = 339.125
PHY-3002 : Step(1770): len = 160739, overlap = 350.875
PHY-3002 : Step(1771): len = 154266, overlap = 353.031
PHY-3002 : Step(1772): len = 152005, overlap = 358.313
PHY-3002 : Step(1773): len = 151085, overlap = 360.281
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.20917e-06
PHY-3002 : Step(1774): len = 151680, overlap = 351.875
PHY-3002 : Step(1775): len = 154722, overlap = 344.438
PHY-3002 : Step(1776): len = 158733, overlap = 340.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.19841e-06
PHY-3002 : Step(1777): len = 168002, overlap = 316.375
PHY-3002 : Step(1778): len = 192368, overlap = 292.344
PHY-3002 : Step(1779): len = 208685, overlap = 250.625
PHY-3002 : Step(1780): len = 200467, overlap = 242.125
PHY-3002 : Step(1781): len = 199975, overlap = 238.656
PHY-3002 : Step(1782): len = 195769, overlap = 237.875
PHY-3002 : Step(1783): len = 194416, overlap = 234.813
PHY-3002 : Step(1784): len = 195959, overlap = 229.906
PHY-3002 : Step(1785): len = 197343, overlap = 229.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.20176e-05
PHY-3002 : Step(1786): len = 210467, overlap = 209.063
PHY-3002 : Step(1787): len = 223630, overlap = 191.813
PHY-3002 : Step(1788): len = 235062, overlap = 163.25
PHY-3002 : Step(1789): len = 238331, overlap = 145.781
PHY-3002 : Step(1790): len = 239332, overlap = 117.594
PHY-3002 : Step(1791): len = 237898, overlap = 91.9375
PHY-3002 : Step(1792): len = 237219, overlap = 87.25
PHY-3002 : Step(1793): len = 238637, overlap = 84.0313
PHY-3002 : Step(1794): len = 239767, overlap = 84.5313
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.40352e-05
PHY-3002 : Step(1795): len = 254912, overlap = 69.9375
PHY-3002 : Step(1796): len = 266472, overlap = 54.3125
PHY-3002 : Step(1797): len = 274638, overlap = 38.9063
PHY-3002 : Step(1798): len = 277650, overlap = 37.5938
PHY-3002 : Step(1799): len = 275154, overlap = 27.7813
PHY-3002 : Step(1800): len = 275124, overlap = 28.4688
PHY-3002 : Step(1801): len = 272852, overlap = 30.1875
PHY-3002 : Step(1802): len = 273043, overlap = 29.625
PHY-3002 : Step(1803): len = 273389, overlap = 30.7188
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.80704e-05
PHY-3002 : Step(1804): len = 290242, overlap = 19.6875
PHY-3002 : Step(1805): len = 304519, overlap = 17.0938
PHY-3002 : Step(1806): len = 312299, overlap = 13.7188
PHY-3002 : Step(1807): len = 313670, overlap = 14.9688
PHY-3002 : Step(1808): len = 309526, overlap = 15.3125
PHY-3002 : Step(1809): len = 308488, overlap = 14.5313
PHY-3002 : Step(1810): len = 307284, overlap = 17.8438
PHY-3002 : Step(1811): len = 307515, overlap = 17.9063
PHY-3002 : Step(1812): len = 307664, overlap = 20.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.61409e-05
PHY-3002 : Step(1813): len = 323923, overlap = 16.75
PHY-3002 : Step(1814): len = 334239, overlap = 13.75
PHY-3002 : Step(1815): len = 342309, overlap = 13.2188
PHY-3002 : Step(1816): len = 339942, overlap = 10.1563
PHY-3002 : Step(1817): len = 337386, overlap = 8.125
PHY-3002 : Step(1818): len = 335206, overlap = 4.0625
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000160302
PHY-3002 : Step(1819): len = 344493, overlap = 3.375
PHY-3002 : Step(1820): len = 349894, overlap = 2.625
PHY-3002 : Step(1821): len = 354911, overlap = 2.5625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000320603
PHY-3002 : Step(1822): len = 365507, overlap = 2.75
PHY-3002 : Step(1823): len = 373370, overlap = 2.0625
PHY-3002 : Step(1824): len = 382649, overlap = 1.5
PHY-3002 : Step(1825): len = 385180, overlap = 2.375
PHY-3002 : Step(1826): len = 385943, overlap = 1.5625
PHY-3002 : Step(1827): len = 382861, overlap = 1.1875
PHY-3002 : Step(1828): len = 380883, overlap = 1.5
PHY-3002 : Step(1829): len = 379959, overlap = 1.4375
PHY-3002 : Step(1830): len = 379922, overlap = 0.625
PHY-3002 : Step(1831): len = 380175, overlap = 0.8125
PHY-3002 : Step(1832): len = 379614, overlap = 0.75
PHY-3002 : Step(1833): len = 379255, overlap = 0.5
PHY-3002 : Step(1834): len = 378599, overlap = 1
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 31%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.04075e+06, over cnt = 440(1%), over = 714, worst = 12
PHY-1002 : len = 1.04642e+06, over cnt = 247(0%), over = 352, worst = 5
PHY-1002 : len = 1.04963e+06, over cnt = 130(0%), over = 181, worst = 4
PHY-1002 : len = 1.05102e+06, over cnt = 78(0%), over = 115, worst = 4
PHY-1002 : len = 1.05108e+06, over cnt = 65(0%), over = 97, worst = 4
PHY-1001 : End global iterations;  0.295229s wall, 0.078125s user + 0.015625s system = 0.093750s CPU (31.8%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 43.13, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.441738s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (38.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000125445
PHY-3002 : Step(1835): len = 378757, overlap = 8.9375
PHY-3002 : Step(1836): len = 376704, overlap = 11
PHY-3002 : Step(1837): len = 365385, overlap = 11.625
PHY-3002 : Step(1838): len = 352299, overlap = 8.15625
PHY-3002 : Step(1839): len = 344394, overlap = 11.3438
PHY-3002 : Step(1840): len = 337819, overlap = 11.4688
PHY-3002 : Step(1841): len = 329897, overlap = 11.6875
PHY-3002 : Step(1842): len = 326739, overlap = 13.1875
PHY-3002 : Step(1843): len = 322793, overlap = 15.6563
PHY-3002 : Step(1844): len = 318887, overlap = 16.9063
PHY-3002 : Step(1845): len = 317813, overlap = 17.0313
PHY-3002 : Step(1846): len = 315719, overlap = 13.7188
PHY-3002 : Step(1847): len = 314899, overlap = 12.0313
PHY-3002 : Step(1848): len = 314839, overlap = 9.53125
PHY-3002 : Step(1849): len = 311764, overlap = 11.6875
PHY-3002 : Step(1850): len = 311411, overlap = 12.1875
PHY-3002 : Step(1851): len = 310583, overlap = 13.875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00025089
PHY-3002 : Step(1852): len = 317594, overlap = 9.5625
PHY-3002 : Step(1853): len = 323070, overlap = 8.28125
PHY-3002 : Step(1854): len = 331048, overlap = 7.78125
PHY-3002 : Step(1855): len = 331625, overlap = 7.0625
PHY-3002 : Step(1856): len = 331370, overlap = 6.375
PHY-3002 : Step(1857): len = 331400, overlap = 7.09375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00044987
PHY-3002 : Step(1858): len = 335655, overlap = 5.71875
PHY-3002 : Step(1859): len = 340446, overlap = 6.6875
PHY-3002 : Step(1860): len = 343926, overlap = 6.96875
PHY-3002 : Step(1861): len = 347527, overlap = 6.75
PHY-3002 : Step(1862): len = 350593, overlap = 5.53125
PHY-3002 : Step(1863): len = 352872, overlap = 5.125
PHY-3002 : Step(1864): len = 353752, overlap = 4.65625
PHY-3002 : Step(1865): len = 353727, overlap = 4.125
PHY-3002 : Step(1866): len = 353694, overlap = 4.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000899741
PHY-3002 : Step(1867): len = 355893, overlap = 3.78125
PHY-3002 : Step(1868): len = 360965, overlap = 3.71875
PHY-3002 : Step(1869): len = 365585, overlap = 3.5
PHY-3002 : Step(1870): len = 368694, overlap = 3.375
PHY-3002 : Step(1871): len = 369985, overlap = 2.875
PHY-3002 : Step(1872): len = 371436, overlap = 3.4375
PHY-3002 : Step(1873): len = 372812, overlap = 2.25
PHY-3002 : Step(1874): len = 373519, overlap = 4.0625
PHY-3002 : Step(1875): len = 374707, overlap = 3.9375
PHY-3002 : Step(1876): len = 375851, overlap = 3.9375
PHY-3002 : Step(1877): len = 376076, overlap = 3.71875
PHY-3002 : Step(1878): len = 376049, overlap = 3.84375
PHY-3002 : Step(1879): len = 375906, overlap = 3.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00173285
PHY-3002 : Step(1880): len = 377554, overlap = 3.46875
PHY-3002 : Step(1881): len = 380198, overlap = 3.46875
PHY-3002 : Step(1882): len = 383372, overlap = 2.9375
PHY-3002 : Step(1883): len = 384248, overlap = 2.90625
PHY-3002 : Step(1884): len = 385199, overlap = 2.5625
PHY-3002 : Step(1885): len = 386709, overlap = 1.96875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.03 peak overflow 1.06
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11413e+06, over cnt = 271(0%), over = 393, worst = 5
PHY-1002 : len = 1.11498e+06, over cnt = 192(0%), over = 286, worst = 5
PHY-1002 : len = 1.11632e+06, over cnt = 125(0%), over = 194, worst = 5
PHY-1002 : len = 1.11563e+06, over cnt = 98(0%), over = 162, worst = 5
PHY-1002 : len = 1.11529e+06, over cnt = 88(0%), over = 151, worst = 5
PHY-1001 : End global iterations;  0.266908s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (41.0%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 39.38, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.407990s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (53.6%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30831, tnet num: 6763, tinst num: 6479, tnode num: 35364, tedge num: 49962.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.389259s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (52.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.209499s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (53.0%)

OPT-1001 : End physical optimization;  1.273435s wall, 0.687500s user + 0.015625s system = 0.703125s CPU (55.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4907 LUT to BLE ...
SYN-4008 : Packed 4907 LUT and 558 SEQ to BLE.
SYN-4003 : Packing 860 remaining SEQ's ...
SYN-4005 : Packed 831 SEQ with LUT/SLICE
SYN-4006 : 3520 single LUT's are left
SYN-4006 : 29 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4936/5092 primitive instances ...
PHY-3001 : End packing;  0.802694s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (35.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2933 instances
RUN-1001 : 1431 mslices, 1432 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2412 nets have [3 - 5] pins
RUN-1001 : 567 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2931 instances, 2863 slices, 13 macros(86 instances: 52 mslices 34 lslices)
PHY-3001 : Cell area utilization is 35%
PHY-3001 : After packing: Len = 401805, Over = 21.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13503e+06, over cnt = 228(0%), over = 273, worst = 3
PHY-1002 : len = 1.13622e+06, over cnt = 154(0%), over = 176, worst = 3
PHY-1002 : len = 1.13684e+06, over cnt = 102(0%), over = 112, worst = 3
PHY-1002 : len = 1.13673e+06, over cnt = 81(0%), over = 90, worst = 3
PHY-1002 : len = 1.13557e+06, over cnt = 66(0%), over = 75, worst = 3
PHY-1001 : End global iterations;  0.281311s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (38.9%)

PHY-1001 : Congestion index: top1 = 54.38, top5 = 45.63, top10 = 39.38, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.449825s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (45.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.3522e-05
PHY-3002 : Step(1886): len = 384951, overlap = 23.25
PHY-3002 : Step(1887): len = 368451, overlap = 38.25
PHY-3002 : Step(1888): len = 353047, overlap = 42
PHY-3002 : Step(1889): len = 344595, overlap = 39.25
PHY-3002 : Step(1890): len = 337775, overlap = 52.75
PHY-3002 : Step(1891): len = 331584, overlap = 58.75
PHY-3002 : Step(1892): len = 326733, overlap = 58
PHY-3002 : Step(1893): len = 324227, overlap = 63.25
PHY-3002 : Step(1894): len = 321885, overlap = 63.5
PHY-3002 : Step(1895): len = 320656, overlap = 61.75
PHY-3002 : Step(1896): len = 318732, overlap = 63
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.70439e-05
PHY-3002 : Step(1897): len = 335068, overlap = 48.5
PHY-3002 : Step(1898): len = 348230, overlap = 43.25
PHY-3002 : Step(1899): len = 347115, overlap = 37.5
PHY-3002 : Step(1900): len = 347435, overlap = 36.75
PHY-3002 : Step(1901): len = 349897, overlap = 35.25
PHY-3002 : Step(1902): len = 352572, overlap = 37
PHY-3002 : Step(1903): len = 353695, overlap = 36
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000174088
PHY-3002 : Step(1904): len = 365807, overlap = 31
PHY-3002 : Step(1905): len = 379715, overlap = 24
PHY-3002 : Step(1906): len = 379357, overlap = 22.75
PHY-3002 : Step(1907): len = 380385, overlap = 19.25
PHY-3002 : Step(1908): len = 385327, overlap = 15.75
PHY-3002 : Step(1909): len = 391496, overlap = 11.25
PHY-3002 : Step(1910): len = 396721, overlap = 11.75
PHY-3002 : Step(1911): len = 398996, overlap = 14
PHY-3002 : Step(1912): len = 400639, overlap = 12.75
PHY-3002 : Step(1913): len = 401897, overlap = 13.5
PHY-3002 : Step(1914): len = 401755, overlap = 13
PHY-3002 : Step(1915): len = 401883, overlap = 12.5
PHY-3002 : Step(1916): len = 402002, overlap = 12.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00033854
PHY-3002 : Step(1917): len = 408272, overlap = 11.75
PHY-3002 : Step(1918): len = 417614, overlap = 11.25
PHY-3002 : Step(1919): len = 423888, overlap = 9.25
PHY-3002 : Step(1920): len = 423768, overlap = 6.75
PHY-3002 : Step(1921): len = 423576, overlap = 5.5
PHY-3002 : Step(1922): len = 425669, overlap = 5
PHY-3002 : Step(1923): len = 429245, overlap = 6.5
PHY-3002 : Step(1924): len = 431226, overlap = 6
PHY-3002 : Step(1925): len = 432282, overlap = 5.75
PHY-3002 : Step(1926): len = 433059, overlap = 6
PHY-3002 : Step(1927): len = 432851, overlap = 5.5
PHY-3002 : Step(1928): len = 432410, overlap = 7
PHY-3002 : Step(1929): len = 432387, overlap = 6.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00064083
PHY-3002 : Step(1930): len = 436728, overlap = 6.75
PHY-3002 : Step(1931): len = 440383, overlap = 5.75
PHY-3002 : Step(1932): len = 442200, overlap = 6
PHY-3002 : Step(1933): len = 442533, overlap = 4.5
PHY-3002 : Step(1934): len = 442481, overlap = 4.5
PHY-3002 : Step(1935): len = 442499, overlap = 4.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00109679
PHY-3002 : Step(1936): len = 445374, overlap = 5
PHY-3002 : Step(1937): len = 448057, overlap = 4.5
PHY-3002 : Step(1938): len = 448944, overlap = 4.25
PHY-3002 : Step(1939): len = 450689, overlap = 4.25
PHY-3002 : Step(1940): len = 451833, overlap = 4.75
PHY-3002 : Step(1941): len = 451716, overlap = 5
PHY-3002 : Step(1942): len = 450624, overlap = 4.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.452884s wall, 1.031250s user + 0.718750s system = 1.750000s CPU (23.5%)

PHY-3001 : Trial Legalized: Len = 461028
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.30152e+06, over cnt = 162(0%), over = 182, worst = 2
PHY-1002 : len = 1.30239e+06, over cnt = 88(0%), over = 93, worst = 2
PHY-1002 : len = 1.30257e+06, over cnt = 57(0%), over = 59, worst = 2
PHY-1002 : len = 1.30262e+06, over cnt = 38(0%), over = 39, worst = 2
PHY-1002 : len = 1.30113e+06, over cnt = 19(0%), over = 20, worst = 2
PHY-1001 : End global iterations;  0.299450s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (31.3%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.25, top10 = 40.00, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.479495s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (42.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000108301
PHY-3002 : Step(1943): len = 436279, overlap = 2.75
PHY-3002 : Step(1944): len = 424073, overlap = 7
PHY-3002 : Step(1945): len = 416321, overlap = 13.25
PHY-3002 : Step(1946): len = 409249, overlap = 16
PHY-3002 : Step(1947): len = 405942, overlap = 17.5
PHY-3002 : Step(1948): len = 403365, overlap = 14.25
PHY-3002 : Step(1949): len = 402174, overlap = 13.75
PHY-3002 : Step(1950): len = 400553, overlap = 13.75
PHY-3002 : Step(1951): len = 399388, overlap = 15
PHY-3002 : Step(1952): len = 398970, overlap = 15.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021667s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.1%)

PHY-3001 : Legalized: Len = 406247, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.013282s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 8 instances has been re-located, deltaX = 1, deltaY = 3, maxDist = 1.
PHY-3001 : Final: Len = 406321, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15298e+06, over cnt = 196(0%), over = 220, worst = 2
PHY-1002 : len = 1.15406e+06, over cnt = 96(0%), over = 106, worst = 2
PHY-1002 : len = 1.15418e+06, over cnt = 59(0%), over = 64, worst = 2
PHY-1002 : len = 1.15432e+06, over cnt = 29(0%), over = 33, worst = 2
PHY-1002 : len = 1.15323e+06, over cnt = 21(0%), over = 21, worst = 1
PHY-1001 : End global iterations;  0.283523s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (27.6%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 46.88, top10 = 41.25, top15 = 38.75.
PHY-1001 : End incremental global routing;  0.436833s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (46.5%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 30748, tnet num: 6360, tinst num: 2931, tnode num: 34691, tedge num: 51402.
TMR-2508 : Levelizing timing graph completed, there are 53 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.647366s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (62.8%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.755662s wall, 1.187500s user + 0.000000s system = 1.187500s CPU (67.6%)

OPT-1001 : End physical optimization;  1.817071s wall, 1.250000s user + 0.000000s system = 1.250000s CPU (68.8%)

RUN-1003 : finish command "place" in  34.883223s wall, 9.109375s user + 2.187500s system = 11.296875s CPU (32.4%)

RUN-1004 : used memory is 924 MB, reserved memory is 1104 MB, peak memory is 1561 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5446   out of  19600   27.79%
#reg                     1418   out of  19600    7.23%
#le                      5475
  #lut only              4057   out of   5475   74.10%
  #reg only                29   out of   5475    0.53%
  #lut&reg               1389   out of   5475   25.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5475  |5366   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2933 instances
RUN-1001 : 1431 mslices, 1432 lslices, 30 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6384 nets
RUN-1001 : 2952 nets have 2 pins
RUN-1001 : 2412 nets have [3 - 5] pins
RUN-1001 : 567 nets have [6 - 10] pins
RUN-1001 : 255 nets have [11 - 20] pins
RUN-1001 : 195 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.15298e+06, over cnt = 196(0%), over = 220, worst = 2
PHY-1002 : len = 1.15406e+06, over cnt = 96(0%), over = 106, worst = 2
PHY-1002 : len = 1.15228e+06, over cnt = 52(0%), over = 56, worst = 2
PHY-1002 : len = 1.15082e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1002 : len = 1.14606e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.277018s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (62.0%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 46.25, top10 = 41.88, top15 = 38.75.
PHY-1001 : End global routing;  0.619456s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (60.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 74648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.088748s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (52.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 74648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000027s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 48% nets.
PHY-1001 : Routed 57% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.4644e+06, over cnt = 249(0%), over = 249, worst = 1
PHY-1001 : End Routed; 12.541337s wall, 8.156250s user + 0.125000s system = 8.281250s CPU (66.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.4549e+06, over cnt = 66(0%), over = 66, worst = 1
PHY-1001 : End DR Iter 1; 0.403078s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (96.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.45407e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End DR Iter 2; 0.119471s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (91.5%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.45413e+06, over cnt = 6(0%), over = 6, worst = 1
PHY-1001 : End DR Iter 3; 0.060160s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.45401e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.45401e+06
PHY-1001 : End DR Iter 4; 0.059721s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.7%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net clk_100f_gclk_net will be merged with clock clk_100f
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  16.921548s wall, 11.421875s user + 0.203125s system = 11.625000s CPU (68.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  17.834344s wall, 12.062500s user + 0.203125s system = 12.265625s CPU (68.8%)

RUN-1004 : used memory is 990 MB, reserved memory is 1162 MB, peak memory is 1574 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5446   out of  19600   27.79%
#reg                     1418   out of  19600    7.23%
#le                      5475
  #lut only              4057   out of   5475   74.10%
  #reg only                29   out of   5475    0.53%
  #lut&reg               1389   out of   5475   25.37%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       30   out of    188   15.96%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
     RXD         INPUT        L12        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        M11        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS33           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS33           8            N/A        NONE    
  ioPin1[6]      INOUT         N5        LVCMOS33           8            N/A        NONE    
  ioPin1[5]      INOUT        R14        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        K15        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT         E1        LVCMOS33           8            N/A        NONE    
  ioPin1[2]      INOUT         A2        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         B2        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         F2        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5475  |5366   |80     |1426   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2922  
    #2          2       1507  
    #3          3       474   
    #4          4       431   
    #5        5-10      603   
    #6        11-50     394   
    #7       51-100      17   
    #8       101-500     1    
  Average     3.65            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.366619s wall, 1.343750s user + 0.062500s system = 1.406250s CPU (59.4%)

RUN-1004 : used memory is 990 MB, reserved memory is 1162 MB, peak memory is 1574 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2933
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6384, pip num: 85961
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2738 valid insts, and 224684 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.302939s wall, 75.609375s user + 0.125000s system = 75.734375s CPU (912.1%)

RUN-1004 : used memory is 1019 MB, reserved memory is 1182 MB, peak memory is 1574 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-8007 ERROR: extra comma in port association list is not allowed in ../RTL/CortexM0_SoC.v(492)
HDL-8007 ERROR: ignore module module due to previous errors in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : Verilog file '../RTL/CortexM0_SoC.v' ignored due to errors
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../RTL/CortexM0_SoC.v
HDL-1007 : analyze verilog file ../RTL/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../RTL/Block_RAM.v
HDL-1007 : analyze verilog file ../RTL/GPIO.v
HDL-1007 : analyze verilog file ../RTL/SWITCH_LED.v
HDL-1007 : analyze verilog file ../RTL/AHBlite_UART.v
HDL-1007 : analyze verilog file ../RTL/clkuart_pwm.v
HDL-1007 : analyze verilog file ../RTL/FIFO.v
HDL-1007 : analyze verilog file ../RTL/SPI.v
HDL-1007 : analyze verilog file ../RTL/UART_RX.v
HDL-1007 : analyze verilog file ../RTL/UART_TX.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../RTL/CortexM0_SoC.v(84)
HDL-1007 : elaborate module CortexM0_SoC in ../RTL/CortexM0_SoC.v(1)
HDL-1007 : elaborate module cortexm0ds_logic in ../RTL/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../RTL/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../RTL/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../RTL/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../RTL/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(337)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(338)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(339)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../RTL/CortexM0_SoC.v(370)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_RDADDR' in ../RTL/CortexM0_SoC.v(371)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'BRAM_WRADDR' in ../RTL/CortexM0_SoC.v(372)
HDL-1007 : elaborate module AHBlite_GPIO in ../RTL/AHBlite_GPIO.v(1)
HDL-1007 : elaborate module AHBlite_UART in ../RTL/AHBlite_UART.v(1)
HDL-1007 : elaborate module Block_RAM in ../RTL/Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(446)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(447)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addra' in ../RTL/CortexM0_SoC.v(455)
HDL-5007 WARNING: actual bit length 14 differs from formal bit length 12 for port 'addrb' in ../RTL/CortexM0_SoC.v(456)
HDL-1007 : elaborate module GPIO in ../RTL/GPIO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../RTL/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../RTL/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../RTL/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../RTL/FIFO.v(4)
HDL-1007 : elaborate module SWITCH_LED in ../RTL/SWITCH_LED.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P4' does not have a driver in ../RTL/CortexM0_SoC.v(217)
HDL-5007 WARNING: net 'HRDATA_P4[31]' does not have a driver in ../RTL/CortexM0_SoC.v(218)
HDL-5007 WARNING: net 'HRESP_P4' does not have a driver in ../RTL/CortexM0_SoC.v(219)
HDL-5007 WARNING: net 'clk_100f' does not have a driver in ../RTL/CortexM0_SoC.v(496)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.396974s wall, 2.218750s user + 0.062500s system = 2.281250s CPU (95.2%)

RUN-1004 : used memory is 599 MB, reserved memory is 1039 MB, peak memory is 1574 MB
RUN-1002 : start command "read_adc ../PIN/pin.adc"
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  clk   LOCATION = R7; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[0]   LOCATION = A14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[1]   LOCATION = A13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[2]   LOCATION = B12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[3]   LOCATION = A12; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[4]   LOCATION = A11; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[5]   LOCATION = B10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  ioPin0[6]   LOCATION = A10; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = F16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = E16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = E13; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = B16; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = B15; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = B14; IOSTANDARD = LVTTL33; "
RUN-1002 : start command "set_pin_assignment  TXD   LOCATION = D12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD   LOCATION = F12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin ioPin0[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin ioPin1[0] has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "SWITCH_LED"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark GPIO as IO macro for instance u11
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 16x8, write 16x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model GPIO
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model SWITCH_LED
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 52 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "LED[7]" net"LED[7]"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[0]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[10]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[11]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[12]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[13]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[14]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[15]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[16]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[17]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[18]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[19]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[1]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[20]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[21]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[22]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[23]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[24]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[25]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[26]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[27]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[28]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[29]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[2]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[30]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[31]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[3]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[4]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[5]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[6]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[7]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[8]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P4[9]" in ../RTL/CortexM0_SoC.v(218)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(87)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P4" in ../RTL/CortexM0_SoC.v(217)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(55)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P4" in ../RTL/CortexM0_SoC.v(219)
SYN-5014 WARNING: the net's pin: pin "i5" in ../RTL/AHBlite_SlaveMUX.v(71)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "clk_100f" in ../RTL/CortexM0_SoC.v(496)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(51)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_TX.v(65)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(29)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/FIFO.v(45)
SYN-5014 WARNING: the net's pin: pin "wclk" in NOFILE(0)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(13)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(43)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(32)
SYN-5014 WARNING: the net's pin: pin "clk" in ../RTL/UART_RX.v(26)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22630/253 useful/useless nets, 22112/118 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 26 distributor mux.
SYN-1016 : Merged 50 instances.
SYN-1015 : Optimize round 1, 667 better
SYN-1014 : Optimize round 2
SYN-1032 : 22293/184 useful/useless nets, 21818/170 useful/useless insts
SYN-1017 : Remove 1 const input seq instances
SYN-1002 :     Interconncet/SlaveMUX/reg0_b0
SYN-1019 : Optimized 34 mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1015 : Optimize round 2, 372 better
SYN-1014 : Optimize round 3
SYN-1032 : 22286/4 useful/useless nets, 21811/3 useful/useless insts
SYN-1019 : Optimized 5 mux instances.
SYN-1015 : Optimize round 3, 7 better
SYN-1014 : Optimize round 4
SYN-1032 : 22272/5 useful/useless nets, 21797/1 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 4, 10 better
SYN-1014 : Optimize round 5
SYN-1032 : 22259/12 useful/useless nets, 21784/12 useful/useless insts
SYN-1015 : Optimize round 5, 23 better
SYN-1014 : Optimize round 6
SYN-1015 : Optimize round 6, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 146 inv instances.
SYN-1032 : 20873/408 useful/useless nets, 20639/354 useful/useless insts
SYN-1017 : Remove 2 const input seq instances
SYN-1002 :     K7vpw6_reg
SYN-1002 :     Xbopw6_reg
SYN-1019 : Optimized 17 mux instances.
SYN-1016 : Merged 4 instances.
SYN-1015 : Optimize round 1, 4064 better
SYN-1014 : Optimize round 2
SYN-1044 : Optimized 5 inv instances.
SYN-1032 : 19860/22 useful/useless nets, 19626/14 useful/useless insts
SYN-1016 : Merged 1 instances.
SYN-1015 : Optimize round 2, 27 better
SYN-1014 : Optimize round 3
SYN-1032 : 19854/0 useful/useless nets, 19620/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  3.581566s wall, 3.406250s user + 0.281250s system = 3.687500s CPU (103.0%)

RUN-1004 : used memory is 607 MB, reserved memory is 1041 MB, peak memory is 1574 MB
RUN-1002 : start command "report_area -file xiaosai_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Gate Statistics
#Basic gates            19674
  #and                   9414
  #nand                     0
  #or                    1941
  #nor                      0
  #xor                     72
  #xnor                     0
  #buf                      0
  #not                   6399
  #bufif1                  10
  #MX21                   478
  #FADD                     0
  #DFF                   1360
  #LATCH                    0
#MACRO_ADD                  7
#MACRO_EQ                  20
#MACRO_MULT                 1
#MACRO_MUX                 78

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18314  |1360   |36     |
|  u_logic |cortexm0ds_logic |18277  |1297   |14     |
+----------------------------------------------------+

RUN-1002 : start command "export_db xiaosai_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_rtl.db" in  1.646618s wall, 1.421875s user + 0.062500s system = 1.484375s CPU (90.1%)

RUN-1004 : used memory is 695 MB, reserved memory is 1050 MB, peak memory is 1574 MB
RUN-1002 : start command "optimize_gate -maparea xiaosai_gate.area"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 29 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20184/15 useful/useless nets, 19829/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 52 instances.
SYN-2501 : Optimize round 1, 180 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-1019 : Optimized 240 mux instances.
SYN-1032 : 20470/240 useful/useless nets, 20115/0 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19947/68 useful/useless nets, 19625/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20381/2 useful/useless nets, 20127/0 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21018/4 useful/useless nets, 20764/4 useful/useless insts
SYN-1032 : 20961/31 useful/useless nets, 20586/31 useful/useless insts
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 99 (3.94), #lev = 3 (2.02)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 93 (3.52), #lev = 4 (2.73)
SYN-3001 : Logic optimization runtime opt =   0.01 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 365 instances into 94 LUTs, name keeping = 61%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 4682 (3.74), #lev = 19 (9.48)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 4696 (3.75), #lev = 17 (8.99)
SYN-3001 : Logic optimization runtime opt =   0.88 sec, map = 11525.06 sec
SYN-3001 : Mapper mapped 18627 instances into 4696 LUTs, name keeping = 35%.
RUN-1002 : start command "report_area -file xiaosai_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

LUT Statistics
#Total_luts              4963
  #lut4                  3906
  #lut5                   884
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             173

Utilization Statistics
#lut                     4963   out of  19600   25.32%
#reg                     1351   out of  19600    6.89%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |4790   |173    |1359   |32     |3      |
|  u_logic |cortexm0ds_logic |4696   |173    |1296   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 55 DFF/LATCH to SEQ ...
SYN-4009 : Pack 0 carry chain into lslice
SYN-4007 : Packing 0 adder to BLE ...
SYN-4008 : Packed 0 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1296 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea xiaosai_gate.area" in  11.537067s wall, 9.734375s user + 0.093750s system = 9.828125s CPU (85.2%)

RUN-1004 : used memory is 746 MB, reserved memory is 1077 MB, peak memory is 1574 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "export_db xiaosai_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_gate.db" in  1.999927s wall, 1.656250s user + 0.234375s system = 1.890625s CPU (94.5%)

RUN-1004 : used memory is 757 MB, reserved memory is 1086 MB, peak memory is 1574 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 16 thread(s).
SYN-4024 : Net "clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4025 : Tag rtl::Net clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 2 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6272 instances
RUN-1001 : 4788 luts, 1351 seqs, 40 mslices, 25 lslices, 29 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6534 nets
RUN-1001 : 3478 nets have 2 pins
RUN-1001 : 2159 nets have [3 - 5] pins
RUN-1001 : 477 nets have [6 - 10] pins
RUN-1001 : 229 nets have [11 - 20] pins
RUN-1001 : 187 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6270 instances, 4788 luts, 1351 seqs, 65 slices, 8 macros(65 instances: 40 mslices 25 lslices)
PHY-3001 : Cell area utilization is 25%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.57621e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6270.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 25%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1953): len = 1.24086e+06, overlap = 76.5
PHY-3002 : Step(1954): len = 967496, overlap = 82.875
PHY-3002 : Step(1955): len = 619240, overlap = 133.813
PHY-3002 : Step(1956): len = 515610, overlap = 170.656
PHY-3002 : Step(1957): len = 382672, overlap = 213.031
PHY-3002 : Step(1958): len = 350626, overlap = 234.094
PHY-3002 : Step(1959): len = 310381, overlap = 252.156
PHY-3002 : Step(1960): len = 276118, overlap = 268.031
PHY-3002 : Step(1961): len = 250576, overlap = 272.875
PHY-3002 : Step(1962): len = 229214, overlap = 293.844
PHY-3002 : Step(1963): len = 218534, overlap = 299.188
PHY-3002 : Step(1964): len = 208232, overlap = 306.969
PHY-3002 : Step(1965): len = 201383, overlap = 319.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.32883e-06
PHY-3002 : Step(1966): len = 193593, overlap = 316.875
PHY-3002 : Step(1967): len = 203253, overlap = 309.344
PHY-3002 : Step(1968): len = 207281, overlap = 307.281
PHY-3002 : Step(1969): len = 197560, overlap = 299.688
PHY-3002 : Step(1970): len = 198404, overlap = 301.156
PHY-3002 : Step(1971): len = 196916, overlap = 304.063
PHY-3002 : Step(1972): len = 195368, overlap = 299.094
PHY-3002 : Step(1973): len = 193550, overlap = 294.25
PHY-3002 : Step(1974): len = 189929, overlap = 287.094
PHY-3002 : Step(1975): len = 190398, overlap = 289.844
PHY-3002 : Step(1976): len = 187144, overlap = 291.75
PHY-3002 : Step(1977): len = 183824, overlap = 290.344
PHY-3002 : Step(1978): len = 183342, overlap = 289.844
PHY-3002 : Step(1979): len = 184571, overlap = 286.406
PHY-3002 : Step(1980): len = 178949, overlap = 287.344
PHY-3002 : Step(1981): len = 177988, overlap = 293.75
PHY-3002 : Step(1982): len = 175227, overlap = 299.906
PHY-3002 : Step(1983): len = 174079, overlap = 304.719
PHY-3002 : Step(1984): len = 172180, overlap = 299.531
PHY-3002 : Step(1985): len = 171525, overlap = 288.906
PHY-3002 : Step(1986): len = 170845, overlap = 274.563
PHY-3002 : Step(1987): len = 168847, overlap = 275.469
PHY-3002 : Step(1988): len = 168688, overlap = 276.781
PHY-3002 : Step(1989): len = 167184, overlap = 278.563
PHY-3002 : Step(1990): len = 166231, overlap = 277.719
PHY-3002 : Step(1991): len = 164772, overlap = 271.406
PHY-3002 : Step(1992): len = 163880, overlap = 270.906
PHY-3002 : Step(1993): len = 163982, overlap = 268.125
PHY-3002 : Step(1994): len = 164267, overlap = 275.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.65766e-06
PHY-3002 : Step(1995): len = 164181, overlap = 267.125
PHY-3002 : Step(1996): len = 165147, overlap = 266.844
PHY-3002 : Step(1997): len = 167506, overlap = 256.031
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.07721e-05
PHY-3002 : Step(1998): len = 170258, overlap = 250.844
PHY-3002 : Step(1999): len = 173045, overlap = 248.781
PHY-3002 : Step(2000): len = 189039, overlap = 225.375
PHY-3002 : Step(2001): len = 218661, overlap = 186.969
PHY-3002 : Step(2002): len = 218259, overlap = 170.813
PHY-3002 : Step(2003): len = 217758, overlap = 162.656
PHY-3002 : Step(2004): len = 216817, overlap = 164.563
PHY-3002 : Step(2005): len = 216052, overlap = 156.781
PHY-3002 : Step(2006): len = 216460, overlap = 154.031
PHY-3002 : Step(2007): len = 217079, overlap = 147.156
PHY-3002 : Step(2008): len = 217002, overlap = 144.844
PHY-3002 : Step(2009): len = 217452, overlap = 139.719
PHY-3002 : Step(2010): len = 217439, overlap = 133.75
PHY-3002 : Step(2011): len = 217966, overlap = 126.531
PHY-3002 : Step(2012): len = 218089, overlap = 124.656
PHY-3002 : Step(2013): len = 218958, overlap = 124.219
PHY-3002 : Step(2014): len = 220247, overlap = 118.469
PHY-3002 : Step(2015): len = 220722, overlap = 112.594
PHY-3002 : Step(2016): len = 221702, overlap = 105.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.15442e-05
PHY-3002 : Step(2017): len = 222664, overlap = 109.125
PHY-3002 : Step(2018): len = 223484, overlap = 110.375
PHY-3002 : Step(2019): len = 225082, overlap = 108.688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.053626s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 561144, over cnt = 1882(5%), over = 3710, worst = 15
PHY-1002 : len = 578776, over cnt = 1732(4%), over = 2921, worst = 11
PHY-1002 : len = 629104, over cnt = 1244(3%), over = 1862, worst = 10
PHY-1002 : len = 684312, over cnt = 683(1%), over = 931, worst = 10
PHY-1002 : len = 715656, over cnt = 159(0%), over = 290, worst = 10
PHY-1001 : End global iterations;  0.720710s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (71.5%)

PHY-1001 : Congestion index: top1 = 79.38, top5 = 68.75, top10 = 60.00, top15 = 53.75.
PHY-3001 : End congestion estimation;  0.854132s wall, 0.593750s user + 0.046875s system = 0.640625s CPU (75.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.42831e-06
PHY-3002 : Step(2020): len = 220753, overlap = 168.875
PHY-3002 : Step(2021): len = 219843, overlap = 191.313
PHY-3002 : Step(2022): len = 200251, overlap = 249.625
PHY-3002 : Step(2023): len = 195792, overlap = 261.625
PHY-3002 : Step(2024): len = 176239, overlap = 303.906
PHY-3002 : Step(2025): len = 166773, overlap = 322.969
PHY-3002 : Step(2026): len = 160062, overlap = 336.313
PHY-3002 : Step(2027): len = 157138, overlap = 346.125
PHY-3002 : Step(2028): len = 149682, overlap = 352.844
PHY-3002 : Step(2029): len = 149325, overlap = 353.781
PHY-3002 : Step(2030): len = 145371, overlap = 355.469
PHY-3002 : Step(2031): len = 143101, overlap = 356.406
PHY-3002 : Step(2032): len = 141669, overlap = 357.188
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.85661e-06
PHY-3002 : Step(2033): len = 148887, overlap = 347.938
PHY-3002 : Step(2034): len = 152371, overlap = 344.125
PHY-3002 : Step(2035): len = 163273, overlap = 323.813
PHY-3002 : Step(2036): len = 165693, overlap = 304.844
PHY-3002 : Step(2037): len = 166120, overlap = 297.188
PHY-3002 : Step(2038): len = 166916, overlap = 291.063
PHY-3002 : Step(2039): len = 165749, overlap = 282.469
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.71322e-06
PHY-3002 : Step(2040): len = 178630, overlap = 263.844
PHY-3002 : Step(2041): len = 182520, overlap = 260.094
PHY-3002 : Step(2042): len = 192220, overlap = 243.219
PHY-3002 : Step(2043): len = 199795, overlap = 232.781
PHY-3002 : Step(2044): len = 204295, overlap = 225.594
PHY-3002 : Step(2045): len = 202416, overlap = 213.594
PHY-3002 : Step(2046): len = 200406, overlap = 211.219
PHY-3002 : Step(2047): len = 200257, overlap = 208.625
PHY-3002 : Step(2048): len = 198173, overlap = 209.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.14264e-05
PHY-3002 : Step(2049): len = 216850, overlap = 166.531
PHY-3002 : Step(2050): len = 223311, overlap = 152.5
PHY-3002 : Step(2051): len = 229269, overlap = 134.344
PHY-3002 : Step(2052): len = 234731, overlap = 116.563
PHY-3002 : Step(2053): len = 238383, overlap = 95.5313
PHY-3002 : Step(2054): len = 237207, overlap = 91.9375
PHY-3002 : Step(2055): len = 236247, overlap = 95.5625
PHY-3002 : Step(2056): len = 236358, overlap = 97.125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.28529e-05
PHY-3002 : Step(2057): len = 251980, overlap = 80.4063
PHY-3002 : Step(2058): len = 265813, overlap = 72.6563
PHY-3002 : Step(2059): len = 276015, overlap = 52.6875
PHY-3002 : Step(2060): len = 274016, overlap = 47.4063
PHY-3002 : Step(2061): len = 270475, overlap = 41.25
PHY-3002 : Step(2062): len = 269291, overlap = 40.7188
PHY-3002 : Step(2063): len = 266727, overlap = 40.1875
PHY-3002 : Step(2064): len = 266876, overlap = 40.4688
PHY-3002 : Step(2065): len = 267200, overlap = 40
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.57058e-05
PHY-3002 : Step(2066): len = 289160, overlap = 21.4063
PHY-3002 : Step(2067): len = 298437, overlap = 16.1563
PHY-3002 : Step(2068): len = 305899, overlap = 13.75
PHY-3002 : Step(2069): len = 309893, overlap = 11.0313
PHY-3002 : Step(2070): len = 311397, overlap = 9.8125
PHY-3002 : Step(2071): len = 308610, overlap = 11.625
PHY-3002 : Step(2072): len = 308424, overlap = 12.9375
PHY-3002 : Step(2073): len = 307755, overlap = 12.875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.14115e-05
PHY-3002 : Step(2074): len = 321226, overlap = 8.8125
PHY-3002 : Step(2075): len = 330234, overlap = 8.34375
PHY-3002 : Step(2076): len = 339277, overlap = 5.9375
PHY-3002 : Step(2077): len = 340403, overlap = 6.03125
PHY-3002 : Step(2078): len = 340208, overlap = 6.90625
PHY-3002 : Step(2079): len = 337074, overlap = 4.6875
PHY-3002 : Step(2080): len = 337026, overlap = 3.625
PHY-3002 : Step(2081): len = 337838, overlap = 4.875
PHY-3002 : Step(2082): len = 338839, overlap = 4.375
PHY-3002 : Step(2083): len = 339072, overlap = 4.1875
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000182823
PHY-3002 : Step(2084): len = 351264, overlap = 3.1875
PHY-3002 : Step(2085): len = 358434, overlap = 3.0625
PHY-3002 : Step(2086): len = 364451, overlap = 2.875
PHY-3002 : Step(2087): len = 358788, overlap = 3.625
PHY-3002 : Step(2088): len = 358240, overlap = 3.875
PHY-3002 : Step(2089): len = 356321, overlap = 2.625
PHY-3002 : Step(2090): len = 356325, overlap = 2.5
PHY-3002 : Step(2091): len = 358302, overlap = 2.625
PHY-3002 : Step(2092): len = 358302, overlap = 2.625
PHY-3002 : Step(2093): len = 357955, overlap = 3.0625
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 0.000356255
PHY-3002 : Step(2094): len = 370622, overlap = 2
PHY-3002 : Step(2095): len = 376002, overlap = 1.625
PHY-3002 : Step(2096): len = 383137, overlap = 0.375
PHY-3002 : Step(2097): len = 385170, overlap = 0.375
PHY-3002 : Step(2098): len = 385843, overlap = 0.0625
PHY-3002 : Step(2099): len = 386235, overlap = 0.4375
PHY-3002 : Step(2100): len = 386232, overlap = 0.625
PHY-3002 : Step(2101): len = 383734, overlap = 0.9375
PHY-3002 : Step(2102): len = 381850, overlap = 1.8125
PHY-3002 : Step(2103): len = 381395, overlap = 1.4375
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000639232
PHY-3002 : Step(2104): len = 385423, overlap = 1.5
PHY-3002 : Step(2105): len = 388672, overlap = 1.5
PHY-3002 : Step(2106): len = 390746, overlap = 1.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00127846
PHY-3002 : Step(2107): len = 392730, overlap = 1.4375
PHY-3002 : Step(2108): len = 396921, overlap = 1.375
PHY-3002 : Step(2109): len = 406089, overlap = 1.5625
PHY-3002 : Step(2110): len = 405617, overlap = 2.0625
PHY-3002 : Step(2111): len = 405027, overlap = 2.125
PHY-3002 : Step(2112): len = 404293, overlap = 2.1875
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.00216375
PHY-3002 : Step(2113): len = 406483, overlap = 1
PHY-3002 : Step(2114): len = 409281, overlap = 1
PHY-3002 : Step(2115): len = 413141, overlap = 0.9375
PHY-3002 : Step(2116): len = 415304, overlap = 0.375
PHY-3002 : Step(2117): len = 415753, overlap = 0.3125
PHY-3002 : Step(2118): len = 416298, overlap = 0.25
PHY-3002 : Step(2119): len = 417653, overlap = 0.25
PHY-3002 : Step(2120): len = 418765, overlap = 0.125
PHY-3002 : Step(2121): len = 417977, overlap = 0.125
PHY-3002 : Step(2122): len = 416908, overlap = 0.1875
PHY-3002 : Step(2123): len = 416210, overlap = 0
PHY-3002 : Step(2124): len = 415725, overlap = 0
PHY-3002 : Step(2125): len = 415216, overlap = 0
PHY-3002 : Step(2126): len = 414531, overlap = 0.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 30%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13141e+06, over cnt = 355(1%), over = 520, worst = 5
PHY-1002 : len = 1.13414e+06, over cnt = 211(0%), over = 286, worst = 4
PHY-1002 : len = 1.13508e+06, over cnt = 133(0%), over = 173, worst = 4
PHY-1002 : len = 1.13462e+06, over cnt = 106(0%), over = 138, worst = 4
PHY-1002 : len = 1.13418e+06, over cnt = 94(0%), over = 123, worst = 4
PHY-1001 : End global iterations;  0.276517s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (39.6%)

PHY-1001 : Congestion index: top1 = 49.38, top5 = 41.88, top10 = 36.25, top15 = 33.13.
PHY-3001 : End congestion estimation;  0.431143s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (54.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000254701
PHY-3002 : Step(2127): len = 409268, overlap = 4.34375
PHY-3002 : Step(2128): len = 403029, overlap = 4.40625
PHY-3002 : Step(2129): len = 393600, overlap = 4.75
PHY-3002 : Step(2130): len = 385448, overlap = 4.1875
PHY-3002 : Step(2131): len = 379000, overlap = 6.25
PHY-3002 : Step(2132): len = 370858, overlap = 5.84375
PHY-3002 : Step(2133): len = 366213, overlap = 5.03125
PHY-3002 : Step(2134): len = 360800, overlap = 4.71875
PHY-3002 : Step(2135): len = 356195, overlap = 5.3125
PHY-3002 : Step(2136): len = 353918, overlap = 5.375
PHY-3002 : Step(2137): len = 351409, overlap = 4.65625
PHY-3002 : Step(2138): len = 349615, overlap = 5.71875
PHY-3002 : Step(2139): len = 349373, overlap = 6.375
PHY-3002 : Step(2140): len = 347069, overlap = 5.4375
PHY-3002 : Step(2141): len = 346546, overlap = 5.75
PHY-3002 : Step(2142): len = 346025, overlap = 5.46875
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000465845
PHY-3002 : Step(2143): len = 349235, overlap = 5.0625
PHY-3002 : Step(2144): len = 351093, overlap = 4.75
PHY-3002 : Step(2145): len = 354545, overlap = 4.90625
PHY-3002 : Step(2146): len = 357743, overlap = 3.6875
PHY-3002 : Step(2147): len = 359435, overlap = 4.25
PHY-3002 : Step(2148): len = 360861, overlap = 3.21875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000822695
PHY-3002 : Step(2149): len = 363121, overlap = 3.625
PHY-3002 : Step(2150): len = 364823, overlap = 3.53125
PHY-3002 : Step(2151): len = 366493, overlap = 3.53125
PHY-3002 : Step(2152): len = 371658, overlap = 1.03125
PHY-3002 : Step(2153): len = 375737, overlap = 0.625
PHY-3002 : Step(2154): len = 377563, overlap = 0.1875
PHY-3002 : Step(2155): len = 378198, overlap = 0
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164539
PHY-3002 : Step(2156): len = 379560, overlap = 0.25
PHY-3002 : Step(2157): len = 382439, overlap = 0.3125
PHY-3002 : Step(2158): len = 385762, overlap = 0.3125
PHY-3002 : Step(2159): len = 387572, overlap = 0.6875
PHY-3002 : Step(2160): len = 389762, overlap = 0.96875
PHY-3002 : Step(2161): len = 392109, overlap = 1.15625
PHY-3002 : Step(2162): len = 392892, overlap = 1.25
PHY-3002 : Step(2163): len = 393253, overlap = 1.375
PHY-3002 : Step(2164): len = 393363, overlap = 1.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00289798
PHY-3002 : Step(2165): len = 393845, overlap = 1.375
PHY-3002 : Step(2166): len = 394825, overlap = 1.34375
PHY-3002 : Step(2167): len = 396425, overlap = 1.3125
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 60.00 peak overflow 0.81
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.11441e+06, over cnt = 236(0%), over = 308, worst = 3
PHY-1002 : len = 1.11573e+06, over cnt = 154(0%), over = 198, worst = 3
PHY-1002 : len = 1.11586e+06, over cnt = 114(0%), over = 148, worst = 3
PHY-1002 : len = 1.11543e+06, over cnt = 93(0%), over = 122, worst = 3
PHY-1002 : len = 1.11499e+06, over cnt = 76(0%), over = 101, worst = 3
PHY-1001 : End global iterations;  0.269594s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (52.2%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 42.50, top10 = 37.50, top15 = 35.63.
PHY-1001 : End incremental global routing;  0.405910s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (65.4%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 29891, tnet num: 6532, tinst num: 6270, tnode num: 34183, tedge num: 48481.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.370865s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (96.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.176607s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (85.0%)

OPT-1001 : End physical optimization;  1.238837s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (85.8%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 4788 LUT to BLE ...
SYN-4008 : Packed 4788 LUT and 519 SEQ to BLE.
SYN-4003 : Packing 832 remaining SEQ's ...
SYN-4005 : Packed 812 SEQ with LUT/SLICE
SYN-4006 : 3458 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 4808/4941 primitive instances ...
PHY-3001 : End packing;  0.759831s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (98.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 2854 instances
RUN-1001 : 1393 mslices, 1393 lslices, 29 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6171 nets
RUN-1001 : 2878 nets have 2 pins
RUN-1001 : 2305 nets have [3 - 5] pins
RUN-1001 : 532 nets have [6 - 10] pins
RUN-1001 : 254 nets have [11 - 20] pins
RUN-1001 : 199 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 2852 instances, 2786 slices, 8 macros(65 instances: 40 mslices 25 lslices)
PHY-3001 : Cell area utilization is 34%
PHY-3001 : After packing: Len = 412055, Over = 15.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13018e+06, over cnt = 209(0%), over = 254, worst = 3
PHY-1002 : len = 1.1309e+06, over cnt = 149(0%), over = 181, worst = 3
PHY-1002 : len = 1.13113e+06, over cnt = 108(0%), over = 127, worst = 2
PHY-1002 : len = 1.13034e+06, over cnt = 60(0%), over = 68, worst = 2
PHY-1002 : len = 1.12902e+06, over cnt = 45(0%), over = 49, worst = 2
PHY-1001 : End global iterations;  0.274629s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (28.4%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 42.50, top10 = 38.13, top15 = 35.63.
PHY-3001 : End congestion estimation;  0.441474s wall, 0.218750s user + 0.015625s system = 0.234375s CPU (53.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 4.48786e-05
PHY-3002 : Step(2168): len = 394588, overlap = 14.25
PHY-3002 : Step(2169): len = 378124, overlap = 26.5
PHY-3002 : Step(2170): len = 364845, overlap = 30.25
PHY-3002 : Step(2171): len = 358693, overlap = 35.75
PHY-3002 : Step(2172): len = 350949, overlap = 39.75
PHY-3002 : Step(2173): len = 343938, overlap = 43.25
PHY-3002 : Step(2174): len = 337039, overlap = 48.5
PHY-3002 : Step(2175): len = 334198, overlap = 48
PHY-3002 : Step(2176): len = 331840, overlap = 54.75
PHY-3002 : Step(2177): len = 329615, overlap = 54
PHY-3002 : Step(2178): len = 326944, overlap = 54.25
PHY-3002 : Step(2179): len = 325217, overlap = 55.75
PHY-3002 : Step(2180): len = 323079, overlap = 56.25
PHY-3002 : Step(2181): len = 322307, overlap = 55.75
PHY-3002 : Step(2182): len = 320494, overlap = 55.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.97573e-05
PHY-3002 : Step(2183): len = 335284, overlap = 42.75
PHY-3002 : Step(2184): len = 348834, overlap = 39
PHY-3002 : Step(2185): len = 349525, overlap = 33.5
PHY-3002 : Step(2186): len = 350433, overlap = 29.5
PHY-3002 : Step(2187): len = 352932, overlap = 34
PHY-3002 : Step(2188): len = 355209, overlap = 33
PHY-3002 : Step(2189): len = 356654, overlap = 30.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000177073
PHY-3002 : Step(2190): len = 366364, overlap = 24.5
PHY-3002 : Step(2191): len = 379462, overlap = 23
PHY-3002 : Step(2192): len = 382839, overlap = 21
PHY-3002 : Step(2193): len = 388746, overlap = 14.25
PHY-3002 : Step(2194): len = 394542, overlap = 12.25
PHY-3002 : Step(2195): len = 397431, overlap = 13.5
PHY-3002 : Step(2196): len = 399251, overlap = 12.5
PHY-3002 : Step(2197): len = 400453, overlap = 11
PHY-3002 : Step(2198): len = 401317, overlap = 11.25
PHY-3002 : Step(2199): len = 401879, overlap = 12
PHY-3002 : Step(2200): len = 402062, overlap = 11.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00035075
PHY-3002 : Step(2201): len = 408351, overlap = 9.5
PHY-3002 : Step(2202): len = 417681, overlap = 7.25
PHY-3002 : Step(2203): len = 423207, overlap = 5.5
PHY-3002 : Step(2204): len = 424556, overlap = 3.25
PHY-3002 : Step(2205): len = 425377, overlap = 4.5
PHY-3002 : Step(2206): len = 426436, overlap = 5.5
PHY-3002 : Step(2207): len = 427476, overlap = 6.25
PHY-3002 : Step(2208): len = 428729, overlap = 6
PHY-3002 : Step(2209): len = 429517, overlap = 5.5
PHY-3002 : Step(2210): len = 429816, overlap = 4.75
PHY-3002 : Step(2211): len = 429280, overlap = 4.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000701123
PHY-3002 : Step(2212): len = 433731, overlap = 4
PHY-3002 : Step(2213): len = 439085, overlap = 3.75
PHY-3002 : Step(2214): len = 439892, overlap = 4.75
PHY-3002 : Step(2215): len = 440894, overlap = 4.25
PHY-3002 : Step(2216): len = 442494, overlap = 3
PHY-3002 : Step(2217): len = 443119, overlap = 3.75
PHY-3002 : Step(2218): len = 443713, overlap = 3.75
PHY-3002 : Step(2219): len = 444284, overlap = 4.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00133992
PHY-3002 : Step(2220): len = 446021, overlap = 3.75
PHY-3002 : Step(2221): len = 448066, overlap = 4
PHY-3002 : Step(2222): len = 449029, overlap = 4
PHY-3002 : Step(2223): len = 450516, overlap = 4
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00226067
PHY-3002 : Step(2224): len = 451445, overlap = 3.5
PHY-3002 : Step(2225): len = 452879, overlap = 3
PHY-3002 : Step(2226): len = 455829, overlap = 2.5
PHY-3002 : Step(2227): len = 456172, overlap = 2.75
PHY-3002 : Step(2228): len = 456087, overlap = 2.5
PHY-3002 : Step(2229): len = 456191, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  7.668634s wall, 0.468750s user + 0.328125s system = 0.796875s CPU (10.4%)

PHY-3001 : Trial Legalized: Len = 463771
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.26789e+06, over cnt = 145(0%), over = 166, worst = 3
PHY-1002 : len = 1.26847e+06, over cnt = 91(0%), over = 101, worst = 3
PHY-1002 : len = 1.26849e+06, over cnt = 53(0%), over = 57, worst = 2
PHY-1002 : len = 1.26841e+06, over cnt = 36(0%), over = 39, worst = 2
PHY-1002 : len = 1.26828e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.301745s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (82.9%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 45.00, top10 = 39.38, top15 = 36.88.
PHY-3001 : End congestion estimation;  0.480728s wall, 0.359375s user + 0.031250s system = 0.390625s CPU (81.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000133341
PHY-3002 : Step(2230): len = 438132, overlap = 3
PHY-3002 : Step(2231): len = 427361, overlap = 5.25
PHY-3002 : Step(2232): len = 420175, overlap = 11.5
PHY-3002 : Step(2233): len = 414920, overlap = 10.5
PHY-3002 : Step(2234): len = 411611, overlap = 8.5
PHY-3002 : Step(2235): len = 408102, overlap = 8
PHY-3002 : Step(2236): len = 406130, overlap = 9.25
PHY-3002 : Step(2237): len = 404273, overlap = 8.5
PHY-3002 : Step(2238): len = 403828, overlap = 8.5
PHY-3002 : Step(2239): len = 403350, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.021195s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (73.7%)

PHY-3001 : Legalized: Len = 409371, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.012567s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 5 instances has been re-located, deltaX = 0, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 409391, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13491e+06, over cnt = 174(0%), over = 206, worst = 3
PHY-1002 : len = 1.13576e+06, over cnt = 99(0%), over = 119, worst = 3
PHY-1002 : len = 1.13638e+06, over cnt = 57(0%), over = 66, worst = 2
PHY-1002 : len = 1.13578e+06, over cnt = 35(0%), over = 38, worst = 2
PHY-1002 : len = 1.13514e+06, over cnt = 23(0%), over = 26, worst = 2
PHY-1001 : End global iterations;  0.279208s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (33.6%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 39.38, top15 = 36.25.
PHY-1001 : End incremental global routing;  0.430739s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (47.2%)

RUN-1002 : start command "start_timer"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 9, tpin num: 29920, tnet num: 6169, tinst num: 2852, tnode num: 33699, tedge num: 50093.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.633277s wall, 0.609375s user + 0.031250s system = 0.640625s CPU (101.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.712427s wall, 1.421875s user + 0.046875s system = 1.468750s CPU (85.8%)

OPT-1001 : End physical optimization;  1.771512s wall, 1.468750s user + 0.046875s system = 1.515625s CPU (85.6%)

RUN-1003 : finish command "place" in  36.071155s wall, 8.781250s user + 1.703125s system = 10.484375s CPU (29.1%)

RUN-1004 : used memory is 824 MB, reserved memory is 1129 MB, peak memory is 1574 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5274   out of  19600   26.91%
#reg                     1351   out of  19600    6.89%
#le                      5294
  #lut only              3943   out of   5294   74.48%
  #reg only                20   out of   5294    0.38%
  #lut&reg               1331   out of   5294   25.14%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT        M11        LVCMOS25           8            N/A        NONE    
  ioPin1[5]      INOUT        E11        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        P11        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT        G14        LVCMOS25           8            N/A        NONE    
  ioPin1[2]      INOUT         J6        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         A8        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         M3        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5294  |5209   |65     |1359   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file A:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 2854 instances
RUN-1001 : 1393 mslices, 1393 lslices, 29 pads, 32 brams, 3 dsps
RUN-1001 : There are total 6171 nets
RUN-1001 : 2878 nets have 2 pins
RUN-1001 : 2305 nets have [3 - 5] pins
RUN-1001 : 532 nets have [6 - 10] pins
RUN-1001 : 254 nets have [11 - 20] pins
RUN-1001 : 199 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 1.13491e+06, over cnt = 174(0%), over = 206, worst = 3
PHY-1002 : len = 1.13576e+06, over cnt = 99(0%), over = 119, worst = 3
PHY-1002 : len = 1.13559e+06, over cnt = 43(0%), over = 48, worst = 3
PHY-1002 : len = 1.13285e+06, over cnt = 21(0%), over = 25, worst = 3
PHY-1002 : len = 1.12608e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.284638s wall, 0.125000s user + 0.015625s system = 0.140625s CPU (49.4%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 39.38, top15 = 35.63.
PHY-1001 : End global routing;  0.543606s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (69.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.059646s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 70888, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.000017s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1002 : len = 1.46905e+06, over cnt = 320(0%), over = 321, worst = 2
PHY-1001 : End Routed; 12.984247s wall, 10.109375s user + 0.171875s system = 10.281250s CPU (79.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.45168e+06, over cnt = 104(0%), over = 104, worst = 1
PHY-1001 : End DR Iter 1; 0.643805s wall, 0.781250s user + 0.015625s system = 0.796875s CPU (123.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.45115e+06, over cnt = 26(0%), over = 26, worst = 1
PHY-1001 : End DR Iter 2; 0.206345s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (53.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.45118e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 3; 0.106556s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (73.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.45119e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.45119e+06
PHY-1001 : End DR Iter 4; 0.055679s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (56.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  17.672149s wall, 14.265625s user + 0.281250s system = 14.546875s CPU (82.3%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  18.511514s wall, 14.781250s user + 0.343750s system = 15.125000s CPU (81.7%)

RUN-1004 : used memory is 979 MB, reserved memory is 1189 MB, peak memory is 1574 MB
RUN-1002 : start command "report_area -io_info -file xiaosai_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        30
  #input                    4
  #output                   9
  #inout                   17

Utilization Statistics
#lut                     5274   out of  19600   26.91%
#reg                     1351   out of  19600    6.89%
#le                      5294
  #lut only              3943   out of   5294   74.48%
  #reg only                20   out of   5294    0.38%
  #lut&reg               1331   out of   5294   25.14%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       29   out of    188   15.43%
  #ireg                     8
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    RSTn         INPUT         A9        LVTTL33           N/A          PULLUP      NONE    
    SWCLK        INPUT         R2        LVTTL33           N/A          PULLUP      NONE    
     clk         INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
   LED[7]       OUTPUT        B14        LVTTL33            8            NONE       NONE    
   LED[6]       OUTPUT        B15        LVTTL33            8            NONE       NONE    
   LED[5]       OUTPUT        B16        LVTTL33            8            NONE       NONE    
   LED[4]       OUTPUT        C15        LVTTL33            8            NONE       NONE    
   LED[3]       OUTPUT        C16        LVTTL33            8            NONE       NONE    
   LED[2]       OUTPUT        E13        LVTTL33            8            NONE       NONE    
   LED[1]       OUTPUT        E16        LVTTL33            8            NONE       NONE    
   LED[0]       OUTPUT        F16        LVTTL33            8            NONE       NONE    
     TXD        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
    SWDIO        INOUT         P2        LVTTL33            8           PULLUP      NONE    
  ioPin0[7]      INOUT        H16        LVCMOS25           8            N/A        IREG    
  ioPin0[6]      INOUT        A10        LVTTL33            8           PULLUP      IREG    
  ioPin0[5]      INOUT        B10        LVTTL33            8           PULLUP      IREG    
  ioPin0[4]      INOUT        A11        LVTTL33            8           PULLUP      IREG    
  ioPin0[3]      INOUT        A12        LVTTL33            8           PULLUP      IREG    
  ioPin0[2]      INOUT        B12        LVTTL33            8           PULLUP      IREG    
  ioPin0[1]      INOUT        A13        LVTTL33            8           PULLUP      IREG    
  ioPin0[0]      INOUT        A14        LVTTL33            8           PULLUP      IREG    
  ioPin1[7]      INOUT        D14        LVCMOS25           8            N/A        NONE    
  ioPin1[6]      INOUT        M11        LVCMOS25           8            N/A        NONE    
  ioPin1[5]      INOUT        E11        LVCMOS33           8            N/A        NONE    
  ioPin1[4]      INOUT        P11        LVCMOS33           8            N/A        NONE    
  ioPin1[3]      INOUT        G14        LVCMOS25           8            N/A        NONE    
  ioPin1[2]      INOUT         J6        LVCMOS33           8            N/A        NONE    
  ioPin1[1]      INOUT         A8        LVCMOS33           8            N/A        NONE    
  ioPin1[0]      INOUT         M3        LVCMOS33           8            N/A        NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |5294  |5209   |65     |1359   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2849  
    #2          2       1424  
    #3          3       446   
    #4          4       435   
    #5        5-10      578   
    #6        11-50     385   
    #7       51-100      20   
    #8       101-500     1    
  Average     3.67            

RUN-1002 : start command "export_db xiaosai_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db xiaosai_pr.db" in  2.305791s wall, 1.843750s user + 0.093750s system = 1.937500s CPU (84.0%)

RUN-1004 : used memory is 980 MB, reserved memory is 1189 MB, peak memory is 1574 MB
RUN-1002 : start command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 2854
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 6171, pip num: 84458
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 2765 valid insts, and 220262 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file xiaosai.bit.
RUN-1003 : finish command "bitgen -bit xiaosai.bit -version 0X00 -g ucode:101000000000000000000000" in  8.162079s wall, 73.593750s user + 0.312500s system = 73.906250s CPU (905.5%)

RUN-1004 : used memory is 1034 MB, reserved memory is 1212 MB, peak memory is 1574 MB
