{
    "csr_bases": {
        "gpio": 4026531840,
        "ctrl": 4026533888,
        "identifier_mem": 4026535936,
        "leds": 4026537984,
        "spiflash_core": 4026540032,
        "spiflash_phy": 4026542080,
        "timer0": 4026544128,
        "uart": 4026546176
    },
    "csr_registers": {
        "gpio_oe": {
            "addr": 4026531840,
            "size": 1,
            "type": "rw"
        },
        "gpio_in": {
            "addr": 4026531844,
            "size": 1,
            "type": "ro"
        },
        "gpio_out": {
            "addr": 4026531848,
            "size": 1,
            "type": "rw"
        },
        "ctrl_reset": {
            "addr": 4026533888,
            "size": 1,
            "type": "rw"
        },
        "ctrl_scratch": {
            "addr": 4026533892,
            "size": 1,
            "type": "rw"
        },
        "ctrl_bus_errors": {
            "addr": 4026533896,
            "size": 1,
            "type": "ro"
        },
        "leds_out": {
            "addr": 4026537984,
            "size": 1,
            "type": "rw"
        },
        "spiflash_core_mmap_dummy_bits": {
            "addr": 4026540032,
            "size": 1,
            "type": "rw"
        },
        "spiflash_phy_clk_divisor": {
            "addr": 4026542080,
            "size": 1,
            "type": "rw"
        },
        "timer0_load": {
            "addr": 4026544128,
            "size": 1,
            "type": "rw"
        },
        "timer0_reload": {
            "addr": 4026544132,
            "size": 1,
            "type": "rw"
        },
        "timer0_en": {
            "addr": 4026544136,
            "size": 1,
            "type": "rw"
        },
        "timer0_update_value": {
            "addr": 4026544140,
            "size": 1,
            "type": "rw"
        },
        "timer0_value": {
            "addr": 4026544144,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_status": {
            "addr": 4026544148,
            "size": 1,
            "type": "ro"
        },
        "timer0_ev_pending": {
            "addr": 4026544152,
            "size": 1,
            "type": "rw"
        },
        "timer0_ev_enable": {
            "addr": 4026544156,
            "size": 1,
            "type": "rw"
        },
        "uart_rxtx": {
            "addr": 4026546176,
            "size": 1,
            "type": "rw"
        },
        "uart_txfull": {
            "addr": 4026546180,
            "size": 1,
            "type": "ro"
        },
        "uart_rxempty": {
            "addr": 4026546184,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_status": {
            "addr": 4026546188,
            "size": 1,
            "type": "ro"
        },
        "uart_ev_pending": {
            "addr": 4026546192,
            "size": 1,
            "type": "rw"
        },
        "uart_ev_enable": {
            "addr": 4026546196,
            "size": 1,
            "type": "rw"
        },
        "uart_txempty": {
            "addr": 4026546200,
            "size": 1,
            "type": "ro"
        },
        "uart_rxfull": {
            "addr": 4026546204,
            "size": 1,
            "type": "ro"
        }
    },
    "constants": {
        "config_platform_name": "sipeed_tang_nano_9k",
        "config_clock_frequency": 27000000,
        "config_cpu_has_interrupt": null,
        "config_cpu_reset_addr": 0,
        "config_cpu_has_dcache": null,
        "config_cpu_has_icache": null,
        "config_cpu_type_vexriscv": null,
        "config_cpu_variant_standard": null,
        "config_cpu_family": "riscv",
        "config_cpu_name": "vexriscv",
        "config_cpu_human_name": "vexriscv",
        "config_cpu_nop": "nop",
        "config_identifier": "litex soc on tang nano 9k 2025-05-15 01:13:06",
        "spiflash_phy_frequency": 13500000,
        "spiflash_module_name": "w25q32",
        "spiflash_module_total_size": 4194304,
        "spiflash_module_page_size": 256,
        "config_csr_data_width": 32,
        "config_csr_alignment": 32,
        "config_bus_standard": "wishbone",
        "config_bus_data_width": 32,
        "config_bus_address_width": 32,
        "config_bus_bursting": 0,
        "config_cpu_interrupts": 2,
        "timer0_interrupt": 1,
        "uart_interrupt": 0
    },
    "memories": {
        "sram": {
            "base": 268435456,
            "size": 8192,
            "type": "cached"
        },
        "spiflash": {
            "base": 0,
            "size": 4194304,
            "type": "cached"
        },
        "rom": {
            "base": 0,
            "size": 65536,
            "type": "cached+linker"
        },
        "main_ram": {
            "base": 1073741824,
            "size": 4194304,
            "type": "cached"
        },
        "csr": {
            "base": 4026531840,
            "size": 65536,
            "type": "io"
        }
    }
}