<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/MachineVerifier.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">MachineVerifier.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="MachineVerifier_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- MachineVerifier.cpp - Machine Code Verifier ------------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// Pass to verify generated machine code. The following is checked:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// Operand counts: All explicit operands must be present.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">// Register classes: All physical and virtual register operands must be</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">// compatible with the register class required by the instruction descriptor.</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">// Register live intervals: Registers must be defined only once, and must be</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">// defined before use.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">// The machine code verifier is enabled from LLVMTargetMachine.cpp with the</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">// command-line option -verify-machineinstrs, or by defining the environment</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">// variable LLVM_VERIFY_MACHINEINSTRS to the name of a file that will receive</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// the verifier errors.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;</div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseMap_8h.html">llvm/ADT/DenseMap.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DenseSet_8h.html">llvm/ADT/DenseSet.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="DepthFirstIterator_8h.html">llvm/ADT/DepthFirstIterator.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SetOperations_8h.html">llvm/ADT/SetOperations.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallPtrSet_8h.html">llvm/ADT/SmallPtrSet.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallVector_8h.html">llvm/ADT/SmallVector.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringRef_8h.html">llvm/ADT/StringRef.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Twine_8h.html">llvm/ADT/Twine.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="EHPersonalities_8h.html">llvm/Analysis/EHPersonalities.h</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="RegisterBank_8h.html">llvm/CodeGen/GlobalISel/RegisterBank.h</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveInterval_8h.html">llvm/CodeGen/LiveInterval.h</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveIntervals_8h.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveRangeCalc_8h.html">llvm/CodeGen/LiveRangeCalc.h</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveStacks_8h.html">llvm/CodeGen/LiveStacks.h</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LiveVariables_8h.html">llvm/CodeGen/LiveVariables.h</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineBasicBlock_8h.html">llvm/CodeGen/MachineBasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunctionPass_8h.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstr_8h.html">llvm/CodeGen/MachineInstr.h</a>&quot;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBundle_8h.html">llvm/CodeGen/MachineInstrBundle.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineMemOperand_8h.html">llvm/CodeGen/MachineMemOperand.h</a>&quot;</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineOperand_8h.html">llvm/CodeGen/MachineOperand.h</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PseudoSourceValue_8h.html">llvm/CodeGen/PseudoSourceValue.h</a>&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SlotIndexes_8h.html">llvm/CodeGen/SlotIndexes.h</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StackMaps_8h.html">llvm/CodeGen/StackMaps.h</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetInstrInfo_8h.html">llvm/CodeGen/TargetInstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOpcodes_8h.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BasicBlock_8h.html">llvm/IR/BasicBlock.h</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InlineAsm_8h.html">llvm/IR/InlineAsm.h</a>&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Instructions_8h.html">llvm/IR/Instructions.h</a>&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="InitializePasses_8h.html">llvm/InitializePasses.h</a>&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LaneBitmask_8h.html">llvm/MC/LaneBitmask.h</a>&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCAsmInfo_8h.html">llvm/MC/MCAsmInfo.h</a>&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCTargetOptions_8h.html">llvm/MC/MCTargetOptions.h</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Pass_8h.html">llvm/Pass.h</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Casting_8h.html">llvm/Support/Casting.h</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Support_2ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="LowLevelTypeImpl_8h.html">llvm/Support/LowLevelTypeImpl.h</a>&quot;</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Target_2TargetMachine_8h.html">llvm/Target/TargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#include &lt;algorithm&gt;</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#include &lt;cstddef&gt;</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#include &lt;cstdint&gt;</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#include &lt;iterator&gt;</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#include &lt;string&gt;</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="keyword">struct </span>MachineVerifier {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;    MachineVerifier(<a class="code" href="classllvm_1_1Pass.html">Pass</a> *<a class="code" href="ModuloSchedule_8cpp.html#a27488fd62a85fc5ec4fd4247f8ec22aa">pass</a>, <span class="keyword">const</span> <span class="keywordtype">char</span> *b) : PASS(pass), Banner(b) {}</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a89dacc902076da63a90aefcb2f5dbbe3">verify</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <a class="code" href="classllvm_1_1Pass.html">Pass</a> *<span class="keyword">const</span> PASS;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *Banner;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">TM</a>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> *<a class="code" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;    <span class="keywordtype">unsigned</span> foundErrors;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;    <span class="comment">// Avoid querying the MachineFunctionProperties for each operand.</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    <span class="keywordtype">bool</span> isFunctionRegBankSelected;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordtype">bool</span> isFunctionSelected;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;    <span class="keyword">using</span> RegVector = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;unsigned, 16&gt;</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;    <span class="keyword">using</span> RegMaskVector = <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;const uint32_t *, 4&gt;</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    <span class="keyword">using</span> RegSet = <a class="code" href="classllvm_1_1DenseSet.html">DenseSet&lt;unsigned&gt;</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keyword">using</span> RegMap = <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, const MachineInstr *&gt;</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;    <span class="keyword">using</span> BlockSet = <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const MachineBasicBlock *, 8&gt;</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstNonPHI;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *FirstTerminator;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;    BlockSet FunctionBlocks;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> regsReserved;</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;    RegSet regsLive;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;    RegVector regsDefined, regsDead, regsKilled;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;    RegMaskVector regMasks;</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> lastIndex;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="comment">// Add Reg and any sub-registers to RV</span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;    <span class="keywordtype">void</span> addRegWithSubRegs(RegVector &amp;RV, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      RV.push_back(Reg);</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg))</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a>(Reg))</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;          RV.push_back(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    }</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;    <span class="keyword">struct </span>BBInfo {</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <span class="comment">// Is this MBB reachable from the MF entry point?</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordtype">bool</span> reachable = <span class="keyword">false</span>;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <span class="comment">// Vregs that must be live in because they are used without being</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <span class="comment">// defined. Map value is the user.</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;      RegMap vregsLiveIn;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="comment">// Regs killed in MBB. They may be defined again, and will then be in both</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <span class="comment">// regsKilled and regsLiveOut.</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      RegSet regsKilled;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;      <span class="comment">// Regs defined in MBB and live out. Note that vregs passing through may</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      <span class="comment">// be live out without being mentioned here.</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;      RegSet regsLiveOut;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;      <span class="comment">// Vregs that pass through MBB untouched. This set is disjoint from</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      <span class="comment">// regsKilled and regsLiveOut.</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;      RegSet vregsPassed;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;      <span class="comment">// Vregs that must pass through MBB because they are needed by a successor</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;      <span class="comment">// block. This set is disjoint from regsLiveOut.</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;      RegSet vregsRequired;</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;      <span class="comment">// Set versions of block&#39;s predecessor and successor lists.</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;      BlockSet Preds, Succs;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;      BBInfo() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;      <span class="comment">// Add register to vregsPassed if it belongs there. Return true if</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      <span class="comment">// anything changed.</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <span class="keywordtype">bool</span> addPassed(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;        <span class="keywordflow">if</span> (regsKilled.count(Reg) || regsLiveOut.count(Reg))</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;        <span class="keywordflow">return</span> vregsPassed.insert(Reg).second;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;      }</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;      <span class="comment">// Same for a full set.</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;      <span class="keywordtype">bool</span> addPassed(<span class="keyword">const</span> RegSet &amp;RS) {</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;        <span class="keywordtype">bool</span> changed = <span class="keyword">false</span>;</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;        <span class="keywordflow">for</span> (RegSet::const_iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RS.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = RS.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;          <span class="keywordflow">if</span> (addPassed(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;            changed = <span class="keyword">true</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;        <span class="keywordflow">return</span> changed;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;      }</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;      <span class="comment">// Add register to vregsRequired if it belongs there. Return true if</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;      <span class="comment">// anything changed.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordtype">bool</span> addRequired(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg))</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;        <span class="keywordflow">if</span> (regsLiveOut.count(Reg))</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;          <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;        <span class="keywordflow">return</span> vregsRequired.insert(Reg).second;</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;      }</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;      <span class="comment">// Same for a full set.</span></div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;      <span class="keywordtype">bool</span> addRequired(<span class="keyword">const</span> RegSet &amp;RS) {</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;        <span class="keywordtype">bool</span> changed = <span class="keyword">false</span>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keywordflow">for</span> (RegSet::const_iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RS.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = RS.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;          <span class="keywordflow">if</span> (addRequired(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;            changed = <span class="keyword">true</span>;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordflow">return</span> changed;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;      }</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;      <span class="comment">// Same for a full map.</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;      <span class="keywordtype">bool</span> addRequired(<span class="keyword">const</span> RegMap &amp;<a class="code" href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">RM</a>) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        <span class="keywordtype">bool</span> changed = <span class="keyword">false</span>;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;        <span class="keywordflow">for</span> (RegMap::const_iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = RM.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = RM.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;          <span class="keywordflow">if</span> (addRequired(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first))</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;            changed = <span class="keyword">true</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">return</span> changed;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;      }</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;      <span class="comment">// Live-out registers are either in regsLiveOut or vregsPassed.</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="SIOptimizeExecMasking_8cpp.html#a9f2e59104ff29fd8ad0707fc4a1bac1f">isLiveOut</a>(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;        <span class="keywordflow">return</span> regsLiveOut.count(Reg) || vregsPassed.count(Reg);</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;      }</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    };</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    <span class="comment">// Extra register info per MBB.</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;const MachineBasicBlock*, BBInfo&gt;</a> MBBInfoMap;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    <span class="keywordtype">bool</span> isReserved(<span class="keywordtype">unsigned</span> Reg) {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;      <span class="keywordflow">return</span> Reg &lt; regsReserved.<a class="code" href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">size</a>() &amp;&amp; regsReserved.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg);</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    }</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordtype">bool</span> isAllocatable(<span class="keywordtype">unsigned</span> Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;      <span class="keywordflow">return</span> Reg &lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>() &amp;&amp; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">isInAllocatableClass</a>(Reg) &amp;&amp;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;             !regsReserved.<a class="code" href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">test</a>(Reg);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    }</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;    <span class="comment">// Analysis information if available</span></div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LiveVars;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> *LiveInts;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="classllvm_1_1LiveStacks.html">LiveStacks</a> *LiveStks;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a> *Indexes;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;    <span class="keywordtype">void</span> visitMachineFunctionBefore();</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="keywordtype">void</span> visitMachineBasicBlockBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <span class="keywordtype">void</span> visitMachineBundleBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;    <span class="keywordtype">bool</span> verifyVectorElementMatch(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty0, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;    <span class="keywordtype">void</span> verifyPreISelGenericInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="keywordtype">void</span> visitMachineInstrBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <span class="keywordtype">void</span> visitMachineOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    <span class="keywordtype">void</span> visitMachineInstrAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;    <span class="keywordtype">void</span> visitMachineBundleAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="keywordtype">void</span> visitMachineBasicBlockAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="keywordtype">void</span> visitMachineFunctionAfter();</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;    <span class="keywordtype">void</span> report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF);</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;    <span class="keywordtype">void</span> report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;    <span class="keywordtype">void</span> report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordtype">void</span> report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum,</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;                <a class="code" href="classllvm_1_1LLT.html">LLT</a> MOVRegType = <a class="code" href="classllvm_1_1LLT.html">LLT</a>{});</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;    <span class="keywordtype">void</span> report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI) <span class="keyword">const</span>;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordtype">void</span> report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegUnit,</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;                        <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) <span class="keyword">const</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordtype">void</span> report_context(<span class="keyword">const</span> <a class="code" href="structllvm_1_1LiveRange_1_1Segment.html">LiveRange::Segment</a> &amp;S) <span class="keyword">const</span>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;    <span class="keywordtype">void</span> report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> &amp;VNI) <span class="keyword">const</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordtype">void</span> report_context(<a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Pos) <span class="keyword">const</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;    <span class="keywordtype">void</span> report_context(<a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> PhysReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="keywordtype">void</span> report_context_liverange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR) <span class="keyword">const</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordtype">void</span> report_context_lanemask(<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) <span class="keyword">const</span>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    <span class="keywordtype">void</span> report_context_vreg(<span class="keywordtype">unsigned</span> VReg) <span class="keyword">const</span>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    <span class="keywordtype">void</span> report_context_vreg_regunit(<span class="keywordtype">unsigned</span> VRegOrUnit) <span class="keyword">const</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="keywordtype">void</span> verifyInlineAsm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;    <span class="keywordtype">void</span> checkLiveness(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;    <span class="keywordtype">void</span> checkLivenessAtUse(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                            <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegOrUnit,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>());</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <span class="keywordtype">void</span> checkLivenessAtDef(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                            <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegOrUnit,</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;                            <span class="keywordtype">bool</span> SubRangeCheck = <span class="keyword">false</span>,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>());</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <span class="keywordtype">void</span> markReachable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB);</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    <span class="keywordtype">void</span> calcRegsPassed();</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    <span class="keywordtype">void</span> checkPHIOps(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordtype">void</span> calcRegsRequired();</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <span class="keywordtype">void</span> verifyLiveVariables();</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    <span class="keywordtype">void</span> verifyLiveIntervals();</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    <span class="keywordtype">void</span> verifyLiveInterval(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a>&amp;);</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    <span class="keywordtype">void</span> verifyLiveRangeValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a>&amp;, <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a>*, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;                              <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <span class="keywordtype">void</span> verifyLiveRangeSegment(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a>&amp;,</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">LiveRange::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;                                <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a>);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;    <span class="keywordtype">void</span> verifyLiveRange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a>&amp;, <span class="keywordtype">unsigned</span>,</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                         <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask = <a class="code" href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">LaneBitmask::getNone</a>());</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;    <span class="keywordtype">void</span> verifyStackFrame();</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordtype">void</span> verifySlotIndexes() <span class="keyword">const</span>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordtype">void</span> verifyProperties(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  };</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="keyword">struct </span>MachineVerifierPass : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a> {</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    <span class="keyword">static</span> <span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>; <span class="comment">// Pass ID, replacement for typeid</span></div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">const</span> std::string Banner;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    MachineVerifierPass(std::string banner = std::string())</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      : <a class="code" href="classllvm_1_1MachineFunctionPass.html">MachineFunctionPass</a>(ID), Banner(<a class="code" href="namespacestd.html">std</a>::move(banner)) {</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;        <a class="code" href="namespacellvm.html#a634ecbf58e1700387ca5e655b04d0d1d">initializeMachineVerifierPassPass</a>(*<a class="code" href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">PassRegistry::getPassRegistry</a>());</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;    <span class="keywordtype">void</span> getAnalysisUsage(<a class="code" href="classllvm_1_1AnalysisUsage.html">AnalysisUsage</a> &amp;AU)<span class="keyword"> const override </span>{</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      AU.<a class="code" href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">setPreservesAll</a>();</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">MachineFunctionPass::getAnalysisUsage</a>(AU);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    }</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">bool</span> runOnMachineFunction(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> override </span>{</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;      <span class="keywordtype">unsigned</span> FoundErrors = MachineVerifier(<span class="keyword">this</span>, Banner.c_str()).<a class="code" href="namespacellvm.html#a89dacc902076da63a90aefcb2f5dbbe3">verify</a>(MF);</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordflow">if</span> (FoundErrors)</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;        <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Found &quot;</span>+<a class="code" href="classllvm_1_1Twine.html">Twine</a>(FoundErrors)+<span class="stringliteral">&quot; machine code errors.&quot;</span>);</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;    }</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  };</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<span class="keywordtype">char</span> <a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">MachineVerifierPass::ID</a> = 0;</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="MachineVerifier_8cpp.html#a21e9a4fddcfaf7b8ce1e02b6cbb96373">  322</a></span>&#160;<a class="code" href="MachineVerifier_8cpp.html#a21e9a4fddcfaf7b8ce1e02b6cbb96373">INITIALIZE_PASS</a>(MachineVerifierPass, <span class="stringliteral">&quot;machineverifier&quot;</span>,</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;                <span class="stringliteral">&quot;Verify generated machine code&quot;</span>, <span class="keyword">false</span>, <span class="keyword">false</span>)</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<a class="code" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *<a class="code" href="namespacellvm.html">llvm</a>::<a class="code" href="namespacellvm.html#ac7db2954486aeb63a1c928d481b16a2c">createMachineVerifierPass</a>(<a class="code" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="code" href="namespacestd.html">std</a>::<span class="keywordtype">string</span> &amp;Banner) {</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> MachineVerifierPass(Banner);</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;}</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">  329</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">MachineFunction::verify</a>(<a class="code" href="classllvm_1_1Pass.html">Pass</a> *p, <span class="keyword">const</span> <span class="keywordtype">char</span> *Banner, <span class="keywordtype">bool</span> AbortOnErrors)<span class="keyword"></span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF = <span class="keyword">const_cast&lt;</span><a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a>&amp;<span class="keyword">&gt;</span>(*this);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="keywordtype">unsigned</span> FoundErrors = MachineVerifier(p, Banner).verify(MF);</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">if</span> (AbortOnErrors &amp;&amp; FoundErrors)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">report_fatal_error</a>(<span class="stringliteral">&quot;Found &quot;</span>+<a class="code" href="classllvm_1_1Twine.html">Twine</a>(FoundErrors)+<span class="stringliteral">&quot; machine code errors.&quot;</span>);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="keywordflow">return</span> FoundErrors == 0;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;}</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifySlotIndexes()<span class="keyword"> const </span>{</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (Indexes == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">// Ensure the IdxMBB list is sorted by slot indexes.</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Last;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SlotIndexes.html#a960aca5467c09d62292856c116ac9291">SlotIndexes::MBBIndexIterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a75bbfe8114f6c9f657eab3635862096a">MBBIndexBegin</a>(),</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a93fd119f823122ff34d4da7c927ef2c2">MBBIndexEnd</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(!Last.<a class="code" href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">isValid</a>() || <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first &gt; Last);</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    Last = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;first;</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  }</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;}</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyProperties(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="comment">// If a pass has introduced virtual registers without clearing the</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="comment">// NoVRegs property (or set it without allocating the vregs)</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">// then report an error.</span></div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">if</span> (MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;          <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">MachineFunctionProperties::Property::NoVRegs</a>) &amp;&amp;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;      MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>())</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;    report(<span class="stringliteral">&quot;Function has NoVRegs property but there are VReg operands&quot;</span>, &amp;MF);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;}</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">MachineVerifier::verify</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) {</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  foundErrors = 0;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  this-&gt;MF = &amp;MF;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  TM = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">getTarget</a>();</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  TII = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">getInstrInfo</a>();</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  TRI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">getRegisterInfo</a>();</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  MRI = &amp;MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">bool</span> isFunctionFailedISel = MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5">MachineFunctionProperties::Property::FailedISel</a>);</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">// If we&#39;re mid-GlobalISel and we already triggered the fallback path then</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  <span class="comment">// it&#39;s expected that the MIR is somewhat broken but that&#39;s ok since we&#39;ll</span></div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;  <span class="comment">// reset it and clear the FailedISel attribute in ResetMachineFunctions.</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="keywordflow">if</span> (isFunctionFailedISel)</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    <span class="keywordflow">return</span> foundErrors;</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;  isFunctionRegBankSelected =</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;      !isFunctionFailedISel &amp;&amp;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;      MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;          <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a062927be2f9d18d9995e64b0779c3dcf">MachineFunctionProperties::Property::RegBankSelected</a>);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  isFunctionSelected = !isFunctionFailedISel &amp;&amp;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                       MF.<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                           <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a91b442d385b54e1418d81adc34871053">MachineFunctionProperties::Property::Selected</a>);</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  LiveVars = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  LiveInts = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  LiveStks = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  Indexes = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keywordflow">if</span> (PASS) {</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    LiveInts = PASS-&gt;<a class="code" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a>&lt;<a class="code" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a>&gt;();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <span class="comment">// We don&#39;t want to verify LiveVariables if LiveIntervals is available.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">if</span> (!LiveInts)</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      LiveVars = PASS-&gt;<a class="code" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a>&lt;<a class="code" href="classllvm_1_1LiveVariables.html">LiveVariables</a>&gt;();</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    LiveStks = PASS-&gt;<a class="code" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a>&lt;<a class="code" href="classllvm_1_1LiveStacks.html">LiveStacks</a>&gt;();</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    Indexes = PASS-&gt;<a class="code" href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">getAnalysisIfAvailable</a>&lt;<a class="code" href="classllvm_1_1SlotIndexes.html">SlotIndexes</a>&gt;();</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  }</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  verifySlotIndexes();</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  verifyProperties(MF);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;  visitMachineFunctionBefore();</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::const_iterator</a> MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>(), MFE = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>();</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;       MFI!=MFE; ++MFI) {</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    visitMachineBasicBlockBefore(&amp;*MFI);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// Keep track of the current bundle header.</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *CurBundle = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="comment">// Do we expect the next instruction to be part of the same bundle?</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordtype">bool</span> InBundle = <span class="keyword">false</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ilist__iterator.html">MachineBasicBlock::const_instr_iterator</a> MBBI = MFI-&gt;instr_begin(),</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;           MBBE = MFI-&gt;instr_end(); MBBI != MBBE; ++MBBI) {</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;      <span class="keywordflow">if</span> (MBBI-&gt;getParent() != &amp;*MFI) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;        report(<span class="stringliteral">&quot;Bad instruction parent pointer&quot;</span>, &amp;*MFI);</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Instruction: &quot;</span> &lt;&lt; *MBBI;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;      }</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="comment">// Check for consistent bundle flags.</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;      <span class="keywordflow">if</span> (InBundle &amp;&amp; !MBBI-&gt;isBundledWithPred())</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;        report(<span class="stringliteral">&quot;Missing BundledPred flag, &quot;</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;               <span class="stringliteral">&quot;BundledSucc was set on predecessor&quot;</span>,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;               &amp;*MBBI);</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;      <span class="keywordflow">if</span> (!InBundle &amp;&amp; MBBI-&gt;isBundledWithPred())</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        report(<span class="stringliteral">&quot;BundledPred flag is set, &quot;</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;               <span class="stringliteral">&quot;but BundledSucc not set on predecessor&quot;</span>,</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;               &amp;*MBBI);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;      <span class="comment">// Is this a bundle header?</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;      <span class="keywordflow">if</span> (!MBBI-&gt;isInsideBundle()) {</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        <span class="keywordflow">if</span> (CurBundle)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;          visitMachineBundleAfter(CurBundle);</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        CurBundle = &amp;*MBBI;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        visitMachineBundleBefore(CurBundle);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!CurBundle)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;        report(<span class="stringliteral">&quot;No bundle header&quot;</span>, &amp;*MBBI);</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;      visitMachineInstrBefore(&amp;*MBBI);</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;      <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBBI-&gt;getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = *MBBI;</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a> = MI.<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;        <span class="keywordflow">if</span> (Op.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>() != &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;          <span class="comment">// Make sure to use correct addOperand / RemoveOperand / ChangeTo</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;          <span class="comment">// functions when replacing operands of a MachineInstr.</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;          report(<span class="stringliteral">&quot;Instruction has operand with wrong parent set&quot;</span>, &amp;MI);</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        }</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;        visitMachineOperand(&amp;Op, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;      }</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;      visitMachineInstrAfter(&amp;*MBBI);</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;      <span class="comment">// Was this the last bundled instruction?</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      InBundle = MBBI-&gt;isBundledWithSucc();</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    }</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;    <span class="keywordflow">if</span> (CurBundle)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      visitMachineBundleAfter(CurBundle);</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;    <span class="keywordflow">if</span> (InBundle)</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;      report(<span class="stringliteral">&quot;BundledSucc flag set on last instruction in block&quot;</span>, &amp;MFI-&gt;back());</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;    visitMachineBasicBlockAfter(&amp;*MFI);</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  }</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;  visitMachineFunctionAfter();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;  <span class="comment">// Clean up.</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  regsLive.clear();</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  regsDefined.clear();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;  regsDead.clear();</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  regsKilled.clear();</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  regMasks.clear();</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;  MBBInfoMap.<a class="code" href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">clear</a>();</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="keywordflow">return</span> foundErrors;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;}</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MF);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;  <span class="keywordflow">if</span> (!foundErrors++) {</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (Banner)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;# &quot;</span> &lt;&lt; Banner &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">if</span> (LiveInts != <span class="keyword">nullptr</span>)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#afebf87881823545e71caaf1597ca3e17">print</a>(<a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>());</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ad9c9c8915579c517eff56e638c1a643c">print</a>(<a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>(), Indexes);</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;*** Bad machine code: &quot;</span> &lt;&lt; msg &lt;&lt; <span class="stringliteral">&quot; ***\n&quot;</span></div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;      &lt;&lt; <span class="stringliteral">&quot;- function:    &quot;</span> &lt;&lt; MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">getName</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;}</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MBB);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  report(msg, MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>());</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- basic block: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBB) &lt;&lt; <span class="charliteral">&#39; &#39;</span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;         &lt;&lt; MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">getName</a>() &lt;&lt; <span class="stringliteral">&quot; (&quot;</span> &lt;&lt; (<span class="keyword">const</span> <span class="keywordtype">void</span> *)MBB &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  <span class="keywordflow">if</span> (Indexes)</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot; [&quot;</span> &lt;&lt; Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(MBB)</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;        &lt;&lt; <span class="charliteral">&#39;;&#39;</span> &lt;&lt;  Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a662867d9274595cdac0092afa45888be">getMBBEndIdx</a>(MBB) &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;}</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) {</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI);</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  report(msg, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>());</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- instruction: &quot;</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">if</span> (Indexes &amp;&amp; Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ad05ea5ba061f9397ac8d15d02d77c812">hasIndex</a>(*MI))</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae5f9a068481ad71a11530e3daeb0af5f">getInstructionIndex</a>(*MI) &lt;&lt; <span class="charliteral">&#39;\t&#39;</span>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab419785650ef9728b5305d220179017c">print</a>(<a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>(), <span class="comment">/*SkipOpers=*/</span><span class="keyword">true</span>);</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;}</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report(<span class="keyword">const</span> <span class="keywordtype">char</span> *msg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;                             <span class="keywordtype">unsigned</span> MONum, <a class="code" href="classllvm_1_1LLT.html">LLT</a> MOVRegType) {</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MO);</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  report(msg, MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>());</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- operand &quot;</span> &lt;&lt; MONum &lt;&lt; <span class="stringliteral">&quot;:   &quot;</span>;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;  MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aedeaf186a99c875b4196318a4083ff77">print</a>(<a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>(), MOVRegType, TRI);</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;}</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Pos)<span class="keyword"> const </span>{</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- at:          &quot;</span> &lt;&lt; Pos &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;}</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- interval:    &quot;</span> &lt;&lt; LI &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;}</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegUnit,</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;                                     <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask)<span class="keyword"> const </span>{</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  report_context_liverange(LR);</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  report_context_vreg_regunit(VRegUnit);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    report_context_lanemask(LaneMask);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;}</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<span class="keyword">const</span> <a class="code" href="structllvm_1_1LiveRange_1_1Segment.html">LiveRange::Segment</a> &amp;S)<span class="keyword"> const </span>{</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- segment:     &quot;</span> &lt;&lt; S &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;}</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> &amp;VNI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- ValNo:       &quot;</span> &lt;&lt; VNI.<a class="code" href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">id</a> &lt;&lt; <span class="stringliteral">&quot; (def &quot;</span> &lt;&lt; VNI.<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> &lt;&lt; <span class="stringliteral">&quot;)\n&quot;</span>;</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;}</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context_liverange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR)<span class="keyword"> const </span>{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- liverange:   &quot;</span> &lt;&lt; LR &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;}</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context(<a class="code" href="classuint16__t.html">MCPhysReg</a> PReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- p. register: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(PReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;}</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context_vreg(<span class="keywordtype">unsigned</span> VReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- v. register: &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(VReg, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context_vreg_regunit(<span class="keywordtype">unsigned</span> VRegOrUnit)<span class="keyword"> const </span>{</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VRegOrUnit)) {</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    report_context_vreg(VRegOrUnit);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- regunit:     &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(VRegOrUnit, TRI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  }</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;}</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="keywordtype">void</span> MachineVerifier::report_context_lanemask(<a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask)<span class="keyword"> const </span>{</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;  <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;- lanemask:    &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#a3e30e18d6f7ebd943eaf8ebc3a2b2930">PrintLaneMask</a>(LaneMask) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;}</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="keywordtype">void</span> MachineVerifier::markReachable(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  BBInfo &amp;MInfo = MBBInfoMap[MBB];</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">if</span> (!MInfo.reachable) {</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;    MInfo.reachable = <span class="keyword">true</span>;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> SuI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;           SuE = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SuI != SuE; ++SuI)</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;      markReachable(*SuI);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;  }</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;}</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineFunctionBefore() {</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  lastIndex = <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a>();</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  regsReserved = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">reservedRegsFrozen</a>() ? MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">getReservedRegs</a>()</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;                                           : TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(*MF);</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;  <span class="keywordflow">if</span> (!MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc3c7c3ac8c5d35c59cea8e782926620">empty</a>())</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    markReachable(&amp;MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">front</a>());</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="comment">// Build a set of the basic blocks in the function.</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;  FunctionBlocks.<a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">clear</a>();</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;    FunctionBlocks.insert(&amp;MBB);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;    MInfo.Preds.insert(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>());</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <span class="keywordflow">if</span> (MInfo.Preds.size() != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">pred_size</a>())</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;      report(<span class="stringliteral">&quot;MBB has duplicate entries in its predecessor list.&quot;</span>, &amp;MBB);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;    MInfo.Succs.insert(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(), MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>());</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">if</span> (MInfo.Succs.size() != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>())</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;      report(<span class="stringliteral">&quot;MBB has duplicate entries in its successor list.&quot;</span>, &amp;MBB);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  }</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  <span class="comment">// Check that the register use lists are sane.</span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">verifyUseLists</a>();</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;  <span class="keywordflow">if</span> (!MF-&gt;empty())</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    verifyStackFrame();</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;}</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">// Does iterator point to a and b as the first two elements?</span></div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="MachineVerifier_8cpp.html#a65c872d9fb4ee1f5453b0452a19df20c">  608</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="MachineVerifier_8cpp.html#a65c872d9fb4ee1f5453b0452a19df20c">matchPair</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> i,</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *a, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *b) {</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (*i == a)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;    <span class="keywordflow">return</span> *++i == b;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  <span class="keywordflow">if</span> (*i == b)</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <span class="keywordflow">return</span> *++i == a;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;MachineVerifier::visitMachineBasicBlockBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  FirstTerminator = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;  FirstNonPHI = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordflow">if</span> (!MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;      <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c">MachineFunctionProperties::Property::NoPHIs</a>) &amp;&amp; MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>()) {</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="comment">// If this block has allocatable physical registers live-in, check that</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <span class="comment">// it is an entry block or landing pad.</span></div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a98d240595236bf85bf1a5c5ba594bdba">liveins</a>()) {</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;      <span class="keywordflow">if</span> (isAllocatable(LI.PhysReg) &amp;&amp; !MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a1100bfbadd996d464150c6a68fa8dc1d">isEHPad</a>() &amp;&amp;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;          MBB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>() != MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">begin</a>()) {</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;        report(<span class="stringliteral">&quot;MBB has allocatable live-in, but isn&#39;t entry or landing-pad.&quot;</span>, MBB);</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;        report_context(LI.PhysReg);</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;      }</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    }</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  }</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="comment">// Count the number of landing pad successors.</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;MachineBasicBlock*, 4&gt;</a> LandingPadSuccs;</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    <span class="keywordflow">if</span> ((*I)-&gt;isEHPad())</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;      LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (!FunctionBlocks.count(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;      report(<span class="stringliteral">&quot;MBB has successor that isn&#39;t part of the function.&quot;</span>, MBB);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;    <span class="keywordflow">if</span> (!MBBInfoMap[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Preds.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(MBB)) {</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;      report(<span class="stringliteral">&quot;Inconsistent CFG&quot;</span>, MBB);</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;MBB is not in the predecessor list of the successor &quot;</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;             &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>;</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;    }</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="comment">// Check the predecessor list.</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">MachineBasicBlock::const_pred_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(),</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;       <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="keywordflow">if</span> (!FunctionBlocks.count(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;      report(<span class="stringliteral">&quot;MBB has predecessor that isn&#39;t part of the function.&quot;</span>, MBB);</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keywordflow">if</span> (!MBBInfoMap[*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].Succs.<a class="code" href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">count</a>(MBB)) {</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;      report(<span class="stringliteral">&quot;Inconsistent CFG&quot;</span>, MBB);</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;MBB is not in the successor list of the predecessor &quot;</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;             &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) &lt;&lt; <span class="stringliteral">&quot;.\n&quot;</span>;</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    }</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  }</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCAsmInfo.html">MCAsmInfo</a> *AsmInfo = TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">getMCAsmInfo</a>();</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1BasicBlock.html">BasicBlock</a> *BB = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">getBasicBlock</a>();</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">if</span> (LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">size</a>() &gt; 1 &amp;&amp;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;      !(AsmInfo &amp;&amp;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;        AsmInfo-&gt;<a class="code" href="classllvm_1_1MCAsmInfo.html#af2741cb32381997a1e0f074f63d977ae">getExceptionHandlingType</a>() == <a class="code" href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">ExceptionHandling::SjLj</a> &amp;&amp;</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;        BB &amp;&amp; isa&lt;SwitchInst&gt;(BB-&gt;<a class="code" href="classllvm_1_1BasicBlock.html#a71a9eabc4318b2fc34f83b01dfee484b">getTerminator</a>())) &amp;&amp;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      !<a class="code" href="namespacellvm.html#a5309dbf19ec5ccffe3072c6087e106d3">isScopedEHPersonality</a>(<a class="code" href="namespacellvm.html#a8d508f23e2580095561902c39911fb9b">classifyEHPersonality</a>(F.<a class="code" href="classllvm_1_1Function.html#a6f77e4e800ba4dffd63e8ddb330062aa">getPersonalityFn</a>())))</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    report(<span class="stringliteral">&quot;MBB has more than one landing pad successor&quot;</span>, MBB);</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="comment">// Call AnalyzeBranch. If it succeeds, there several more conditions to check.</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB = <span class="keyword">nullptr</span>, *FBB = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;MachineOperand, 4&gt;</a> Cond;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">analyzeBranch</a>(*const_cast&lt;MachineBasicBlock *&gt;(MBB), TBB, FBB,</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;                          Cond)) {</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="comment">// Ok, AnalyzeBranch thinks it knows what&#39;s going on with this block. Let&#39;s</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="comment">// check whether its answers match up with reality.</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <span class="keywordflow">if</span> (!TBB &amp;&amp; !FBB) {</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;      <span class="comment">// Block falls through to its successor.</span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;      <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::const_iterator</a> MBBI = MBB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;      ++MBBI;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;      <span class="keywordflow">if</span> (MBBI == MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>()) {</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;        <span class="comment">// It&#39;s possible that the block legitimately ends with a noreturn</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;        <span class="comment">// call or an unreachable, in which case it won&#39;t actually fall</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;        <span class="comment">// out the bottom of the function.</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() == LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">size</a>()) {</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;        <span class="comment">// It&#39;s possible that the block legitimately ends with a noreturn</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;        <span class="comment">// call or an unreachable, in which case it won&#39;t actually fall</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;        <span class="comment">// out of the block.</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 1+LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">size</a>()) {</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional fall-through but doesn&#39;t have &quot;</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;               <span class="stringliteral">&quot;exactly one CFG successor!&quot;</span>, MBB);</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">isSuccessor</a>(&amp;*MBBI)) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional fall-through but its successor &quot;</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;               <span class="stringliteral">&quot;differs from its CFG successor!&quot;</span>, MBB);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;      }</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;      <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>() &amp;&amp; MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>() &amp;&amp;</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;          !TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>())) {</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional fall-through but ends with a &quot;</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;               <span class="stringliteral">&quot;barrier instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;      }</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;      <span class="keywordflow">if</span> (!Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional fall-through but has a condition!&quot;</span>,</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;               MBB);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      }</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TBB &amp;&amp; !FBB &amp;&amp; Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="comment">// Block unconditionally branches somewhere.</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      <span class="comment">// If the block has exactly one successor, that happens to be a</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      <span class="comment">// landingpad, accept it as valid control flow.</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 1+LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">size</a>() &amp;&amp;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;          (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 1 || LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">size</a>() != 1 ||</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;           *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>() != *LandingPadSuccs.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#abf73a826b5d6f739eb4af48ddf14c5b4">begin</a>())) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional branch but doesn&#39;t have &quot;</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;               <span class="stringliteral">&quot;exactly one CFG successor!&quot;</span>, MBB);</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">isSuccessor</a>(TBB)) {</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional branch but the CFG &quot;</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;               <span class="stringliteral">&quot;successor doesn&#39;t match the actual successor!&quot;</span>, MBB);</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;      }</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;      <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>()) {</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional branch but doesn&#39;t contain &quot;</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;               <span class="stringliteral">&quot;any instructions!&quot;</span>, MBB);</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>()) {</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional branch but doesn&#39;t end with a &quot;</span></div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;               <span class="stringliteral">&quot;barrier instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via unconditional branch but the branch isn&#39;t a &quot;</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;               <span class="stringliteral">&quot;terminator instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;      }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TBB &amp;&amp; !FBB &amp;&amp; !Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="comment">// Block conditionally branches somewhere, otherwise falls through.</span></div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;      <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::const_iterator</a> MBBI = MBB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      ++MBBI;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      <span class="keywordflow">if</span> (MBBI == MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">end</a>()) {</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;        report(<span class="stringliteral">&quot;MBB conditionally falls through out of function!&quot;</span>, MBB);</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() == 1) {</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;        <span class="comment">// A conditional branch with only one successor is weird, but allowed.</span></div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;        <span class="keywordflow">if</span> (&amp;*MBBI != TBB)</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;          report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but only has &quot;</span></div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;                 <span class="stringliteral">&quot;one CFG successor!&quot;</span>, MBB);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TBB != *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>())</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;          report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but the CFG &quot;</span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;                 <span class="stringliteral">&quot;successor don&#39;t match the actual successor!&quot;</span>, MBB);</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 2) {</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but doesn&#39;t have &quot;</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;               <span class="stringliteral">&quot;exactly two CFG successors!&quot;</span>, MBB);</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="MachineVerifier_8cpp.html#a65c872d9fb4ee1f5453b0452a19df20c">matchPair</a>(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(), TBB, &amp;*MBBI)) {</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but the CFG &quot;</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;               <span class="stringliteral">&quot;successors don&#39;t match the actual successors!&quot;</span>, MBB);</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;      }</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>()) {</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but doesn&#39;t &quot;</span></div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;               <span class="stringliteral">&quot;contain any instructions!&quot;</span>, MBB);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>()) {</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but ends with a &quot;</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;               <span class="stringliteral">&quot;barrier instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/fall-through but the branch &quot;</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;               <span class="stringliteral">&quot;isn&#39;t a terminator instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;      }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TBB &amp;&amp; FBB) {</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;      <span class="comment">// Block conditionally branches somewhere, otherwise branches</span></div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;      <span class="comment">// somewhere else.</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;      <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() == 1) {</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;        <span class="comment">// A conditional branch with only one successor is weird, but allowed.</span></div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;        <span class="keywordflow">if</span> (FBB != TBB)</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;          report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch through but only has &quot;</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;                 <span class="stringliteral">&quot;one CFG successor!&quot;</span>, MBB);</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (TBB != *MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>())</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;          report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch through but the CFG &quot;</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;                 <span class="stringliteral">&quot;successor don&#39;t match the actual successor!&quot;</span>, MBB);</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">succ_size</a>() != 2) {</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but doesn&#39;t have &quot;</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;               <span class="stringliteral">&quot;exactly two CFG successors!&quot;</span>, MBB);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="MachineVerifier_8cpp.html#a65c872d9fb4ee1f5453b0452a19df20c">matchPair</a>(MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(), TBB, FBB)) {</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but the CFG &quot;</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;               <span class="stringliteral">&quot;successors don&#39;t match the actual successors!&quot;</span>, MBB);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      }</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">if</span> (MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">empty</a>()) {</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but doesn&#39;t &quot;</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;               <span class="stringliteral">&quot;contain any instructions!&quot;</span>, MBB);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">isBarrier</a>()) {</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but doesn&#39;t end with a &quot;</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;               <span class="stringliteral">&quot;barrier instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">back</a>().<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>()) {</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but the branch &quot;</span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;               <span class="stringliteral">&quot;isn&#39;t a terminator instruction!&quot;</span>, MBB);</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;      }</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;      <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">empty</a>()) {</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;        report(<span class="stringliteral">&quot;MBB exits via conditional branch/branch but there&#39;s no &quot;</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;               <span class="stringliteral">&quot;condition!&quot;</span>, MBB);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;      }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;      report(<span class="stringliteral">&quot;AnalyzeBranch returned invalid data!&quot;</span>, MBB);</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    }</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;  }</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  regsLive.clear();</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>()) {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;LI : MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a98d240595236bf85bf1a5c5ba594bdba">liveins</a>()) {</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(LI.PhysReg)) {</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;        report(<span class="stringliteral">&quot;MBB live-in list contains non-physical register&quot;</span>, MBB);</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      }</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a>(LI.PhysReg))</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;        regsLive.insert(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    }</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;  }</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> PR = MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">getPristineRegs</a>(*MF);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> : PR.<a class="code" href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">set_bits</a>()) {</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">subregs_inclusive</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;      regsLive.insert(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;  }</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;  regsKilled.<a class="code" href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">clear</a>();</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  regsDefined.clear();</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="keywordflow">if</span> (Indexes)</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;    lastIndex = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">getMBBStartIdx</a>(MBB);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;}</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">// This function gets called for all bundle headers, including normal</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">// stand-alone unbundled instructions.</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineBundleBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;  <span class="keywordflow">if</span> (Indexes &amp;&amp; Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ad05ea5ba061f9397ac8d15d02d77c812">hasIndex</a>(*MI)) {</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> idx = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#ae5f9a068481ad71a11530e3daeb0af5f">getInstructionIndex</a>(*MI);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="keywordflow">if</span> (!(idx &gt; lastIndex)) {</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;      report(<span class="stringliteral">&quot;Instruction index out of order&quot;</span>, MI);</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Last instruction was at &quot;</span> &lt;&lt; lastIndex &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    }</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    lastIndex = idx;</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  }</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">// Ensure non-terminators don&#39;t follow terminators.</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="comment">// Ignore predicated terminators formed by if conversion.</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <span class="comment">// FIXME: If conversion shouldn&#39;t need to violate this rule.</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">isTerminator</a>() &amp;&amp; !TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">isPredicated</a>(*MI)) {</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <span class="keywordflow">if</span> (!FirstTerminator)</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      FirstTerminator = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FirstTerminator &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae45a9559b6fd1578fb4d12f341cbed57">isDebugEntryValue</a>()) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    report(<span class="stringliteral">&quot;Non-terminator instruction after the first terminator&quot;</span>, MI);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;First terminator was:\t&quot;</span> &lt;&lt; *FirstTerminator;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  }</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;}</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">// The operands on an INLINEASM instruction must follow a template.</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">// Verify that the flag operands make sense.</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyInlineAsm(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;  <span class="comment">// The first two operands on INLINEASM are the asm string and global flags.</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt; 2) {</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    report(<span class="stringliteral">&quot;Too few operands on inline asm&quot;</span>, MI);</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;  }</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a7c5f0ef161b5b4dedad2e9aac9fcfee7">isSymbol</a>())</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    report(<span class="stringliteral">&quot;Asm string must be an external symbol&quot;</span>, MI);</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    report(<span class="stringliteral">&quot;Asm flags must be an immediate&quot;</span>, MI);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="comment">// Allowed flags are Extra_HasSideEffects = 1, Extra_IsAlignStack = 2,</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="comment">// Extra_AsmDialect = 4, Extra_MayLoad = 8, and Extra_MayStore = 16,</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="comment">// and Extra_IsConvergent = 32.</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;  <span class="keywordflow">if</span> (!isUInt&lt;6&gt;(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>()))</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    report(<span class="stringliteral">&quot;Unknown asm flags&quot;</span>, &amp;MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1), 1);</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  static_assert(<a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30">InlineAsm::MIOp_FirstOperand</a> == 2, <span class="stringliteral">&quot;Asm format changed&quot;</span>);</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordtype">unsigned</span> OpNo = <a class="code" href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30">InlineAsm::MIOp_FirstOperand</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;  <span class="keywordtype">unsigned</span> NumOps;</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpNo &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; OpNo += NumOps) {</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo);</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="comment">// There may be implicit ops after the fixed operands.</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    NumOps = 1 + <a class="code" href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">InlineAsm::getNumOperandRegisters</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>());</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;  }</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordflow">if</span> (OpNo &gt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>())</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    report(<span class="stringliteral">&quot;Missing operands in last group&quot;</span>, MI);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;  <span class="comment">// An optional MDNode follows the groups.</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  <span class="keywordflow">if</span> (OpNo &lt; MI-&gt;getNumOperands() &amp;&amp; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo).<a class="code" href="classllvm_1_1MachineOperand.html#a7bce8907b3cea3c34b9eeac6480bc955">isMetadata</a>())</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;    ++OpNo;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="comment">// All trailing operands must be implicit registers.</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> e = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); OpNo &lt; <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++OpNo) {</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OpNo);</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;    <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;      report(<span class="stringliteral">&quot;Expected implicit register after groups&quot;</span>, &amp;MO, OpNo);</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;  }</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;}</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">/// Check that types are consistent when two operands need to have the same</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">/// number of vector elements.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/// \return true if the types are valid.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> MachineVerifier::verifyVectorElementMatch(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty0, <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty1,</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;                                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">if</span> (Ty0.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() != Ty1.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    report(<span class="stringliteral">&quot;operand types must be all-vector or all-scalar&quot;</span>, MI);</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">// Generally we try to report as many issues as possible at once, but in</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// this case it&#39;s not clear what should we be comparing the size of the</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="comment">// scalar with: the size of the whole vector or its lane. Instead of</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    <span class="comment">// making an arbitrary choice and emitting not so helpful message, let&#39;s</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    <span class="comment">// avoid the extra noise and stop here.</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;  }</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordflow">if</span> (Ty0.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; Ty0.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() != Ty1.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>()) {</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    report(<span class="stringliteral">&quot;operand types must preserve number of vector elements&quot;</span>, MI);</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  }</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;}</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyPreISelGenericInstruction(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;  <span class="keywordflow">if</span> (isFunctionSelected)</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    report(<span class="stringliteral">&quot;Unexpected generic instruction in a Selected function&quot;</span>, MI);</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="keywordtype">unsigned</span> NumOps = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="comment">// Check types.</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;LLT, 4&gt;</a> Types;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = std::min(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>(), NumOps);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">if</span> (!MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].<a class="code" href="classllvm_1_1MCOperandInfo.html#ad95d345f2d5b7df2949328fb02b44e28">isGenericType</a>())</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    <span class="comment">// Generic instructions specify type equality constraints between some of</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    <span class="comment">// their operands. Make sure these are consistent.</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="keywordtype">size_t</span> TypeIdx = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>].<a class="code" href="classllvm_1_1MCOperandInfo.html#a41442bb3685624e934583206ea432ac9">getGenericTypeIndex</a>();</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    Types.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(<a class="code" href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">std::max</a>(TypeIdx + 1, Types.<a class="code" href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">size</a>()));</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = &amp;MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;      report(<span class="stringliteral">&quot;generic instruction must use register operands&quot;</span>, MI);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    }</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> OpTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    <span class="comment">// Don&#39;t report a type mismatch if there is no actual mismatch, only a</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    <span class="comment">// type missing, to reduce noise:</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <span class="keywordflow">if</span> (OpTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;      <span class="comment">// Only the first valid type for a type index will be printed: don&#39;t</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;      <span class="comment">// overwrite it later so it&#39;s always clear which type was expected:</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;      <span class="keywordflow">if</span> (!Types[TypeIdx].isValid())</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;        Types[TypeIdx] = OpTy;</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Types[TypeIdx] != OpTy)</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;        report(<span class="stringliteral">&quot;Type mismatch in generic instruction&quot;</span>, MO, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, OpTy);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;      <span class="comment">// Generic instructions must have types attached to their operands.</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;      report(<span class="stringliteral">&quot;Generic instruction is missing a virtual register type&quot;</span>, MO, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    }</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  }</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="comment">// Generic opcodes must not have physical register operands.</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO = &amp;MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;      report(<span class="stringliteral">&quot;Generic instruction cannot have physical register&quot;</span>, MO, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  }</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">// Avoid out of bounds in checks below. This was already reported earlier.</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1ErrorInfo.html">ErrorInfo</a>;</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a>(*MI, ErrorInfo))</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    report(ErrorInfo.<a class="code" href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">data</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="comment">// Verify properties of various specific instruction types</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONSTANT:</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCONSTANT: {</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>())</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;      report(<span class="stringliteral">&quot;Instruction cannot use a vector result type&quot;</span>, MI);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_CONSTANT) {</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">isCImm</a>()) {</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;        report(<span class="stringliteral">&quot;G_CONSTANT operand must be cimm&quot;</span>, MI);</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;      }</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantInt.html">ConstantInt</a> *CI = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">getCImm</a>();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;      <span class="keywordflow">if</span> (CI-&gt;<a class="code" href="classllvm_1_1ConstantInt.html#ab240d0d30dfa9b392ef9d813f3f9e4be">getBitWidth</a>() != DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;        report(<span class="stringliteral">&quot;inconsistent constant size&quot;</span>, MI);</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">isFPImm</a>()) {</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        report(<span class="stringliteral">&quot;G_FCONSTANT operand must be fpimm&quot;</span>, MI);</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;      }</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1ConstantFP.html">ConstantFP</a> *CF = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">getFPImm</a>();</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="structllvm_1_1APFloatBase.html#a3536ced38fb9e6404151cfa03b4531dc">APFloat::getSizeInBits</a>(CF-&gt;<a class="code" href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">getValueAPF</a>().<a class="code" href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">getSemantics</a>()) !=</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;          DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        report(<span class="stringliteral">&quot;inconsistent constant size&quot;</span>, MI);</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;      }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;    }</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  }</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_LOAD:</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_STORE:</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXTLOAD:</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXTLOAD: {</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> ValTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">if</span> (!PtrTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;      report(<span class="stringliteral">&quot;Generic memory instruction must access a pointer&quot;</span>, MI);</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;    <span class="comment">// Generic loads and stores must have a single MachineMemOperand</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">// describing that access.</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">hasOneMemOperand</a>()) {</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;      report(<span class="stringliteral">&quot;Generic instruction accessing memory must have one mem operand&quot;</span>,</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;             MI);</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> &amp;MMO = **MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>();</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ZEXTLOAD ||</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_SEXTLOAD) {</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        <span class="keywordflow">if</span> (MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#aad490b5c1aed38886a2b45673823a1b9">getSizeInBits</a>() &gt;= ValTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;          report(<span class="stringliteral">&quot;Generic extload must have a narrower memory type&quot;</span>, MI);</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_LOAD) {</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;        <span class="keywordflow">if</span> (MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>() &gt; ValTy.<a class="code" href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">getSizeInBytes</a>())</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;          report(<span class="stringliteral">&quot;load memory size cannot exceed result size&quot;</span>, MI);</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_STORE) {</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;        <span class="keywordflow">if</span> (ValTy.<a class="code" href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">getSizeInBytes</a>() &lt; MMO.<a class="code" href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">getSize</a>())</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;          report(<span class="stringliteral">&quot;store memory size cannot exceed value size&quot;</span>, MI);</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;      }</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PHI: {</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() ||</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;        !<a class="code" href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">std::all_of</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>() + 1, MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>(),</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;                     [<span class="keyword">this</span>, &amp;DstTy](<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO) {</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;                       <span class="keywordflow">if</span> (!MO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;                         <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;                       <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                       <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || (Ty != DstTy))</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;                         <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;                       <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;                     }))</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;      report(<span class="stringliteral">&quot;Generic Instruction G_PHI has operands with incompatible/missing &quot;</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;             <span class="stringliteral">&quot;types&quot;</span>,</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;             MI);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;  }</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BITCAST: {</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || !SrcTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() != DstTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;      report(<span class="stringliteral">&quot;bitcast cannot convert between pointers and other types&quot;</span>, MI);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      report(<span class="stringliteral">&quot;bitcast sizes must match&quot;</span>, MI);</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  }</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTTOPTR:</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTRTOINT:</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ADDRSPACE_CAST: {</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || !SrcTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    verifyVectorElementMatch(DstTy, SrcTy, MI);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    DstTy = DstTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    SrcTy = SrcTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_INTTOPTR) {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;      <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;        report(<span class="stringliteral">&quot;inttoptr result type must be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;      <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;        report(<span class="stringliteral">&quot;inttoptr source type must not be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_PTRTOINT) {</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;      <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;        report(<span class="stringliteral">&quot;ptrtoint source type must be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;      <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;        report(<span class="stringliteral">&quot;ptrtoint result type must not be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_ADDRSPACE_CAST);</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;      <span class="keywordflow">if</span> (!SrcTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() || !DstTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;        report(<span class="stringliteral">&quot;addrspacecast types must be pointers&quot;</span>, MI);</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;      <span class="keywordflow">else</span> {</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>() == DstTy.<a class="code" href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">getAddressSpace</a>())</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;          report(<span class="stringliteral">&quot;addrspacecast must convert different address spaces&quot;</span>, MI);</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      }</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    }</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  }</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_PTR_ADD: {</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> PtrTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> OffsetTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || !PtrTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || !OffsetTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;    <span class="keywordflow">if</span> (!PtrTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>().<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;      report(<span class="stringliteral">&quot;gep first operand must be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    <span class="keywordflow">if</span> (OffsetTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>().<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      report(<span class="stringliteral">&quot;gep offset operand must not be a pointer&quot;</span>, MI);</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="comment">// TODO: Is the offset allowed to be a scalar with a vector?</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  }</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXT:</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ZEXT:</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ANYEXT:</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPEXT:</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC: {</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <span class="comment">// Number of operands and presense of types is already checked (and</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="comment">// reported in case of any issues), so no need to report them again. As</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    <span class="comment">// we&#39;re trying to report as many issues as possible at once, however, the</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <span class="comment">// instructions aren&#39;t guaranteed to have the right number of operands or</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;    <span class="comment">// types attached to them at this point</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() == 2 &amp;&amp; <span class="stringliteral">&quot;Expected 2 operands G_*{EXT,TRUNC}&quot;</span>);</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;    <span class="keywordflow">if</span> (!DstTy.isValid() || !SrcTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstElTy = DstTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcElTy = SrcTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>();</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">if</span> (DstElTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>() || SrcElTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      report(<span class="stringliteral">&quot;Generic extend/truncate can not operate on pointers&quot;</span>, MI);</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    verifyVectorElementMatch(DstTy, SrcTy, MI);</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = DstElTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = SrcElTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;      <span class="keywordflow">if</span> (DstSize &lt;= SrcSize)</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;        report(<span class="stringliteral">&quot;Generic extend has destination type no larger than source&quot;</span>, MI);</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_TRUNC:</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">case</span> TargetOpcode::G_FPTRUNC:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;      <span class="keywordflow">if</span> (DstSize &gt;= SrcSize)</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;        report(<span class="stringliteral">&quot;Generic truncate has destination type no smaller than source&quot;</span>,</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;               MI);</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    }</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;  }</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SELECT: {</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SelTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> CondTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">if</span> (!SelTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || !CondTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>())</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    <span class="comment">// Scalar condition select on a vector is valid.</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="keywordflow">if</span> (CondTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;      verifyVectorElementMatch(SelTy, CondTy, MI);</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  }</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_MERGE_VALUES: {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">// G_MERGE_VALUES should only be used to merge scalars into a larger scalar,</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="comment">// e.g. s2N = MERGE sN, sN</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;    <span class="comment">// Merging multiple scalars into a vector is not allowed, should use</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="comment">// G_BUILD_VECTOR for that.</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      report(<span class="stringliteral">&quot;G_MERGE_VALUES cannot operate on vectors&quot;</span>, MI);</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> NumOps = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>();</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() != SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() * (NumOps - 1))</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      report(<span class="stringliteral">&quot;G_MERGE_VALUES result size is inconsistent&quot;</span>, MI);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 2; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != NumOps; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;      <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) != SrcTy)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;        report(<span class="stringliteral">&quot;G_MERGE_VALUES source types do not match&quot;</span>, MI);</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    }</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  }</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_UNMERGE_VALUES: {</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1).<a class="code" href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="comment">// For now G_UNMERGE can split vectors.</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>()-1; ++i) {</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) != DstTy)</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;        report(<span class="stringliteral">&quot;G_UNMERGE_VALUES destination types do not match&quot;</span>, MI);</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    }</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() !=</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;        (DstTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() * (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1))) {</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;      report(<span class="stringliteral">&quot;G_UNMERGE_VALUES source operand does not cover dest operands&quot;</span>,</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;             MI);</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  }</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR: {</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <span class="comment">// Source types must be scalars, dest type a vector. Total size of scalars</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">// must match the dest vector size.</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcEltTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || SrcEltTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) {</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;      report(<span class="stringliteral">&quot;G_BUILD_VECTOR must produce a vector from scalar operands&quot;</span>, MI);</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    }</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>() != SrcEltTy)</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      report(<span class="stringliteral">&quot;G_BUILD_VECTOR result element type must match source type&quot;</span>, MI);</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() != MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1)</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;      report(<span class="stringliteral">&quot;G_BUILD_VECTOR must have an operand for each elemement&quot;</span>, MI);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2; i &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++i) {</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;      <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) !=</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;        report(<span class="stringliteral">&quot;G_BUILD_VECTOR source operand types are not homogeneous&quot;</span>, MI);</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    }</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  }</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BUILD_VECTOR_TRUNC: {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    <span class="comment">// Source types must be scalars, dest type a vector. Scalar types must be</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    <span class="comment">// larger than the dest vector elt type, as this is a truncating operation.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcEltTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || SrcEltTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;      report(<span class="stringliteral">&quot;G_BUILD_VECTOR_TRUNC must produce a vector from scalar operands&quot;</span>,</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;             MI);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2; i &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++i) {</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) !=</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;        report(<span class="stringliteral">&quot;G_BUILD_VECTOR_TRUNC source operand types are not homogeneous&quot;</span>,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;               MI);</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    }</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    <span class="keywordflow">if</span> (SrcEltTy.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() &lt;= DstTy.<a class="code" href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">getElementType</a>().<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>())</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;      report(<span class="stringliteral">&quot;G_BUILD_VECTOR_TRUNC source operand types are not larger than &quot;</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;             <span class="stringliteral">&quot;dest elt type&quot;</span>,</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;             MI);</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  }</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_CONCAT_VECTORS: {</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">// Source types should be vectors, and total size should match the dest</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="comment">// vector size.</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() || !SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>())</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      report(<span class="stringliteral">&quot;G_CONCAT_VECTOR requires vector source and destination operands&quot;</span>,</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;             MI);</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 2; i &lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>(); ++i) {</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;      <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) !=</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;          MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(i).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;        report(<span class="stringliteral">&quot;G_CONCAT_VECTOR source operand types are not homogeneous&quot;</span>, MI);</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    }</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">if</span> (DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() !=</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() * (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() - 1))</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;      report(<span class="stringliteral">&quot;G_CONCAT_VECTOR num dest and source elements should match&quot;</span>, MI);</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;  }</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_ICMP:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_FCMP: {</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">if</span> ((DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() != SrcTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>()) ||</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;        (DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() &amp;&amp; DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() != SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>()))</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;      report(<span class="stringliteral">&quot;Generic vector icmp/fcmp must preserve number of lanes&quot;</span>, MI);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;  }</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_EXTRACT: {</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    <span class="keywordflow">if</span> (!SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;      report(<span class="stringliteral">&quot;extract source must be a register&quot;</span>, MI);</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    }</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <span class="keywordflow">if</span> (!OffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;      report(<span class="stringliteral">&quot;extract offset must be a constant&quot;</span>, MI);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    }</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">if</span> (SrcSize == DstSize)</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      report(<span class="stringliteral">&quot;extract source must be larger than result&quot;</span>, MI);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;    <span class="keywordflow">if</span> (DstSize + OffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt; SrcSize)</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;      report(<span class="stringliteral">&quot;extract reads past end of register&quot;</span>, MI);</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;  }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INSERT: {</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">if</span> (!SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;      report(<span class="stringliteral">&quot;insert source must be a register&quot;</span>, MI);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;    }</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OffsetOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="keywordflow">if</span> (!OffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;      report(<span class="stringliteral">&quot;insert offset must be a constant&quot;</span>, MI);</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    }</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;    <span class="keywordtype">unsigned</span> DstSize = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordtype">unsigned</span> SrcSize = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">getSizeInBits</a>();</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">if</span> (DstSize &lt;= SrcSize)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      report(<span class="stringliteral">&quot;inserted size must be smaller than total register&quot;</span>, MI);</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">if</span> (SrcSize + OffsetOp.<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() &gt; DstSize)</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      report(<span class="stringliteral">&quot;insert writes past end of register&quot;</span>, MI);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;  }</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_JUMP_TABLE: {</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">isJTI</a>())</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      report(<span class="stringliteral">&quot;G_JUMP_TABLE source operand must be a jump table index&quot;</span>, MI);</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">if</span> (!DstTy.<a class="code" href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">isPointer</a>())</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;      report(<span class="stringliteral">&quot;G_JUMP_TABLE dest operand must have a pointer type&quot;</span>, MI);</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;  }</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_BRJT: {</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>())</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      report(<span class="stringliteral">&quot;G_BRJT src operand 0 must be a pointer type&quot;</span>, MI);</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">isJTI</a>())</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      report(<span class="stringliteral">&quot;G_BRJT src operand 1 must be a jump table index&quot;</span>, MI);</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    <span class="keyword">const</span> <span class="keyword">auto</span> &amp;IdxOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">if</span> (!IdxOp.isReg() || MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(IdxOp.getReg()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>())</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      report(<span class="stringliteral">&quot;G_BRJT src operand 2 must be a scalar reg type&quot;</span>, MI);</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  }</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_INTRINSIC_W_SIDE_EFFECTS: {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;    <span class="comment">// TODO: Should verify number of def and use operands, but the current</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="comment">// interface requires passing in IR types for mangling.</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;IntrIDOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">getNumExplicitDefs</a>());</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;    <span class="keywordflow">if</span> (!IntrIDOp.<a class="code" href="classllvm_1_1MachineOperand.html#a44f92ba840149cc7f75e38279341257a">isIntrinsicID</a>()) {</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;      report(<span class="stringliteral">&quot;G_INTRINSIC first src operand must be an intrinsic ID&quot;</span>, MI);</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    }</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keywordtype">bool</span> NoSideEffects = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>() == TargetOpcode::G_INTRINSIC;</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;    <span class="keywordtype">unsigned</span> IntrID = IntrIDOp.<a class="code" href="classllvm_1_1MachineOperand.html#ad21d94ca6aa512e357a993e0e85a921e">getIntrinsicID</a>();</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    <span class="keywordflow">if</span> (IntrID != 0 &amp;&amp; IntrID &lt; Intrinsic::num_intrinsics) {</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;      <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a47142a8413e4b403d01f9365ac8d7ff7">Attrs</a></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;        = <a class="code" href="namespacellvm_1_1Intrinsic.html#a89cda2218259523c41863fc1175d6907">Intrinsic::getAttributes</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">getContext</a>(),</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                   <span class="keyword">static_cast&lt;</span><a class="code" href="classunsigned.html">Intrinsic::ID</a><span class="keyword">&gt;</span>(IntrID));</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;      <span class="keywordtype">bool</span> DeclHasSideEffects = !Attrs.<a class="code" href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">hasFnAttribute</a>(Attribute::ReadNone);</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;      <span class="keywordflow">if</span> (NoSideEffects &amp;&amp; DeclHasSideEffects) {</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;        report(<span class="stringliteral">&quot;G_INTRINSIC used with intrinsic that accesses memory&quot;</span>, MI);</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;      }</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      <span class="keywordflow">if</span> (!NoSideEffects &amp;&amp; !DeclHasSideEffects) {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;        report(<span class="stringliteral">&quot;G_INTRINSIC_W_SIDE_EFFECTS used with readnone intrinsic&quot;</span>, MI);</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      }</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    }</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    <span class="keywordflow">switch</span> (IntrID) {</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keywordflow">case</span> Intrinsic::memcpy:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 5)</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;        report(<span class="stringliteral">&quot;Expected memcpy intrinsic to have 5 operands&quot;</span>, MI);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    <span class="keywordflow">case</span> Intrinsic::memmove:</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 5)</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        report(<span class="stringliteral">&quot;Expected memmove intrinsic to have 5 operands&quot;</span>, MI);</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;    <span class="keywordflow">case</span> Intrinsic::memset:</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() != 5)</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;        report(<span class="stringliteral">&quot;Expected memset intrinsic to have 5 operands&quot;</span>, MI);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    }</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;  }</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SEXT_INREG: {</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      report(<span class="stringliteral">&quot;G_SEXT_INREG expects an immediate operand #2&quot;</span>, MI);</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    }</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    verifyVectorElementMatch(DstTy, SrcTy, MI);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;    int64_t Imm = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>();</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;    <span class="keywordflow">if</span> (Imm &lt;= 0)</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;      report(<span class="stringliteral">&quot;G_SEXT_INREG size must be &gt;= 1&quot;</span>, MI);</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;    <span class="keywordflow">if</span> (Imm &gt;= SrcTy.<a class="code" href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">getScalarSizeInBits</a>())</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;      report(<span class="stringliteral">&quot;G_SEXT_INREG size must be less than source bit width&quot;</span>, MI);</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;  }</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_SHUFFLE_VECTOR: {</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MaskOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(3);</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">if</span> (!MaskOp.<a class="code" href="classllvm_1_1MachineOperand.html#a81521682ef12b5e4f681502f9346a4ad">isShuffleMask</a>()) {</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      report(<span class="stringliteral">&quot;Incorrect mask operand type for G_SHUFFLE_VECTOR&quot;</span>, MI);</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;    }</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Src0Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Src1Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="keywordflow">if</span> (Src0Ty != Src1Ty)</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;      report(<span class="stringliteral">&quot;Source operands must be the same type&quot;</span>, MI);</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;    <span class="keywordflow">if</span> (Src0Ty.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>() != DstTy.<a class="code" href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">getScalarType</a>())</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;      report(<span class="stringliteral">&quot;G_SHUFFLE_VECTOR cannot change element type&quot;</span>, MI);</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="comment">// Don&#39;t check that all operands are vector because scalars are used in</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="comment">// place of 1 element vectors.</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;    <span class="keywordtype">int</span> SrcNumElts = Src0Ty.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() ? Src0Ty.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() : 1;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordtype">int</span> DstNumElts = DstTy.<a class="code" href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">isVector</a>() ? DstTy.<a class="code" href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">getNumElements</a>() : 1;</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> MaskIdxes = MaskOp.<a class="code" href="classllvm_1_1MachineOperand.html#a8cb6583e91ee8b0c6362b952c2b9b0f2">getShuffleMask</a>();</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">if</span> (static_cast&lt;int&gt;(MaskIdxes.<a class="code" href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">size</a>()) != DstNumElts)</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;      report(<span class="stringliteral">&quot;Wrong result type for shufflemask&quot;</span>, MI);</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Idx : MaskIdxes) {</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;      <span class="keywordflow">if</span> (Idx &lt; 0)</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;      <span class="keywordflow">if</span> (Idx &gt;= 2 * SrcNumElts)</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;        report(<span class="stringliteral">&quot;Out of bounds shuffle index&quot;</span>, MI);</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    }</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  }</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::G_DYN_STACKALLOC: {</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1DstOp.html">DstOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AllocOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;AlignOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2);</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="keywordflow">if</span> (!DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">isPointer</a>()) {</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      report(<span class="stringliteral">&quot;dst operand 0 must be a pointer type&quot;</span>, MI);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;    }</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;    <span class="keywordflow">if</span> (!AllocOp.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(AllocOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()).<a class="code" href="namespacellvm_1_1LegalityPredicates.html#a082316e51330aeb051eaed458a9f8304">isScalar</a>()) {</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;      report(<span class="stringliteral">&quot;src operand 1 must be a scalar reg type&quot;</span>, MI);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    }</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;    <span class="keywordflow">if</span> (!AlignOp.<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>()) {</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      report(<span class="stringliteral">&quot;src operand 2 must be an immediate type&quot;</span>, MI);</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;    }</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;  }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;  }</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;}</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineInstrBefore(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;    report(<span class="stringliteral">&quot;Too few operands&quot;</span>, MI);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;    <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &lt;&lt; <span class="stringliteral">&quot; operands expected, but &quot;</span></div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;           &lt;&lt; MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">getNumOperands</a>() &lt;&lt; <span class="stringliteral">&quot; given.\n&quot;</span>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  }</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>()) {</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;    <span class="keywordflow">if</span> (MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">getProperties</a>().<a class="code" href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">hasProperty</a>(</div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;            <a class="code" href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c">MachineFunctionProperties::Property::NoPHIs</a>))</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;      report(<span class="stringliteral">&quot;Found PHI instruction with NoPHIs property set&quot;</span>, MI);</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;    <span class="keywordflow">if</span> (FirstNonPHI)</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      report(<span class="stringliteral">&quot;Found PHI instruction after non-PHI&quot;</span>, MI);</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FirstNonPHI == <span class="keyword">nullptr</span>)</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    FirstNonPHI = <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>;</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;  <span class="comment">// Check the tied operands.</span></div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">isInlineAsm</a>())</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;    verifyInlineAsm(MI);</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;  <span class="comment">// Check the MachineMemOperands for basic consistency.</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classT.html">MachineInstr::mmo_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">memoperands_begin</a>(),</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;                                  <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">memoperands_end</a>();</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;       <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">if</span> ((*I)-&gt;isLoad() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>())</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;      report(<span class="stringliteral">&quot;Missing mayLoad flag&quot;</span>, MI);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;    <span class="keywordflow">if</span> ((*I)-&gt;isStore() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>())</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;      report(<span class="stringliteral">&quot;Missing mayStore flag&quot;</span>, MI);</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  }</div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="comment">// Debug values must not have a slot index.</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;  <span class="comment">// Other instructions must have one, unless they are inside a bundle.</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;  <span class="keywordflow">if</span> (LiveInts) {</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;    <span class="keywordtype">bool</span> mapped = !LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aa1818a17984c50c7190464f3a04c0f3b">isNotInMIMap</a>(*MI);</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">isDebugInstr</a>()) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;      <span class="keywordflow">if</span> (mapped)</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;        report(<span class="stringliteral">&quot;Debug instruction has a slot index&quot;</span>, MI);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa97496994b12c49c3141d8f15bc871eb">isInsideBundle</a>()) {</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;      <span class="keywordflow">if</span> (mapped)</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;        report(<span class="stringliteral">&quot;Instruction inside bundle has a slot index&quot;</span>, MI);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;      <span class="keywordflow">if</span> (!mapped)</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;        report(<span class="stringliteral">&quot;Missing slot index&quot;</span>, MI);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    }</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  }</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>())) {</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;    verifyPreISelGenericInstruction(MI);</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  }</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="classllvm_1_1ErrorInfo.html">ErrorInfo</a>;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="keywordflow">if</span> (!TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">verifyInstruction</a>(*MI, ErrorInfo))</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;    report(ErrorInfo.<a class="code" href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">data</a>(), <a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>);</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="comment">// Verify properties of various specific instruction types</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">getOpcode</a>()) {</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::COPY: {</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">if</span> (foundErrors)</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1DstOp.html">DstOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(0);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1SrcOp.html">SrcOp</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1);</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> DstTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> SrcTy = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>());</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp; DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;      <span class="comment">// If both types are valid, check that the types are the same.</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;      <span class="keywordflow">if</span> (SrcTy != DstTy) {</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;        report(<span class="stringliteral">&quot;Copy Instruction is illegal with mismatching types&quot;</span>, MI);</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Def = &quot;</span> &lt;&lt; DstTy &lt;&lt; <span class="stringliteral">&quot;, Src = &quot;</span> &lt;&lt; SrcTy &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;      }</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;    }</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;    <span class="keywordflow">if</span> (SrcTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() || DstTy.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;      <span class="comment">// If one of them have valid types, let&#39;s just check they have the same</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;      <span class="comment">// size.</span></div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;      <span class="keywordtype">unsigned</span> SrcSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;      <span class="keywordtype">unsigned</span> DstSize = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>(), *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>);</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(SrcSize &amp;&amp; <span class="stringliteral">&quot;Expecting size here&quot;</span>);</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(DstSize &amp;&amp; <span class="stringliteral">&quot;Expecting size here&quot;</span>);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;      <span class="keywordflow">if</span> (SrcSize != DstSize)</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;        <span class="keywordflow">if</span> (!DstOp.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() &amp;&amp; !SrcOp.<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>()) {</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;          report(<span class="stringliteral">&quot;Copy Instruction is illegal with mismatching sizes&quot;</span>, MI);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Def Size = &quot;</span> &lt;&lt; DstSize &lt;&lt; <span class="stringliteral">&quot;, Src Size = &quot;</span> &lt;&lt; SrcSize</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;        }</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;    }</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  }</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;  <span class="keywordflow">case</span> TargetOpcode::STATEPOINT:</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a9bbecb89af184f1fed77a1c2da4904b2">StatepointOpers::IDPos</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;        !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a7bebe4a946634233fd55663c6f64e94d">StatepointOpers::NBytesPos</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;        !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a605ee98764e053ff86bdaed7d68fa3e4">StatepointOpers::NCallArgsPos</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;      report(<span class="stringliteral">&quot;meta operands to STATEPOINT not constant!&quot;</span>, MI);</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    <span class="keyword">auto</span> VerifyStackMapConstant = [&amp;](<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>) {</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;      <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>() ||</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;          MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a>).<a class="code" href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">getImm</a>() != StackMaps::ConstantOp ||</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;          !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(<a class="code" href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">Offset</a> + 1).<a class="code" href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">isImm</a>())</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        report(<span class="stringliteral">&quot;stack map constant to STATEPOINT not well formed!&quot;</span>, MI);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    };</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">unsigned</span> VarStart = <a class="code" href="classllvm_1_1StatepointOpers.html">StatepointOpers</a>(MI).<a class="code" href="classllvm_1_1StatepointOpers.html#afdfbc7a83c5d0400c01becf8ff27eba3">getVarIdx</a>();</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    VerifyStackMapConstant(VarStart + <a class="code" href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00a5f08674883ceeb29a017cec5e99dd9c8">StatepointOpers::CCOffset</a>);</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;    VerifyStackMapConstant(VarStart + <a class="code" href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00ac811aed677b40efbe1693a2a91c0865c">StatepointOpers::FlagsOffset</a>);</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    VerifyStackMapConstant(VarStart + <a class="code" href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00aa2d177682126d680654bb6c714d5ca6c">StatepointOpers::NumDeoptOperandsOffset</a>);</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    <span class="comment">// TODO: verify we have properly encoded deopt arguments</span></div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;  }</div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;}</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;MachineVerifier::visitMachineOperand(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum) {</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;MCID = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">getDesc</a>();</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;  <span class="keywordtype">unsigned</span> NumDefs = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>();</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;  <span class="keywordflow">if</span> (MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>() == TargetOpcode::PATCHPOINT)</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;    NumDefs = (MONum == 0 &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) ? NumDefs : 0;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;</div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;  <span class="comment">// The first MCID.NumDefs operands must be explicit register defines</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;  <span class="keywordflow">if</span> (MONum &lt; NumDefs) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;MCOI = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[MONum];</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;      report(<span class="stringliteral">&quot;Explicit definition must be a register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; !MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>())</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;      report(<span class="stringliteral">&quot;Explicit definition marked as use&quot;</span>, MO, MONum);</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;      report(<span class="stringliteral">&quot;Explicit definition marked as implicit&quot;</span>, MO, MONum);</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MONum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCOperandInfo.html">MCOperandInfo</a> &amp;MCOI = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>[MONum];</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;    <span class="comment">// Don&#39;t check if it&#39;s the last operand in a variadic instruction. See,</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <span class="comment">// e.g., LDM_RET in the arm back end. Check non-variadic operands only.</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;    <span class="keywordtype">bool</span> IsOptional = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#af33de0b50f93d38f9fab12e8adf7ba62">isVariadic</a>() &amp;&amp; MONum == MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() - 1;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <span class="keywordflow">if</span> (!IsOptional) {</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;      <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;        <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>() &amp;&amp; !MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">isOptionalDef</a>())</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;          report(<span class="stringliteral">&quot;Explicit operand marked as def&quot;</span>, MO, MONum);</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;        <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;          report(<span class="stringliteral">&quot;Explicit operand marked as implicit&quot;</span>, MO, MONum);</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;      }</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;      <span class="comment">// Check that an instruction has register operands only as expected.</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;      <span class="keywordflow">if</span> (MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">MCOI::OPERAND_REGISTER</a> &amp;&amp;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;          !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">isFI</a>())</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;        report(<span class="stringliteral">&quot;Expected a register operand.&quot;</span>, MO, MONum);</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;      <span class="keywordflow">if</span> ((MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">MCOI::OPERAND_IMMEDIATE</a> ||</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;           MCOI.<a class="code" href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">OperandType</a> == <a class="code" href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">MCOI::OPERAND_PCREL</a>) &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        report(<span class="stringliteral">&quot;Expected a non-register operand.&quot;</span>, MO, MONum);</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    }</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;    <span class="keywordtype">int</span> TiedTo = MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(MONum, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>);</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    <span class="keywordflow">if</span> (TiedTo != -1) {</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;      <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;        report(<span class="stringliteral">&quot;Tied use must be a register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>())</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;        report(<span class="stringliteral">&quot;Operand should be tied&quot;</span>, MO, MONum);</div><div class="line"><a name="l01623"></a><span class="lineno"> 1623</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span>(TiedTo) != MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">findTiedOperandIdx</a>(MONum))</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;        report(<span class="stringliteral">&quot;Tied def doesn&#39;t match MCInstrDesc&quot;</span>, MO, MONum);</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;      <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())) {</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOTied = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(TiedTo);</div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;        <span class="keywordflow">if</span> (!MOTied.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;          report(<span class="stringliteral">&quot;Tied counterpart must be a register&quot;</span>, &amp;MOTied, TiedTo);</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MOTied.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()) &amp;&amp;</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;                 MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>() != MOTied.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;          report(<span class="stringliteral">&quot;Tied physical registers must match.&quot;</span>, &amp;MOTied, TiedTo);</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;      }</div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>())</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;      report(<span class="stringliteral">&quot;Explicit operand should not be tied&quot;</span>, MO, MONum);</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;    <span class="comment">// ARM adds %reg0 operands to indicate predicates. We&#39;ll allow that.</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() &amp;&amp; !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#af33de0b50f93d38f9fab12e8adf7ba62">isVariadic</a>() &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;      report(<span class="stringliteral">&quot;Extra explicit operand on non-variadic instruction&quot;</span>, MO, MONum);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;  }</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;  <span class="keywordflow">switch</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">getType</a>()) {</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">MachineOperand::MO_Register</a>: {</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Register.html">Register</a> Reg = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01644"></a><span class="lineno"> 1644</span>&#160;    <span class="keywordflow">if</span> (!Reg)</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>() &amp;&amp; !MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>())</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;      checkLiveness(MO, MONum);</div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;    <span class="comment">// Verify the consistency of tied operands.</span></div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>()) {</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;      <span class="keywordtype">unsigned</span> OtherIdx = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">findTiedOperandIdx</a>(MONum);</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;OtherMO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(OtherIdx);</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;      <span class="keywordflow">if</span> (!OtherMO.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>())</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;        report(<span class="stringliteral">&quot;Must be tied to a register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;      <span class="keywordflow">if</span> (!OtherMO.<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>())</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;        report(<span class="stringliteral">&quot;Missing tie flags on tied operand&quot;</span>, MO, MONum);</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">findTiedOperandIdx</a>(OtherIdx) != MONum)</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;        report(<span class="stringliteral">&quot;Inconsistent tie links&quot;</span>, MO, MONum);</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;      <span class="keywordflow">if</span> (MONum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">getNumDefs</a>()) {</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;        <span class="keywordflow">if</span> (OtherIdx &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;          <span class="keywordflow">if</span> (-1 == MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">getOperandConstraint</a>(OtherIdx, <a class="code" href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">MCOI::TIED_TO</a>))</div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;            report(<span class="stringliteral">&quot;Explicit def tied to explicit use without tie constraint&quot;</span>,</div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;                   MO, MONum);</div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;          <span class="keywordflow">if</span> (!OtherMO.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>())</div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;            report(<span class="stringliteral">&quot;Explicit def should be tied to implicit use&quot;</span>, MO, MONum);</div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;        }</div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;      }</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;    }</div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;    <span class="comment">// Verify two-address constraints after leaving SSA form.</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordtype">unsigned</span> DefIdx;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;    <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>() &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;        MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a391694f8040173dc0670bd273b170502">isRegTiedToDefOperand</a>(MONum, &amp;DefIdx) &amp;&amp;</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;        Reg != MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(DefIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>())</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;      report(<span class="stringliteral">&quot;Two-address instruction operands must be identical&quot;</span>, MO, MONum);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="comment">// Check register classes.</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;    <span class="keywordtype">unsigned</span> SubIdx = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;      <span class="keywordflow">if</span> (SubIdx) {</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;        report(<span class="stringliteral">&quot;Illegal subregister index for physical register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;      }</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;      <span class="keywordflow">if</span> (MONum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DRC =</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MCID, MONum, TRI, *MF)) {</div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;          <span class="keywordflow">if</span> (!DRC-&gt;contains(Reg)) {</div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;            report(<span class="stringliteral">&quot;Illegal physical register for instruction&quot;</span>, MO, MONum);</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;            <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot; is not a &quot;</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;                   &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(DRC) &lt;&lt; <span class="stringliteral">&quot; register.\n&quot;</span>;</div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;          }</div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;        }</div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;      }</div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;      <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a8be49bc86b5d01b52b90baf1b4477667">isRenamable</a>()) {</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;        <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Reg)) {</div><div class="line"><a name="l01698"></a><span class="lineno"> 1698</span>&#160;          report(<span class="stringliteral">&quot;isRenamable set on reserved register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;        }</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;      }</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;      <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">isDebugValue</a>() &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">isUse</a>() &amp;&amp; !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>()) {</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;        report(<span class="stringliteral">&quot;Use-reg is not IsDebug in a DBG_VALUE&quot;</span>, MO, MONum);</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;      }</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;      <span class="comment">// Virtual register.</span></div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Reg);</div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;      <span class="keywordflow">if</span> (!RC) {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        <span class="comment">// This is a generic virtual register.</span></div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        <span class="comment">// If we&#39;re post-Select, we can&#39;t have gvregs anymore.</span></div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;        <span class="keywordflow">if</span> (isFunctionSelected) {</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;          report(<span class="stringliteral">&quot;Generic virtual register invalid in a Selected function&quot;</span>,</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;                 MO, MONum);</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;        }</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;        <span class="comment">// The gvreg must have a type and it must not have a SubIdx.</span></div><div class="line"><a name="l01720"></a><span class="lineno"> 1720</span>&#160;        <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;        <span class="keywordflow">if</span> (!Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) {</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;          report(<span class="stringliteral">&quot;Generic virtual register must have a valid type&quot;</span>, MO,</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;                 MONum);</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        }</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *RegBank = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(Reg);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;        <span class="comment">// If we&#39;re post-RegBankSelect, the gvreg must have a bank.</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;        <span class="keywordflow">if</span> (!RegBank &amp;&amp; isFunctionRegBankSelected) {</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;          report(<span class="stringliteral">&quot;Generic virtual register must have a bank in a &quot;</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;                 <span class="stringliteral">&quot;RegBankSelected function&quot;</span>,</div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;                 MO, MONum);</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;        }</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;        <span class="comment">// Make sure the register fits into its register bank if any.</span></div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;        <span class="keywordflow">if</span> (RegBank &amp;&amp; Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() &amp;&amp;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;            RegBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() &lt; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()) {</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;          report(<span class="stringliteral">&quot;Register bank is too small for virtual register&quot;</span>, MO,</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;                 MONum);</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Register bank &quot;</span> &lt;&lt; RegBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">getName</a>() &lt;&lt; <span class="stringliteral">&quot; too small(&quot;</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;                 &lt;&lt; RegBank-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">getSize</a>() &lt;&lt; <span class="stringliteral">&quot;) to fit &quot;</span> &lt;&lt; Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>()</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot;-bits\n&quot;</span>;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;        }</div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;        <span class="keywordflow">if</span> (SubIdx)  {</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;          report(<span class="stringliteral">&quot;Generic virtual register does not allow subregister index&quot;</span>, MO,</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;                 MONum);</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        }</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        <span class="comment">// If this is a target specific instruction and this operand</span></div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        <span class="comment">// has register class constraint, the virtual register must</span></div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;        <span class="comment">// comply to it.</span></div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">isPreISelGenericOpcode</a>(MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">getOpcode</a>()) &amp;&amp;</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;            MONum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>() &amp;&amp;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MCID, MONum, TRI, *MF)) {</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;          report(<span class="stringliteral">&quot;Virtual register does not match instruction constraint&quot;</span>, MO,</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;                 MONum);</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Expect register class &quot;</span></div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;                 &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;                        TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MCID, MONum, TRI, *MF))</div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot; but got nothing\n&quot;</span>;</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;        }</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;      }</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;      <span class="keywordflow">if</span> (SubIdx) {</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC =</div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;          TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">getSubClassWithSubReg</a>(RC, SubIdx);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;        <span class="keywordflow">if</span> (!SRC) {</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;          report(<span class="stringliteral">&quot;Invalid subregister index for virtual register&quot;</span>, MO, MONum);</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Register class &quot;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RC)</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;              &lt;&lt; <span class="stringliteral">&quot; does not support subreg index &quot;</span> &lt;&lt; SubIdx &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;        }</div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;        <span class="keywordflow">if</span> (RC != SRC) {</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;          report(<span class="stringliteral">&quot;Invalid register class for subregister index&quot;</span>, MO, MONum);</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Register class &quot;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RC)</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;              &lt;&lt; <span class="stringliteral">&quot; does not fully support subreg index &quot;</span> &lt;&lt; SubIdx &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;          <span class="keywordflow">return</span>;</div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;        }</div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;      }</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;      <span class="keywordflow">if</span> (MONum &lt; MCID.<a class="code" href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">getNumOperands</a>()) {</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;        <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DRC =</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;              TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">getRegClass</a>(MCID, MONum, TRI, *MF)) {</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;          <span class="keywordflow">if</span> (SubIdx) {</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SuperRC =</div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;                TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">getLargestLegalSuperClass</a>(RC, *MF);</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;            <span class="keywordflow">if</span> (!SuperRC) {</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;              report(<span class="stringliteral">&quot;No largest legal super class exists.&quot;</span>, MO, MONum);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;            }</div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;            DRC = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(SuperRC, DRC, SubIdx);</div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;            <span class="keywordflow">if</span> (!DRC) {</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;              report(<span class="stringliteral">&quot;No matching super-reg register class.&quot;</span>, MO, MONum);</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;              <span class="keywordflow">return</span>;</div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;            }</div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;          }</div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;          <span class="keywordflow">if</span> (!RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">hasSuperClassEq</a>(DRC)) {</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;            report(<span class="stringliteral">&quot;Illegal virtual register for instruction&quot;</span>, MO, MONum);</div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;            <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Expected a &quot;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(DRC)</div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; register, but got a &quot;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RC)</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;                &lt;&lt; <span class="stringliteral">&quot; register\n&quot;</span>;</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;          }</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;        }</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;      }</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;    }</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;  }</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">MachineOperand::MO_RegisterMask</a>:</div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    regMasks.push_back(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a241be1469eeaecff6550f375c7ce9846">getRegMask</a>());</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;</div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">MachineOperand::MO_MachineBasicBlock</a>:</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>() &amp;&amp; !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">isSuccessor</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()))</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;      report(<span class="stringliteral">&quot;PHI operand is not in the CFG&quot;</span>, MO, MONum);</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">MachineOperand::MO_FrameIndex</a>:</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;    <span class="keywordflow">if</span> (LiveStks &amp;&amp; LiveStks-&gt;<a class="code" href="classllvm_1_1LiveStacks.html#a175347f1f4ac65bea13e335b31b25a3f">hasInterval</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>()) &amp;&amp;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        LiveInts &amp;&amp; !LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aa1818a17984c50c7190464f3a04c0f3b">isNotInMIMap</a>(*MI)) {</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;      <span class="keywordtype">int</span> FI = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">getIndex</a>();</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;      <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LiveStks-&gt;<a class="code" href="classllvm_1_1LiveStacks.html#a33b374130efdc910ad7daa9e54eef8f2">getInterval</a>(FI);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Idx = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*MI);</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;      <span class="keywordtype">bool</span> <a class="code" href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">mayStore</a>();</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;      <span class="keywordtype">bool</span> loads = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">mayLoad</a>();</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;      <span class="comment">// For a memory-to-memory move, we need to check if the frame</span></div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;      <span class="comment">// index is used for storing or loading, by inspecting the</span></div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;      <span class="comment">// memory operands.</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;      <span class="keywordflow">if</span> (stores &amp;&amp; loads) {</div><div class="line"><a name="l01836"></a><span class="lineno"> 1836</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> *MMO : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">memoperands</a>()) {</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1PseudoSourceValue.html">PseudoSourceValue</a> *PSV = MMO-&gt;getPseudoValue();</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;          <span class="keywordflow">if</span> (PSV == <span class="keyword">nullptr</span>) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1FixedStackPseudoSourceValue.html">FixedStackPseudoSourceValue</a> *<a class="code" href="classllvm_1_1Value.html">Value</a> =</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;            <a class="code" href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">dyn_cast</a>&lt;<a class="code" href="classllvm_1_1FixedStackPseudoSourceValue.html">FixedStackPseudoSourceValue</a>&gt;(PSV);</div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;          <span class="keywordflow">if</span> (Value == <span class="keyword">nullptr</span>) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;          <span class="keywordflow">if</span> (Value-&gt;<a class="code" href="classllvm_1_1FixedStackPseudoSourceValue.html#af48e5ca752aaf934e575bddd4549e18c">getFrameIndex</a>() != FI) <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;</div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;          <span class="keywordflow">if</span> (MMO-&gt;isStore())</div><div class="line"><a name="l01845"></a><span class="lineno"> 1845</span>&#160;            loads = <span class="keyword">false</span>;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;          <span class="keywordflow">else</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;            stores = <span class="keyword">false</span>;</div><div class="line"><a name="l01848"></a><span class="lineno"> 1848</span>&#160;          <span class="keywordflow">break</span>;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        }</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;        <span class="keywordflow">if</span> (loads == stores)</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;          report(<span class="stringliteral">&quot;Missing fixed stack memoperand.&quot;</span>, MI);</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;      }</div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;      <span class="keywordflow">if</span> (loads &amp;&amp; !LI.<a class="code" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(Idx.<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>(<span class="keyword">true</span>))) {</div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;        report(<span class="stringliteral">&quot;Instruction loads from dead spill slot&quot;</span>, MO, MONum);</div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Live stack: &quot;</span> &lt;&lt; LI &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;      }</div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;      <span class="keywordflow">if</span> (stores &amp;&amp; !LI.<a class="code" href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">liveAt</a>(Idx.<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>())) {</div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;        report(<span class="stringliteral">&quot;Instruction stores to dead spill slot&quot;</span>, MO, MONum);</div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Live stack: &quot;</span> &lt;&lt; LI &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;      }</div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;    }</div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;</div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;  }</div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;}</div><div class="line"><a name="l01868"></a><span class="lineno"> 1868</span>&#160;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;<span class="keywordtype">void</span> MachineVerifier::checkLivenessAtUse(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO,</div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;    <span class="keywordtype">unsigned</span> MONum, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegOrUnit,</div><div class="line"><a name="l01871"></a><span class="lineno"> 1871</span>&#160;    <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) {</div><div class="line"><a name="l01872"></a><span class="lineno"> 1872</span>&#160;  <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ = LR.<a class="code" href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">Query</a>(UseIdx);</div><div class="line"><a name="l01873"></a><span class="lineno"> 1873</span>&#160;  <span class="comment">// Check if we have a segment at the use, note however that we only need one</span></div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;  <span class="comment">// live subregister range, the others may be dead.</span></div><div class="line"><a name="l01875"></a><span class="lineno"> 1875</span>&#160;  <span class="keywordflow">if</span> (!LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">valueIn</a>() &amp;&amp; LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">none</a>()) {</div><div class="line"><a name="l01876"></a><span class="lineno"> 1876</span>&#160;    report(<span class="stringliteral">&quot;No live segment at use&quot;</span>, MO, MONum);</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;    report_context_liverange(LR);</div><div class="line"><a name="l01878"></a><span class="lineno"> 1878</span>&#160;    report_context_vreg_regunit(VRegOrUnit);</div><div class="line"><a name="l01879"></a><span class="lineno"> 1879</span>&#160;    report_context(UseIdx);</div><div class="line"><a name="l01880"></a><span class="lineno"> 1880</span>&#160;  }</div><div class="line"><a name="l01881"></a><span class="lineno"> 1881</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>() &amp;&amp; !LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#af155aeaffc7607f4f27ab4cfcbb39a64">isKill</a>()) {</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;    report(<span class="stringliteral">&quot;Live range continues after kill flag&quot;</span>, MO, MONum);</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;    report_context_liverange(LR);</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    report_context_vreg_regunit(VRegOrUnit);</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;    <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;      report_context_lanemask(LaneMask);</div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;    report_context(UseIdx);</div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;  }</div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;}</div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;</div><div class="line"><a name="l01891"></a><span class="lineno"> 1891</span>&#160;<span class="keywordtype">void</span> MachineVerifier::checkLivenessAtDef(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO,</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;    <span class="keywordtype">unsigned</span> MONum, <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> VRegOrUnit,</div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;    <span class="keywordtype">bool</span> SubRangeCheck, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) {</div><div class="line"><a name="l01894"></a><span class="lineno"> 1894</span>&#160;  <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *VNI = LR.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(DefIdx)) {</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VNI &amp;&amp; <span class="stringliteral">&quot;NULL valno is not allowed&quot;</span>);</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> != DefIdx) {</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;      report(<span class="stringliteral">&quot;Inconsistent valno-&gt;def&quot;</span>, MO, MONum);</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;      report_context_liverange(LR);</div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;      report_context_vreg_regunit(VRegOrUnit);</div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;      <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;        report_context_lanemask(LaneMask);</div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;      report_context(*VNI);</div><div class="line"><a name="l01903"></a><span class="lineno"> 1903</span>&#160;      report_context(DefIdx);</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;    }</div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01906"></a><span class="lineno"> 1906</span>&#160;    report(<span class="stringliteral">&quot;No live segment at def&quot;</span>, MO, MONum);</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;    report_context_liverange(LR);</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    report_context_vreg_regunit(VRegOrUnit);</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;    <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;      report_context_lanemask(LaneMask);</div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;    report_context(DefIdx);</div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;  }</div><div class="line"><a name="l01913"></a><span class="lineno"> 1913</span>&#160;  <span class="comment">// Check that, if the dead def flag is present, LiveInts agree.</span></div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>()) {</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ = LR.<a class="code" href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">Query</a>(DefIdx);</div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;    <span class="keywordflow">if</span> (!LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a149e4cda329019551bbb27fe3159eca6">isDeadDef</a>()) {</div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(VRegOrUnit) &amp;&amp;</div><div class="line"><a name="l01918"></a><span class="lineno"> 1918</span>&#160;             <span class="stringliteral">&quot;Expecting a virtual register.&quot;</span>);</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;      <span class="comment">// A dead subreg def only tells us that the specific subreg is dead. There</span></div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;      <span class="comment">// could be other non-dead defs of other subregs, or we could have other</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;      <span class="comment">// parts of the register being live through the instruction. So unless we</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;      <span class="comment">// are checking liveness for a subrange it is ok for the live range to</span></div><div class="line"><a name="l01923"></a><span class="lineno"> 1923</span>&#160;      <span class="comment">// continue, given that we have a dead def of a subregister.</span></div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;      <span class="keywordflow">if</span> (SubRangeCheck || MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>() == 0) {</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;        report(<span class="stringliteral">&quot;Live range continues after dead def flag&quot;</span>, MO, MONum);</div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;        report_context_liverange(LR);</div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;        report_context_vreg_regunit(VRegOrUnit);</div><div class="line"><a name="l01928"></a><span class="lineno"> 1928</span>&#160;        <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>())</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;          report_context_lanemask(LaneMask);</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;      }</div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;    }</div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;  }</div><div class="line"><a name="l01933"></a><span class="lineno"> 1933</span>&#160;}</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;<span class="keywordtype">void</span> MachineVerifier::checkLiveness(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO, <span class="keywordtype">unsigned</span> MONum) {</div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">unsigned</span> Reg = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;</div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;  <span class="comment">// Both use and def operands can read a register.</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">readsReg</a>()) {</div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>())</div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;      addRegWithSubRegs(regsKilled, Reg);</div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;</div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="comment">// Check that LiveVars knows this kill.</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    <span class="keywordflow">if</span> (LiveVars &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">isKill</a>()) {</div><div class="line"><a name="l01946"></a><span class="lineno"> 1946</span>&#160;      <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">LiveVariables::VarInfo</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a> = LiveVars-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(Reg);</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(VI.<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">Kills</a>, MI))</div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;        report(<span class="stringliteral">&quot;Kill missing from LiveVariables&quot;</span>, MO, MONum);</div><div class="line"><a name="l01949"></a><span class="lineno"> 1949</span>&#160;    }</div><div class="line"><a name="l01950"></a><span class="lineno"> 1950</span>&#160;</div><div class="line"><a name="l01951"></a><span class="lineno"> 1951</span>&#160;    <span class="comment">// Check LiveInts liveness and kill.</span></div><div class="line"><a name="l01952"></a><span class="lineno"> 1952</span>&#160;    <span class="keywordflow">if</span> (LiveInts &amp;&amp; !LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aa1818a17984c50c7190464f3a04c0f3b">isNotInMIMap</a>(*MI)) {</div><div class="line"><a name="l01953"></a><span class="lineno"> 1953</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> UseIdx = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*MI);</div><div class="line"><a name="l01954"></a><span class="lineno"> 1954</span>&#160;      <span class="comment">// Check the cached regunit intervals.</span></div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg) &amp;&amp; !isReserved(Reg)) {</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a> Units(Reg, TRI); Units.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++Units) {</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;          <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">isReservedRegUnit</a>(*Units))</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;            <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;          <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> *LR = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#af68f45baf4510224cb6ecf00019a9987">getCachedRegUnit</a>(*Units))</div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;            checkLivenessAtUse(MO, MONum, UseIdx, *LR, *Units);</div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;        }</div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;      }</div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;</div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;        <span class="keywordflow">if</span> (LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg)) {</div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;          <span class="comment">// This is a virtual register interval.</span></div><div class="line"><a name="l01967"></a><span class="lineno"> 1967</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg);</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;          checkLivenessAtUse(MO, MONum, UseIdx, LI, Reg);</div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;</div><div class="line"><a name="l01970"></a><span class="lineno"> 1970</span>&#160;          <span class="keywordflow">if</span> (LI.<a class="code" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>() &amp;&amp; !MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div><div class="line"><a name="l01971"></a><span class="lineno"> 1971</span>&#160;            <span class="keywordtype">unsigned</span> SubRegIdx = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l01972"></a><span class="lineno"> 1972</span>&#160;            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MOMask = SubRegIdx != 0</div><div class="line"><a name="l01973"></a><span class="lineno"> 1973</span>&#160;                               ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(SubRegIdx)</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;                               : MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a>(Reg);</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LiveInMask;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;SR : LI.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;              <span class="keywordflow">if</span> ((MOMask &amp; SR.LaneMask).none())</div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;              checkLivenessAtUse(MO, MONum, UseIdx, SR, Reg, SR.LaneMask);</div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;              <a class="code" href="classllvm_1_1LiveQueryResult.html">LiveQueryResult</a> LRQ = SR.Query(UseIdx);</div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;              <span class="keywordflow">if</span> (LRQ.<a class="code" href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">valueIn</a>())</div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;                LiveInMask |= SR.LaneMask;</div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;            }</div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;            <span class="comment">// At least parts of the register has to be live at the use.</span></div><div class="line"><a name="l01985"></a><span class="lineno"> 1985</span>&#160;            <span class="keywordflow">if</span> ((LiveInMask &amp; MOMask).none()) {</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;              report(<span class="stringliteral">&quot;No live subrange at use&quot;</span>, MO, MONum);</div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;              report_context(LI);</div><div class="line"><a name="l01988"></a><span class="lineno"> 1988</span>&#160;              report_context(UseIdx);</div><div class="line"><a name="l01989"></a><span class="lineno"> 1989</span>&#160;            }</div><div class="line"><a name="l01990"></a><span class="lineno"> 1990</span>&#160;          }</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;          report(<span class="stringliteral">&quot;Virtual register has no live interval&quot;</span>, MO, MONum);</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;        }</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;      }</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    }</div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;</div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;    <span class="comment">// Use of a dead register.</span></div><div class="line"><a name="l01998"></a><span class="lineno"> 1998</span>&#160;    <span class="keywordflow">if</span> (!regsLive.count(Reg)) {</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;        <span class="comment">// Reserved registers may be used even when &#39;dead&#39;.</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;        <span class="keywordtype">bool</span> Bad = !isReserved(Reg);</div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;        <span class="comment">// We are fine if just any subregister has a defined value.</span></div><div class="line"><a name="l02003"></a><span class="lineno"> 2003</span>&#160;        <span class="keywordflow">if</span> (Bad) {</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;          <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a>(Reg)) {</div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;            <span class="keywordflow">if</span> (regsLive.count(<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)) {</div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;              Bad = <span class="keyword">false</span>;</div><div class="line"><a name="l02008"></a><span class="lineno"> 2008</span>&#160;              <span class="keywordflow">break</span>;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;            }</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;          }</div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;        }</div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;        <span class="comment">// If there is an additional implicit-use of a super register we stop</span></div><div class="line"><a name="l02013"></a><span class="lineno"> 2013</span>&#160;        <span class="comment">// here. By definition we are fine if the super register is not</span></div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;        <span class="comment">// (completely) dead, if the complete super register is dead we will</span></div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;        <span class="comment">// get a report for its operand.</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;        <span class="keywordflow">if</span> (Bad) {</div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;          <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MOP : MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">uses</a>()) {</div><div class="line"><a name="l02018"></a><span class="lineno"> 2018</span>&#160;            <span class="keywordflow">if</span> (!MOP.isReg() || !MOP.isImplicit())</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;</div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;            <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MOP.getReg()))</div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;              <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02023"></a><span class="lineno"> 2023</span>&#160;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> : TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">subregs</a>(MOP.getReg())) {</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;              <span class="keywordflow">if</span> (<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a> == Reg) {</div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;                Bad = <span class="keyword">false</span>;</div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;                <span class="keywordflow">break</span>;</div><div class="line"><a name="l02028"></a><span class="lineno"> 2028</span>&#160;              }</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;            }</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;          }</div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;        }</div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;        <span class="keywordflow">if</span> (Bad)</div><div class="line"><a name="l02033"></a><span class="lineno"> 2033</span>&#160;          report(<span class="stringliteral">&quot;Using an undefined physical register&quot;</span>, MO, MONum);</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;      } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(Reg)) {</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;        report(<span class="stringliteral">&quot;Reading virtual register without a def&quot;</span>, MO, MONum);</div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;        BBInfo &amp;MInfo = MBBInfoMap[MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()];</div><div class="line"><a name="l02038"></a><span class="lineno"> 2038</span>&#160;        <span class="comment">// We don&#39;t know which virtual registers are live in, so only complain</span></div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;        <span class="comment">// if vreg was killed in this MBB. Otherwise keep track of vregs that</span></div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;        <span class="comment">// must be live in. PHI instructions are handled separately.</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;        <span class="keywordflow">if</span> (MInfo.regsKilled.count(Reg))</div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;          report(<span class="stringliteral">&quot;Using a killed virtual register&quot;</span>, MO, MONum);</div><div class="line"><a name="l02043"></a><span class="lineno"> 2043</span>&#160;        <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">isPHI</a>())</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;          MInfo.vregsLiveIn.insert(std::make_pair(Reg, MI));</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;      }</div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;    }</div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;  }</div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;</div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;  <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;    <span class="comment">// Register defined.</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;    <span class="comment">// TODO: verify that earlyclobber ops are not used.</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;    <span class="keywordflow">if</span> (MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">isDead</a>())</div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;      addRegWithSubRegs(regsDead, Reg);</div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;      addRegWithSubRegs(regsDefined, Reg);</div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;</div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    <span class="comment">// Verify SSA form.</span></div><div class="line"><a name="l02058"></a><span class="lineno"> 2058</span>&#160;    <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">isSSA</a>() &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;        std::next(MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">def_begin</a>(Reg)) != MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a>())</div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;      report(<span class="stringliteral">&quot;Multiple virtual register defs in SSA form&quot;</span>, MO, MONum);</div><div class="line"><a name="l02061"></a><span class="lineno"> 2061</span>&#160;</div><div class="line"><a name="l02062"></a><span class="lineno"> 2062</span>&#160;    <span class="comment">// Check LiveInts for a live segment, but only for virtual registers.</span></div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;    <span class="keywordflow">if</span> (LiveInts &amp;&amp; !LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#aa1818a17984c50c7190464f3a04c0f3b">isNotInMIMap</a>(*MI)) {</div><div class="line"><a name="l02064"></a><span class="lineno"> 2064</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> DefIdx = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">getInstructionIndex</a>(*MI);</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;      DefIdx = DefIdx.<a class="code" href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">getRegSlot</a>(MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>());</div><div class="line"><a name="l02066"></a><span class="lineno"> 2066</span>&#160;</div><div class="line"><a name="l02067"></a><span class="lineno"> 2067</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l02068"></a><span class="lineno"> 2068</span>&#160;        <span class="keywordflow">if</span> (LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg)) {</div><div class="line"><a name="l02069"></a><span class="lineno"> 2069</span>&#160;          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg);</div><div class="line"><a name="l02070"></a><span class="lineno"> 2070</span>&#160;          checkLivenessAtDef(MO, MONum, DefIdx, LI, Reg);</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;          <span class="keywordflow">if</span> (LI.<a class="code" href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">hasSubRanges</a>()) {</div><div class="line"><a name="l02073"></a><span class="lineno"> 2073</span>&#160;            <span class="keywordtype">unsigned</span> SubRegIdx = MO-&gt;<a class="code" href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">getSubReg</a>();</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;            <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MOMask = SubRegIdx != 0</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;              ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(SubRegIdx)</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;              : MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a>(Reg);</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;            <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;SR : LI.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;              <span class="keywordflow">if</span> ((SR.LaneMask &amp; MOMask).none())</div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;                <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02080"></a><span class="lineno"> 2080</span>&#160;              checkLivenessAtDef(MO, MONum, DefIdx, SR, Reg, <span class="keyword">true</span>, SR.LaneMask);</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;            }</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;          }</div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;          report(<span class="stringliteral">&quot;Virtual register has no Live interval&quot;</span>, MO, MONum);</div><div class="line"><a name="l02085"></a><span class="lineno"> 2085</span>&#160;        }</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;      }</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    }</div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;  }</div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;}</div><div class="line"><a name="l02090"></a><span class="lineno"> 2090</span>&#160;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineInstrAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {}</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;</div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">// This function gets called after visiting all instructions in a bundle. The</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">// argument points to the bundle header.</span></div><div class="line"><a name="l02095"></a><span class="lineno"> 2095</span>&#160;<span class="comment">// Normal stand-alone instructions are also considered &#39;bundles&#39;, and this</span></div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;<span class="comment">// function is called for all of them.</span></div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineBundleAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI) {</div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;  BBInfo &amp;MInfo = MBBInfoMap[MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">getParent</a>()];</div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;  <a class="code" href="namespacellvm.html#a8b4f88b1fadc8f51a643e5faaa13afa6">set_union</a>(MInfo.regsKilled, regsKilled);</div><div class="line"><a name="l02100"></a><span class="lineno"> 2100</span>&#160;  <a class="code" href="namespacellvm.html#a3e1137200d6e86367be1d605fdc14e6c">set_subtract</a>(regsLive, regsKilled); regsKilled.clear();</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;  <span class="comment">// Kill any masked registers.</span></div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;  <span class="keywordflow">while</span> (!regMasks.empty()) {</div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;    <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a> = regMasks.pop_back_val();</div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;    <span class="keywordflow">for</span> (RegSet::iterator <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = regsLive.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = regsLive.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02105"></a><span class="lineno"> 2105</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) &amp;&amp;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;          <a class="code" href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">MachineOperand::clobbersPhysReg</a>(Mask, *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>))</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;        regsDead.push_back(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;  }</div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;  <a class="code" href="namespacellvm.html#a3e1137200d6e86367be1d605fdc14e6c">set_subtract</a>(regsLive, regsDead);   regsDead.clear();</div><div class="line"><a name="l02110"></a><span class="lineno"> 2110</span>&#160;  <a class="code" href="namespacellvm.html#a8b4f88b1fadc8f51a643e5faaa13afa6">set_union</a>(regsLive, regsDefined);   regsDefined.clear();</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;}</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;</div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;MachineVerifier::visitMachineBasicBlockAfter(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) {</div><div class="line"><a name="l02115"></a><span class="lineno"> 2115</span>&#160;  MBBInfoMap[MBB].regsLiveOut = regsLive;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;  regsLive.<a class="code" href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">clear</a>();</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;</div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;  <span class="keywordflow">if</span> (Indexes) {</div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;    <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> stop = Indexes-&gt;<a class="code" href="classllvm_1_1SlotIndexes.html#a662867d9274595cdac0092afa45888be">getMBBEndIdx</a>(MBB);</div><div class="line"><a name="l02120"></a><span class="lineno"> 2120</span>&#160;    <span class="keywordflow">if</span> (!(stop &gt; lastIndex)) {</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;      report(<span class="stringliteral">&quot;Block ends before last instruction index&quot;</span>, MBB);</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Block ends at &quot;</span> &lt;&lt; stop</div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;          &lt;&lt; <span class="stringliteral">&quot; last instruction was at &quot;</span> &lt;&lt; lastIndex &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;    }</div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;    lastIndex = stop;</div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;  }</div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;}</div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;</div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">// Calculate the largest possible vregsPassed sets. These are the registers that</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">// can pass through an MBB live, but may not be live every time. It is assumed</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">// that all vregsPassed sets are empty before the call.</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="keywordtype">void</span> MachineVerifier::calcRegsPassed() {</div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;  <span class="comment">// First push live-out regs to successors&#39; vregsPassed. Remember the MBBs that</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;  <span class="comment">// have any vregsPassed.</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const MachineBasicBlock*, 8&gt;</a> todo;</div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF) {</div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;    <span class="keywordflow">if</span> (!MInfo.reachable)</div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> SuI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;           SuE = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SuI != SuE; ++SuI) {</div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;      BBInfo &amp;SInfo = MBBInfoMap[*SuI];</div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;      <span class="keywordflow">if</span> (SInfo.addPassed(MInfo.regsLiveOut))</div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;        todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(*SuI);</div><div class="line"><a name="l02145"></a><span class="lineno"> 2145</span>&#160;    }</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;  }</div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;</div><div class="line"><a name="l02148"></a><span class="lineno"> 2148</span>&#160;  <span class="comment">// Iteratively push vregsPassed to successors. This will converge to the same</span></div><div class="line"><a name="l02149"></a><span class="lineno"> 2149</span>&#160;  <span class="comment">// final state regardless of DenseSet iteration order.</span></div><div class="line"><a name="l02150"></a><span class="lineno"> 2150</span>&#160;  <span class="keywordflow">while</span> (!todo.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a117612cef19ebb89bd37949ea165642a">empty</a>()) {</div><div class="line"><a name="l02151"></a><span class="lineno"> 2151</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = *todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#abf73a826b5d6f739eb4af48ddf14c5b4">begin</a>();</div><div class="line"><a name="l02152"></a><span class="lineno"> 2152</span>&#160;    todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">erase</a>(MBB);</div><div class="line"><a name="l02153"></a><span class="lineno"> 2153</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[MBB];</div><div class="line"><a name="l02154"></a><span class="lineno"> 2154</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> SuI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">succ_begin</a>(),</div><div class="line"><a name="l02155"></a><span class="lineno"> 2155</span>&#160;           SuE = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">succ_end</a>(); SuI != SuE; ++SuI) {</div><div class="line"><a name="l02156"></a><span class="lineno"> 2156</span>&#160;      <span class="keywordflow">if</span> (*SuI == MBB)</div><div class="line"><a name="l02157"></a><span class="lineno"> 2157</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02158"></a><span class="lineno"> 2158</span>&#160;      BBInfo &amp;SInfo = MBBInfoMap[*SuI];</div><div class="line"><a name="l02159"></a><span class="lineno"> 2159</span>&#160;      <span class="keywordflow">if</span> (SInfo.addPassed(MInfo.vregsPassed))</div><div class="line"><a name="l02160"></a><span class="lineno"> 2160</span>&#160;        todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(*SuI);</div><div class="line"><a name="l02161"></a><span class="lineno"> 2161</span>&#160;    }</div><div class="line"><a name="l02162"></a><span class="lineno"> 2162</span>&#160;  }</div><div class="line"><a name="l02163"></a><span class="lineno"> 2163</span>&#160;}</div><div class="line"><a name="l02164"></a><span class="lineno"> 2164</span>&#160;</div><div class="line"><a name="l02165"></a><span class="lineno"> 2165</span>&#160;<span class="comment">// Calculate the set of virtual registers that must be passed through each basic</span></div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;<span class="comment">// block in order to satisfy the requirements of successor blocks. This is very</span></div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;<span class="comment">// similar to calcRegsPassed, only backwards.</span></div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;<span class="keywordtype">void</span> MachineVerifier::calcRegsRequired() {</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;  <span class="comment">// First push live-in regs to predecessors&#39; vregsRequired.</span></div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const MachineBasicBlock*, 8&gt;</a> todo;</div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF) {</div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">MachineBasicBlock::const_pred_iterator</a> PrI = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(),</div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;           PrE = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>(); PrI != PrE; ++PrI) {</div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;      BBInfo &amp;PInfo = MBBInfoMap[*PrI];</div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;      <span class="keywordflow">if</span> (PInfo.addRequired(MInfo.vregsLiveIn))</div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;        todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(*PrI);</div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;    }</div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;  }</div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;</div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;  <span class="comment">// Iteratively push vregsRequired to predecessors. This will converge to the</span></div><div class="line"><a name="l02182"></a><span class="lineno"> 2182</span>&#160;  <span class="comment">// same final state regardless of DenseSet iteration order.</span></div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;  <span class="keywordflow">while</span> (!todo.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a117612cef19ebb89bd37949ea165642a">empty</a>()) {</div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = *todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#abf73a826b5d6f739eb4af48ddf14c5b4">begin</a>();</div><div class="line"><a name="l02185"></a><span class="lineno"> 2185</span>&#160;    todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">erase</a>(MBB);</div><div class="line"><a name="l02186"></a><span class="lineno"> 2186</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[MBB];</div><div class="line"><a name="l02187"></a><span class="lineno"> 2187</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">MachineBasicBlock::const_pred_iterator</a> PrI = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">pred_begin</a>(),</div><div class="line"><a name="l02188"></a><span class="lineno"> 2188</span>&#160;           PrE = MBB-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">pred_end</a>(); PrI != PrE; ++PrI) {</div><div class="line"><a name="l02189"></a><span class="lineno"> 2189</span>&#160;      <span class="keywordflow">if</span> (*PrI == MBB)</div><div class="line"><a name="l02190"></a><span class="lineno"> 2190</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02191"></a><span class="lineno"> 2191</span>&#160;      BBInfo &amp;SInfo = MBBInfoMap[*PrI];</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;      <span class="keywordflow">if</span> (SInfo.addRequired(MInfo.vregsRequired))</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        todo.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(*PrI);</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    }</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;  }</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;}</div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;</div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">// Check PHI instructions at the beginning of MBB. It is assumed that</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">// calcRegsPassed has been run so BBInfo::isLiveOut is valid.</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="keywordtype">void</span> MachineVerifier::checkPHIOps(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;  BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;</div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;  <a class="code" href="classllvm_1_1SmallPtrSet.html">SmallPtrSet&lt;const MachineBasicBlock*, 8&gt;</a> seen;</div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Phi : MBB) {</div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;    <span class="keywordflow">if</span> (!Phi.isPHI())</div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;    seen.<a class="code" href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">clear</a>();</div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;</div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MODef = Phi.getOperand(0);</div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;    <span class="keywordflow">if</span> (!MODef.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>() || !MODef.<a class="code" href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">isDef</a>()) {</div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;      report(<span class="stringliteral">&quot;Expected first PHI operand to be a register def&quot;</span>, &amp;MODef, 0);</div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02213"></a><span class="lineno"> 2213</span>&#160;    }</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;    <span class="keywordflow">if</span> (MODef.<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>() || MODef.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() || MODef.<a class="code" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>() ||</div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;        MODef.<a class="code" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>() || MODef.<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>())</div><div class="line"><a name="l02216"></a><span class="lineno"> 2216</span>&#160;      report(<span class="stringliteral">&quot;Unexpected flag on PHI operand&quot;</span>, &amp;MODef, 0);</div><div class="line"><a name="l02217"></a><span class="lineno"> 2217</span>&#160;    <a class="code" href="classllvm_1_1Register.html">Register</a> DefReg = MODef.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l02218"></a><span class="lineno"> 2218</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(DefReg))</div><div class="line"><a name="l02219"></a><span class="lineno"> 2219</span>&#160;      report(<span class="stringliteral">&quot;Expected first PHI operand to be a virtual register&quot;</span>, &amp;MODef, 0);</div><div class="line"><a name="l02220"></a><span class="lineno"> 2220</span>&#160;</div><div class="line"><a name="l02221"></a><span class="lineno"> 2221</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 1, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = Phi.getNumOperands(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 2) {</div><div class="line"><a name="l02222"></a><span class="lineno"> 2222</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO0 = Phi.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02223"></a><span class="lineno"> 2223</span>&#160;      <span class="keywordflow">if</span> (!MO0.<a class="code" href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">isReg</a>()) {</div><div class="line"><a name="l02224"></a><span class="lineno"> 2224</span>&#160;        report(<span class="stringliteral">&quot;Expected PHI operand to be a register&quot;</span>, &amp;MO0, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02225"></a><span class="lineno"> 2225</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;      }</div><div class="line"><a name="l02227"></a><span class="lineno"> 2227</span>&#160;      <span class="keywordflow">if</span> (MO0.<a class="code" href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">isImplicit</a>() || MO0.<a class="code" href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">isInternalRead</a>() || MO0.<a class="code" href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">isEarlyClobber</a>() ||</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;          MO0.<a class="code" href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">isDebug</a>() || MO0.<a class="code" href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">isTied</a>())</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        report(<span class="stringliteral">&quot;Unexpected flag on PHI operand&quot;</span>, &amp;MO0, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO1 = Phi.getOperand(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;      <span class="keywordflow">if</span> (!MO1.<a class="code" href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">isMBB</a>()) {</div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;        report(<span class="stringliteral">&quot;Expected PHI operand to be a basic block&quot;</span>, &amp;MO1, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;      }</div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;</div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;Pre = *MO1.<a class="code" href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">getMBB</a>();</div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;      <span class="keywordflow">if</span> (!Pre.<a class="code" href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">isSuccessor</a>(&amp;MBB)) {</div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;        report(<span class="stringliteral">&quot;PHI input is not a predecessor block&quot;</span>, &amp;MO1, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + 1);</div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;      }</div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;</div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;      <span class="keywordflow">if</span> (MInfo.reachable) {</div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;        seen.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">insert</a>(&amp;Pre);</div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;        BBInfo &amp;PrInfo = MBBInfoMap[&amp;Pre];</div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;        <span class="keywordflow">if</span> (!MO0.<a class="code" href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">isUndef</a>() &amp;&amp; PrInfo.reachable &amp;&amp;</div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;            !PrInfo.isLiveOut(MO0.<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>()))</div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;          report(<span class="stringliteral">&quot;PHI operand is not live-out from predecessor&quot;</span>, &amp;MO0, <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;      }</div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    }</div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;</div><div class="line"><a name="l02252"></a><span class="lineno"> 2252</span>&#160;    <span class="comment">// Did we see all predecessors?</span></div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;    <span class="keywordflow">if</span> (MInfo.reachable) {</div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pred : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#afd9b9b8655c008bf6cd6afb05d41b69e">predecessors</a>()) {</div><div class="line"><a name="l02255"></a><span class="lineno"> 2255</span>&#160;        <span class="keywordflow">if</span> (!seen.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(Pred)) {</div><div class="line"><a name="l02256"></a><span class="lineno"> 2256</span>&#160;          report(<span class="stringliteral">&quot;Missing PHI operand&quot;</span>, &amp;Phi);</div><div class="line"><a name="l02257"></a><span class="lineno"> 2257</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*Pred)</div><div class="line"><a name="l02258"></a><span class="lineno"> 2258</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot; is a predecessor according to the CFG.\n&quot;</span>;</div><div class="line"><a name="l02259"></a><span class="lineno"> 2259</span>&#160;        }</div><div class="line"><a name="l02260"></a><span class="lineno"> 2260</span>&#160;      }</div><div class="line"><a name="l02261"></a><span class="lineno"> 2261</span>&#160;    }</div><div class="line"><a name="l02262"></a><span class="lineno"> 2262</span>&#160;  }</div><div class="line"><a name="l02263"></a><span class="lineno"> 2263</span>&#160;}</div><div class="line"><a name="l02264"></a><span class="lineno"> 2264</span>&#160;</div><div class="line"><a name="l02265"></a><span class="lineno"> 2265</span>&#160;<span class="keywordtype">void</span> MachineVerifier::visitMachineFunctionAfter() {</div><div class="line"><a name="l02266"></a><span class="lineno"> 2266</span>&#160;  calcRegsPassed();</div><div class="line"><a name="l02267"></a><span class="lineno"> 2267</span>&#160;</div><div class="line"><a name="l02268"></a><span class="lineno"> 2268</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB : *MF)</div><div class="line"><a name="l02269"></a><span class="lineno"> 2269</span>&#160;    checkPHIOps(MBB);</div><div class="line"><a name="l02270"></a><span class="lineno"> 2270</span>&#160;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;  <span class="comment">// Now check liveness info if available</span></div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;  calcRegsRequired();</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;  <span class="comment">// Check for killed virtual registers that should be live out.</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF) {</div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;    <span class="keywordflow">for</span> (RegSet::iterator</div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MInfo.vregsRequired.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MInfo.vregsRequired.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;         ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;      <span class="keywordflow">if</span> (MInfo.regsKilled.count(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)) {</div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;        report(<span class="stringliteral">&quot;Virtual register killed in block, but needed live out.&quot;</span>, &amp;MBB);</div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Virtual register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; is used after the block.\n&quot;</span>;</div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;      }</div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;  }</div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;</div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;  <span class="keywordflow">if</span> (!MF-&gt;empty()) {</div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;    BBInfo &amp;MInfo = MBBInfoMap[&amp;MF-&gt;front()];</div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;    <span class="keywordflow">for</span> (RegSet::iterator</div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;         <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MInfo.vregsRequired.begin(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MInfo.vregsRequired.end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>;</div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;         ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;      report(<span class="stringliteral">&quot;Virtual register defs don&#39;t dominate all uses.&quot;</span>, MF);</div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;      report_context_vreg(*<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    }</div><div class="line"><a name="l02295"></a><span class="lineno"> 2295</span>&#160;  }</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;</div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;  <span class="keywordflow">if</span> (LiveVars)</div><div class="line"><a name="l02298"></a><span class="lineno"> 2298</span>&#160;    verifyLiveVariables();</div><div class="line"><a name="l02299"></a><span class="lineno"> 2299</span>&#160;  <span class="keywordflow">if</span> (LiveInts)</div><div class="line"><a name="l02300"></a><span class="lineno"> 2300</span>&#160;    verifyLiveIntervals();</div><div class="line"><a name="l02301"></a><span class="lineno"> 2301</span>&#160;</div><div class="line"><a name="l02302"></a><span class="lineno"> 2302</span>&#160;  <span class="comment">// Check live-in list of each MBB. If a register is live into MBB, check</span></div><div class="line"><a name="l02303"></a><span class="lineno"> 2303</span>&#160;  <span class="comment">// that the register is in regsLiveOut of each predecessor block. Since</span></div><div class="line"><a name="l02304"></a><span class="lineno"> 2304</span>&#160;  <span class="comment">// this must come from a definition in the predecesssor or its live-in</span></div><div class="line"><a name="l02305"></a><span class="lineno"> 2305</span>&#160;  <span class="comment">// list, this will catch a live-through case where the predecessor does not</span></div><div class="line"><a name="l02306"></a><span class="lineno"> 2306</span>&#160;  <span class="comment">// have the register in its live-in list.  This currently only checks</span></div><div class="line"><a name="l02307"></a><span class="lineno"> 2307</span>&#160;  <span class="comment">// registers that have no aliases, are not allocatable and are not</span></div><div class="line"><a name="l02308"></a><span class="lineno"> 2308</span>&#160;  <span class="comment">// reserved, which could mean a condition code register for instance.</span></div><div class="line"><a name="l02309"></a><span class="lineno"> 2309</span>&#160;  <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">tracksLiveness</a>())</div><div class="line"><a name="l02310"></a><span class="lineno"> 2310</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF)</div><div class="line"><a name="l02311"></a><span class="lineno"> 2311</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1MachineBasicBlock_1_1RegisterMaskPair.html">MachineBasicBlock::RegisterMaskPair</a> <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a> : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a98d240595236bf85bf1a5c5ba594bdba">liveins</a>()) {</div><div class="line"><a name="l02312"></a><span class="lineno"> 2312</span>&#160;        <a class="code" href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">MCPhysReg</a> LiveInReg = <a class="code" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>.PhysReg;</div><div class="line"><a name="l02313"></a><span class="lineno"> 2313</span>&#160;        <span class="keywordtype">bool</span> hasAliases = <a class="code" href="classllvm_1_1MCRegAliasIterator.html">MCRegAliasIterator</a>(LiveInReg, TRI, <span class="keyword">false</span>).<a class="code" href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">isValid</a>();</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;        <span class="keywordflow">if</span> (hasAliases || isAllocatable(LiveInReg) || isReserved(LiveInReg))</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Pred : MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#afd9b9b8655c008bf6cd6afb05d41b69e">predecessors</a>()) {</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;          BBInfo &amp;PInfo = MBBInfoMap[Pred];</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;          <span class="keywordflow">if</span> (!PInfo.regsLiveOut.count(LiveInReg)) {</div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;            report(<span class="stringliteral">&quot;Live in register not found to be live out from predecessor.&quot;</span>,</div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;                   &amp;MBB);</div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;            <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(LiveInReg)</div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;                   &lt;&lt; <span class="stringliteral">&quot; not found to be live out from &quot;</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;                   &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*Pred) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;          }</div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;        }</div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;      }</div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;</div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> CSInfo : MF-&gt;getCallSitesInfo())</div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;    <span class="keywordflow">if</span> (!CSInfo.first-&gt;isCall())</div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;      report(<span class="stringliteral">&quot;Call site info referencing instruction that is not call&quot;</span>, MF);</div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;}</div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;</div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveVariables() {</div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveVars &amp;&amp; <span class="stringliteral">&quot;Don&#39;t call verifyLiveVariables without LiveVars&quot;</span>);</div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    <span class="keywordtype">unsigned</span> Reg = <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(i);</div><div class="line"><a name="l02337"></a><span class="lineno"> 2337</span>&#160;    <a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html">LiveVariables::VarInfo</a> &amp;<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a> = LiveVars-&gt;<a class="code" href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">getVarInfo</a>(Reg);</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;MBB : *MF) {</div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;      BBInfo &amp;MInfo = MBBInfoMap[&amp;MBB];</div><div class="line"><a name="l02340"></a><span class="lineno"> 2340</span>&#160;</div><div class="line"><a name="l02341"></a><span class="lineno"> 2341</span>&#160;      <span class="comment">// Our vregsRequired should be identical to LiveVariables&#39; AliveBlocks</span></div><div class="line"><a name="l02342"></a><span class="lineno"> 2342</span>&#160;      <span class="keywordflow">if</span> (MInfo.vregsRequired.count(Reg)) {</div><div class="line"><a name="l02343"></a><span class="lineno"> 2343</span>&#160;        <span class="keywordflow">if</span> (!VI.<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">AliveBlocks</a>.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>())) {</div><div class="line"><a name="l02344"></a><span class="lineno"> 2344</span>&#160;          report(<span class="stringliteral">&quot;LiveVariables: Block missing from AliveBlocks&quot;</span>, &amp;MBB);</div><div class="line"><a name="l02345"></a><span class="lineno"> 2345</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Virtual register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg)</div><div class="line"><a name="l02346"></a><span class="lineno"> 2346</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot; must be live through the block.\n&quot;</span>;</div><div class="line"><a name="l02347"></a><span class="lineno"> 2347</span>&#160;        }</div><div class="line"><a name="l02348"></a><span class="lineno"> 2348</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02349"></a><span class="lineno"> 2349</span>&#160;        <span class="keywordflow">if</span> (VI.<a class="code" href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">AliveBlocks</a>.<a class="code" href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">test</a>(MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>())) {</div><div class="line"><a name="l02350"></a><span class="lineno"> 2350</span>&#160;          report(<span class="stringliteral">&quot;LiveVariables: Block should not be in AliveBlocks&quot;</span>, &amp;MBB);</div><div class="line"><a name="l02351"></a><span class="lineno"> 2351</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Virtual register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg)</div><div class="line"><a name="l02352"></a><span class="lineno"> 2352</span>&#160;                 &lt;&lt; <span class="stringliteral">&quot; is not needed live through the block.\n&quot;</span>;</div><div class="line"><a name="l02353"></a><span class="lineno"> 2353</span>&#160;        }</div><div class="line"><a name="l02354"></a><span class="lineno"> 2354</span>&#160;      }</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;    }</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;  }</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;}</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;</div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveIntervals() {</div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveInts &amp;&amp; <span class="stringliteral">&quot;Don&#39;t call verifyLiveIntervals without LiveInts&quot;</span>);</div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">getNumVirtRegs</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i) {</div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;    <span class="keywordtype">unsigned</span> Reg = <a class="code" href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">Register::index2VirtReg</a>(i);</div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;</div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;    <span class="comment">// Spilling and splitting may leave unused registers around. Skip them.</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;    <span class="keywordflow">if</span> (MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">reg_nodbg_empty</a>(Reg))</div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;</div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;    <span class="keywordflow">if</span> (!LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">hasInterval</a>(Reg)) {</div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;      report(<span class="stringliteral">&quot;Missing live interval for virtual register&quot;</span>, MF);</div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI) &lt;&lt; <span class="stringliteral">&quot; still has defs or uses\n&quot;</span>;</div><div class="line"><a name="l02371"></a><span class="lineno"> 2371</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;    }</div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;</div><div class="line"><a name="l02374"></a><span class="lineno"> 2374</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg);</div><div class="line"><a name="l02375"></a><span class="lineno"> 2375</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reg == LI.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a> &amp;&amp; <span class="stringliteral">&quot;Invalid reg to interval mapping&quot;</span>);</div><div class="line"><a name="l02376"></a><span class="lineno"> 2376</span>&#160;    verifyLiveInterval(LI);</div><div class="line"><a name="l02377"></a><span class="lineno"> 2377</span>&#160;  }</div><div class="line"><a name="l02378"></a><span class="lineno"> 2378</span>&#160;</div><div class="line"><a name="l02379"></a><span class="lineno"> 2379</span>&#160;  <span class="comment">// Verify all the cached regunit intervals.</span></div><div class="line"><a name="l02380"></a><span class="lineno"> 2380</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0, <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a> = TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>(); i != <a class="code" href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">e</a>; ++i)</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;    <span class="keywordflow">if</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> *LR = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#af68f45baf4510224cb6ecf00019a9987">getCachedRegUnit</a>(i))</div><div class="line"><a name="l02382"></a><span class="lineno"> 2382</span>&#160;      verifyLiveRange(*LR, i);</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;}</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveRangeValue(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR,</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;                                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *VNI, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;                                           <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) {</div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;  <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ab72366fd538f240cbb53dac39368cdfc">isUnused</a>())</div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;</div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *DefVNI = LR.<a class="code" href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">getVNInfoAt</a>(VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;</div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;  <span class="keywordflow">if</span> (!DefVNI) {</div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;    report(<span class="stringliteral">&quot;Value not live at VNInfo def and not marked unused&quot;</span>, MF);</div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;    report_context(*VNI);</div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;  }</div><div class="line"><a name="l02399"></a><span class="lineno"> 2399</span>&#160;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;  <span class="keywordflow">if</span> (DefVNI != VNI) {</div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;    report(<span class="stringliteral">&quot;Live segment at def has different VNInfo&quot;</span>, MF);</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;    report_context(*VNI);</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;  }</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a5b83266ee091a07ac1702d0e8c4a1937">getMBBFromIndex</a>(VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;  <span class="keywordflow">if</span> (!MBB) {</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;    report(<span class="stringliteral">&quot;Invalid VNInfo definition index&quot;</span>, MF);</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;    report_context(*VNI);</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;  }</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;</div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;  <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">isPHIDef</a>()) {</div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;    <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> != LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">getMBBStartIdx</a>(MBB)) {</div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;      report(<span class="stringliteral">&quot;PHIDef VNInfo is not defined at MBB start&quot;</span>, MBB);</div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;      report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;      report_context(*VNI);</div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;    }</div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;  }</div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;</div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;  <span class="comment">// Non-PHI def.</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>);</div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;  <span class="keywordflow">if</span> (!MI) {</div><div class="line"><a name="l02427"></a><span class="lineno"> 2427</span>&#160;    report(<span class="stringliteral">&quot;No instruction at VNInfo def index&quot;</span>, MBB);</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;    report_context(*VNI);</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;  }</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;  <span class="keywordflow">if</span> (Reg != 0) {</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;    <span class="keywordtype">bool</span> hasDef = <span class="keyword">false</span>;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;    <span class="keywordtype">bool</span> isEarlyClobber = <span class="keyword">false</span>;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ConstMIBundleOperands.html">ConstMIBundleOperands</a> MOI(*MI); MOI.<a class="code" href="classllvm_1_1MIBundleOperandIteratorBase.html#a74c921d2258b6ce681a00ff5603ea43b">isValid</a>(); ++MOI) {</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;      <span class="keywordflow">if</span> (!MOI-&gt;isReg() || !MOI-&gt;isDef())</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;        <span class="keywordflow">if</span> (MOI-&gt;getReg() != <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(MOI-&gt;getReg()) ||</div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;            !TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a09be7270ebdb7cd5c735e2161f2ffa7b">hasRegUnit</a>(MOI-&gt;getReg(), <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>))</div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;      }</div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;      <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>() &amp;&amp;</div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;          (TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(MOI-&gt;getSubReg()) &amp; LaneMask).none())</div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;      hasDef = <span class="keyword">true</span>;</div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;      <span class="keywordflow">if</span> (MOI-&gt;isEarlyClobber())</div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;        isEarlyClobber = <span class="keyword">true</span>;</div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    }</div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;</div><div class="line"><a name="l02455"></a><span class="lineno"> 2455</span>&#160;    <span class="keywordflow">if</span> (!hasDef) {</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;      report(<span class="stringliteral">&quot;Defining instruction does not modify register&quot;</span>, MI);</div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;      report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;      report_context(*VNI);</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;    }</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;    <span class="comment">// Early clobber defs begin at USE slots, but other defs must begin at</span></div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;    <span class="comment">// DEF slots.</span></div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;    <span class="keywordflow">if</span> (isEarlyClobber) {</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;      <span class="keywordflow">if</span> (!VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a305ac7d0553ef0ce21d461f5eabfe71c">isEarlyClobber</a>()) {</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;        report(<span class="stringliteral">&quot;Early clobber def must be at an early-clobber slot&quot;</span>, MBB);</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;        report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;        report_context(*VNI);</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;      }</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a5e861d6342e1d7e2bc9d2002d70a4567">isRegister</a>()) {</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;      report(<span class="stringliteral">&quot;Non-PHI, non-early clobber def must be at a register slot&quot;</span>, MBB);</div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;      report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;      report_context(*VNI);</div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;    }</div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;  }</div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;}</div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;</div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveRangeSegment(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR,</div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">LiveRange::const_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;                                             <span class="keywordtype">unsigned</span> Reg, <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask)</div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;{</div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;  <span class="keyword">const</span> <a class="code" href="structllvm_1_1LiveRange_1_1Segment.html">LiveRange::Segment</a> &amp;S = *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *VNI = S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#ac3d1b43d371bc68742232ec51d4a6321">valno</a>;</div><div class="line"><a name="l02483"></a><span class="lineno"> 2483</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(VNI &amp;&amp; <span class="stringliteral">&quot;Live segment has no valno&quot;</span>);</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;</div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;  <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">id</a> &gt;= LR.<a class="code" href="classllvm_1_1LiveRange.html#a93450063916ca1ab1f11bf3304a6ad03">getNumValNums</a>() || VNI != LR.<a class="code" href="classllvm_1_1LiveRange.html#a699598a93a78f8b0376cfb49933cbce7">getValNumInfo</a>(VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">id</a>)) {</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;    report(<span class="stringliteral">&quot;Foreign valno in live segment&quot;</span>, MF);</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;    report_context(S);</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;    report_context(*VNI);</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;  }</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;  <span class="keywordflow">if</span> (VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ab72366fd538f240cbb53dac39368cdfc">isUnused</a>()) {</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;    report(<span class="stringliteral">&quot;Live segment valno is marked unused&quot;</span>, MF);</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;    report_context(S);</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;  }</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a5b83266ee091a07ac1702d0e8c4a1937">getMBBFromIndex</a>(S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a>);</div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;  <span class="keywordflow">if</span> (!MBB) {</div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;    report(<span class="stringliteral">&quot;Bad start of live segment, no basic block&quot;</span>, MF);</div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;    report_context(S);</div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;  }</div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;  <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> MBBStartIdx = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">getMBBStartIdx</a>(MBB);</div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a> != MBBStartIdx &amp;&amp; S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a> != VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>) {</div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;    report(<span class="stringliteral">&quot;Live segment must begin at MBB entry or valno def&quot;</span>, MBB);</div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;    report_context(S);</div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;  }</div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;</div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EndMBB =</div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;    LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a5b83266ee091a07ac1702d0e8c4a1937">getMBBFromIndex</a>(S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#ac832da130f4d71a4533a69d98315fb19">getPrevSlot</a>());</div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;  <span class="keywordflow">if</span> (!EndMBB) {</div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;    report(<span class="stringliteral">&quot;Bad end of live segment, no basic block&quot;</span>, MF);</div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;    report_context(S);</div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;  }</div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;</div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;  <span class="comment">// No more checks for live-out segments.</span></div><div class="line"><a name="l02522"></a><span class="lineno"> 2522</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a> == LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a76163707e71807054d87648aa5e00dd7">getMBBEndIdx</a>(EndMBB))</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;</div><div class="line"><a name="l02525"></a><span class="lineno"> 2525</span>&#160;  <span class="comment">// RegUnit intervals are allowed dead phis.</span></div><div class="line"><a name="l02526"></a><span class="lineno"> 2526</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">isPHIDef</a>() &amp;&amp;</div><div class="line"><a name="l02527"></a><span class="lineno"> 2527</span>&#160;      S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a> == VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> &amp;&amp; S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a> == VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a11bad3e34d11ffb7b0412de6bbd294b3">getDeadSlot</a>())</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02529"></a><span class="lineno"> 2529</span>&#160;</div><div class="line"><a name="l02530"></a><span class="lineno"> 2530</span>&#160;  <span class="comment">// The live segment is ending inside EndMBB</span></div><div class="line"><a name="l02531"></a><span class="lineno"> 2531</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI =</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;    LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">getInstructionFromIndex</a>(S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#ac832da130f4d71a4533a69d98315fb19">getPrevSlot</a>());</div><div class="line"><a name="l02533"></a><span class="lineno"> 2533</span>&#160;  <span class="keywordflow">if</span> (!MI) {</div><div class="line"><a name="l02534"></a><span class="lineno"> 2534</span>&#160;    report(<span class="stringliteral">&quot;Live segment doesn&#39;t end at a valid instruction&quot;</span>, EndMBB);</div><div class="line"><a name="l02535"></a><span class="lineno"> 2535</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;    report_context(S);</div><div class="line"><a name="l02537"></a><span class="lineno"> 2537</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02538"></a><span class="lineno"> 2538</span>&#160;  }</div><div class="line"><a name="l02539"></a><span class="lineno"> 2539</span>&#160;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;  <span class="comment">// The block slot must refer to a basic block boundary.</span></div><div class="line"><a name="l02541"></a><span class="lineno"> 2541</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a0c74422518b3479395817926489e9eec">isBlock</a>()) {</div><div class="line"><a name="l02542"></a><span class="lineno"> 2542</span>&#160;    report(<span class="stringliteral">&quot;Live segment ends at B slot of an instruction&quot;</span>, EndMBB);</div><div class="line"><a name="l02543"></a><span class="lineno"> 2543</span>&#160;    report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;    report_context(S);</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;  }</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#af7b521cd03cfcb1115186e877d0e820d">isDead</a>()) {</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="comment">// Segment ends on the dead slot.</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;    <span class="comment">// That means there must be a dead def.</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">SlotIndex::isSameInstr</a>(S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a>, S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>)) {</div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;      report(<span class="stringliteral">&quot;Live segment ending at dead slot spans instructions&quot;</span>, EndMBB);</div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;      report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;      report_context(S);</div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;    }</div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;  }</div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;</div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;  <span class="comment">// A live segment can only end at an early-clobber slot if it is being</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;  <span class="comment">// redefined by an early-clobber def.</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#a305ac7d0553ef0ce21d461f5eabfe71c">isEarlyClobber</a>()) {</div><div class="line"><a name="l02560"></a><span class="lineno"> 2560</span>&#160;    <span class="keywordflow">if</span> (I+1 == LR.<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>() || (I+1)-&gt;start != S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>) {</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;      report(<span class="stringliteral">&quot;Live segment ending at early clobber slot must be &quot;</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;             <span class="stringliteral">&quot;redefined by an EC def in the same instruction&quot;</span>, EndMBB);</div><div class="line"><a name="l02563"></a><span class="lineno"> 2563</span>&#160;      report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02564"></a><span class="lineno"> 2564</span>&#160;      report_context(S);</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;    }</div><div class="line"><a name="l02566"></a><span class="lineno"> 2566</span>&#160;  }</div><div class="line"><a name="l02567"></a><span class="lineno"> 2567</span>&#160;</div><div class="line"><a name="l02568"></a><span class="lineno"> 2568</span>&#160;  <span class="comment">// The following checks only apply to virtual registers. Physreg liveness</span></div><div class="line"><a name="l02569"></a><span class="lineno"> 2569</span>&#160;  <span class="comment">// is too weird to check.</span></div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;    <span class="comment">// A live segment can end with either a redefinition, a kill flag on a</span></div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    <span class="comment">// use, or a dead flag on a def.</span></div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;    <span class="keywordtype">bool</span> hasRead = <span class="keyword">false</span>;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <span class="keywordtype">bool</span> hasSubRegDef = <span class="keyword">false</span>;</div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;    <span class="keywordtype">bool</span> hasDeadDef = <span class="keyword">false</span>;</div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1ConstMIBundleOperands.html">ConstMIBundleOperands</a> MOI(*MI); MOI.<a class="code" href="classllvm_1_1MIBundleOperandIteratorBase.html#a74c921d2258b6ce681a00ff5603ea43b">isValid</a>(); ++MOI) {</div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;      <span class="keywordflow">if</span> (!MOI-&gt;isReg() || MOI-&gt;getReg() != <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)</div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;      <span class="keywordtype">unsigned</span> Sub = MOI-&gt;getSubReg();</div><div class="line"><a name="l02580"></a><span class="lineno"> 2580</span>&#160;      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SLM = Sub != 0 ? TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">getSubRegIndexLaneMask</a>(Sub)</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;                                 : <a class="code" href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">LaneBitmask::getAll</a>();</div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;      <span class="keywordflow">if</span> (MOI-&gt;isDef()) {</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;        <span class="keywordflow">if</span> (Sub != 0) {</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;          hasSubRegDef = <span class="keyword">true</span>;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;          <span class="comment">// An operand %0:sub0 reads %0:sub1..n. Invert the lane</span></div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;          <span class="comment">// mask for subregister defs. Read-undef defs will be handled by</span></div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;          <span class="comment">// readsReg below.</span></div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;          SLM = ~SLM;</div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;        }</div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;        <span class="keywordflow">if</span> (MOI-&gt;isDead())</div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;          hasDeadDef = <span class="keyword">true</span>;</div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;      }</div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;      <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>() &amp;&amp; (LaneMask &amp; SLM).none())</div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;      <span class="keywordflow">if</span> (MOI-&gt;readsReg())</div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;        hasRead = <span class="keyword">true</span>;</div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;    }</div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;    <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">end</a>.<a class="code" href="classllvm_1_1SlotIndex.html#af7b521cd03cfcb1115186e877d0e820d">isDead</a>()) {</div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;      <span class="comment">// Make sure that the corresponding machine operand for a &quot;dead&quot; live</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;      <span class="comment">// range has the dead flag. We cannot perform this check for subregister</span></div><div class="line"><a name="l02601"></a><span class="lineno"> 2601</span>&#160;      <span class="comment">// liveranges as partially dead values are allowed.</span></div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;      <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">none</a>() &amp;&amp; !hasDeadDef) {</div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        report(<span class="stringliteral">&quot;Instruction ending live segment on dead slot has no dead flag&quot;</span>,</div><div class="line"><a name="l02604"></a><span class="lineno"> 2604</span>&#160;               MI);</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;        report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02606"></a><span class="lineno"> 2606</span>&#160;        report_context(S);</div><div class="line"><a name="l02607"></a><span class="lineno"> 2607</span>&#160;      }</div><div class="line"><a name="l02608"></a><span class="lineno"> 2608</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l02609"></a><span class="lineno"> 2609</span>&#160;      <span class="keywordflow">if</span> (!hasRead) {</div><div class="line"><a name="l02610"></a><span class="lineno"> 2610</span>&#160;        <span class="comment">// When tracking subregister liveness, the main range must start new</span></div><div class="line"><a name="l02611"></a><span class="lineno"> 2611</span>&#160;        <span class="comment">// values on partial register writes, even if there is no read.</span></div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;        <span class="keywordflow">if</span> (!MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">shouldTrackSubRegLiveness</a>(Reg) || LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>() ||</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;            !hasSubRegDef) {</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;          report(<span class="stringliteral">&quot;Instruction ending live segment doesn&#39;t read the register&quot;</span>,</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;                 MI);</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;          report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;          report_context(S);</div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;        }</div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;      }</div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;    }</div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;  }</div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;</div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;  <span class="comment">// Now check all the basic blocks in this live segment.</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;  <a class="code" href="classllvm_1_1ilist__iterator.html">MachineFunction::const_iterator</a> MFI = MBB-&gt;<a class="code" href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">getIterator</a>();</div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;  <span class="comment">// Is this live segment the beginning of a non-PHIDef VN?</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;  <span class="keywordflow">if</span> (S.<a class="code" href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">start</a> == VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> &amp;&amp; !VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">isPHIDef</a>()) {</div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <span class="comment">// Not live-in to any blocks.</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    <span class="keywordflow">if</span> (MBB == EndMBB)</div><div class="line"><a name="l02629"></a><span class="lineno"> 2629</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;    <span class="comment">// Skip this block.</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;    ++MFI;</div><div class="line"><a name="l02632"></a><span class="lineno"> 2632</span>&#160;  }</div><div class="line"><a name="l02633"></a><span class="lineno"> 2633</span>&#160;</div><div class="line"><a name="l02634"></a><span class="lineno"> 2634</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;SlotIndex, 4&gt;</a> Undefs;</div><div class="line"><a name="l02635"></a><span class="lineno"> 2635</span>&#160;  <span class="keywordflow">if</span> (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">any</a>()) {</div><div class="line"><a name="l02636"></a><span class="lineno"> 2636</span>&#160;    <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;OwnerLI = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">getInterval</a>(Reg);</div><div class="line"><a name="l02637"></a><span class="lineno"> 2637</span>&#160;    OwnerLI.<a class="code" href="classllvm_1_1LiveInterval.html#af4a07ae5c460ac08439a1a71d15e0166">computeSubRangeUndefs</a>(Undefs, LaneMask, *MRI, *Indexes);</div><div class="line"><a name="l02638"></a><span class="lineno"> 2638</span>&#160;  }</div><div class="line"><a name="l02639"></a><span class="lineno"> 2639</span>&#160;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#af47f5ea0e633ac96943c6937e724ae4a">isLiveInToMBB</a>(LR, &amp;*MFI));</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    <span class="comment">// We don&#39;t know how to track physregs into a landing pad.</span></div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg) &amp;&amp; MFI-&gt;isEHPad()) {</div><div class="line"><a name="l02644"></a><span class="lineno"> 2644</span>&#160;      <span class="keywordflow">if</span> (&amp;*MFI == EndMBB)</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;        <span class="keywordflow">break</span>;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;      ++MFI;</div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;    }</div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;</div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <span class="comment">// Is VNI a PHI-def in the current block?</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    <span class="keywordtype">bool</span> IsPHI = VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">isPHIDef</a>() &amp;&amp;</div><div class="line"><a name="l02652"></a><span class="lineno"> 2652</span>&#160;      VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">def</a> == LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">getMBBStartIdx</a>(&amp;*MFI);</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;</div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;    <span class="comment">// Check that VNI is live-out of all predecessors.</span></div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">MachineBasicBlock::const_pred_iterator</a> PI = MFI-&gt;pred_begin(),</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;         PE = MFI-&gt;pred_end(); PI != PE; ++PI) {</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;      <a class="code" href="classllvm_1_1SlotIndex.html">SlotIndex</a> PEnd = LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a76163707e71807054d87648aa5e00dd7">getMBBEndIdx</a>(*PI);</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *PVNI = LR.<a class="code" href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">getVNInfoBefore</a>(PEnd);</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;      <span class="comment">// All predecessors must have a live-out value. However for a phi</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;      <span class="comment">// instruction with subregister intervals</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;      <span class="comment">// only one of the subregisters (not necessarily the current one) needs to</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;      <span class="comment">// be defined.</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;      <span class="keywordflow">if</span> (!PVNI &amp;&amp; (LaneMask.<a class="code" href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">none</a>() || !IsPHI)) {</div><div class="line"><a name="l02665"></a><span class="lineno"> 2665</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1LiveRangeCalc.html#a13c4005ea769c09d88be76fa40744e7e">LiveRangeCalc::isJointlyDominated</a>(*PI, Undefs, *Indexes))</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;          <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        report(<span class="stringliteral">&quot;Register not marked live out of predecessor&quot;</span>, *PI);</div><div class="line"><a name="l02668"></a><span class="lineno"> 2668</span>&#160;        report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        report_context(*VNI);</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot; live into &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MFI) &lt;&lt; <span class="charliteral">&#39;@&#39;</span></div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;               &lt;&lt; LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">getMBBStartIdx</a>(&amp;*MFI) &lt;&lt; <span class="stringliteral">&quot;, not live before &quot;</span></div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;               &lt;&lt; PEnd &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;      }</div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;</div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;      <span class="comment">// Only PHI-defs can take different predecessor values.</span></div><div class="line"><a name="l02677"></a><span class="lineno"> 2677</span>&#160;      <span class="keywordflow">if</span> (!IsPHI &amp;&amp; PVNI != VNI) {</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;        report(<span class="stringliteral">&quot;Different value live out of predecessor&quot;</span>, *PI);</div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;        report_context(LR, Reg, LaneMask);</div><div class="line"><a name="l02680"></a><span class="lineno"> 2680</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Valno #&quot;</span> &lt;&lt; PVNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">id</a> &lt;&lt; <span class="stringliteral">&quot; live out of &quot;</span></div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;               &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*(*PI)) &lt;&lt; <span class="charliteral">&#39;@&#39;</span> &lt;&lt; PEnd &lt;&lt; <span class="stringliteral">&quot;\nValno #&quot;</span></div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;               &lt;&lt; VNI-&gt;<a class="code" href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">id</a> &lt;&lt; <span class="stringliteral">&quot; live into &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MFI) &lt;&lt; <span class="charliteral">&#39;@&#39;</span></div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;               &lt;&lt; LiveInts-&gt;<a class="code" href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">getMBBStartIdx</a>(&amp;*MFI) &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;      }</div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;    }</div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;    <span class="keywordflow">if</span> (&amp;*MFI == EndMBB)</div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;    ++MFI;</div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;  }</div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;}</div><div class="line"><a name="l02691"></a><span class="lineno"> 2691</span>&#160;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveRange(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRange.html">LiveRange</a> &amp;LR, <span class="keywordtype">unsigned</span> Reg,</div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;                                      <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> LaneMask) {</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1VNInfo.html">VNInfo</a> *VNI : LR.<a class="code" href="classllvm_1_1LiveRange.html#a9eb4aa155c41e60dff42f4e741a0dcf0">valnos</a>)</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;    verifyLiveRangeValue(LR, VNI, Reg, LaneMask);</div><div class="line"><a name="l02696"></a><span class="lineno"> 2696</span>&#160;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">LiveRange::const_iterator</a> I = LR.<a class="code" href="classllvm_1_1LiveRange.html#a9a5e7c523f12f9f164b786769de1ca47">begin</a>(), <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LR.<a class="code" href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">end</a>(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    verifyLiveRangeSegment(LR, I, Reg, LaneMask);</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;}</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;</div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="keywordtype">void</span> MachineVerifier::verifyLiveInterval(<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval.html">LiveInterval</a> &amp;LI) {</div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;  <span class="keywordtype">unsigned</span> Reg = LI.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>;</div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg));</div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;  verifyLiveRange(LI, Reg);</div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;</div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> <a class="code" href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">Mask</a>;</div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;  <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> MaxMask = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">getMaxLaneMaskForVReg</a>(Reg);</div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveInterval_1_1SubRange.html">LiveInterval::SubRange</a> &amp;SR : LI.<a class="code" href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">subranges</a>()) {</div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;    <span class="keywordflow">if</span> ((Mask &amp; SR.LaneMask).any()) {</div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;      report(<span class="stringliteral">&quot;Lane masks of sub ranges overlap in live interval&quot;</span>, MF);</div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;      report_context(LI);</div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    }</div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    <span class="keywordflow">if</span> ((SR.LaneMask &amp; ~MaxMask).any()) {</div><div class="line"><a name="l02714"></a><span class="lineno"> 2714</span>&#160;      report(<span class="stringliteral">&quot;Subrange lanemask is invalid&quot;</span>, MF);</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;      report_context(LI);</div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;    }</div><div class="line"><a name="l02717"></a><span class="lineno"> 2717</span>&#160;    <span class="keywordflow">if</span> (SR.empty()) {</div><div class="line"><a name="l02718"></a><span class="lineno"> 2718</span>&#160;      report(<span class="stringliteral">&quot;Subrange must not be empty&quot;</span>, MF);</div><div class="line"><a name="l02719"></a><span class="lineno"> 2719</span>&#160;      report_context(SR, LI.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, SR.LaneMask);</div><div class="line"><a name="l02720"></a><span class="lineno"> 2720</span>&#160;    }</div><div class="line"><a name="l02721"></a><span class="lineno"> 2721</span>&#160;    Mask |= SR.LaneMask;</div><div class="line"><a name="l02722"></a><span class="lineno"> 2722</span>&#160;    verifyLiveRange(SR, LI.<a class="code" href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">reg</a>, SR.LaneMask);</div><div class="line"><a name="l02723"></a><span class="lineno"> 2723</span>&#160;    <span class="keywordflow">if</span> (!LI.<a class="code" href="classllvm_1_1LiveRange.html#a5c2526062a291ca7d78fe98bbf66edb7">covers</a>(SR)) {</div><div class="line"><a name="l02724"></a><span class="lineno"> 2724</span>&#160;      report(<span class="stringliteral">&quot;A Subrange is not covered by the main range&quot;</span>, MF);</div><div class="line"><a name="l02725"></a><span class="lineno"> 2725</span>&#160;      report_context(LI);</div><div class="line"><a name="l02726"></a><span class="lineno"> 2726</span>&#160;    }</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;  }</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;  <span class="comment">// Check the LI only has one connected component.</span></div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;  <a class="code" href="classllvm_1_1ConnectedVNInfoEqClasses.html">ConnectedVNInfoEqClasses</a> ConEQ(*LiveInts);</div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;  <span class="keywordtype">unsigned</span> NumComp = ConEQ.<a class="code" href="classllvm_1_1ConnectedVNInfoEqClasses.html#ab075ccec6878e16419fca5e423c7ddad">Classify</a>(LI);</div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;  <span class="keywordflow">if</span> (NumComp &gt; 1) {</div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;    report(<span class="stringliteral">&quot;Multiple connected components in live interval&quot;</span>, MF);</div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;    report_context(LI);</div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> comp = 0; comp != NumComp; ++comp) {</div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; comp &lt;&lt; <span class="stringliteral">&quot;: valnos&quot;</span>;</div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;      <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1LiveRange.html#ade5d926ff67db0c0e9f873c13003bebc">LiveInterval::const_vni_iterator</a> I = LI.<a class="code" href="classllvm_1_1LiveRange.html#a5fb099e2afb74f4c922f32894b30b279">vni_begin</a>(),</div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;           <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = LI.<a class="code" href="classllvm_1_1LiveRange.html#aca7b7d6f329690e6bd5b5e1c83db7c1e">vni_end</a>(); I!=<a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;        <span class="keywordflow">if</span> (comp == ConEQ.<a class="code" href="classllvm_1_1ConnectedVNInfoEqClasses.html#ae72973e4a97d936d5d4805a89a3cc2ec">getEqClass</a>(*I))</div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39; &#39;</span> &lt;&lt; (*I)-&gt;id;</div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;      <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="charliteral">&#39;\n&#39;</span>;</div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    }</div><div class="line"><a name="l02743"></a><span class="lineno"> 2743</span>&#160;  }</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;}</div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;</div><div class="line"><a name="l02746"></a><span class="lineno"> 2746</span>&#160;<span class="keyword">namespace </span>{</div><div class="line"><a name="l02747"></a><span class="lineno"> 2747</span>&#160;</div><div class="line"><a name="l02748"></a><span class="lineno"> 2748</span>&#160;  <span class="comment">// FrameSetup and FrameDestroy can have zero adjustment, so using a single</span></div><div class="line"><a name="l02749"></a><span class="lineno"> 2749</span>&#160;  <span class="comment">// integer, we can&#39;t tell whether it is a FrameSetup or FrameDestroy if the</span></div><div class="line"><a name="l02750"></a><span class="lineno"> 2750</span>&#160;  <span class="comment">// value is zero.</span></div><div class="line"><a name="l02751"></a><span class="lineno"> 2751</span>&#160;  <span class="comment">// We use a bool plus an integer to capture the stack state.</span></div><div class="line"><a name="l02752"></a><span class="lineno"> 2752</span>&#160;  <span class="keyword">struct </span>StackStateOfBB {</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;    StackStateOfBB() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;    StackStateOfBB(<span class="keywordtype">int</span> EntryVal, <span class="keywordtype">int</span> ExitVal, <span class="keywordtype">bool</span> EntrySetup, <span class="keywordtype">bool</span> ExitSetup) :</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;      EntryValue(EntryVal), ExitValue(ExitVal), EntryIsSetup(EntrySetup),</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;      ExitIsSetup(ExitSetup) {}</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="comment">// Can be negative, which means we are setting up a frame.</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;    <span class="keywordtype">int</span> EntryValue = 0;</div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;    <span class="keywordtype">int</span> ExitValue = 0;</div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;    <span class="keywordtype">bool</span> EntryIsSetup = <span class="keyword">false</span>;</div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;    <span class="keywordtype">bool</span> ExitIsSetup = <span class="keyword">false</span>;</div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;  };</div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;</div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;} <span class="comment">// end anonymous namespace</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment"></span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">/// Make sure on every path through the CFG, a FrameSetup &lt;n&gt; is always followed</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">/// by a FrameDestroy &lt;n&gt;, stack adjustments are identical on all</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">/// CFG edges to a merge point, and frame is destroyed at end of a return block.</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment"></span><span class="keywordtype">void</span> MachineVerifier::verifyStackFrame() {</div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;  <span class="keywordtype">unsigned</span> FrameSetupOpcode   = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">getCallFrameSetupOpcode</a>();</div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;  <span class="keywordtype">unsigned</span> FrameDestroyOpcode = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">getCallFrameDestroyOpcode</a>();</div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;  <span class="keywordflow">if</span> (FrameSetupOpcode == ~0u &amp;&amp; FrameDestroyOpcode == ~0u)</div><div class="line"><a name="l02774"></a><span class="lineno"> 2774</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;</div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;StackStateOfBB, 8&gt;</a> SPState;</div><div class="line"><a name="l02777"></a><span class="lineno"> 2777</span>&#160;  SPState.<a class="code" href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">resize</a>(MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#aa22424ba23740b6a748e8d0c239b7e4c">getNumBlockIDs</a>());</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;  <a class="code" href="structllvm_1_1df__iterator__default__set.html">df_iterator_default_set&lt;const MachineBasicBlock*&gt;</a> Reachable;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;</div><div class="line"><a name="l02780"></a><span class="lineno"> 2780</span>&#160;  <span class="comment">// Visit the MBBs in DFS order.</span></div><div class="line"><a name="l02781"></a><span class="lineno"> 2781</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="structllvm_1_1df__ext__iterator.html">df_ext_iterator</a>&lt;<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *,</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;                       <a class="code" href="structllvm_1_1df__iterator__default__set.html">df_iterator_default_set&lt;const MachineBasicBlock *&gt;</a>&gt;</div><div class="line"><a name="l02783"></a><span class="lineno"> 2783</span>&#160;       DFI = <a class="code" href="namespacellvm.html#a79d4face7022f4be1d51b785a83de44f">df_ext_begin</a>(MF, Reachable), DFE = <a class="code" href="namespacellvm.html#aaa67df70b3bc20ef65f8fe523c41da0e">df_ext_end</a>(MF, Reachable);</div><div class="line"><a name="l02784"></a><span class="lineno"> 2784</span>&#160;       DFI != DFE; ++DFI) {</div><div class="line"><a name="l02785"></a><span class="lineno"> 2785</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB = *DFI;</div><div class="line"><a name="l02786"></a><span class="lineno"> 2786</span>&#160;</div><div class="line"><a name="l02787"></a><span class="lineno"> 2787</span>&#160;    StackStateOfBB BBState;</div><div class="line"><a name="l02788"></a><span class="lineno"> 2788</span>&#160;    <span class="comment">// Check the exit state of the DFS stack predecessor.</span></div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;    <span class="keywordflow">if</span> (DFI.getPathLength() &gt;= 2) {</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *StackPred = DFI.getPath(DFI.getPathLength() - 2);</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Reachable.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(StackPred) &amp;&amp;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;             <span class="stringliteral">&quot;DFS stack predecessor is already visited.\n&quot;</span>);</div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;      BBState.EntryValue = SPState[StackPred-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>()].ExitValue;</div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;      BBState.EntryIsSetup = SPState[StackPred-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">getNumber</a>()].ExitIsSetup;</div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;      BBState.ExitValue = BBState.EntryValue;</div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;      BBState.ExitIsSetup = BBState.EntryIsSetup;</div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;    }</div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;</div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;    <span class="comment">// Update stack state by checking contents of MBB.</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <span class="keyword">auto</span> &amp;I : *MBB) {</div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;      <span class="keywordflow">if</span> (I.getOpcode() == FrameSetupOpcode) {</div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;        <span class="keywordflow">if</span> (BBState.ExitIsSetup)</div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;          report(<span class="stringliteral">&quot;FrameSetup is after another FrameSetup&quot;</span>, &amp;I);</div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;        BBState.ExitValue -= TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a>(I);</div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;        BBState.ExitIsSetup = <span class="keyword">true</span>;</div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;      }</div><div class="line"><a name="l02807"></a><span class="lineno"> 2807</span>&#160;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;      <span class="keywordflow">if</span> (I.getOpcode() == FrameDestroyOpcode) {</div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a> = TII-&gt;<a class="code" href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">getFrameTotalSize</a>(I);</div><div class="line"><a name="l02810"></a><span class="lineno"> 2810</span>&#160;        <span class="keywordflow">if</span> (!BBState.ExitIsSetup)</div><div class="line"><a name="l02811"></a><span class="lineno"> 2811</span>&#160;          report(<span class="stringliteral">&quot;FrameDestroy is not after a FrameSetup&quot;</span>, &amp;I);</div><div class="line"><a name="l02812"></a><span class="lineno"> 2812</span>&#160;        <span class="keywordtype">int</span> AbsSPAdj = BBState.ExitValue &lt; 0 ? -BBState.ExitValue :</div><div class="line"><a name="l02813"></a><span class="lineno"> 2813</span>&#160;                                               BBState.ExitValue;</div><div class="line"><a name="l02814"></a><span class="lineno"> 2814</span>&#160;        <span class="keywordflow">if</span> (BBState.ExitIsSetup &amp;&amp; AbsSPAdj != Size) {</div><div class="line"><a name="l02815"></a><span class="lineno"> 2815</span>&#160;          report(<span class="stringliteral">&quot;FrameDestroy &lt;n&gt; is after FrameSetup &lt;m&gt;&quot;</span>, &amp;I);</div><div class="line"><a name="l02816"></a><span class="lineno"> 2816</span>&#160;          <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;FrameDestroy &lt;&quot;</span> &lt;&lt; Size &lt;&lt; <span class="stringliteral">&quot;&gt; is after FrameSetup &lt;&quot;</span></div><div class="line"><a name="l02817"></a><span class="lineno"> 2817</span>&#160;              &lt;&lt; AbsSPAdj &lt;&lt; <span class="stringliteral">&quot;&gt;.\n&quot;</span>;</div><div class="line"><a name="l02818"></a><span class="lineno"> 2818</span>&#160;        }</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;        BBState.ExitValue += <a class="code" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>;</div><div class="line"><a name="l02820"></a><span class="lineno"> 2820</span>&#160;        BBState.ExitIsSetup = <span class="keyword">false</span>;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;      }</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    }</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;    SPState[MBB-&gt;getNumber()] = BBState;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;</div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;    <span class="comment">// Make sure the exit state of any predecessor is consistent with the entry</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;    <span class="comment">// state.</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">MachineBasicBlock::const_pred_iterator</a> I = MBB-&gt;pred_begin(),</div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;         <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;pred_end(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;      <span class="keywordflow">if</span> (Reachable.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(*I) &amp;&amp;</div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;          (SPState[(*I)-&gt;getNumber()].ExitValue != BBState.EntryValue ||</div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;           SPState[(*I)-&gt;getNumber()].ExitIsSetup != BBState.EntryIsSetup)) {</div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;        report(<span class="stringliteral">&quot;The exit stack state of a predecessor is inconsistent.&quot;</span>, MBB);</div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Predecessor &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*(*I))</div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; has exit state (&quot;</span> &lt;&lt; SPState[(*I)-&gt;getNumber()].ExitValue</div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;               &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; SPState[(*I)-&gt;getNumber()].ExitIsSetup &lt;&lt; <span class="stringliteral">&quot;), while &quot;</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;               &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBB) &lt;&lt; <span class="stringliteral">&quot; has entry state (&quot;</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;               &lt;&lt; BBState.EntryValue &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; BBState.EntryIsSetup &lt;&lt; <span class="stringliteral">&quot;).\n&quot;</span>;</div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;      }</div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;    }</div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;</div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    <span class="comment">// Make sure the entry state of any successor is consistent with the exit</span></div><div class="line"><a name="l02842"></a><span class="lineno"> 2842</span>&#160;    <span class="comment">// state.</span></div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">MachineBasicBlock::const_succ_iterator</a> I = MBB-&gt;succ_begin(),</div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;         <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = MBB-&gt;succ_end(); I != <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l02845"></a><span class="lineno"> 2845</span>&#160;      <span class="keywordflow">if</span> (Reachable.<a class="code" href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">count</a>(*I) &amp;&amp;</div><div class="line"><a name="l02846"></a><span class="lineno"> 2846</span>&#160;          (SPState[(*I)-&gt;getNumber()].EntryValue != BBState.ExitValue ||</div><div class="line"><a name="l02847"></a><span class="lineno"> 2847</span>&#160;           SPState[(*I)-&gt;getNumber()].EntryIsSetup != BBState.ExitIsSetup)) {</div><div class="line"><a name="l02848"></a><span class="lineno"> 2848</span>&#160;        report(<span class="stringliteral">&quot;The entry stack state of a successor is inconsistent.&quot;</span>, MBB);</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;        <a class="code" href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">errs</a>() &lt;&lt; <span class="stringliteral">&quot;Successor &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*(*I))</div><div class="line"><a name="l02850"></a><span class="lineno"> 2850</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; has entry state (&quot;</span> &lt;&lt; SPState[(*I)-&gt;getNumber()].EntryValue</div><div class="line"><a name="l02851"></a><span class="lineno"> 2851</span>&#160;               &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; SPState[(*I)-&gt;getNumber()].EntryIsSetup &lt;&lt; <span class="stringliteral">&quot;), while &quot;</span></div><div class="line"><a name="l02852"></a><span class="lineno"> 2852</span>&#160;               &lt;&lt; <a class="code" href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">printMBBReference</a>(*MBB) &lt;&lt; <span class="stringliteral">&quot; has exit state (&quot;</span></div><div class="line"><a name="l02853"></a><span class="lineno"> 2853</span>&#160;               &lt;&lt; BBState.ExitValue &lt;&lt; <span class="stringliteral">&quot;, &quot;</span> &lt;&lt; BBState.ExitIsSetup &lt;&lt; <span class="stringliteral">&quot;).\n&quot;</span>;</div><div class="line"><a name="l02854"></a><span class="lineno"> 2854</span>&#160;      }</div><div class="line"><a name="l02855"></a><span class="lineno"> 2855</span>&#160;    }</div><div class="line"><a name="l02856"></a><span class="lineno"> 2856</span>&#160;</div><div class="line"><a name="l02857"></a><span class="lineno"> 2857</span>&#160;    <span class="comment">// Make sure a basic block with return ends with zero stack adjustment.</span></div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;    <span class="keywordflow">if</span> (!MBB-&gt;empty() &amp;&amp; MBB-&gt;back().isReturn()) {</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;      <span class="keywordflow">if</span> (BBState.ExitIsSetup)</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;        report(<span class="stringliteral">&quot;A return block ends with a FrameSetup.&quot;</span>, MBB);</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;      <span class="keywordflow">if</span> (BBState.ExitValue)</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;        report(<span class="stringliteral">&quot;A return block ends with a nonzero stack adjustment.&quot;</span>, MBB);</div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;    }</div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;  }</div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;}</div><div class="ttc" id="classllvm_1_1MachineOperand_html_a8cb6583e91ee8b0c6362b952c2b9b0f2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8cb6583e91ee8b0c6362b952c2b9b0f2">llvm::MachineOperand::getShuffleMask</a></div><div class="ttdeci">ArrayRef&lt; int &gt; getShuffleMask() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00591">MachineOperand.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html"><div class="ttname"><a href="classllvm_1_1Pass.html">llvm::Pass</a></div><div class="ttdoc">Pass interface - Implemented by all &amp;#39;passes&amp;#39;. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00078">Pass.h:78</a></div></div>
<div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae72fbcf51be7574c84817cde814df07e"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae72fbcf51be7574c84817cde814df07e">llvm::VNInfo::isPHIDef</a></div><div class="ttdeci">bool isPHIDef() const</div><div class="ttdoc">Returns true if this value is defined by a PHI instruction (or was, PHI instructions may have been el...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00077">LiveInterval.h:77</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a5e861d6342e1d7e2bc9d2002d70a4567"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5e861d6342e1d7e2bc9d2002d70a4567">llvm::SlotIndex::isRegister</a></div><div class="ttdeci">bool isRegister() const</div><div class="ttdoc">isRegister - Returns true if this is a normal register use/def slot. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00233">SlotIndexes.h:233</a></div></div>
<div class="ttc" id="MachineMemOperand_8h_html"><div class="ttname"><a href="MachineMemOperand_8h.html">MachineMemOperand.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00487">MachineInstr.h:487</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_a16557440d2a3f444a2f857327c9e50f5a605ee98764e053ff86bdaed7d68fa3e4"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a605ee98764e053ff86bdaed7d68fa3e4">llvm::StatepointOpers::NCallArgsPos</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00162">StackMaps.h:162</a></div></div>
<div class="ttc" id="LaneBitmask_8h_html"><div class="ttname"><a href="LaneBitmask_8h.html">LaneBitmask.h</a></div><div class="ttdoc">A common definition of LaneBitmask for use in TableGen and CodeGen. </div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a095ce2d870dadf620a4c887ecc0efef8"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a095ce2d870dadf620a4c887ecc0efef8">llvm::MachineBasicBlock::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00188">MachineBasicBlock.h:188</a></div></div>
<div class="ttc" id="namespacellvm_html_ab8e34eca3b0817ef7a127913fbf6d9e4"><div class="ttname"><a href="namespacellvm.html#ab8e34eca3b0817ef7a127913fbf6d9e4">llvm::errs</a></div><div class="ttdeci">raw_ostream &amp; errs()</div><div class="ttdoc">This returns a reference to a raw_ostream for standard error. </div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8cpp_source.html#l00882">raw_ostream.cpp:882</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdoc">getParent - Return the instruction that this operand belongs to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00236">MachineOperand.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1PassRegistry_html_a05a729900b76c89e808c6c3094921b2f"><div class="ttname"><a href="classllvm_1_1PassRegistry.html#a05a729900b76c89e808c6c3094921b2f">llvm::PassRegistry::getPassRegistry</a></div><div class="ttdeci">static PassRegistry * getPassRegistry()</div><div class="ttdoc">getPassRegistry - Access the global registry object, which is automatically initialized at applicatio...</div><div class="ttdef"><b>Definition:</b> <a href="PassRegistry_8cpp_source.html#l00031">PassRegistry.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html"><div class="ttname"><a href="classllvm_1_1LiveVariables.html">llvm::LiveVariables</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00046">LiveVariables.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a4ec9ddf8db4481c798f557e8af82693f"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a4ec9ddf8db4481c798f557e8af82693f">llvm::LiveInterval::reg</a></div><div class="ttdeci">const unsigned reg</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00708">LiveInterval.h:708</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a9b48cb80ee1534c2b51d789b673137c1"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a9b48cb80ee1534c2b51d789b673137c1">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00550">MachineOperand.h:550</a></div></div>
<div class="ttc" id="MachineOperand_8h_html"><div class="ttname"><a href="MachineOperand_8h.html">MachineOperand.h</a></div></div>
<div class="ttc" id="Instructions_8h_html"><div class="ttname"><a href="Instructions_8h.html">Instructions.h</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ae623a0f1ab59da851f2ebf1674d1fddb"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ae623a0f1ab59da851f2ebf1674d1fddb">llvm::VNInfo::def</a></div><div class="ttdeci">SlotIndex def</div><div class="ttdoc">The index of the defining instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00060">LiveInterval.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a35cdf8b9e0c19566eb24b080a04b7b35"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a35cdf8b9e0c19566eb24b080a04b7b35">llvm::MachineRegisterInfo::getMaxLaneMaskForVReg</a></div><div class="ttdeci">LaneBitmask getMaxLaneMaskForVReg(unsigned Reg) const</div><div class="ttdoc">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual registe...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00499">MachineRegisterInfo.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_html_a7f2a3d4dcfee70225988aec53ff1e173"><div class="ttname"><a href="namespacellvm.html#a7f2a3d4dcfee70225988aec53ff1e173">llvm::report_fatal_error</a></div><div class="ttdeci">LLVM_ATTRIBUTE_NORETURN void report_fatal_error(Error Err, bool gen_crash_diag=true)</div><div class="ttdoc">Report a serious error, calling any installed error handler. </div><div class="ttdef"><b>Definition:</b> <a href="Testing_2Support_2Error_8cpp_source.html#l00140">Error.cpp:140</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3d48d31197f4a45d95605b5ade51ab27"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3d48d31197f4a45d95605b5ade51ab27">llvm::MachineInstr::uses</a></div><div class="ttdeci">iterator_range&lt; mop_iterator &gt; uses()</div><div class="ttdoc">Returns a range that includes all operands that are register uses. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00525">MachineInstr.h:525</a></div></div>
<div class="ttc" id="RegisterBank_8h_html"><div class="ttname"><a href="RegisterBank_8h.html">RegisterBank.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a9d017af749f76484cb9aec9ff6e4330c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a9d017af749f76484cb9aec9ff6e4330c">llvm::MachineFunction::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00653">MachineFunction.h:653</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab0789854909cf47f640a85fa2bac29c7"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab0789854909cf47f640a85fa2bac29c7">llvm::MachineFunction::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00651">MachineFunction.h:651</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a1b1e344ee2f128ac320c72e80d4597a2"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">llvm::RegisterBank::getName</a></div><div class="ttdeci">const char * getName() const</div><div class="ttdoc">Get a user friendly name of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00051">RegisterBank.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2f83ccee722f5accb98f8171f13c3e9f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2f83ccee722f5accb98f8171f13c3e9f">llvm::LLT::getScalarSizeInBits</a></div><div class="ttdeci">unsigned getScalarSizeInBits() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00142">LowLevelTypeImpl.h:142</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_a87849514193302b75f50a8092f94b98a"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#a87849514193302b75f50a8092f94b98a">llvm::TargetSubtargetInfo::getRegisterInfo</a></div><div class="ttdeci">virtual const TargetRegisterInfo * getRegisterInfo() const</div><div class="ttdoc">getRegisterInfo - If register information is available, return it. </div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00123">TargetSubtargetInfo.h:123</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_aa22424ba23740b6a748e8d0c239b7e4c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#aa22424ba23740b6a748e8d0c239b7e4c">llvm::MachineFunction::getNumBlockIDs</a></div><div class="ttdeci">unsigned getNumBlockIDs() const</div><div class="ttdoc">getNumBlockIDs - Return the number of MBB ID&amp;#39;s allocated. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00596">MachineFunction.h:596</a></div></div>
<div class="ttc" id="namespacellvm_html_a0f142a83956d874a948cff47f05906c5"><div class="ttname"><a href="namespacellvm.html#a0f142a83956d874a948cff47f05906c5">llvm::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits(Register Reg, const MachineRegisterInfo &amp;MRI, const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Get the size in bits of Reg. </div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_abf26b6b7cb060861cfbe57cbabf4ca00aa2d177682126d680654bb6c714d5ca6c"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00aa2d177682126d680654bb6c714d5ca6c">llvm::StatepointOpers::NumDeoptOperandsOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00166">StackMaps.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc5e979e3fa3c222553de9b741c3e12b"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc5e979e3fa3c222553de9b741c3e12b">llvm::MachineFunction::getProperties</a></div><div class="ttdeci">const MachineFunctionProperties &amp; getProperties() const</div><div class="ttdoc">Get the function properties. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00560">MachineFunction.h:560</a></div></div>
<div class="ttc" id="classllvm_1_1DenseSet_html"><div class="ttname"><a href="classllvm_1_1DenseSet.html">llvm::DenseSet&lt; unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_aa0b59f9d1912a25fc5c03ae9b2ff960d"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#aa0b59f9d1912a25fc5c03ae9b2ff960d">llvm::TargetInstrInfo::getFrameTotalSize</a></div><div class="ttdeci">int64_t getFrameTotalSize(const MachineInstr &amp;I) const</div><div class="ttdoc">Returns the total frame size, which is made up of the space set up inside the pair of frame start-sto...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00215">TargetInstrInfo.h:215</a></div></div>
<div class="ttc" id="namespacellvm_html_a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b"><div class="ttname"><a href="namespacellvm.html#a2ca3855108426698ff21517a7c884c84a0f60fd9b862dff366e18e32c6d98d96b">llvm::ExceptionHandling::SjLj</a></div><div class="ttdoc">setjmp/longjmp based exceptions </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a81521682ef12b5e4f681502f9346a4ad"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a81521682ef12b5e4f681502f9346a4ad">llvm::MachineOperand::isShuffleMask</a></div><div class="ttdeci">bool isShuffleMask() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00352">MachineOperand.h:352</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a5fb099e2afb74f4c922f32894b30b279"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a5fb099e2afb74f4c922f32894b30b279">llvm::LiveRange::vni_begin</a></div><div class="ttdeci">vni_iterator vni_begin()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00223">LiveInterval.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html"><div class="ttname"><a href="classllvm_1_1LiveInterval.html">llvm::LiveInterval</a></div><div class="ttdoc">LiveInterval - This class represents the liveness of a register, or stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00679">LiveInterval.h:679</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html">llvm::MCInstrDesc</a></div><div class="ttdoc">Describe properties that are true of each instruction in the target description file. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00188">MCInstrDesc.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1Hwreg_html_a6110fc30bc7311a6cf99814530362e21"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1Hwreg.html#a6110fc30bc7311a6cf99814530362e21">llvm::AMDGPU::Hwreg::Offset</a></div><div class="ttdeci">Offset</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00342">SIDefines.h:342</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap</a></div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00684">DenseMap.h:684</a></div></div>
<div class="ttc" id="MachineVerifier_8cpp_html_a65c872d9fb4ee1f5453b0452a19df20c"><div class="ttname"><a href="MachineVerifier_8cpp.html#a65c872d9fb4ee1f5453b0452a19df20c">matchPair</a></div><div class="ttdeci">static bool matchPair(MachineBasicBlock::const_succ_iterator i, const MachineBasicBlock *a, const MachineBasicBlock *b)</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00608">MachineVerifier.cpp:608</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a028a8c5113d40d8c3f4427053bf36738"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a028a8c5113d40d8c3f4427053bf36738">llvm::MachineOperand::getSubReg</a></div><div class="ttdeci">unsigned getSubReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00363">MachineOperand.h:363</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4b743093219cfca13b1ec2cb58903fba"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4b743093219cfca13b1ec2cb58903fba">llvm::MachineInstr::isInlineAsm</a></div><div class="ttdeci">bool isInlineAsm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01085">MachineInstr.h:1085</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_a93fd119f823122ff34d4da7c927ef2c2"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a93fd119f823122ff34d4da7c927ef2c2">llvm::SlotIndexes::MBBIndexEnd</a></div><div class="ttdeci">MBBIndexIterator MBBIndexEnd() const</div><div class="ttdoc">Return an iterator for the end of the idx2MBBMap. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00507">SlotIndexes.h:507</a></div></div>
<div class="ttc" id="classllvm_1_1MIBundleOperandIteratorBase_html_a74c921d2258b6ce681a00ff5603ea43b"><div class="ttname"><a href="classllvm_1_1MIBundleOperandIteratorBase.html#a74c921d2258b6ce681a00ff5603ea43b">llvm::MIBundleOperandIteratorBase::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - Returns true until all the operands have been visited. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00136">MachineInstrBundle.h:136</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3ddd708642d60c1661992ff8ba1b215d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3ddd708642d60c1661992ff8ba1b215d">llvm::MachineBasicBlock::succ_end</a></div><div class="ttdeci">succ_iterator succ_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00282">MachineBasicBlock.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a15d63c566878e964c19139b2c76c0dab"><div class="ttname"><a href="classllvm_1_1BitVector.html#a15d63c566878e964c19139b2c76c0dab">llvm::BitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00501">BitVector.h:501</a></div></div>
<div class="ttc" id="Target_2TargetMachine_8h_html"><div class="ttname"><a href="Target_2TargetMachine_8h.html">TargetMachine.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a72f7d830dd5ddb30f06d8e9639558ac3">llvm::MachineFunctionProperties::Property::NoVRegs</a></div></div>
<div class="ttc" id="classllvm_1_1DstOp_html"><div class="ttname"><a href="classllvm_1_1DstOp.html">llvm::DstOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00059">MachineIRBuilder.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a53b9e76bd709dd733a3b510685577a24"><div class="ttname"><a href="classllvm_1_1LLT.html#a53b9e76bd709dd733a3b510685577a24">llvm::LLT::getScalarType</a></div><div class="ttdeci">LLT getScalarType() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00120">LowLevelTypeImpl.h:120</a></div></div>
<div class="ttc" id="BasicBlock_8h_html"><div class="ttname"><a href="BasicBlock_8h.html">BasicBlock.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_af7b521cd03cfcb1115186e877d0e820d"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#af7b521cd03cfcb1115186e877d0e820d">llvm::SlotIndex::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdoc">isDead - Returns true if this is a dead def kill slot. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00236">SlotIndexes.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1LiveStacks_html_a33b374130efdc910ad7daa9e54eef8f2"><div class="ttname"><a href="classllvm_1_1LiveStacks.html#a33b374130efdc910ad7daa9e54eef8f2">llvm::LiveStacks::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(int Slot)</div><div class="ttdef"><b>Definition:</b> <a href="LiveStacks_8h_source.html#l00064">LiveStacks.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_a7a1ac8a07c8ce92e71dc9769d2932ae0"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#a7a1ac8a07c8ce92e71dc9769d2932ae0">llvm::MachineMemOperand::getSize</a></div><div class="ttdeci">uint64_t getSize() const</div><div class="ttdoc">Return the size in bytes of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00221">MachineMemOperand.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html_a149e4cda329019551bbb27fe3159eca6"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html#a149e4cda329019551bbb27fe3159eca6">llvm::LiveQueryResult::isDeadDef</a></div><div class="ttdeci">bool isDeadDef() const</div><div class="ttdoc">Return true if this instruction has a dead def. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00116">LiveInterval.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitIterator.html">llvm::MCRegUnitIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00670">MCRegisterInfo.h:670</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a75eb135014670ce946e78739cdc9b51b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a75eb135014670ce946e78739cdc9b51b">llvm::MachineOperand::isDef</a></div><div class="ttdeci">bool isDef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00373">MachineOperand.h:373</a></div></div>
<div class="ttc" id="structllvm_1_1APFloatBase_html_a3536ced38fb9e6404151cfa03b4531dc"><div class="ttname"><a href="structllvm_1_1APFloatBase.html#a3536ced38fb9e6404151cfa03b4531dc">llvm::APFloatBase::getSizeInBits</a></div><div class="ttdeci">static unsigned getSizeInBits(const fltSemantics &amp;Sem)</div><div class="ttdoc">Returns the size of the floating point number (in bits) in the given semantics. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8cpp_source.html#l00205">APFloat.cpp:205</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_1_1SubRange_html"><div class="ttname"><a href="classllvm_1_1LiveInterval_1_1SubRange.html">llvm::LiveInterval::SubRange</a></div><div class="ttdoc">A live range for subregisters. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00686">LiveInterval.h:686</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7bce8907b3cea3c34b9eeac6480bc955"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7bce8907b3cea3c34b9eeac6480bc955">llvm::MachineOperand::isMetadata</a></div><div class="ttdeci">bool isMetadata() const</div><div class="ttdoc">isMetadata - Tests if this is a MO_Metadata operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00347">MachineOperand.h:347</a></div></div>
<div class="ttc" id="namespacellvm_html_a0d10fe510ced2849a8074fe81e5d04ce"><div class="ttname"><a href="namespacellvm.html#a0d10fe510ced2849a8074fe81e5d04ce">llvm::all_of</a></div><div class="ttdeci">bool all_of(R &amp;&amp;range, UnaryPredicate P)</div><div class="ttdoc">Provide wrappers to std::all_of which take ranges instead of having to pass begin/end explicitly...</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01182">STLExtras.h:1182</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a5bcdd85778add4287db384472cde8acd"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a5bcdd85778add4287db384472cde8acd">llvm::SlotIndex::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this is a valid index. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00151">SlotIndexes.h:151</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba95566cb4525dab82db8cbbed3d634c23">llvm::MachineOperand::MO_MachineBasicBlock</a></div><div class="ttdoc">MachineBasicBlock reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00057">MachineOperand.h:57</a></div></div>
<div class="ttc" id="structllvm_1_1LiveRange_1_1Segment_html"><div class="ttname"><a href="structllvm_1_1LiveRange_1_1Segment.html">llvm::LiveRange::Segment</a></div><div class="ttdoc">This represents a simple continuous liveness interval for a value. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00161">LiveInterval.h:161</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a1255befbcd6e034394681b1bcd3529ff"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a1255befbcd6e034394681b1bcd3529ff">llvm::MachineOperand::isUndef</a></div><div class="ttdeci">bool isUndef() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00393">MachineOperand.h:393</a></div></div>
<div class="ttc" id="MCAsmInfo_8h_html"><div class="ttname"><a href="MCAsmInfo_8h.html">MCAsmInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html">llvm::LiveVariables::VarInfo</a></div><div class="ttdoc">VarInfo - This represents the regions where a virtual register is live in the program. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00079">LiveVariables.h:79</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="namespacellvm_html_a3e30e18d6f7ebd943eaf8ebc3a2b2930"><div class="ttname"><a href="namespacellvm.html#a3e30e18d6f7ebd943eaf8ebc3a2b2930">llvm::PrintLaneMask</a></div><div class="ttdeci">Printable PrintLaneMask(LaneBitmask LaneMask)</div><div class="ttdoc">Create Printable object to print LaneBitmasks on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00093">LaneBitmask.h:93</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="structllvm_1_1LiveRange_1_1Segment_html_a85f7bf79596d84273b5b3b9b490bc2ec"><div class="ttname"><a href="structllvm_1_1LiveRange_1_1Segment.html#a85f7bf79596d84273b5b3b9b490bc2ec">llvm::LiveRange::Segment::start</a></div><div class="ttdeci">SlotIndex start</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00162">LiveInterval.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1FixedStackPseudoSourceValue_html_af48e5ca752aaf934e575bddd4549e18c"><div class="ttname"><a href="classllvm_1_1FixedStackPseudoSourceValue.html#af48e5ca752aaf934e575bddd4549e18c">llvm::FixedStackPseudoSourceValue::getFrameIndex</a></div><div class="ttdeci">int getFrameIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00114">PseudoSourceValue.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html_a037ff294d9d370e29651cbc99442a575"><div class="ttname"><a href="classllvm_1_1APFloat.html#a037ff294d9d370e29651cbc99442a575">llvm::APFloat::getSemantics</a></div><div class="ttdeci">const fltSemantics &amp; getSemantics() const</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l01175">APFloat.h:1175</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_ab5a18bb895aa0c46d5de27c4ad046aee"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#ab5a18bb895aa0c46d5de27c4ad046aee">llvm::TargetInstrInfo::getCallFrameDestroyOpcode</a></div><div class="ttdeci">unsigned getCallFrameDestroyOpcode() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00185">TargetInstrInfo.h:185</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a214d41566573f1f0035d941485fe6900"><div class="ttname"><a href="classllvm_1_1Register.html#a214d41566573f1f0035d941485fe6900">llvm::Register::index2VirtReg</a></div><div class="ttdeci">static unsigned index2VirtReg(unsigned Index)</div><div class="ttdoc">Convert a 0-based index to a virtual register number. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00083">Register.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html_a71a9eabc4318b2fc34f83b01dfee484b"><div class="ttname"><a href="classllvm_1_1BasicBlock.html#a71a9eabc4318b2fc34f83b01dfee484b">llvm::BasicBlock::getTerminator</a></div><div class="ttdeci">const Instruction * getTerminator() const LLVM_READONLY</div><div class="ttdoc">Returns the terminator instruction if the block is well formed or null if the block is not well forme...</div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8cpp_source.html#l00144">BasicBlock.cpp:144</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaee820701392c55ad54235d3d7201206"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaee820701392c55ad54235d3d7201206">llvm::MachineOperand::isDead</a></div><div class="ttdeci">bool isDead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00383">MachineOperand.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a5ecfe2828dd348fc0b23c8d1d73c4b75"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a5ecfe2828dd348fc0b23c8d1d73c4b75">llvm::MachineRegisterInfo::reservedRegsFrozen</a></div><div class="ttdeci">bool reservedRegsFrozen() const</div><div class="ttdoc">reservedRegsFrozen - Returns true after freezeReservedRegs() was called to ensure the set of reserved...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00872">MachineRegisterInfo.h:872</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a58f4f45d073825e68f0e17fd3dbc5ba6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a58f4f45d073825e68f0e17fd3dbc5ba6">llvm::MachineBasicBlock::const_pred_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::const_iterator const_pred_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00253">MachineBasicBlock.h:253</a></div></div>
<div class="ttc" id="Twine_8h_html"><div class="ttname"><a href="Twine_8h.html">Twine.h</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html"><div class="ttname"><a href="classllvm_1_1VNInfo.html">llvm::VNInfo</a></div><div class="ttdoc">VNInfo - Value Number Information. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00052">LiveInterval.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_afebf87881823545e71caaf1597ca3e17"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#afebf87881823545e71caaf1597ca3e17">llvm::LiveIntervals::print</a></div><div class="ttdeci">void print(raw_ostream &amp;O, const Module *=nullptr) const override</div><div class="ttdoc">Implement the dump method. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8cpp_source.html#l00154">LiveIntervals.cpp:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ad43bf1af480830a4d6604e969e3f38e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ad43bf1af480830a4d6604e969e3f38e9">llvm::MachineInstr::isPHI</a></div><div class="ttdeci">bool isPHI() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01079">MachineInstr.h:1079</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a76f61c6784df6dc8402a8b9011041926"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a76f61c6784df6dc8402a8b9011041926">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const</div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00321">MachineOperand.h:321</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a12fa9d44c84f7cadd81bf4758a22e1e9"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a12fa9d44c84f7cadd81bf4758a22e1e9">llvm::MachineRegisterInfo::verifyUseLists</a></div><div class="ttdeci">void verifyUseLists() const</div><div class="ttdoc">Verify the use list of all registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00255">MachineRegisterInfo.cpp:255</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ace3ed0412f841777b7de55d47883890e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ace3ed0412f841777b7de55d47883890e">llvm::MachineBasicBlock::back</a></div><div class="ttdeci">MachineInstr &amp; back()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00196">MachineBasicBlock.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a75b8d1aae3b2eca9422d6e824f3c964c"><div class="ttname"><a href="classllvm_1_1LLT.html#a75b8d1aae3b2eca9422d6e824f3c964c">llvm::LLT::getSizeInBytes</a></div><div class="ttdeci">unsigned getSizeInBytes() const</div><div class="ttdoc">Returns the total size of the type in bytes, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00116">LowLevelTypeImpl.h:116</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html_ab240d0d30dfa9b392ef9d813f3f9e4be"><div class="ttname"><a href="classllvm_1_1ConstantInt.html#ab240d0d30dfa9b392ef9d813f3f9e4be">llvm::ConstantInt::getBitWidth</a></div><div class="ttdeci">unsigned getBitWidth() const</div><div class="ttdoc">getBitWidth - Return the bitwidth of this constant. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00142">Constants.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_a3a162108a998b12a5f51009e450d898c"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a3a162108a998b12a5f51009e450d898c">llvm::LegalityPredicates::isPointer</a></div><div class="ttdeci">LegalityPredicate isPointer(unsigned TypeIdx)</div><div class="ttdoc">True iff the specified type index is a pointer (with any address space). </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00069">LegalityPredicates.cpp:69</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad3008c73231cdb4922d197fe56525364"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad3008c73231cdb4922d197fe56525364">llvm::MachineOperand::isInternalRead</a></div><div class="ttdeci">bool isInternalRead() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00429">MachineOperand.h:429</a></div></div>
<div class="ttc" id="SetOperations_8h_html"><div class="ttname"><a href="SetOperations_8h.html">SetOperations.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html"><div class="ttname"><a href="classllvm_1_1LiveRange.html">llvm::LiveRange</a></div><div class="ttdoc">This class represents the liveness of a register, stack slot, etc. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00156">LiveInterval.h:156</a></div></div>
<div class="ttc" id="namespacellvm_html_a634ecbf58e1700387ca5e655b04d0d1d"><div class="ttname"><a href="namespacellvm.html#a634ecbf58e1700387ca5e655b04d0d1d">llvm::initializeMachineVerifierPassPass</a></div><div class="ttdeci">void initializeMachineVerifierPassPass(PassRegistry &amp;)</div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ab72366fd538f240cbb53dac39368cdfc"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ab72366fd538f240cbb53dac39368cdfc">llvm::VNInfo::isUnused</a></div><div class="ttdeci">bool isUnused() const</div><div class="ttdoc">Returns true if this value is unused. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00080">LiveInterval.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a8014afd87e04236365d1796e38bc15f5">llvm::MachineFunctionProperties::Property::FailedISel</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba48257b48932e88a230caff68469fd9f6">llvm::MachineOperand::MO_RegisterMask</a></div><div class="ttdoc">Mask of preserved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00065">MachineOperand.h:65</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#aaa8eb58fd1b8466eb64a43df890cb8c1ae01b27a05209c02ca1bdb5a6033731fb">llvm::MCOI::TIED_TO</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00033">MCInstrDesc.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_abd6aa9da048ef7a4faeaac6484d5c9a6"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#abd6aa9da048ef7a4faeaac6484d5c9a6">llvm::MachineOperand::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00434">MachineOperand.h:434</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a44f92ba840149cc7f75e38279341257a"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a44f92ba840149cc7f75e38279341257a">llvm::MachineOperand::isIntrinsicID</a></div><div class="ttdeci">bool isIntrinsicID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00350">MachineOperand.h:350</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="classllvm_1_1SparseBitVector_html_aaa2827e67554a0b81f693dc61a3a40b5"><div class="ttname"><a href="classllvm_1_1SparseBitVector.html#aaa2827e67554a0b81f693dc61a3a40b5">llvm::SparseBitVector::test</a></div><div class="ttdeci">bool test(unsigned Idx) const</div><div class="ttdef"><b>Definition:</b> <a href="SparseBitVector_8h_source.html#l00471">SparseBitVector.h:471</a></div></div>
<div class="ttc" id="namespacellvm_html_ac7db2954486aeb63a1c928d481b16a2c"><div class="ttname"><a href="namespacellvm.html#ac7db2954486aeb63a1c928d481b16a2c">llvm::createMachineVerifierPass</a></div><div class="ttdeci">FunctionPass * createMachineVerifierPass(const std::string &amp;Banner)</div><div class="ttdoc">createMachineVerifierPass - This pass verifies cenerated machine code instructions for correctness...</div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ad6731c7dd02dcf37c9fd46141a31bb42"><div class="ttname"><a href="classllvm_1_1LLT.html#ad6731c7dd02dcf37c9fd46141a31bb42">llvm::LLT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00095">LowLevelTypeImpl.h:95</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_aa1818a17984c50c7190464f3a04c0f3b"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#aa1818a17984c50c7190464f3a04c0f3b">llvm::LiveIntervals::isNotInMIMap</a></div><div class="ttdeci">bool isNotInMIMap(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns true if the specified machine instr has been removed or was never entered in the map...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00221">LiveIntervals.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html">llvm::LiveIntervals</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00054">LiveIntervals.h:54</a></div></div>
<div class="ttc" id="InlineAsm_8h_html"><div class="ttname"><a href="InlineAsm_8h.html">InlineAsm.h</a></div></div>
<div class="ttc" id="LiveRangeCalc_8h_html"><div class="ttname"><a href="LiveRangeCalc_8h.html">LiveRangeCalc.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a0c74422518b3479395817926489e9eec"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a0c74422518b3479395817926489e9eec">llvm::SlotIndex::isBlock</a></div><div class="ttdeci">bool isBlock() const</div><div class="ttdoc">isBlock - Returns true if this is a block boundary slot. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00226">SlotIndexes.h:226</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00126">MachineMemOperand.h:126</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00937">BitVector.h:937</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a35bbc237e4a675c5332103ac6e7dcce1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a35bbc237e4a675c5332103ac6e7dcce1">llvm::BitVector::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdoc">clear - Removes all bits from the bitvector. Does not change capacity. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00366">BitVector.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTX_1_1PTXCvtMode_html_ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a"><div class="ttname"><a href="namespacellvm_1_1NVPTX_1_1PTXCvtMode.html#ad81eb7557182862503894d8bc5e8328fab649a92948d9ef9d051acb0681fea44a">llvm::NVPTX::PTXCvtMode::RM</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTX_8h_source.html#l00120">NVPTX.h:120</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a11bad3e34d11ffb7b0412de6bbd294b3"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a11bad3e34d11ffb7b0412de6bbd294b3">llvm::SlotIndex::getDeadSlot</a></div><div class="ttdeci">SlotIndex getDeadSlot() const</div><div class="ttdoc">Returns the dead def kill slot for the current instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00259">SlotIndexes.h:259</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html">llvm::MachineFunctionPass</a></div><div class="ttdoc">MachineFunctionPass - This class adapts the FunctionPass interface to allow convenient creation of pa...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8h_source.html#l00030">MachineFunctionPass.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1Twine_html"><div class="ttname"><a href="classllvm_1_1Twine.html">llvm::Twine</a></div><div class="ttdoc">Twine - A lightweight data structure for efficiently representing the concatenation of temporary valu...</div><div class="ttdef"><b>Definition:</b> <a href="Twine_8h_source.html#l00080">Twine.h:80</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a0ca904e64ee29c8812ed34e632d3c947"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a0ca904e64ee29c8812ed34e632d3c947">llvm::MCInstrDesc::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Return the number of declared MachineOperands for this MachineInstruction. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00235">MCInstrDesc.h:235</a></div></div>
<div class="ttc" id="HexagonCopyToCombine_8cpp_html_a1d40004718218dbdf06b496766299101"><div class="ttname"><a href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a></div><div class="ttdeci">const HexagonInstrInfo * TII</div><div class="ttdef"><b>Definition:</b> <a href="HexagonCopyToCombine_8cpp_source.html#l00127">HexagonCopyToCombine.cpp:127</a></div></div>
<div class="ttc" id="namespacellvm_html_af7881286e3ea4d7f1c4a63c87c132dac"><div class="ttname"><a href="namespacellvm.html#af7881286e3ea4d7f1c4a63c87c132dac">llvm::printMBBReference</a></div><div class="ttdeci">Printable printMBBReference(const MachineBasicBlock &amp;MBB)</div><div class="ttdoc">Prints a machine basic block reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00079">MachineBasicBlock.cpp:79</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_afdfbc7a83c5d0400c01becf8ff27eba3"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#afdfbc7a83c5d0400c01becf8ff27eba3">llvm::StatepointOpers::getVarIdx</a></div><div class="ttdeci">unsigned getVarIdx() const</div><div class="ttdoc">Get starting index of non call related arguments (calling convention, statepoint flags, vm state and gc state). </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00172">StackMaps.h:172</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_af47f5ea0e633ac96943c6937e724ae4a"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#af47f5ea0e633ac96943c6937e724ae4a">llvm::LiveIntervals::isLiveInToMBB</a></div><div class="ttdeci">bool isLiveInToMBB(const LiveRange &amp;LR, const MachineBasicBlock *mbb) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00245">LiveIntervals.h:245</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a878403638ab65500c736343a57678bdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a878403638ab65500c736343a57678bdb">llvm::MachineOperand::getFPImm</a></div><div class="ttdeci">const ConstantFP * getFPImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00545">MachineOperand.h:545</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a432824f0975bb863478bf4ef3a5df258"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a432824f0975bb863478bf4ef3a5df258">llvm::MachineInstr::getNumOperands</a></div><div class="ttdeci">unsigned getNumOperands() const</div><div class="ttdoc">Retuns the total number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00429">MachineInstr.h:429</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_af81ceec76ff4ca95f29b037c28a54ba7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#af81ceec76ff4ca95f29b037c28a54ba7">llvm::TargetInstrInfo::getRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getRegClass(const MCInstrDesc &amp;MCID, unsigned OpNum, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF) const</div><div class="ttdoc">Given a machine instruction descriptor, returns the register class constraint for OpNum...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8cpp_source.html#l00046">TargetInstrInfo.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a757fd6afba0f531db70e78e057d147c6"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a757fd6afba0f531db70e78e057d147c6">llvm::LiveRange::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00215">LiveInterval.h:215</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da4ab8ff4de9da34b9b60f04a21860aec1">llvm::MCOI::OPERAND_PCREL</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00053">MCInstrDesc.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html_ac336c049c12ead7be5b86e6d046f8ab0"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html#ac336c049c12ead7be5b86e6d046f8ab0">llvm::MCRegAliasIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00797">MCRegisterInfo.h:797</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a97dfb31f0f752a171bfe5fe49244c9be"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a97dfb31f0f752a171bfe5fe49244c9be">llvm::LiveInterval::subranges</a></div><div class="ttdeci">iterator_range&lt; subrange_iterator &gt; subranges()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00764">LiveInterval.h:764</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_a92a6b0a9b7228d190b0a7d8ae3ef03c7"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a></div><div class="ttdeci">unsigned SubReg</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">AArch64AdvSIMDScalarPass.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html">llvm::LiveQueryResult</a></div><div class="ttdoc">Result of a LiveRange query. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00089">LiveInterval.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="MachineBasicBlock_8h_html"><div class="ttname"><a href="MachineBasicBlock_8h.html">MachineBasicBlock.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a3714a639930eab71d7202da05ad82990"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a3714a639930eab71d7202da05ad82990">llvm::LaneBitmask::getAll</a></div><div class="ttdeci">static constexpr LaneBitmask getAll()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00083">LaneBitmask.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0e85c20fe804527f12c86db38ec947ea"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0e85c20fe804527f12c86db38ec947ea">llvm::MachineInstr::isTerminator</a></div><div class="ttdeci">bool isTerminator(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if this instruction part of the terminator for a basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00698">MachineInstr.h:698</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da767514e15ea244ad3e683ae79b583534">llvm::MCOI::OPERAND_IMMEDIATE</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00050">MCInstrDesc.h:50</a></div></div>
<div class="ttc" id="classunsigned_html"><div class="ttname"><a href="classunsigned.html">unsigned</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_ae5f9a068481ad71a11530e3daeb0af5f"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#ae5f9a068481ad71a11530e3daeb0af5f">llvm::SlotIndexes::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns the base index for the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00385">SlotIndexes.h:385</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0363204b5fbab08a46f5a7cd7f376f78"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0363204b5fbab08a46f5a7cd7f376f78">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Returns the opcode of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00426">MachineInstr.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_a1c198291d6ee66150b76633cda8a1749"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#a1c198291d6ee66150b76633cda8a1749">llvm::LiveInterval::hasSubRanges</a></div><div class="ttdeci">bool hasSubRanges() const</div><div class="ttdoc">Returns true if subregister liveness information is available. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00792">LiveInterval.h:792</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_a960aca5467c09d62292856c116ac9291"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a960aca5467c09d62292856c116ac9291">llvm::SlotIndexes::MBBIndexIterator</a></div><div class="ttdeci">SmallVectorImpl&lt; IdxMBBPair &gt;::const_iterator MBBIndexIterator</div><div class="ttdoc">Iterator over the idx2MBBMap (sorted pairs of slot index of basic block begin and basic block) ...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00485">SlotIndexes.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b9b99850c9e948f81b0fede82b439db"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b9b99850c9e948f81b0fede82b439db">llvm::TargetRegisterInfo::getSubClassWithSubReg</a></div><div class="ttdeci">virtual const TargetRegisterClass * getSubClassWithSubReg(const TargetRegisterClass *RC, unsigned Idx) const</div><div class="ttdoc">Returns the largest legal sub-class of RC that supports the sub-register index Idx. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00552">TargetRegisterInfo.h:552</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada584bbca3ecf7eda9a0777665ad1401"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada584bbca3ecf7eda9a0777665ad1401">llvm::MachineRegisterInfo::def_begin</a></div><div class="ttdeci">def_iterator def_begin(unsigned RegNo) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00384">MachineRegisterInfo.h:384</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="LiveStacks_8h_html"><div class="ttname"><a href="LiveStacks_8h.html">LiveStacks.h</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a76321b20db4feab750d85c2329cfcbc6"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a76321b20db4feab750d85c2329cfcbc6">llvm::LiveVariables::VarInfo::AliveBlocks</a></div><div class="ttdeci">SparseBitVector AliveBlocks</div><div class="ttdoc">AliveBlocks - Set of blocks in which this value is alive completely through. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00084">LiveVariables.h:84</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aaa68daaf8d7b773d012887c92c2023ce"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aaa68daaf8d7b773d012887c92c2023ce">llvm::MachineOperand::getIndex</a></div><div class="ttdeci">int getIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00555">MachineOperand.h:555</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a9082b6aa4021114645045d9c5628eb26"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a9082b6aa4021114645045d9c5628eb26">llvm::LaneBitmask::getNone</a></div><div class="ttdeci">static constexpr LaneBitmask getNone()</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00082">LaneBitmask.h:82</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_ae486b0ae79bab0cdf63e61944ec46e84"><div class="ttname"><a href="classllvm_1_1LLT.html#ae486b0ae79bab0cdf63e61944ec46e84">llvm::LLT::getElementType</a></div><div class="ttdeci">LLT getElementType() const</div><div class="ttdoc">Returns the vector&amp;#39;s element type. Only valid for vector types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00167">LowLevelTypeImpl.h:167</a></div></div>
<div class="ttc" id="namespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00120">TargetRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1ConnectedVNInfoEqClasses_html_ae72973e4a97d936d5d4805a89a3cc2ec"><div class="ttname"><a href="classllvm_1_1ConnectedVNInfoEqClasses.html#ae72973e4a97d936d5d4805a89a3cc2ec">llvm::ConnectedVNInfoEqClasses::getEqClass</a></div><div class="ttdeci">unsigned getEqClass(const VNInfo *VNI) const</div><div class="ttdoc">getEqClass - Classify creates equivalence classes numbered 0..N. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l01004">LiveInterval.h:1004</a></div></div>
<div class="ttc" id="namespacellvm_html_a5309dbf19ec5ccffe3072c6087e106d3"><div class="ttname"><a href="namespacellvm.html#a5309dbf19ec5ccffe3072c6087e106d3">llvm::isScopedEHPersonality</a></div><div class="ttdeci">bool isScopedEHPersonality(EHPersonality Pers)</div><div class="ttdoc">Returns true if this personality uses scope-style EH IR instructions: catchswitch, catchpad/ret, and cleanuppad/ret. </div><div class="ttdef"><b>Definition:</b> <a href="EHPersonalities_8h_source.html#l00079">EHPersonalities.h:79</a></div></div>
<div class="ttc" id="PseudoSourceValue_8h_html"><div class="ttname"><a href="PseudoSourceValue_8h.html">PseudoSourceValue.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a89cda2218259523c41863fc1175d6907"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a89cda2218259523c41863fc1175d6907">llvm::Intrinsic::getAttributes</a></div><div class="ttdeci">AttributeList getAttributes(LLVMContext &amp;C, ID id)</div><div class="ttdoc">Return the attributes for an intrinsic. </div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a9173ff0e651bbc7ce633a7c4b83d9586"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a9173ff0e651bbc7ce633a7c4b83d9586">llvm::MCOperandInfo::OperandType</a></div><div class="ttdeci">uint8_t OperandType</div><div class="ttdoc">Information about the type of the operand. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00087">MCInstrDesc.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a09be7270ebdb7cd5c735e2161f2ffa7b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a09be7270ebdb7cd5c735e2161f2ffa7b">llvm::TargetRegisterInfo::hasRegUnit</a></div><div class="ttdeci">bool hasRegUnit(unsigned Reg, unsigned RegUnit) const</div><div class="ttdoc">Returns true if Reg contains RegUnit. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00397">TargetRegisterInfo.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_ada0488ce8dde6e7677f28b8ddbafdcbd"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#ada0488ce8dde6e7677f28b8ddbafdcbd">llvm::LiveIntervals::getInstructionFromIndex</a></div><div class="ttdeci">MachineInstr * getInstructionFromIndex(SlotIndex index) const</div><div class="ttdoc">Returns the instruction associated with the given index. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00231">LiveIntervals.h:231</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3be9857a09c82046b77a71918b5e214f"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3be9857a09c82046b77a71918b5e214f">llvm::MachineOperand::readsReg</a></div><div class="ttdeci">bool readsReg() const</div><div class="ttdoc">readsReg - Returns true if this operand reads the previous value of its register. ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00456">MachineOperand.h:456</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a60c8658c657286e8cd084bf2e9c48eda"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a60c8658c657286e8cd084bf2e9c48eda">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const</div><div class="ttdoc">Returns the target instruction descriptor of this MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00423">MachineInstr.h:423</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a11cd70de340f310acc70781d57a00136"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a11cd70de340f310acc70781d57a00136">llvm::LiveIntervals::hasInterval</a></div><div class="ttdeci">bool hasInterval(Register Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00125">LiveIntervals.h:125</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html">llvm::SlotIndexes</a></div><div class="ttdoc">SlotIndexes pass. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00314">SlotIndexes.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a91b442d385b54e1418d81adc34871053"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a91b442d385b54e1418d81adc34871053">llvm::MachineFunctionProperties::Property::Selected</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ae3b98982e2036f3d26806de5ed5e02d0"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ae3b98982e2036f3d26806de5ed5e02d0">llvm::SlotIndex::getRegSlot</a></div><div class="ttdeci">SlotIndex getRegSlot(bool EC=false) const</div><div class="ttdoc">Returns the register use/def slot in the current instruction for a normal or early-clobber def...</div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00254">SlotIndexes.h:254</a></div></div>
<div class="ttc" id="classllvm_1_1SrcOp_html"><div class="ttname"><a href="classllvm_1_1SrcOp.html">llvm::SrcOp</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineIRBuilder_8h_source.html#l00120">MachineIRBuilder.h:120</a></div></div>
<div class="ttc" id="SlotIndexes_8h_html"><div class="ttname"><a href="SlotIndexes_8h.html">SlotIndexes.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba99b874c6560305fd292d20f6a06da166">llvm::MachineOperand::MO_Register</a></div><div class="ttdoc">Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00053">MachineOperand.h:53</a></div></div>
<div class="ttc" id="SmallPtrSet_8h_html"><div class="ttname"><a href="SmallPtrSet_8h.html">SmallPtrSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineMemOperand_html_aad490b5c1aed38886a2b45673823a1b9"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aad490b5c1aed38886a2b45673823a1b9">llvm::MachineMemOperand::getSizeInBits</a></div><div class="ttdeci">uint64_t getSizeInBits() const</div><div class="ttdoc">Return the size in bits of the memory reference. </div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00224">MachineMemOperand.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef&lt; int &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a76eece0bfd57256980609b66faaef22c">llvm::MachineFunctionProperties::Property::NoPHIs</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afcb818bd3e34498f8f72ca555a36d5eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afcb818bd3e34498f8f72ca555a36d5eb">llvm::MachineOperand::isFPImm</a></div><div class="ttdeci">bool isFPImm() const</div><div class="ttdoc">isFPImm - Tests if this is a MO_FPImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00325">MachineOperand.h:325</a></div></div>
<div class="ttc" id="MachineInstrBundle_8h_html"><div class="ttname"><a href="MachineInstrBundle_8h.html">MachineInstrBundle.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07f41ff85bf1059ff0144b61cb4e35d1"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07f41ff85bf1059ff0144b61cb4e35d1">llvm::TargetRegisterInfo::getLargestLegalSuperClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getLargestLegalSuperClass(const TargetRegisterClass *RC, const MachineFunction &amp;) const</div><div class="ttdoc">Returns the largest super class of RC that is legal to use in the current sub-target and has the same...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00709">TargetRegisterInfo.h:709</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3aa22d521bd6a7e6b9f35545dc7b0f1e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3aa22d521bd6a7e6b9f35545dc7b0f1e">llvm::MachineBasicBlock::getNumber</a></div><div class="ttdeci">int getNumber() const</div><div class="ttdoc">MachineBasicBlocks are uniquely numbered at the function level, unless they&amp;#39;re not in a MachineFuncti...</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00800">MachineBasicBlock.h:800</a></div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_ad34f7e3cd7a9add3ab2529e267b48004"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#ad34f7e3cd7a9add3ab2529e267b48004">llvm::TargetSubtargetInfo::getInstrInfo</a></div><div class="ttdeci">virtual const TargetInstrInfo * getInstrInfo() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00095">TargetSubtargetInfo.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea68ace50a32835aa0562cf8f9694ba510">llvm::SystemZISD::TM</a></div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00068">SystemZISelLowering.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key_html_a47142a8413e4b403d01f9365ac8d7ff7"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1HSAMD_1_1Kernel_1_1Key.html#a47142a8413e4b403d01f9365ac8d7ff7">llvm::AMDGPU::HSAMD::Kernel::Key::Attrs</a></div><div class="ttdeci">constexpr char Attrs[]</div><div class="ttdoc">Key for Kernel::Metadata::mAttrs. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMetadata_8h_source.html#l00377">AMDGPUMetadata.h:377</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa97496994b12c49c3141d8f15bc871eb"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa97496994b12c49c3141d8f15bc871eb">llvm::MachineInstr::isInsideBundle</a></div><div class="ttdeci">bool isInsideBundle() const</div><div class="ttdoc">Return true if MI is in a bundle (but not the first MI in a bundle). </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00367">MachineInstr.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_add373e8cc1604b10f735cbb647b7c3e8"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#add373e8cc1604b10f735cbb647b7c3e8">llvm::MCRegisterInfo::subregs_inclusive</a></div><div class="ttdeci">iterator_range&lt; mc_subreg_iterator &gt; subregs_inclusive(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all sub-registers of Reg, including Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00309">MCRegisterInfo.h:309</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html_af155aeaffc7607f4f27ab4cfcbb39a64"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html#af155aeaffc7607f4f27ab4cfcbb39a64">llvm::LiveQueryResult::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdoc">Return true if the live-in value is killed by this instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00111">LiveInterval.h:111</a></div></div>
<div class="ttc" id="DepthFirstIterator_8h_html"><div class="ttname"><a href="DepthFirstIterator_8h.html">DepthFirstIterator.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_af68f45baf4510224cb6ecf00019a9987"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#af68f45baf4510224cb6ecf00019a9987">llvm::LiveIntervals::getCachedRegUnit</a></div><div class="ttdeci">LiveRange * getCachedRegUnit(unsigned Unit)</div><div class="ttdoc">Return the live range for register unit Unit if it has already been computed, or nullptr if it hasn&amp;#39;t...</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00406">LiveIntervals.h:406</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a3d142c9e7c066059e15232c56dec9e2e"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a3d142c9e7c066059e15232c56dec9e2e">llvm::MachineFunction::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">getName - Return the name of the corresponding LLVM function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00499">MachineFunction.cpp:499</a></div></div>
<div class="ttc" id="namespacellvm_html_a298184c9a0cd665d7cfc55f6a59204a4"><div class="ttname"><a href="namespacellvm.html#a298184c9a0cd665d7cfc55f6a59204a4">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdoc">An unsigned integer type large enough to represent all physical registers, but not necessarily virtua...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegister_8h_source.html#l00019">MCRegister.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1LiveQueryResult_html_a5d1559bf322e157ea748763d08b56d52"><div class="ttname"><a href="classllvm_1_1LiveQueryResult.html#a5d1559bf322e157ea748763d08b56d52">llvm::LiveQueryResult::valueIn</a></div><div class="ttdeci">VNInfo * valueIn() const</div><div class="ttdoc">Return the value that is live-in to the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00104">LiveInterval.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acc3c7c3ac8c5d35c59cea8e782926620"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acc3c7c3ac8c5d35c59cea8e782926620">llvm::MachineFunction::empty</a></div><div class="ttdeci">bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00662">MachineFunction.h:662</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a6eb0e49d283729a5f8b99d4efa1be7c1"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a6eb0e49d283729a5f8b99d4efa1be7c1">llvm::LiveRange::Query</a></div><div class="ttdeci">LiveQueryResult Query(SlotIndex Idx) const</div><div class="ttdoc">Query Liveness at Idx. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00532">LiveInterval.h:532</a></div></div>
<div class="ttc" id="MachineInstr_8h_html"><div class="ttname"><a href="MachineInstr_8h.html">MachineInstr.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html">llvm::TargetInstrInfo</a></div><div class="ttdoc">TargetInstrInfo - Interface to description of machine instruction set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00089">TargetInstrInfo.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html">llvm::MCAsmInfo</a></div><div class="ttdoc">This class is intended to be used as a base class for asm properties and features specific to the tar...</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00056">MCAsmInfo.h:56</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_adf042897913dea01859fc1944f7e61cd"><div class="ttname"><a href="classllvm_1_1LiveRange.html#adf042897913dea01859fc1944f7e61cd">llvm::LiveRange::getVNInfoAt</a></div><div class="ttdeci">VNInfo * getVNInfoAt(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoAt - Return the VNInfo that is live at Idx, or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00412">LiveInterval.h:412</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImplBase_html_a16413f1a88d8baca228d0a1b4cc0bfc6"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImplBase.html#a16413f1a88d8baca228d0a1b4cc0bfc6">llvm::SmallPtrSetImplBase::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00094">SmallPtrSet.h:94</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad95d345f2d5b7df2949328fb02b44e28"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad95d345f2d5b7df2949328fb02b44e28">llvm::MCOperandInfo::isGenericType</a></div><div class="ttdeci">bool isGenericType() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00109">MCInstrDesc.h:109</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab96f3235c18e659758517d0532d606c9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab96f3235c18e659758517d0532d606c9">llvm::MachineInstr::mayStore</a></div><div class="ttdeci">bool mayStore(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly modify memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00869">MachineInstr.h:869</a></div></div>
<div class="ttc" id="Option_8cpp_html_a04665169063c8ca1f2ea96c27fc7c2b2"><div class="ttname"><a href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a></div><div class="ttdeci">#define P(N)</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_abf26b6b7cb060861cfbe57cbabf4ca00a5f08674883ceeb29a017cec5e99dd9c8"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00a5f08674883ceeb29a017cec5e99dd9c8">llvm::StatepointOpers::CCOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00166">StackMaps.h:166</a></div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_ade5d926ff67db0c0e9f873c13003bebc"><div class="ttname"><a href="classllvm_1_1LiveRange.html#ade5d926ff67db0c0e9f873c13003bebc">llvm::LiveRange::const_vni_iterator</a></div><div class="ttdeci">VNInfoList::const_iterator const_vni_iterator</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00221">LiveInterval.h:221</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_aedf6cb1135961f41f39dc58ca8576123"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#aedf6cb1135961f41f39dc58ca8576123">llvm::MachineBasicBlock::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return the name of the corresponding LLVM basic block, or an empty string. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00256">MachineBasicBlock.cpp:256</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_abee1c3236731101b249f6eeffd8cd7ba"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#abee1c3236731101b249f6eeffd8cd7ba">llvm::TargetRegisterClass::hasSuperClassEq</a></div><div class="ttdeci">bool hasSuperClassEq(const TargetRegisterClass *RC) const</div><div class="ttdoc">Returns true if RC is a super-class of or equal to this class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00135">TargetRegisterInfo.h:135</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0359a738e0412c5a7ea55d61175e0661"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a0359a738e0412c5a7ea55d61175e0661">llvm::MachineBasicBlock::pred_end</a></div><div class="ttdeci">pred_iterator pred_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00266">MachineBasicBlock.h:266</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae268a410689383a83e98b5e83296e38a"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae268a410689383a83e98b5e83296e38a">llvm::MachineInstr::memoperands</a></div><div class="ttdeci">ArrayRef&lt; MachineMemOperand * &gt; memoperands() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00549">MachineInstr.h:549</a></div></div>
<div class="ttc" id="classllvm_1_1BasicBlock_html"><div class="ttname"><a href="classllvm_1_1BasicBlock.html">llvm::BasicBlock</a></div><div class="ttdoc">LLVM Basic Block Representation. </div><div class="ttdef"><b>Definition:</b> <a href="BasicBlock_8h_source.html#l00057">BasicBlock.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aa2d3a60e597b4a6cf24ee4ac12d2cdbf"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aa2d3a60e597b4a6cf24ee4ac12d2cdbf">llvm::MachineOperand::isDebug</a></div><div class="ttdeci">bool isDebug() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00444">MachineOperand.h:444</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a560b9033e7d2c267cf51dbf4244ecf10"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a560b9033e7d2c267cf51dbf4244ecf10">llvm::MCOperandInfo::isOptionalDef</a></div><div class="ttdeci">bool isOptionalDef() const</div><div class="ttdoc">Set if this operand is a optional def. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00104">MCInstrDesc.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionPass_html_a864fd57b4304ef933b3281d0ef85a88e"><div class="ttname"><a href="classllvm_1_1MachineFunctionPass.html#a864fd57b4304ef933b3281d0ef85a88e">llvm::MachineFunctionPass::getAnalysisUsage</a></div><div class="ttdeci">void getAnalysisUsage(AnalysisUsage &amp;AU) const override</div><div class="ttdoc">getAnalysisUsage - Subclasses that override getAnalysisUsage must call this. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunctionPass_8cpp_source.html#l00103">MachineFunctionPass.cpp:103</a></div></div>
<div class="ttc" id="namespacellvm_html_aaa67df70b3bc20ef65f8fe523c41da0e"><div class="ttname"><a href="namespacellvm.html#aaa67df70b3bc20ef65f8fe523c41da0e">llvm::df_ext_end</a></div><div class="ttdeci">df_ext_iterator&lt; T, SetTy &gt; df_ext_end(const T &amp;G, SetTy &amp;S)</div><div class="ttdef"><b>Definition:</b> <a href="DepthFirstIterator_8h_source.html#l00244">DepthFirstIterator.h:244</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a400c0b88110521ad1de258a7885d9038"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a400c0b88110521ad1de258a7885d9038">llvm::LiveRange::liveAt</a></div><div class="ttdeci">bool liveAt(SlotIndex index) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00392">LiveInterval.h:392</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html_a85ffb6531d4cda988ea81f18d4e56fb7"><div class="ttname"><a href="classllvm_1_1ArrayRef.html#a85ffb6531d4cda988ea81f18d4e56fb7">llvm::ArrayRef::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdoc">size - Get the array size. </div><div class="ttdef"><b>Definition:</b> <a href="ArrayRef_8h_source.html#l00158">ArrayRef.h:158</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImplBase_html_a117612cef19ebb89bd37949ea165642a"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImplBase.html#a117612cef19ebb89bd37949ea165642a">llvm::SmallPtrSetImplBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00091">SmallPtrSet.h:91</a></div></div>
<div class="ttc" id="TargetInstrInfo_8h_html"><div class="ttname"><a href="TargetInstrInfo_8h.html">TargetInstrInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1ConnectedVNInfoEqClasses_html_ab075ccec6878e16419fca5e423c7ddad"><div class="ttname"><a href="classllvm_1_1ConnectedVNInfoEqClasses.html#ab075ccec6878e16419fca5e423c7ddad">llvm::ConnectedVNInfoEqClasses::Classify</a></div><div class="ttdeci">unsigned Classify(const LiveRange &amp;LR)</div><div class="ttdoc">Classify the values in LR into connected components. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l01318">LiveInterval.cpp:1318</a></div></div>
<div class="ttc" id="InitializePasses_8h_html"><div class="ttname"><a href="InitializePasses_8h.html">InitializePasses.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a171c7253c2b03171bdf22c1bd910f674"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a171c7253c2b03171bdf22c1bd910f674">llvm::TargetMachine::getMCAsmInfo</a></div><div class="ttdeci">const MCAsmInfo * getMCAsmInfo() const</div><div class="ttdoc">Return target specific asm information. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00189">TargetMachine.h:189</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html"><div class="ttname"><a href="classllvm_1_1ConstantFP.html">llvm::ConstantFP</a></div><div class="ttdoc">ConstantFP - Floating Point Values [float, double]. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00263">Constants.h:263</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a6bc6fb89fe2e91c25559a8631f56e27e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a6bc6fb89fe2e91c25559a8631f56e27e">llvm::SmallPtrSetImpl::insert</a></div><div class="ttdeci">std::pair&lt; iterator, bool &gt; insert(PtrType Ptr)</div><div class="ttdoc">Inserts Ptr if and only if there is no element in the container equal to Ptr. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00370">SmallPtrSet.h:370</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_ad05ea5ba061f9397ac8d15d02d77c812"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#ad05ea5ba061f9397ac8d15d02d77c812">llvm::SlotIndexes::hasIndex</a></div><div class="ttdeci">bool hasIndex(const MachineInstr &amp;instr) const</div><div class="ttdoc">Returns true if the given machine instr is mapped to an index, otherwise returns false. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00380">SlotIndexes.h:380</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a32ea768fbb182d6bbe3ff85ae1eb7031"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a32ea768fbb182d6bbe3ff85ae1eb7031">llvm::MachineOperand::isCImm</a></div><div class="ttdeci">bool isCImm() const</div><div class="ttdoc">isCImm - Test if this is a MO_CImmediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00323">MachineOperand.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_a4437506c56127755bed59ee1b30e95b9"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a4437506c56127755bed59ee1b30e95b9">llvm::InlineAsm::getNumOperandRegisters</a></div><div class="ttdeci">static unsigned getNumOperandRegisters(unsigned Flag)</div><div class="ttdoc">getNumOperandRegisters - Extract the number of registers field from the inline asm operand flag...</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00336">InlineAsm.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a490afb5ecb8232428c7ce7b87ef24b43"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a490afb5ecb8232428c7ce7b87ef24b43">llvm::TargetInstrInfo::verifyInstruction</a></div><div class="ttdeci">virtual bool verifyInstruction(const MachineInstr &amp;MI, StringRef &amp;ErrInfo) const</div><div class="ttdoc">Perform target-specific instruction verification. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01511">TargetInstrInfo.h:1511</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00065">MachineBasicBlock.h:65</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a83870b05e73f275887a1e20baa621475"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a83870b05e73f275887a1e20baa621475">llvm::TargetInstrInfo::getCallFrameSetupOpcode</a></div><div class="ttdeci">unsigned getCallFrameSetupOpcode() const</div><div class="ttdoc">These methods return the opcode of the frame setup/destroy instructions if they exist (-1 otherwise)...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00184">TargetInstrInfo.h:184</a></div></div>
<div class="ttc" id="namespacellvm_html_a8d508f23e2580095561902c39911fb9b"><div class="ttname"><a href="namespacellvm.html#a8d508f23e2580095561902c39911fb9b">llvm::classifyEHPersonality</a></div><div class="ttdeci">EHPersonality classifyEHPersonality(const Value *Pers)</div><div class="ttdoc">See if the given exception handling personality function is one that we understand. </div><div class="ttdef"><b>Definition:</b> <a href="EHPersonalities_8cpp_source.html#l00021">EHPersonalities.cpp:21</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_aaf0c07cc1cdb9c78c6dfdfdd5913420a"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#aaf0c07cc1cdb9c78c6dfdfdd5913420a">llvm::SlotIndexes::getMBBStartIdx</a></div><div class="ttdeci">SlotIndex getMBBStartIdx(unsigned Num) const</div><div class="ttdoc">Returns the first index in the given basic block number. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00464">SlotIndexes.h:464</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegAliasIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegAliasIterator.html">llvm::MCRegAliasIterator</a></div><div class="ttdoc">MCRegAliasIterator enumerates all registers aliasing Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00772">MCRegisterInfo.h:772</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html">llvm::AnalysisUsage</a></div><div class="ttdoc">Represent the analysis usage information of a pass. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00042">PassAnalysisSupport.h:42</a></div></div>
<div class="ttc" id="SIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a></div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l06318">SIInstrInfo.cpp:6318</a></div></div>
<div class="ttc" id="namespacellvm_html_a79d4face7022f4be1d51b785a83de44f"><div class="ttname"><a href="namespacellvm.html#a79d4face7022f4be1d51b785a83de44f">llvm::df_ext_begin</a></div><div class="ttdeci">df_ext_iterator&lt; T, SetTy &gt; df_ext_begin(const T &amp;G, SetTy &amp;S)</div><div class="ttdef"><b>Definition:</b> <a href="DepthFirstIterator_8h_source.html#l00239">DepthFirstIterator.h:239</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a999795324f5e7c578a97992d780080f1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a999795324f5e7c578a97992d780080f1">llvm::MachineInstr::hasOneMemOperand</a></div><div class="ttdeci">bool hasOneMemOperand() const</div><div class="ttdoc">Return true if this instruction has exactly one MachineMemOperand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00582">MachineInstr.h:582</a></div></div>
<div class="ttc" id="DenseSet_8h_html"><div class="ttname"><a href="DenseSet_8h.html">DenseSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a60907035da962ba7bea74ffb9af977bd"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a60907035da962ba7bea74ffb9af977bd">llvm::LaneBitmask::none</a></div><div class="ttdeci">constexpr bool none() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00051">LaneBitmask.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a666dc30b9326da6b9e69740a241df89d"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a666dc30b9326da6b9e69740a241df89d">llvm::MachineRegisterInfo::reg_nodbg_empty</a></div><div class="ttdeci">bool reg_nodbg_empty(Register RegNo) const</div><div class="ttdoc">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00377">MachineRegisterInfo.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1numbers_html_a92f4283d4e0e2ea1776894b3ae93640f"><div class="ttname"><a href="namespacellvm_1_1numbers.html#a92f4283d4e0e2ea1776894b3ae93640f">llvm::numbers::e</a></div><div class="ttdeci">constexpr double e</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00057">MathExtras.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionPass_html"><div class="ttname"><a href="classllvm_1_1FunctionPass.html">llvm::FunctionPass</a></div><div class="ttdoc">FunctionPass class - This class is used to implement most global optimizations. </div><div class="ttdef"><b>Definition:</b> <a href="Pass_8h_source.html#l00282">Pass.h:282</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a391694f8040173dc0670bd273b170502"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a391694f8040173dc0670bd273b170502">llvm::MachineInstr::isRegTiedToDefOperand</a></div><div class="ttdeci">bool isRegTiedToDefOperand(unsigned UseOpIdx, unsigned *DefOpIdx=nullptr) const</div><div class="ttdoc">Return true if the use operand of the specified index is tied to a def operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01379">MachineInstr.h:1379</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af14d27fb00fd2058e8da7eec1489df19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</div><div class="ttdoc">Return a subclass of the specified register class A so that each register in it has a sub-register of...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00263">TargetRegisterInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7d0764332d0d09b2fe5ef6719865e5ae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const</div><div class="ttdoc">def_empty - Return true if there are no instructions defining the specified register (it may be live-...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00426">MachineRegisterInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_a75bbfe8114f6c9f657eab3635862096a"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a75bbfe8114f6c9f657eab3635862096a">llvm::SlotIndexes::MBBIndexBegin</a></div><div class="ttdeci">MBBIndexIterator MBBIndexBegin() const</div><div class="ttdoc">Returns an iterator for the begin of the idx2MBBMap. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00502">SlotIndexes.h:502</a></div></div>
<div class="ttc" id="classllvm_1_1InlineAsm_html_aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#aeaf6e8fbc4d66d8b6073bde20d2f53bcad8e4e0d44daebe8c07cf5d6d60a4fc30">llvm::InlineAsm::MIOp_FirstOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00217">InlineAsm.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6b80a63a15baed24b80b6a1f2b127f45"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00657">MachineRegisterInfo.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00337">Attributes.h:337</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a3e34b01a03b81fb60c034eb05e537978"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a3e34b01a03b81fb60c034eb05e537978">llvm::MachineBasicBlock::const_succ_iterator</a></div><div class="ttdeci">std::vector&lt; MachineBasicBlock * &gt;::const_iterator const_succ_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00255">MachineBasicBlock.h:255</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a1f475b0df44ebd7169e720fa1bf9169e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a1f475b0df44ebd7169e720fa1bf9169e">llvm::SmallPtrSetImpl::count</a></div><div class="ttdeci">size_type count(ConstPtrType Ptr) const</div><div class="ttdoc">count - Return 1 if the specified pointer is in the set, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00381">SmallPtrSet.h:381</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__node__impl_html_af719fc783be6589465137d997701a432"><div class="ttname"><a href="classllvm_1_1ilist__node__impl.html#af719fc783be6589465137d997701a432">llvm::ilist_node_impl::getIterator</a></div><div class="ttdeci">self_iterator getIterator()</div><div class="ttdef"><b>Definition:</b> <a href="ilist__node_8h_source.html#l00081">ilist_node.h:81</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a25c117ac45bfbbcf69dc0b674db2d1ea"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a25c117ac45bfbbcf69dc0b674db2d1ea">llvm::LiveIntervals::getInterval</a></div><div class="ttdeci">LiveInterval &amp; getInterval(Register Reg)</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00114">LiveIntervals.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed8219ac18128c2d2a0003c52146ddb4"><div class="ttname"><a href="classllvm_1_1LLT.html#aed8219ac18128c2d2a0003c52146ddb4">llvm::LLT::getAddressSpace</a></div><div class="ttdeci">unsigned getAddressSpace() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00157">LowLevelTypeImpl.h:157</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_afd9b9b8655c008bf6cd6afb05d41b69e"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#afd9b9b8655c008bf6cd6afb05d41b69e">llvm::MachineBasicBlock::predecessors</a></div><div class="ttdeci">iterator_range&lt; pred_iterator &gt; predecessors()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00297">MachineBasicBlock.h:297</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ab419785650ef9728b5305d220179017c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ab419785650ef9728b5305d220179017c">llvm::MachineInstr::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, bool IsStandalone=true, bool SkipOpers=false, bool SkipDebugLoc=false, bool AddNewLine=true, const TargetInstrInfo *TII=nullptr) const</div><div class="ttdoc">Print this MI to OS. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01454">MachineInstr.cpp:1454</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a5b83266ee091a07ac1702d0e8c4a1937"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a5b83266ee091a07ac1702d0e8c4a1937">llvm::LiveIntervals::getMBBFromIndex</a></div><div class="ttdeci">MachineBasicBlock * getMBBFromIndex(SlotIndex index) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00255">LiveIntervals.h:255</a></div></div>
<div class="ttc" id="DenseMap_8h_html"><div class="ttname"><a href="DenseMap_8h.html">DenseMap.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ae73582bbbc71758dcac70cd8c56210e4"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ae73582bbbc71758dcac70cd8c56210e4">llvm::MachineRegisterInfo::getNumVirtRegs</a></div><div class="ttdeci">unsigned getNumVirtRegs() const</div><div class="ttdoc">getNumVirtRegs - Return the number of virtual registers created. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00754">MachineRegisterInfo.h:754</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a17bd0f1ec8263f735f29dd8840b7188f"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a17bd0f1ec8263f735f29dd8840b7188f">llvm::LiveIntervals::getMBBStartIdx</a></div><div class="ttdeci">SlotIndex getMBBStartIdx(const MachineBasicBlock *mbb) const</div><div class="ttdoc">Return the first index in the given basic block. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00236">LiveIntervals.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a9fffac2512fe651f0d5e37e27f5bd51c"><div class="ttname"><a href="classllvm_1_1Function.html#a9fffac2512fe651f0d5e37e27f5bd51c">llvm::Function::getContext</a></div><div class="ttdeci">LLVMContext &amp; getContext() const</div><div class="ttdoc">getContext - Return a reference to the LLVMContext associated with this function. ...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00223">Function.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a6321b189ea8fd5058663f8a87d6c23e9"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a6321b189ea8fd5058663f8a87d6c23e9">llvm::MachineBasicBlock::succ_begin</a></div><div class="ttdeci">succ_iterator succ_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00280">MachineBasicBlock.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndexes_html_a662867d9274595cdac0092afa45888be"><div class="ttname"><a href="classllvm_1_1SlotIndexes.html#a662867d9274595cdac0092afa45888be">llvm::SlotIndexes::getMBBEndIdx</a></div><div class="ttdeci">SlotIndex getMBBEndIdx(unsigned Num) const</div><div class="ttdoc">Returns the last index in the given basic block number. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00474">SlotIndexes.h:474</a></div></div>
<div class="ttc" id="classllvm_1_1LiveVariables_html_a434b7516027126339021e18d66c34864"><div class="ttname"><a href="classllvm_1_1LiveVariables.html#a434b7516027126339021e18d66c34864">llvm::LiveVariables::getVarInfo</a></div><div class="ttdeci">VarInfo &amp; getVarInfo(unsigned RegIdx)</div><div class="ttdoc">getVarInfo - Return the VarInfo structure for the specified VIRTUAL register. </div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8cpp_source.html#l00085">LiveVariables.cpp:85</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_a0dfb0c744373d4b6112eb343a5b07fc7"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#a0dfb0c744373d4b6112eb343a5b07fc7">llvm::TargetInstrInfo::analyzeBranch</a></div><div class="ttdeci">virtual bool analyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify=false) const</div><div class="ttdoc">Analyze the branching code at the end of MBB, returning true if it cannot be understood (e...</div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l00598">TargetInstrInfo.h:598</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab1063ce5e180c89490fae50511a46a29"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab1063ce5e180c89490fae50511a46a29">llvm::MachineFunction::front</a></div><div class="ttdeci">const MachineBasicBlock &amp; front() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00663">MachineFunction.h:663</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab644fcf07a4c2708333cf66276282357"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab644fcf07a4c2708333cf66276282357">llvm::MachineBasicBlock::pred_begin</a></div><div class="ttdeci">pred_iterator pred_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00264">MachineBasicBlock.h:264</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_ac8624043115fb3a5076c964820001b61"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#ac8624043115fb3a5076c964820001b61">llvm::SmallVectorBase::size</a></div><div class="ttdeci">size_t size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00052">SmallVector.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetInstrInfo_html_abda2e966ced4c77ce8a78e5e063e07cd"><div class="ttname"><a href="classllvm_1_1TargetInstrInfo.html#abda2e966ced4c77ce8a78e5e063e07cd">llvm::TargetInstrInfo::isPredicated</a></div><div class="ttdeci">virtual bool isPredicated(const MachineInstr &amp;MI) const</div><div class="ttdoc">Returns true if the instruction is already predicated. </div><div class="ttdef"><b>Definition:</b> <a href="TargetInstrInfo_8h_source.html#l01295">TargetInstrInfo.h:1295</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a42020afbcac5113c831c00294a0ac37f"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a42020afbcac5113c831c00294a0ac37f">llvm::MachineInstr::isDebugInstr</a></div><div class="ttdeci">bool isDebugInstr() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01059">MachineInstr.h:1059</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ad9c9c8915579c517eff56e638c1a643c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ad9c9c8915579c517eff56e638c1a643c">llvm::MachineFunction::print</a></div><div class="ttdeci">void print(raw_ostream &amp;OS, const SlotIndexes *=nullptr) const</div><div class="ttdoc">print - Print out the MachineFunction in a format suitable for debugging to the specified stream...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8cpp_source.html#l00503">MachineFunction.cpp:503</a></div></div>
<div class="ttc" id="namespacellvm_html_a89dacc902076da63a90aefcb2f5dbbe3"><div class="ttname"><a href="namespacellvm.html#a89dacc902076da63a90aefcb2f5dbbe3">llvm::verify</a></div><div class="ttdeci">bool verify(const TargetRegisterInfo &amp;TRI) const</div><div class="ttdoc">Check that information hold by this instance make sense for the given TRI. </div></div>
<div class="ttc" id="classllvm_1_1LiveStacks_html"><div class="ttname"><a href="classllvm_1_1LiveStacks.html">llvm::LiveStacks</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveStacks_8h_source.html#l00031">LiveStacks.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantFP_html_a7faf4e0334b77ab527e4b45e3a1f4d65"><div class="ttname"><a href="classllvm_1_1ConstantFP.html#a7faf4e0334b77ab527e4b45e3a1f4d65">llvm::ConstantFP::getValueAPF</a></div><div class="ttdeci">const APFloat &amp; getValueAPF() const</div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00302">Constants.h:302</a></div></div>
<div class="ttc" id="structllvm_1_1LiveVariables_1_1VarInfo_html_a65c816771eca7465f5e3e0bb6624ad88"><div class="ttname"><a href="structllvm_1_1LiveVariables_1_1VarInfo.html#a65c816771eca7465f5e3e0bb6624ad88">llvm::LiveVariables::VarInfo::Kills</a></div><div class="ttdeci">std::vector&lt; MachineInstr * &gt; Kills</div><div class="ttdoc">Kills - List of MachineInstruction&amp;#39;s which are the last use of this virtual register (kill it) in the...</div><div class="ttdef"><b>Definition:</b> <a href="LiveVariables_8h_source.html#l00089">LiveVariables.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImplBase_html_a0e1c3175b0ac22fe3853651c28e1ecb8"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImplBase.html#a0e1c3175b0ac22fe3853651c28e1ecb8">llvm::SmallPtrSetImplBase::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00092">SmallPtrSet.h:92</a></div></div>
<div class="ttc" id="classllvm_1_1VNInfo_html_ad989a0c1b26066308798f4d11a0e69df"><div class="ttname"><a href="classllvm_1_1VNInfo.html#ad989a0c1b26066308798f4d11a0e69df">llvm::VNInfo::id</a></div><div class="ttdeci">unsigned id</div><div class="ttdoc">The ID number of this value. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00057">LiveInterval.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a7695bd2e20788ffc4b645533c018f26e"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a7695bd2e20788ffc4b645533c018f26e">llvm::MCInstrDesc::getOperandConstraint</a></div><div class="ttdeci">int getOperandConstraint(unsigned OpNum, MCOI::OperandConstraint Constraint) const</div><div class="ttdoc">Returns the value of the specific constraint if it is set. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00212">MCInstrDesc.h:212</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="structllvm_1_1df__ext__iterator_html"><div class="ttname"><a href="structllvm_1_1df__ext__iterator.html">llvm::df_ext_iterator</a></div><div class="ttdef"><b>Definition:</b> <a href="DepthFirstIterator_8h_source.html#l00233">DepthFirstIterator.h:233</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa2dfd6ae7ded046f5e5e03e0f745d5c3"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa2dfd6ae7ded046f5e5e03e0f745d5c3">llvm::MachineInstr::findTiedOperandIdx</a></div><div class="ttdeci">unsigned findTiedOperandIdx(unsigned OpIdx) const</div><div class="ttdoc">Given the index of a tied register operand, find the operand it is tied to. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01075">MachineInstr.cpp:1075</a></div></div>
<div class="ttc" id="classllvm_1_1ilist__iterator_html"><div class="ttname"><a href="classllvm_1_1ilist__iterator.html">llvm::ilist_iterator</a></div><div class="ttdoc">Iterator for intrusive lists based on ilist_node. </div><div class="ttdef"><b>Definition:</b> <a href="ilist__iterator_8h_source.html#l00057">ilist_iterator.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a5c2526062a291ca7d78fe98bbf66edb7"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a5c2526062a291ca7d78fe98bbf66edb7">llvm::LiveRange::covers</a></div><div class="ttdeci">bool covers(const LiveRange &amp;Other) const</div><div class="ttdoc">Returns true if all segments of the Other live range are completely covered by this live range...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00494">LiveInterval.cpp:494</a></div></div>
<div class="ttc" id="classllvm_1_1ConstMIBundleOperands_html"><div class="ttname"><a href="classllvm_1_1ConstMIBundleOperands.html">llvm::ConstMIBundleOperands</a></div><div class="ttdoc">ConstMIBundleOperands - Iterate over all operands in a const bundle of machine instructions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBundle_8h_source.html#l00185">MachineInstrBundle.h:185</a></div></div>
<div class="ttc" id="StackMaps_8h_html"><div class="ttname"><a href="StackMaps_8h.html">StackMaps.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSet_html"><div class="ttname"><a href="classllvm_1_1SmallPtrSet.html">llvm::SmallPtrSet&lt; const MachineBasicBlock *, 8 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8eb9bf17230a1c4329e26935f44d72eb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8eb9bf17230a1c4329e26935f44d72eb">llvm::MachineOperand::isJTI</a></div><div class="ttdeci">bool isJTI() const</div><div class="ttdoc">isJTI - Tests if this is a MO_JumpTableIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00335">MachineOperand.h:335</a></div></div>
<div class="ttc" id="classllvm_1_1ConstantInt_html"><div class="ttname"><a href="classllvm_1_1ConstantInt.html">llvm::ConstantInt</a></div><div class="ttdoc">This is the shared class of boolean and integer constants. </div><div class="ttdef"><b>Definition:</b> <a href="Constants_8h_source.html#l00083">Constants.h:83</a></div></div>
<div class="ttc" id="StringRef_8h_html"><div class="ttname"><a href="StringRef_8h.html">StringRef.h</a></div></div>
<div class="ttc" id="namespacellvm_html_a81b52e18d84e3cc61df7e897bba1b259"><div class="ttname"><a href="namespacellvm.html#a81b52e18d84e3cc61df7e897bba1b259">llvm::max</a></div><div class="ttdeci">Align max(MaybeAlign Lhs, Align Rhs)</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00390">Alignment.h:390</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_a11045c7973ab24a8d6315b61fa337d4e"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#a11045c7973ab24a8d6315b61fa337d4e">llvm::SmallPtrSetImpl::erase</a></div><div class="ttdeci">bool erase(PtrType Ptr)</div><div class="ttdoc">erase - If the set contains the specified pointer, remove it and return true, otherwise return false...</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00377">SmallPtrSet.h:377</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a0b73244049319d841fd11a238f35b5d1"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a0b73244049319d841fd11a238f35b5d1">llvm::SlotIndex::isSameInstr</a></div><div class="ttdeci">static bool isSameInstr(SlotIndex A, SlotIndex B)</div><div class="ttdoc">isSameInstr - Return true if A and B refer to the same instruction. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00197">SlotIndexes.h:197</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aa5ff177bc1498508696aaf27235db3fc"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aa5ff177bc1498508696aaf27235db3fc">llvm::MachineInstr::memoperands_begin</a></div><div class="ttdeci">mmo_iterator memoperands_begin() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00567">MachineInstr.h:567</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a3fc869c7f6d53c3fbb4e572b7821dd05"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a3fc869c7f6d53c3fbb4e572b7821dd05">llvm::LiveRange::const_iterator</a></div><div class="ttdeci">Segments::const_iterator const_iterator</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00212">LiveInterval.h:212</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_aedeaf186a99c875b4196318a4083ff77"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#aedeaf186a99c875b4196318a4083ff77">llvm::MachineOperand::print</a></div><div class="ttdeci">void print(raw_ostream &amp;os, const TargetRegisterInfo *TRI=nullptr, const TargetIntrinsicInfo *IntrinsicInfo=nullptr) const</div><div class="ttdoc">Print the MachineOperand to os. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00706">MachineOperand.cpp:706</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_accb3520c6008297678829eed493b6c68"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#accb3520c6008297678829eed493b6c68">llvm::MachineInstr::isDebugValue</a></div><div class="ttdeci">bool isDebugValue() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01057">MachineInstr.h:1057</a></div></div>
<div class="ttc" id="classllvm_1_1ConnectedVNInfoEqClasses_html"><div class="ttname"><a href="classllvm_1_1ConnectedVNInfoEqClasses.html">llvm::ConnectedVNInfoEqClasses</a></div><div class="ttdoc">ConnectedVNInfoEqClasses - Helper class that can divide VNInfos in a LiveInterval into equivalence cl...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00991">LiveInterval.h:991</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdoc">MachineOperand class - Representation of each machine instruction operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00050">MachineOperand.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector&lt; unsigned, 16 &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a894030fbf6d0f6c70991f05fff650930"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a894030fbf6d0f6c70991f05fff650930">llvm::MachineOperand::isTied</a></div><div class="ttdeci">bool isTied() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00439">MachineOperand.h:439</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aacbd76620ea53c847709ae52426f30f9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aacbd76620ea53c847709ae52426f30f9">llvm::TargetRegisterInfo::isInAllocatableClass</a></div><div class="ttdeci">bool isInAllocatableClass(unsigned RegNo) const</div><div class="ttdoc">Return true if the register is in the allocation of any register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00332">TargetRegisterInfo.h:332</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad21d94ca6aa512e357a993e0e85a921e"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad21d94ca6aa512e357a993e0e85a921e">llvm::MachineOperand::getIntrinsicID</a></div><div class="ttdeci">Intrinsic::ID getIntrinsicID() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00581">MachineOperand.h:581</a></div></div>
<div class="ttc" id="ModuloSchedule_8cpp_html_a27488fd62a85fc5ec4fd4247f8ec22aa"><div class="ttname"><a href="ModuloSchedule_8cpp.html#a27488fd62a85fc5ec4fd4247f8ec22aa">pass</a></div><div class="ttdeci">modulo schedule Modulo Schedule test pass</div><div class="ttdef"><b>Definition:</b> <a href="ModuloSchedule_8cpp_source.html#l02113">ModuloSchedule.cpp:2113</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a86dd1b4ce6ff2d4a0b4593c5f7b2a3fd">llvm::MachineRegisterInfo::isSSA</a></div><div class="ttdeci">bool isSSA() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00185">MachineRegisterInfo.h:185</a></div></div>
<div class="ttc" id="structllvm_1_1df__iterator__default__set_html"><div class="ttname"><a href="structllvm_1_1df__iterator__default__set.html">llvm::df_iterator_default_set</a></div><div class="ttdef"><b>Definition:</b> <a href="DepthFirstIterator_8h_source.html#l00069">DepthFirstIterator.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_ada7de8e2cf4949a58445f955d4d98caa"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#ada7de8e2cf4949a58445f955d4d98caa">llvm::MachineRegisterInfo::isReservedRegUnit</a></div><div class="ttdeci">bool isReservedRegUnit(unsigned Unit) const</div><div class="ttdoc">Returns true when the given register unit is considered reserved. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00657">MachineRegisterInfo.cpp:657</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html"><div class="ttname"><a href="Support_2ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="LiveVariables_8h_html"><div class="ttname"><a href="LiveVariables_8h.html">LiveVariables.h</a></div></div>
<div class="ttc" id="TargetOpcodes_8h_html"><div class="ttname"><a href="TargetOpcodes_8h.html">TargetOpcodes.h</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_a16557440d2a3f444a2f857327c9e50f5a7bebe4a946634233fd55663c6f64e94d"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a7bebe4a946634233fd55663c6f64e94d">llvm::StatepointOpers::NBytesPos</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00162">StackMaps.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7a23b6fb3b79b0c2bf4bf4f0cb042840"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7a23b6fb3b79b0c2bf4bf4f0cb042840">llvm::TargetRegisterInfo::getSubRegIndexLaneMask</a></div><div class="ttdeci">LaneBitmask getSubRegIndexLaneMask(unsigned SubIdx) const</div><div class="ttdoc">Return a bitmask representing the parts of a register that are covered by SubIdx. ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00348">TargetRegisterInfo.h:348</a></div></div>
<div class="ttc" id="EHPersonalities_8h_html"><div class="ttname"><a href="EHPersonalities_8h.html">EHPersonalities.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1LegalityPredicates_html_a082316e51330aeb051eaed458a9f8304"><div class="ttname"><a href="namespacellvm_1_1LegalityPredicates.html#a082316e51330aeb051eaed458a9f8304">llvm::LegalityPredicates::isScalar</a></div><div class="ttdeci">LegalityPredicate isScalar(unsigned TypeIdx)</div><div class="ttdoc">True iff the specified type index is a scalar. </div><div class="ttdef"><b>Definition:</b> <a href="LegalityPredicates_8cpp_source.html#l00057">LegalityPredicates.cpp:57</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_a3496944fcc473dfe584e6615503a7a76"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#a3496944fcc473dfe584e6615503a7a76">llvm::MCInstrDesc::getNumDefs</a></div><div class="ttdeci">unsigned getNumDefs() const</div><div class="ttdoc">Return the number of MachineOperands that are register definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00250">MCInstrDesc.h:250</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_af33de0b50f93d38f9fab12e8adf7ba62"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#af33de0b50f93d38f9fab12e8adf7ba62">llvm::MachineInstr::isVariadic</a></div><div class="ttdeci">bool isVariadic(QueryType Type=IgnoreBundle) const</div><div class="ttdoc">Return true if this instruction can have a variable number of operands. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00656">MachineInstr.h:656</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html"><div class="ttname"><a href="classllvm_1_1RegisterBank.html">llvm::RegisterBank</a></div><div class="ttdoc">This class implements the register bank concept. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00028">RegisterBank.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a38b28a85f818b49d8806c150b8a5b4f7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a38b28a85f818b49d8806c150b8a5b4f7">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00535">MachineOperand.h:535</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a03936a9b37da541420049422204ab206"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a03936a9b37da541420049422204ab206">llvm::MachineBasicBlock::pred_size</a></div><div class="ttdeci">unsigned pred_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00276">MachineBasicBlock.h:276</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="MachineVerifier_8cpp_html_a21e9a4fddcfaf7b8ce1e02b6cbb96373"><div class="ttname"><a href="MachineVerifier_8cpp.html#a21e9a4fddcfaf7b8ce1e02b6cbb96373">INITIALIZE_PASS</a></div><div class="ttdeci">INITIALIZE_PASS(MachineVerifierPass, &quot;machineverifier&quot;, &quot;Verify generated machine code&quot;, false, false) FunctionPass *llvm</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00322">MachineVerifier.cpp:322</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad5bef9f5be828b62f053b3017eb9dbdb"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad5bef9f5be828b62f053b3017eb9dbdb">llvm::MachineOperand::clobbersPhysReg</a></div><div class="ttdeci">static bool clobbersPhysReg(const uint32_t *RegMask, unsigned PhysReg)</div><div class="ttdoc">clobbersPhysReg - Returns true if this RegMask clobbers PhysReg. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00615">MachineOperand.h:615</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a241be1469eeaecff6550f375c7ce9846"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a241be1469eeaecff6550f375c7ce9846">llvm::MachineOperand::getRegMask</a></div><div class="ttdeci">const uint32_t * getRegMask() const</div><div class="ttdoc">getRegMask - Returns a bit mask of registers preserved by this RegMask operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00628">MachineOperand.h:628</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a136fa159d07a92017f3206822f5847cd"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a136fa159d07a92017f3206822f5847cd">llvm::LiveRange::getVNInfoBefore</a></div><div class="ttdeci">VNInfo * getVNInfoBefore(SlotIndex Idx) const</div><div class="ttdoc">getVNInfoBefore - Return the VNInfo that is live up to but not necessarilly including Idx...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00420">LiveInterval.h:420</a></div></div>
<div class="ttc" id="classllvm_1_1LiveInterval_html_af4a07ae5c460ac08439a1a71d15e0166"><div class="ttname"><a href="classllvm_1_1LiveInterval.html#af4a07ae5c460ac08439a1a71d15e0166">llvm::LiveInterval::computeSubRangeUndefs</a></div><div class="ttdeci">void computeSubRangeUndefs(SmallVectorImpl&lt; SlotIndex &gt; &amp;Undefs, LaneBitmask LaneMask, const MachineRegisterInfo &amp;MRI, const SlotIndexes &amp;Indexes) const</div><div class="ttdoc">For a given lane mask LaneMask, compute indexes at which the lane is marked undefined by subregister ...</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8cpp_source.html#l00976">LiveInterval.cpp:976</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">Returns a bitset indexed by physical register number indicating if a register is a special register t...</div></div>
<div class="ttc" id="classllvm_1_1PseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1PseudoSourceValue.html">llvm::PseudoSourceValue</a></div><div class="ttdoc">Special value supplied for machine level alias analysis. </div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00036">PseudoSourceValue.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="MipsDisassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="MipsDisassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="MipsDisassembler_8cpp_source.html#l00580">MipsDisassembler.cpp:580</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="classllvm_1_1AnalysisUsage_html_af22b06a6a4f9df80454071685a0d6a02"><div class="ttname"><a href="classllvm_1_1AnalysisUsage.html#af22b06a6a4f9df80454071685a0d6a02">llvm::AnalysisUsage::setPreservesAll</a></div><div class="ttdeci">void setPreservesAll()</div><div class="ttdoc">Set by analyses that do not transform their input at all. </div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00120">PassAnalysisSupport.h:120</a></div></div>
<div class="ttc" id="Pass_8h_html"><div class="ttname"><a href="Pass_8h.html">Pass.h</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_a305ac7d0553ef0ce21d461f5eabfe71c"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#a305ac7d0553ef0ce21d461f5eabfe71c">llvm::SlotIndex::isEarlyClobber</a></div><div class="ttdeci">bool isEarlyClobber() const</div><div class="ttdoc">isEarlyClobber - Returns true if this is an early-clobber slot. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00229">SlotIndexes.h:229</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8be49bc86b5d01b52b90baf1b4477667"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8be49bc86b5d01b52b90baf1b4477667">llvm::MachineOperand::isRenamable</a></div><div class="ttdeci">bool isRenamable() const</div><div class="ttdoc">isRenamable - Returns true if this register may be renamed, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8cpp_source.html#l00116">MachineOperand.cpp:116</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a76163707e71807054d87648aa5e00dd7"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a76163707e71807054d87648aa5e00dd7">llvm::LiveIntervals::getMBBEndIdx</a></div><div class="ttdeci">SlotIndex getMBBEndIdx(const MachineBasicBlock *mbb) const</div><div class="ttdoc">Return the last index in the given basic block. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00241">LiveIntervals.h:241</a></div></div>
<div class="ttc" id="classllvm_1_1ErrorInfo_html"><div class="ttname"><a href="classllvm_1_1ErrorInfo.html">llvm::ErrorInfo</a></div><div class="ttdoc">Base class for user error types. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2Error_8h_source.html#l00344">Error.h:344</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9eb4aa155c41e60dff42f4e741a0dcf0"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a9eb4aa155c41e60dff42f4e741a0dcf0">llvm::LiveRange::valnos</a></div><div class="ttdeci">VNInfoList valnos</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00203">LiveInterval.h:203</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2147d9005c53d827be55ae88f2395611"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2147d9005c53d827be55ae88f2395611">llvm::MachineRegisterInfo::getReservedRegs</a></div><div class="ttdeci">const BitVector &amp; getReservedRegs() const</div><div class="ttdoc">getReservedRegs - Returns a reference to the frozen set of reserved registers. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00886">MachineRegisterInfo.h:886</a></div></div>
<div class="ttc" id="LiveIntervals_8h_html"><div class="ttname"><a href="LiveIntervals_8h.html">LiveIntervals.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a81626de817a0cb021ff8e915cf1942ed"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a81626de817a0cb021ff8e915cf1942ed">llvm::MachineBasicBlock::succ_size</a></div><div class="ttdeci">unsigned succ_size() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00292">MachineBasicBlock.h:292</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a699598a93a78f8b0376cfb49933cbce7"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a699598a93a78f8b0376cfb49933cbce7">llvm::LiveRange::getValNumInfo</a></div><div class="ttdeci">VNInfo * getValNumInfo(unsigned ValNo)</div><div class="ttdoc">getValNumInfo - Returns pointer to the specified val#. </div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00308">LiveInterval.h:308</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_af3b308e1bfe401f83513bb51e24a1911"><div class="ttname"><a href="classllvm_1_1LLT.html#af3b308e1bfe401f83513bb51e24a1911">llvm::LLT::isPointer</a></div><div class="ttdeci">bool isPointer() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00093">LowLevelTypeImpl.h:93</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1LiveIntervals_html_a6f3043b29023d270fc4bc5062dff7cee"><div class="ttname"><a href="classllvm_1_1LiveIntervals.html#a6f3043b29023d270fc4bc5062dff7cee">llvm::LiveIntervals::getInstructionIndex</a></div><div class="ttdeci">SlotIndex getInstructionIndex(const MachineInstr &amp;Instr) const</div><div class="ttdoc">Returns the base index of the given instruction. </div><div class="ttdef"><b>Definition:</b> <a href="LiveIntervals_8h_source.html#l00226">LiveIntervals.h:226</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_ad85237c6c667e4713efe8921e9c32ac1a062927be2f9d18d9995e64b0779c3dcf"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#ad85237c6c667e4713efe8921e9c32ac1a062927be2f9d18d9995e64b0779c3dcf">llvm::MachineFunctionProperties::Property::RegBankSelected</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a002fd916e7206e01d512eeb06d405cf0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a002fd916e7206e01d512eeb06d405cf0">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00271">MachineInstr.h:271</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a69544ec8658eadeed98245dc37c3a541"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a69544ec8658eadeed98245dc37c3a541">llvm::MachineOperand::isUse</a></div><div class="ttdeci">bool isUse() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00368">MachineOperand.h:368</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_a16557440d2a3f444a2f857327c9e50f5a9bbecb89af184f1fed77a1c2da4904b2"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#a16557440d2a3f444a2f857327c9e50f5a9bbecb89af184f1fed77a1c2da4904b2">llvm::StatepointOpers::IDPos</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00162">StackMaps.h:162</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a93450063916ca1ab1f11bf3304a6ad03"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a93450063916ca1ab1f11bf3304a6ad03">llvm::LiveRange::getNumValNums</a></div><div class="ttdeci">unsigned getNumValNums() const</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00304">LiveInterval.h:304</a></div></div>
<div class="ttc" id="namespacellvm_html_a3e1137200d6e86367be1d605fdc14e6c"><div class="ttname"><a href="namespacellvm.html#a3e1137200d6e86367be1d605fdc14e6c">llvm::set_subtract</a></div><div class="ttdeci">void set_subtract(S1Ty &amp;S1, const S2Ty &amp;S2)</div><div class="ttdoc">set_subtract(A, B) - Compute A := A - B </div><div class="ttdef"><b>Definition:</b> <a href="SetOperations_8h_source.html#l00062">SetOperations.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a4e21760f681d6f97f95c8414e7b83ea5"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a4e21760f681d6f97f95c8414e7b83ea5">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const</div><div class="ttdoc">Return the MachineFunction containing this basic block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00173">MachineBasicBlock.h:173</a></div></div>
<div class="ttc" id="classllvm_1_1SmallPtrSetImpl_html_abf73a826b5d6f739eb4af48ddf14c5b4"><div class="ttname"><a href="classllvm_1_1SmallPtrSetImpl.html#abf73a826b5d6f739eb4af48ddf14c5b4">llvm::SmallPtrSetImpl::begin</a></div><div class="ttdeci">iterator begin() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallPtrSet_8h_source.html#l00396">SmallPtrSet.h:396</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html_ac832da130f4d71a4533a69d98315fb19"><div class="ttname"><a href="classllvm_1_1SlotIndex.html#ac832da130f4d71a4533a69d98315fb19">llvm::SlotIndex::getPrevSlot</a></div><div class="ttdeci">SlotIndex getPrevSlot() const</div><div class="ttdoc">Returns the previous slot in the index list. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00289">SlotIndexes.h:289</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a1100bfbadd996d464150c6a68fa8dc1d"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a1100bfbadd996d464150c6a68fa8dc1d">llvm::MachineBasicBlock::isEHPad</a></div><div class="ttdeci">bool isEHPad() const</div><div class="ttdoc">Returns true if the block is a landing pad. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00383">MachineBasicBlock.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a495b11cf3890ab746d76ef2881f79041"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a495b11cf3890ab746d76ef2881f79041">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">LLVM_NODISCARD bool empty() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00055">SmallVector.h:55</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_acbbbca8e55fe4daa61ede8c0f7b4dd5c"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#acbbbca8e55fe4daa61ede8c0f7b4dd5c">llvm::MachineFunction::verify</a></div><div class="ttdeci">bool verify(Pass *p=nullptr, const char *Banner=nullptr, bool AbortOnError=true) const</div><div class="ttdoc">Run the current MachineFunction through the machine code verifier, useful for debugger use...</div><div class="ttdef"><b>Definition:</b> <a href="MachineVerifier_8cpp_source.html#l00329">MachineVerifier.cpp:329</a></div></div>
<div class="ttc" id="namespacellvm_1_1MCOI_html_ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc"><div class="ttname"><a href="namespacellvm_1_1MCOI.html#ad9dfed338ec3d47f30c593ee49cbf96da62a6ddcdddcce55f836b1720d29f90dc">llvm::MCOI::OPERAND_REGISTER</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00051">MCInstrDesc.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_adf4e7878fc0b3b8dcde545178564190d"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#adf4e7878fc0b3b8dcde545178564190d">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00110">DenseMap.h:110</a></div></div>
<div class="ttc" id="MCTargetOptions_8h_html"><div class="ttname"><a href="MCTargetOptions_8h.html">MCTargetOptions.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html_a72988cca7ab2262ef68fdd0c5ae54940"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html#a72988cca7ab2262ef68fdd0c5ae54940">llvm::LaneBitmask::any</a></div><div class="ttdeci">constexpr bool any() const</div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00052">LaneBitmask.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1LiveRange_1_1Segment_html_ac3d1b43d371bc68742232ec51d4a6321"><div class="ttname"><a href="structllvm_1_1LiveRange_1_1Segment.html#ac3d1b43d371bc68742232ec51d4a6321">llvm::LiveRange::Segment::valno</a></div><div class="ttdeci">VNInfo * valno</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00164">LiveInterval.h:164</a></div></div>
<div class="ttc" id="structllvm_1_1MachineBasicBlock_1_1RegisterMaskPair_html"><div class="ttname"><a href="structllvm_1_1MachineBasicBlock_1_1RegisterMaskPair.html">llvm::MachineBasicBlock::RegisterMaskPair</a></div><div class="ttdoc">Pair of physical register and lane mask. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00071">MachineBasicBlock.h:71</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ad7213433bd60dc33020246384dc18b9b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ad7213433bd60dc33020246384dc18b9b">llvm::MachineOperand::isFI</a></div><div class="ttdeci">bool isFI() const</div><div class="ttdoc">isFI - Tests if this is a MO_FrameIndex operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00329">MachineOperand.h:329</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html">llvm::StatepointOpers</a></div><div class="ttdoc">MI-level Statepoint operands. </div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00154">StackMaps.h:154</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a856266240556bbae90bc5ba75c156eef"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a856266240556bbae90bc5ba75c156eef">llvm::MachineBasicBlock::getBasicBlock</a></div><div class="ttdeci">const BasicBlock * getBasicBlock() const</div><div class="ttdoc">Return the LLVM basic block that this instance corresponded to originally. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00150">MachineBasicBlock.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a218bf4a49a8808ebb854ec9b89907904"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a218bf4a49a8808ebb854ec9b89907904">llvm::MachineRegisterInfo::tracksLiveness</a></div><div class="ttdeci">bool tracksLiveness() const</div><div class="ttdoc">tracksLiveness - Returns true when tracking register liveness accurately. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00197">MachineRegisterInfo.h:197</a></div></div>
<div class="ttc" id="namespacellvm_html_a4db2f71d62968b2be3c4bffc5050d8c7"><div class="ttname"><a href="namespacellvm.html#a4db2f71d62968b2be3c4bffc5050d8c7">llvm::dyn_cast</a></div><div class="ttdeci">LLVM_NODISCARD std::enable_if&lt;!is_simple_type&lt; Y &gt;::value, typename cast_retty&lt; X, const Y &gt;::ret_type &gt;::type dyn_cast(const Y &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="Casting_8h_source.html#l00332">Casting.h:332</a></div></div>
<div class="ttc" id="Profile_8cpp_html_a1f5ab05b3305a959d954b796c63807c4"><div class="ttname"><a href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a></div><div class="ttdeci">uint32_t Size</div><div class="ttdef"><b>Definition:</b> <a href="Profile_8cpp_source.html#l00046">Profile.cpp:46</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_abf86e1383aec181a5a2d9967eb8070fd"><div class="ttname"><a href="classllvm_1_1BitVector.html#abf86e1383aec181a5a2d9967eb8070fd">llvm::BitVector::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdoc">size - Returns the number of bits in this bitvector. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00169">BitVector.h:169</a></div></div>
<div class="ttc" id="structllvm_1_1LiveRange_1_1Segment_html_afe8e59ffc86cb1736116e4dc8b86e26f"><div class="ttname"><a href="structllvm_1_1LiveRange_1_1Segment.html#afe8e59ffc86cb1736116e4dc8b86e26f">llvm::LiveRange::Segment::end</a></div><div class="ttdeci">SlotIndex end</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00163">LiveInterval.h:163</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_adc8f1be4a77ae671ac139d5f06b44deb"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#adc8f1be4a77ae671ac139d5f06b44deb">llvm::MachineBasicBlock::isSuccessor</a></div><div class="ttdeci">bool isSuccessor(const MachineBasicBlock *MBB) const</div><div class="ttdoc">Return true if the specified MBB is a successor of this block. </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8cpp_source.html#l00817">MachineBasicBlock.cpp:817</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#af269b990800f72c7cf535c407e8e639ba97561985119c4a774e3ec6439240fa80">llvm::MachineOperand::MO_FrameIndex</a></div><div class="ttdoc">Abstract Stack Frame Index. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00058">MachineOperand.h:58</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ae68d159179d37dc7969439d842e2644f"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ae68d159179d37dc7969439d842e2644f">llvm::MachineFunction::getTarget</a></div><div class="ttdeci">const LLVMTargetMachine &amp; getTarget() const</div><div class="ttdoc">getTarget - Return the target machine this machine code is compiled with </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00465">MachineFunction.h:465</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7f2602cf77af82396115293302557ee0"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7f2602cf77af82396115293302557ee0">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness</a></div><div class="ttdeci">bool shouldTrackSubRegLiveness(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Returns true if liveness for register class RC should be tracked at the subregister level...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00214">MachineRegisterInfo.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a53408c95a7bfb5443b43fb2134c3eb23"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a53408c95a7bfb5443b43fb2134c3eb23">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::count</a></div><div class="ttdeci">size_type count(const_arg_type_t&lt; KeyT &gt; Val) const</div><div class="ttdoc">Return 1 if the specified key is in the map, 0 otherwise. </div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00145">DenseMap.h:145</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7c5f0ef161b5b4dedad2e9aac9fcfee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7c5f0ef161b5b4dedad2e9aac9fcfee7">llvm::MachineOperand::isSymbol</a></div><div class="ttdeci">bool isSymbol() const</div><div class="ttdoc">isSymbol - Tests if this is a MO_ExternalSymbol operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00339">MachineOperand.h:339</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae45a9559b6fd1578fb4d12f341cbed57"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae45a9559b6fd1578fb4d12f341cbed57">llvm::MachineInstr::isDebugEntryValue</a></div><div class="ttdeci">bool isDebugEntryValue() const</div><div class="ttdoc">A DBG_VALUE is an entry value iff its debug expression contains the DW_OP_LLVM_entry_value operation...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00826">MachineInstr.cpp:826</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a9839b7e1d8811ea9d41f901ab6a0f23b"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a9839b7e1d8811ea9d41f901ab6a0f23b">llvm::MachineInstr::getNumExplicitDefs</a></div><div class="ttdeci">unsigned getNumExplicitDefs() const</div><div class="ttdoc">Returns the number of non-implicit definitions. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00718">MachineInstr.cpp:718</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a98d240595236bf85bf1a5c5ba594bdba"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a98d240595236bf85bf1a5c5ba594bdba">llvm::MachineBasicBlock::liveins</a></div><div class="ttdeci">iterator_range&lt; livein_iterator &gt; liveins() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00360">MachineBasicBlock.h:360</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4c9594c955fec80c73ddd964b5efd554"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4c9594c955fec80c73ddd964b5efd554">llvm::MachineOperand::isReg</a></div><div class="ttdeci">bool isReg() const</div><div class="ttdoc">isReg - Tests if this is a MO_Register operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00319">MachineOperand.h:319</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_a9a5e7c523f12f9f164b786769de1ca47"><div class="ttname"><a href="classllvm_1_1LiveRange.html#a9a5e7c523f12f9f164b786769de1ca47">llvm::LiveRange::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00214">LiveInterval.h:214</a></div></div>
<div class="ttc" id="classllvm_1_1StatepointOpers_html_abf26b6b7cb060861cfbe57cbabf4ca00ac811aed677b40efbe1693a2a91c0865c"><div class="ttname"><a href="classllvm_1_1StatepointOpers.html#abf26b6b7cb060861cfbe57cbabf4ca00ac811aed677b40efbe1693a2a91c0865c">llvm::StatepointOpers::FlagsOffset</a></div><div class="ttdef"><b>Definition:</b> <a href="StackMaps_8h_source.html#l00166">StackMaps.h:166</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a55190f9c5dcc985095363d61aa37bea1"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a55190f9c5dcc985095363d61aa37bea1">llvm::MCRegisterInfo::subregs</a></div><div class="ttdeci">iterator_range&lt; mc_subreg_iterator &gt; subregs(MCRegister Reg) const</div><div class="ttdoc">Return an iterator range over all sub-registers of Reg, excluding Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00302">MCRegisterInfo.h:302</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_a8ca8dc10ba312fe796d01b0f25b315f8"><div class="ttname"><a href="classllvm_1_1StringRef.html#a8ca8dc10ba312fe796d01b0f25b315f8">llvm::StringRef::data</a></div><div class="ttdeci">LLVM_NODISCARD const char * data() const</div><div class="ttdoc">data - Get a pointer to the start of the string (which may not be null terminated). </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00143">StringRef.h:143</a></div></div>
<div class="ttc" id="classllvm_1_1AttributeList_html_af1b2e1e6ac9ea6e649a0d04f96170863"><div class="ttname"><a href="classllvm_1_1AttributeList.html#af1b2e1e6ac9ea6e649a0d04f96170863">llvm::AttributeList::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Equivalent to hasAttribute(AttributeList::FunctionIndex, Kind) but may be faster. ...</div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8cpp_source.html#l01314">Attributes.cpp:1314</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a682028ac4a06c9e3550fa8e6e1909fa9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a682028ac4a06c9e3550fa8e6e1909fa9">llvm::MachineInstr::mayLoad</a></div><div class="ttdeci">bool mayLoad(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Return true if this instruction could possibly read memory. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00856">MachineInstr.h:856</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acbf941f3063f77e3b9cc2c6dad202a87"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00648">MachineRegisterInfo.h:648</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="classllvm_1_1MachineFunctionProperties_html_aacef05f16d3e71703f08bb4677e1d7a2"><div class="ttname"><a href="classllvm_1_1MachineFunctionProperties.html#aacef05f16d3e71703f08bb4677e1d7a2">llvm::MachineFunctionProperties::hasProperty</a></div><div class="ttdeci">bool hasProperty(Property P) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00158">MachineFunction.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1LiveStacks_html_a175347f1f4ac65bea13e335b31b25a3f"><div class="ttname"><a href="classllvm_1_1LiveStacks.html#a175347f1f4ac65bea13e335b31b25a3f">llvm::LiveStacks::hasInterval</a></div><div class="ttdeci">bool hasInterval(int Slot) const</div><div class="ttdef"><b>Definition:</b> <a href="LiveStacks_8h_source.html#l00078">LiveStacks.h:78</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa21b132afc12ed3cead7a879506f277a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a></div><div class="ttdeci">static def_iterator def_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00387">MachineRegisterInfo.h:387</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a92cdfea40c9dcc4eacc9bf32ea03d50e"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a92cdfea40c9dcc4eacc9bf32ea03d50e">llvm::RegisterBank::getSize</a></div><div class="ttdeci">unsigned getSize() const</div><div class="ttdoc">Get the maximal size in bits that fits in this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00054">RegisterBank.h:54</a></div></div>
<div class="ttc" id="AArch64PromoteConstant_8cpp_html_a90f8350fecae261c25be85d38b451bff"><div class="ttname"><a href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></div><div class="ttdeci">aarch64 promote const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64PromoteConstant_8cpp_source.html#l00232">AArch64PromoteConstant.cpp:232</a></div></div>
<div class="ttc" id="namespacellvm_html_a2cdb63ce3baf9ea9a1f86aed27f40fe8"><div class="ttname"><a href="namespacellvm.html#a2cdb63ce3baf9ea9a1f86aed27f40fe8">llvm::isPreISelGenericOpcode</a></div><div class="ttdeci">bool isPreISelGenericOpcode(unsigned Opcode)</div><div class="ttdoc">Check whether the given Opcode is a generic opcode that is not supposed to appear after ISel...</div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00030">TargetOpcodes.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1aa4357710f3fd6e616e13b5c16dc0d8"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">llvm::BitVector::set_bits</a></div><div class="ttdeci">iterator_range&lt; const_set_bits_iterator &gt; set_bits() const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00129">BitVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a6f77e4e800ba4dffd63e8ddb330062aa"><div class="ttname"><a href="classllvm_1_1Function.html#a6f77e4e800ba4dffd63e8ddb330062aa">llvm::Function::getPersonalityFn</a></div><div class="ttdeci">Constant * getPersonalityFn() const</div><div class="ttdoc">Get the personality function associated with this function. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l01484">Function.cpp:1484</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00486">MachineInstr.h:486</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a4046212ebc647b17e811837ae4ea3afd"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a4046212ebc647b17e811837ae4ea3afd">llvm::MachineOperand::isKill</a></div><div class="ttdeci">bool isKill() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00388">MachineOperand.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a2bc91c8c4ae44be6b6fc4c6d9c01bc5f"><div class="ttname"><a href="classllvm_1_1LLT.html#a2bc91c8c4ae44be6b6fc4c6d9c01bc5f">llvm::LLT::getNumElements</a></div><div class="ttdeci">uint16_t getNumElements() const</div><div class="ttdoc">Returns the number of elements in a vector LLT. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00099">LowLevelTypeImpl.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1Pass_html_af94c014e968489e96c7d4353a84ad7f5"><div class="ttname"><a href="classllvm_1_1Pass.html#af94c014e968489e96c7d4353a84ad7f5">llvm::Pass::getAnalysisIfAvailable</a></div><div class="ttdeci">AnalysisType * getAnalysisIfAvailable() const</div><div class="ttdoc">getAnalysisIfAvailable&lt;AnalysisType&gt;() - Subclasses use this function to get analysis information tha...</div><div class="ttdef"><b>Definition:</b> <a href="PassAnalysisSupport_8h_source.html#l00201">PassAnalysisSupport.h:201</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="SmallVector_8h_html"><div class="ttname"><a href="SmallVector_8h.html">SmallVector.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00199">MCInstrDesc.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1BitmaskEnumDetail_html_a57281a2e15e74e18c8697f5db821262b"><div class="ttname"><a href="namespacellvm_1_1BitmaskEnumDetail.html#a57281a2e15e74e18c8697f5db821262b">llvm::BitmaskEnumDetail::Mask</a></div><div class="ttdeci">std::underlying_type&lt; E &gt;::type Mask()</div><div class="ttdoc">Get a bitmask with 1s in all places up to the high-order bit of E&amp;#39;s largest value. </div><div class="ttdef"><b>Definition:</b> <a href="BitmaskEnum_8h_source.html#l00080">BitmaskEnum.h:80</a></div></div>
<div class="ttc" id="MachineFunctionPass_8h_html"><div class="ttname"><a href="MachineFunctionPass_8h.html">MachineFunctionPass.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCAsmInfo_html_af2741cb32381997a1e0f074f63d977ae"><div class="ttname"><a href="classllvm_1_1MCAsmInfo.html#af2741cb32381997a1e0f074f63d977ae">llvm::MCAsmInfo::getExceptionHandlingType</a></div><div class="ttdeci">ExceptionHandling getExceptionHandlingType() const</div><div class="ttdef"><b>Definition:</b> <a href="MCAsmInfo_8h_source.html#l00602">MCAsmInfo.h:602</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00278">SIDefines.h:278</a></div></div>
<div class="ttc" id="classuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="LiveInterval_8h_html"><div class="ttname"><a href="LiveInterval_8h.html">LiveInterval.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aee50fcacb786c1fc56168a0c55a4e934"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aee50fcacb786c1fc56168a0c55a4e934">llvm::MCInstrDesc::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const</div><div class="ttdoc">Return the opcode number for this descriptor. </div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00228">MCInstrDesc.h:228</a></div></div>
<div class="ttc" id="Casting_8h_html"><div class="ttname"><a href="Casting_8h.html">Casting.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine. </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00065">TargetMachine.h:65</a></div></div>
<div class="ttc" id="SIOptimizeExecMasking_8cpp_html_a9f2e59104ff29fd8ad0707fc4a1bac1f"><div class="ttname"><a href="SIOptimizeExecMasking_8cpp.html#a9f2e59104ff29fd8ad0707fc4a1bac1f">isLiveOut</a></div><div class="ttdeci">static bool isLiveOut(const MachineBasicBlock &amp;MBB, unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="SIOptimizeExecMasking_8cpp_source.html#l00259">SIOptimizeExecMasking.cpp:259</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_a41442bb3685624e934583206ea432ac9"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#a41442bb3685624e934583206ea432ac9">llvm::MCOperandInfo::getGenericTypeIndex</a></div><div class="ttdeci">unsigned getGenericTypeIndex() const</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00114">MCInstrDesc.h:114</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2dbc79cfed570a9127d2853385162bdf"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2dbc79cfed570a9127d2853385162bdf">llvm::MachineInstr::isBarrier</a></div><div class="ttdeci">bool isBarrier(QueryType Type=AnyInBundle) const</div><div class="ttdoc">Returns true if the specified instruction stops control flow from executing the instruction immediate...</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00689">MachineInstr.h:689</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_aa42c3828ac3f788f2ef3ff6fa46e4926"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#aa42c3828ac3f788f2ef3ff6fa46e4926">llvm::MachineFrameInfo::getPristineRegs</a></div><div class="ttdeci">BitVector getPristineRegs(const MachineFunction &amp;MF) const</div><div class="ttdoc">Return a set of physical registers that are pristine. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8cpp_source.html#l00114">MachineFrameInfo.cpp:114</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_afe1784e242ce66da6029b3a681896bd2"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#afe1784e242ce66da6029b3a681896bd2">llvm::MachineOperand::isMBB</a></div><div class="ttdeci">bool isMBB() const</div><div class="ttdoc">isMBB - Tests if this is a MO_MachineBasicBlock operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00327">MachineOperand.h:327</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="classllvm_1_1FixedStackPseudoSourceValue_html"><div class="ttname"><a href="classllvm_1_1FixedStackPseudoSourceValue.html">llvm::FixedStackPseudoSourceValue</a></div><div class="ttdoc">A specialized PseudoSourceValue for holding FixedStack values, which must include a frame index...</div><div class="ttdef"><b>Definition:</b> <a href="PseudoSourceValue_8h_source.html#l00095">PseudoSourceValue.h:95</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="PPCCTRLoops_8cpp_html_a593cc2f204f7b2edc16ee222c37c3196"><div class="ttname"><a href="PPCCTRLoops_8cpp.html#a593cc2f204f7b2edc16ee222c37c3196">verify</a></div><div class="ttdeci">ppc ctr loops verify</div><div class="ttdef"><b>Definition:</b> <a href="PPCCTRLoops_8cpp_source.html#l00104">PPCCTRLoops.cpp:104</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html">llvm::MCOperandInfo</a></div><div class="ttdoc">This holds information about one operand of a machine instruction, indicating the register class for ...</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00075">MCInstrDesc.h:75</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0af83aa690c458c5b3a8dc36ad3c3f9"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0af83aa690c458c5b3a8dc36ad3c3f9">llvm::MachineOperand::getCImm</a></div><div class="ttdeci">const ConstantInt * getCImm() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00540">MachineOperand.h:540</a></div></div>
<div class="ttc" id="classllvm_1_1SlotIndex_html"><div class="ttname"><a href="classllvm_1_1SlotIndex.html">llvm::SlotIndex</a></div><div class="ttdoc">SlotIndex - An opaque wrapper around machine indexes. </div><div class="ttdef"><b>Definition:</b> <a href="SlotIndexes_8h_source.html#l00083">SlotIndexes.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab313591ae4ea1e3a4ab59121a7dc2a2b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab313591ae4ea1e3a4ab59121a7dc2a2b">llvm::MachineOperand::getType</a></div><div class="ttdeci">MachineOperandType getType() const</div><div class="ttdoc">getType - Returns the MachineOperandType for this operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00217">MachineOperand.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRange_html_aca7b7d6f329690e6bd5b5e1c83db7c1e"><div class="ttname"><a href="classllvm_1_1LiveRange.html#aca7b7d6f329690e6bd5b5e1c83db7c1e">llvm::LiveRange::vni_end</a></div><div class="ttdeci">vni_iterator vni_end()</div><div class="ttdef"><b>Definition:</b> <a href="LiveInterval_8h_source.html#l00224">LiveInterval.h:224</a></div></div>
<div class="ttc" id="namespacellvm_html_a8b4f88b1fadc8f51a643e5faaa13afa6"><div class="ttname"><a href="namespacellvm.html#a8b4f88b1fadc8f51a643e5faaa13afa6">llvm::set_union</a></div><div class="ttdeci">bool set_union(S1Ty &amp;S1, const S2Ty &amp;S2)</div><div class="ttdoc">set_union(A, B) - Compute A := A u B, return whether A changed. </div><div class="ttdef"><b>Definition:</b> <a href="SetOperations_8h_source.html#l00022">SetOperations.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRangeCalc_html_a13c4005ea769c09d88be76fa40744e7e"><div class="ttname"><a href="classllvm_1_1LiveRangeCalc.html#a13c4005ea769c09d88be76fa40744e7e">llvm::LiveRangeCalc::isJointlyDominated</a></div><div class="ttdeci">static LLVM_ATTRIBUTE_UNUSED bool isJointlyDominated(const MachineBasicBlock *MBB, ArrayRef&lt; SlotIndex &gt; Defs, const SlotIndexes &amp;Indexes)</div><div class="ttdoc">A diagnostic function to check if the end of the block MBB is jointly dominated by the blocks corresp...</div><div class="ttdef"><b>Definition:</b> <a href="LiveRangeCalc_8cpp_source.html#l00587">LiveRangeCalc.cpp:587</a></div></div>
<div class="ttc" id="HexagonStoreWidening_8cpp_html_a7d2c711a42f51c1f7b3ce3f8f560fa74"><div class="ttname"><a href="HexagonStoreWidening_8cpp.html#a7d2c711a42f51c1f7b3ce3f8f560fa74">stores</a></div><div class="ttdeci">hexagon widen stores</div><div class="ttdef"><b>Definition:</b> <a href="HexagonStoreWidening_8cpp_source.html#l00118">HexagonStoreWidening.cpp:118</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a4e9ab7e4e59e6a558a5b17757c1f17e9"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a4e9ab7e4e59e6a558a5b17757c1f17e9">llvm::MachineInstr::memoperands_end</a></div><div class="ttdeci">mmo_iterator memoperands_end() const</div><div class="ttdoc">Access to memory operands of the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00574">MachineInstr.h:574</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3bf161859e1ad7fd3da485d3cb688d34"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3bf161859e1ad7fd3da485d3cb688d34">llvm::MachineOperand::isImplicit</a></div><div class="ttdeci">bool isImplicit() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00378">MachineOperand.h:378</a></div></div>
<div class="ttc" id="LowLevelTypeImpl_8h_html"><div class="ttname"><a href="LowLevelTypeImpl_8h.html">LowLevelTypeImpl.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html_ad0b3d8447f88377b62d9c019f3c4e118"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html#ad0b3d8447f88377b62d9c019f3c4e118">llvm::SmallVectorImpl::resize</a></div><div class="ttdeci">void resize(size_type N)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00344">SmallVector.h:344</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:09:48 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
