==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.477 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.179 seconds; peak allocated memory: 1.381 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.623 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.251 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.489 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.102 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.582 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.146 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.612 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.826 seconds; peak allocated memory: 1.436 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.106 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:69:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:67:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:66:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:60:8)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.339 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.460 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.460 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:14) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_addr_1_write_ln77', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77) of variable 'bitcast_ln77', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77 on array 'OUT_I' and 'store' operation ('OUT_I_addr_write_ln75', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:75) of variable 'bitcast_ln75_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:75 on array 'OUT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.460 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.381 seconds; current allocated memory: 1.460 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.043 seconds; current allocated memory: 1.460 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.460 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.706 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.457 seconds; peak allocated memory: 1.460 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.928 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.965 seconds; peak allocated memory: 1.449 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.239 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.345 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.443 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24:8) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_addr_1_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56) of variable 'bitcast_ln56', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56 on array 'OUT_I' and 'store' operation ('OUT_I_addr_write_ln54', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:54) of variable 'bitcast_ln54_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:54 on array 'OUT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.618 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.97 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.939 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
WARNING: [HLS 207-5553] unexpected pragma argument '¡', expects identifier (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:12)
WARNING: [HLS 207-5553] unexpected pragma argument '¡', expects identifier (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:12)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.859 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.377 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24:8) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58) of variable 'bitcast_ln58', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58 on array 'OUT_I' and 'store' operation ('OUT_I_addr_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56) of variable 'bitcast_ln56_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56 on array 'OUT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.377 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.396 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.143 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
WARNING: [HLS 207-5553] unexpected pragma argument '¡', expects identifier (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:12)
WARNING: [HLS 207-5553] unexpected pragma argument '¡', expects identifier (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:42:12)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.846 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.512 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24:8) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_addr_1_write_ln58', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58) of variable 'bitcast_ln58', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:58 on array 'OUT_I' and 'store' operation ('OUT_I_addr_write_ln56', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56) of variable 'bitcast_ln56_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:56 on array 'OUT_I'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.096 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.679 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.351 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.845 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.405 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.432 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.649 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 11.642 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.304 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.916 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.506 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.008 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.046 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 11.817 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.532 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.236 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.971 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:12) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.671 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to schedule 'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.293 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.166 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.296 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.227 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 14.365 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 17.165 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 8 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.918 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:38:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:17)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:12) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 8 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 8 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 8 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 8 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.527 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:24) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_7'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_6'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_5'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_4'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_7'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_6'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_5'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_4'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.342 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to schedule 'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.517 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.74 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.27 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 16.394 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 19.096 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
WARNING: [HLS 207-5507] the 'complete/partial/region' option to 'Unroll' pragma is not supported and will be ignored (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:53)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.698 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:17)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39:12) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.188 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:22) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to schedule 'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:49) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.253 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.127 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.105 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 13.137 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.717 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.593 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.941 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:22) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.172 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.712 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.941 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.124 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 11.788 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.348 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 50.978 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 53.44 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 48.957 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 51.428 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.572 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.941 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.463 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:22) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.463 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.065 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.414 seconds; current allocated memory: 1.463 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.463 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.57 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.099 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: cosim_design 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.961 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 46.526 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 48.971 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.657 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.071 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:22) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.174 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.705 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.037 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.122 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.062 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.686 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 51.071 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 53.735 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39:12) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.071 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:22) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to schedule 'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.128 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.155 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 13.012 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.532 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.715 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39:7)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.247 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:30) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.147 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop because either the parent loop or the sub loop has no computeable trip count.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-885] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to schedule 'load' operation ('X_R_0_load_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50) on array 'X_R_0' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'X_R_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.319 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.254 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.152 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.101 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 1.165 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 13.225 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.937 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.601 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:34:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:39:7)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:42:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:16:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.929 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:30) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:9) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.159 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.145 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 12.979 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 8 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.534 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/butterfly 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 51.485 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 53.986 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 49.163 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 51.793 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 52.405 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.85 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.376 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.022 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.268 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 3.933 seconds; peak allocated memory: 1.460 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.292 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.884 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.208 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.827 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.644 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.205 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.249 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.713 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:29:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:63:7)
INFO: [HLS 214-178] Inlining function 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.966 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17:46) in function 'fft_stages' the outer loop is not a perfect loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_1_write_ln37', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37) of variable 'bitcast_ln37', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln35', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35) of variable 'bitcast_ln35_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35 on array 'OUT_I_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 20, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.615 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.945 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.603 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.076 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.537 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-178] Inlining function 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.858 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.462 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.124 seconds; current allocated memory: 1.462 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17:46) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 18, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.175 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.656 seconds; current allocated memory: 1.462 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.908 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.123 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 11.481 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.018 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 2.947 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 48.905 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 51.288 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.594 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:25:12)
INFO: [HLS 214-178] Inlining function 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17:46) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.189 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.325 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.315 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.715 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.803 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.35 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check butterfly/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.54 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:25:12)
INFO: [HLS 214-178] Inlining function 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.781 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.465 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17:46) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.213 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.181 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.329 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.319 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.711 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.203 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.562 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:31:9)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:25:12)
INFO: [HLS 214-178] Inlining function 'butterfly(int, int, ap_uint<32>, float*, float*, float*, float*)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.789 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 1.465 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:17:46) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.161 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.139 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.557 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.078 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 12.53 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 299.219 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 301.633 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
ERROR: [HLS 207-3776] use of undeclared identifier 'assert' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:25:2)
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.915 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.472 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.899 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:7)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.329 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.392 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.436 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.778 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.967 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.693 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.551 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:7)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.853 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.333 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.337 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.813 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.29 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 4 -type cyclic fft_stages OUT_I 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 459.365 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 461.863 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.68 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:7)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.871 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.465 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.295 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.237 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.143 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.163 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.151 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 2 seconds. Elapsed time: 12.885 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 15.397 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.58 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.758 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'fft_stages' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_R_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_R_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/X_I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/X_I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/stage' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_R_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_R_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_address0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_address0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_ce0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_ce0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_we0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_we0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_d0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_d0' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_q0' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_address1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_address1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_ce1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_ce1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_we1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_we1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_d1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'fft_stages/OUT_I_d1' to 0.
WARNING: [RTGEN 206-101] Port 'fft_stages/OUT_I_q1' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.567 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.619 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-789] **** Estimated Fmax: 0.00 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 9.36 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 11.914 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.597 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.535 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.471 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.163 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.483 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.456 seconds; peak allocated memory: 1.417 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.599 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.76 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.453 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:96:13) in function 'fft_stages'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly_loop_dft_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln100) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly_loop_dft_loop' (loop 'butterfly_loop_dft_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_1_write_ln112', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:112) of variable 'bitcast_ln112', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:112 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln110', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:110) of variable 'bitcast_ln110_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:110 on array 'OUT_I_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.168 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.453 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.067 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly_loop_dft_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly_loop_dft_loop' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly_loop_dft_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_43_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.453 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_loop_dft_loop_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_loop_dft_loop_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.453 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.834 seconds; current allocated memory: 1.453 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.31 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.117 seconds; peak allocated memory: 1.453 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.615 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.805 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.465 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'butterfly_loop' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:96:13) in function 'fft_stages'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly_loop_dft_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln102) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'butterfly_loop_dft_loop'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly_loop_dft_loop' (loop 'butterfly_loop_dft_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_1_write_ln114', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:114) of variable 'bitcast_ln114', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:114 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln112', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:112) of variable 'bitcast_ln112_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:112 on array 'OUT_I_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 24, loop 'butterfly_loop_dft_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.208 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.465 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly_loop_dft_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly_loop_dft_loop' pipeline 'butterfly_loop_dft_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_10s_10s_10ns_10_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly_loop_dft_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.185 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_11ns_43_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.465 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_loop_dft_loop_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_loop_dft_loop_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.069 seconds; current allocated memory: 1.465 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.811 seconds; current allocated memory: 1.465 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 11.338 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.783 seconds; peak allocated memory: 1.465 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.811 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:7)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.306 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.443 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68) in function 'fft_stages' partially (and skipping exit check) with a factor of 2.
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:69:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:69:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:69:9)
WARNING: [HLS 200-1902] The 'intra false' dependence pragma in loop 'DFTpts' is removed because the loop is unrolled with factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:69:9)
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.443 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:68:9) in function 'fft_stages' more than one sub loop.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_1_write_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87) of variable 'bitcast_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_3_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_14', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_4_write_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87) of variable 'bitcast_ln87_2', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.307 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly1' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_1_write_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87) of variable 'bitcast_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly1' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_2_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_9', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
WARNING: [HLS 200-880] The II Violation in module 'fft_stages_Pipeline_butterfly1' (loop 'butterfly'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('OUT_I_0_addr_3_write_ln87', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87) of variable 'bitcast_ln87_1', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:87 on array 'OUT_I_0' and 'store' operation ('OUT_I_0_addr_write_ln85', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85) of variable 'bitcast_ln85_4', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:85 on array 'OUT_I_0'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 22, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.443 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly1' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.913 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.042 seconds; current allocated memory: 1.443 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.303 seconds; current allocated memory: 1.443 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.104 seconds; current allocated memory: 1.443 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 14.994 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 4 seconds. Total elapsed time: 18.093 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.709 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:8)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.935 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.462 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' automatically.
INFO: [XFORM 203-501] Unrolling loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' partially (and skipping exit check) with a factor of 2.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 1.462 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61:14) in function 'fft_stages' more than one sub loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.216 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.226 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly1' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.972 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.144 seconds; current allocated memory: 1.462 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.757 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.239 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 6 seconds. CPU system time: 2 seconds. Elapsed time: 15.516 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 10 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.064 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 2 -skip_exit_check fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 152.438 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 155.073 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.792 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:8)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.146 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.462 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.462 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61:14) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.462 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.314 seconds; current allocated memory: 1.462 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.389 seconds; current allocated memory: 1.462 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.742 seconds; current allocated memory: 1.462 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 11.425 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 3 seconds. Total elapsed time: 14.184 seconds; peak allocated memory: 1.462 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.754 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:8)
INFO: [HLS 214-188] Unrolling loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13) in function 'fft_stages' partially (and skipping exit check) with a factor of 2 (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.007 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.464 GB.
INFO: [XFORM 203-510] Pipelining loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' automatically.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.142 seconds; current allocated memory: 1.464 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61:14) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'butterfly'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 19, loop 'butterfly'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.464 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.095 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages_Pipeline_butterfly' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fft_stages_Pipeline_butterfly' pipeline 'butterfly' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages_Pipeline_butterfly'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.282 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.115 seconds; current allocated memory: 1.464 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_fft_stages_Pipeline_butterfly_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.081 seconds; current allocated memory: 1.464 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.153 seconds; current allocated memory: 1.464 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 12.924 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 2 seconds. Total elapsed time: 15.418 seconds; peak allocated memory: 1.464 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 52.19 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 54.702 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 fft_stages/butterfly 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.611 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:8)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.835 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.461 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.461 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61:14) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [HLS 200-957] Unable to rewind loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.129 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.188 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.313 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 10.789 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.461 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.691 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:65:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>& ap_int_base<32, false>::operator+=<32, false>(ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:79:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:77:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:76:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:70:8)
INFO: [HLS 214-291] Loop 'butterfly' is marked as complete unroll implied by the pipeline pragma (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:73:13)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.992 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.463 GB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages' for pipelining.
WARNING: [HLS 200-936] Cannot unroll loop 'butterfly' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': cannot completely unroll a loop with a variable trip count.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.463 GB.
WARNING: [HLS 200-960] Cannot flatten loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61:14) in function 'fft_stages' the outer loop is not a perfect loop.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [HLS 200-957] Unable to rewind loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:61) in function 'fft_stages': loop nest is not flattened.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.135 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'DFTpts': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.463 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.463 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.463 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.731 seconds; current allocated memory: 1.463 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 10.969 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 13.585 seconds; peak allocated memory: 1.463 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.418 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.774 seconds; peak allocated memory: 1.407 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.391 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.545 seconds; peak allocated memory: 1.438 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.82 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.954 seconds; peak allocated memory: 1.430 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.751 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.954 seconds; peak allocated memory: 1.407 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.757 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.948 seconds; peak allocated memory: 1.436 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.839 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.823 seconds; peak allocated memory: 1.443 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.469 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 4.289 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.332 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.556 seconds; peak allocated memory: 1.409 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.456 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.929 seconds; peak allocated memory: 1.390 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.948 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.963 seconds; peak allocated memory: 1.439 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.832 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 4.903 seconds; peak allocated memory: 1.442 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.911 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.022 seconds; peak allocated memory: 1.428 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.235 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.113 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator bool() const' into 'bool operator==<32, false>(ap_bit_ref<32, false> const&, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1088:365)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1109)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1150)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1152)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:66:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:109:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:109:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:108:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:108:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:107:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:107:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:106:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:106:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:104:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:104:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:103:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:103:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:102:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:102:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:101:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:101:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:100:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:100:10)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:100:18)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:99:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:99:4)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(ap_bit_ref<32, false> const&, int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:97:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:97:7)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:96:23)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.015 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.064 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.458 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [XFORM 203-531] Rewinding loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:96) in function 'fft_stages'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFTpts'.
INFO: [HLS 200-876] Unable to schedule the whole 2 cycles 'load' operation ('X_R_0_load', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:103) on array 'X_R_0' within the first cycle (II = 1). Simulation mismatch may occur if the input data is modified before this operation completes.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 20, loop 'DFTpts'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.458 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.458 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.786 seconds; current allocated memory: 1.458 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.198 seconds; current allocated memory: 1.458 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.17 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 15.74 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 18.484 seconds; peak allocated memory: 1.458 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
WARNING: [HLS 200-626] This design is unable to schedule all read ports in the first II cycle. The RTL testbench may treat the design as non-pipelined
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 52.427 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 6 seconds. Total CPU system time: 2 seconds. Total elapsed time: 55.163 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 2.202 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 5.257 seconds; peak allocated memory: 1.446 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.099 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1109)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1150)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1152)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1657)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1695)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:54:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:7)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 4.83 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.066 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.455 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [XFORM 203-531] Rewinding loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41) in function 'fft_stages'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFTpts'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 25, loop 'DFTpts'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 1.455 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.455 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.592 seconds; current allocated memory: 1.455 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.819 seconds; current allocated memory: 1.455 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 15.126 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 17.909 seconds; peak allocated memory: 1.455 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
ERROR: [COSIM 212-366] Cannot delete directory  'sim/verilog': it is being used by another program. Please close the program and try again.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 3.213 seconds; peak allocated memory: 1.454 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Analyzing design file '../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 5.521 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, false>::ssdm_int(unsigned int)' into 'ap_int_base<32, false>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base(int)' into 'ap_uint<32>::ap_uint(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int.h:333:58)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::ap_bit_ref(ap_int_base<32, false>*, int)' into 'ap_int_base<32, false>::operator[](int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1175:30)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::ap_range_ref(ap_int_base<32, false>*, int, int)' into 'ap_int_base<32, false>::range(int, int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1094:12)
INFO: [HLS 214-131] Inlining function 'ssdm_int<32, true>::ssdm_int(int)' into 'ap_int_base<32, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_range_ref<32, false>::get() const' into 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:404:20)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function '_ZN8ssdm_intILi33ELb1EEC2EDq33_i' into 'ap_int_base<33, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:558)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:520)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1544:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1109)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1150)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::ap_int_base<32, false>(ap_range_ref<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:1152:1152)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:231:106)
INFO: [HLS 214-131] Inlining function 'ssdm_int<64, true>::ssdm_int(long)' into 'ap_int_base<64, true>::ap_int_base(int)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:260:67)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<64>::ap_int<64, true>(ap_int_base<64, true> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:554)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base(int)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:516)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::ap_int_base<32, false>(ap_int_base<32, false> const&)' into 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:216)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::mult operator*<32, true, 32, false>(ap_int_base<32, true> const&, ap_int_base<32, false> const&)' into 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1679:254)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1657)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<32, true>::operator==<32, false>(ap_int_base<32, false> const&) const' into 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' (E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_base.h:1834:1695)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:35:8)
INFO: [HLS 214-131] Inlining function 'bool operator==<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:54:8)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:53:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:52:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:51:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:50:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:48:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:35)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator unsigned long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:47:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:46:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<64, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:15)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::RType<($_0)32, true>::mult operator*<32, false>(int, ap_int_base<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:7)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::RType<32, false>::logic operator|<32, false>(int, ap_range_ref<32, false> const&)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:9)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::range(int, int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:44:17)
INFO: [HLS 214-131] Inlining function 'ap_bit_ref<32, false>::operator=(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:22)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, false>::operator[](int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:43:3)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41:23)
INFO: [HLS 214-131] Inlining function 'ap_uint<32>::ap_uint(int)' into 'fft_stages(float*, float*, int, float*, float*)' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:37:7)
INFO: [HLS 214-248] Applying array_partition to 'X_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'X_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_R': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 214-248] Applying array_partition to 'OUT_I': Cyclic partitioning with factor 4 on dimension 1. (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:18:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 5.034 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-23] E:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\ap_int_ref.h:850: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.461 GB.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_I_0'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_3'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_2'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_1'.
WARNING: [ANALYSIS 214-52] Found false 'WAW' intra dependency for variable 'OUT_R_0'.
INFO: [XFORM 203-531] Rewinding loop 'DFTpts' (../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:41) in function 'fft_stages'.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'fft_stages' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DFTpts'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 2 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 4 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 3 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln40', ../FFT/FFT/HLS/1_Subcomponents/fft_stages/fft_stages.cpp:40)) in the first pipeline iteration (II = 3 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 25, loop 'DFTpts'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.461 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.198 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fft_stages' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/X_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/stage' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_R_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fft_stages/OUT_I_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fft_stages' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'faddfsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_4_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_5_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_9s_9s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_42_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fft_stages'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.415 seconds; current allocated memory: 1.461 GB.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_real_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'fft_stages_W_imag_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.689 seconds; current allocated memory: 1.461 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.765 seconds; current allocated memory: 1.461 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fft_stages.
INFO: [VLOG 209-307] Generating Verilog RTL for fft_stages.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 137.82 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 14.756 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 7 seconds. Total CPU system time: 3 seconds. Total elapsed time: 17.475 seconds; peak allocated memory: 1.461 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./hls_FFT_general/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name fft_stages fft_stages 
INFO: [HLS 200-1510] Running: set_directive_unroll -skip_exit_check -factor 2 butterfly/butterfly 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages X_I 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_R 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 4 -dim 1 fft_stages OUT_I 
INFO: [HLS 200-1510] Running: set_directive_pipeline -rewind fft_stages/DFTpts 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 2 seconds. CPU system time: 1 seconds. Elapsed time: 263.202 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 5 seconds. Total CPU system time: 2 seconds. Total elapsed time: 265.753 seconds; peak allocated memory: 1.462 GB.
