{
  "design": {
    "design_info": {
      "boundary_crc": "0x9815938D502B2728",
      "device": "xc7z010clg400-1",
      "name": "design1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "processing_system7_0": "",
      "axi_bram_ctrl_0": "",
      "blk_mem_gen_0": "",
      "axi_smc": "",
      "rst_ps7_0_50M": "",
      "rubik_resolver_0": "",
      "memory_reader_0": ""
    },
    "interface_ports": {
      "DDR": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        }
      }
    },
    "ports": {
      "o_leds": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "go": {
        "direction": "I"
      }
    },
    "components": {
      "processing_system7_0": {
        "vlnv": "xilinx.com:ip:processing_system7:5.5",
        "xci_name": "design1_processing_system7_0_0",
        "parameters": {
          "PCW_EN_USB0": {
            "value": "1"
          },
          "PCW_FPGA_FCLK0_ENABLE": {
            "value": "1"
          },
          "PCW_MIO_28_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_28_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_28_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_29_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_29_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_29_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_30_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_30_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_30_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_31_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_31_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_31_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_32_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_32_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_32_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_33_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_33_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_33_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_34_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_34_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_34_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_35_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_35_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_35_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_36_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_36_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_36_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_37_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_37_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_37_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_38_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_38_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_38_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_39_IOTYPE": {
            "value": "LVCMOS 3.3V"
          },
          "PCW_MIO_39_PULLUP": {
            "value": "enabled"
          },
          "PCW_MIO_39_SLEW": {
            "value": "slow"
          },
          "PCW_MIO_TREE_PERIPHERALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_MIO_TREE_SIGNALS": {
            "value": "unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned#unassigned"
          },
          "PCW_USB0_PERIPHERAL_ENABLE": {
            "value": "1"
          },
          "PCW_USB0_USB0_IO": {
            "value": "MIO 28 .. 39"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "arm > design1 axi_bram_ctrl_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "design1_axi_bram_ctrl_0_0",
        "parameters": {
          "SINGLE_PORT_BRAM": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_ADDRESS_SPACE": {
            "value": "byte  0x40000000 32 > design1 blk_mem_gen_0",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design1_blk_mem_gen_0_0",
        "parameters": {
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          }
        }
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "design1_axi_smc_0",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        }
      },
      "rst_ps7_0_50M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design1_rst_ps7_0_50M_0"
      },
      "rubik_resolver_0": {
        "vlnv": "xilinx.com:module_ref:rubik_resolver:1.0",
        "xci_name": "design1_rubik_resolver_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "rubik_resolver",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "i_cmd": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "i_new": {
            "direction": "I"
          },
          "o_done": {
            "direction": "O"
          },
          "o_done_temp": {
            "direction": "O"
          },
          "o_m1": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_m2": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_m3": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_m4": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_m5": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_m6": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_leds": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      },
      "memory_reader_0": {
        "vlnv": "xilinx.com:module_ref:memory_reader:1.0",
        "xci_name": "design1_memory_reader_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "memory_reader",
          "boundary_crc": "0x0"
        },
        "ports": {
          "i_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "i_rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design1_processing_system7_0_0_FCLK_CLK0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "50000000",
                "value_src": "user_prop"
              }
            }
          },
          "i_rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "bram_clk": {
            "type": "clk",
            "direction": "O",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "bram_rst",
                "value_src": "constant"
              }
            }
          },
          "bram_rst": {
            "type": "rst",
            "direction": "O"
          },
          "i_go": {
            "direction": "I"
          },
          "i_done": {
            "direction": "I"
          },
          "o_cmd": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "o_new": {
            "direction": "O"
          },
          "bram_addr": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_din": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_dout": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_en": {
            "direction": "O"
          },
          "bram_we": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "processing_system7_0/DDR"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "processing_system7_0_M_AXI_GP0": {
        "interface_ports": [
          "processing_system7_0/M_AXI_GP0",
          "axi_smc/S00_AXI"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "processing_system7_0/FIXED_IO"
        ]
      }
    },
    "nets": {
      "memory_reader_0_o_cmd": {
        "ports": [
          "memory_reader_0/o_cmd",
          "rubik_resolver_0/i_cmd"
        ]
      },
      "memory_reader_0_o_new": {
        "ports": [
          "memory_reader_0/o_new",
          "rubik_resolver_0/i_new"
        ]
      },
      "rubik_resolver_0_o_done_temp": {
        "ports": [
          "rubik_resolver_0/o_done_temp",
          "memory_reader_0/i_done"
        ]
      },
      "i_go_0_1": {
        "ports": [
          "go",
          "memory_reader_0/i_go"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "processing_system7_0/FCLK_CLK0",
          "processing_system7_0/M_AXI_GP0_ACLK",
          "axi_smc/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "rst_ps7_0_50M/slowest_sync_clk",
          "rubik_resolver_0/i_clk",
          "memory_reader_0/i_clk"
        ]
      },
      "processing_system7_0_FCLK_RESET0_N": {
        "ports": [
          "processing_system7_0/FCLK_RESET0_N",
          "rst_ps7_0_50M/ext_reset_in"
        ]
      },
      "rst_ps7_0_50M_peripheral_aresetn": {
        "ports": [
          "rst_ps7_0_50M/peripheral_aresetn",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_smc/aresetn",
          "rubik_resolver_0/i_rst",
          "memory_reader_0/i_rst"
        ]
      },
      "memory_reader_0_bram_addr": {
        "ports": [
          "memory_reader_0/bram_addr",
          "blk_mem_gen_0/addrb"
        ]
      },
      "memory_reader_0_bram_clk": {
        "ports": [
          "memory_reader_0/bram_clk",
          "blk_mem_gen_0/clkb"
        ]
      },
      "memory_reader_0_bram_dout": {
        "ports": [
          "memory_reader_0/bram_dout",
          "blk_mem_gen_0/dinb"
        ]
      },
      "memory_reader_0_bram_en": {
        "ports": [
          "memory_reader_0/bram_en",
          "blk_mem_gen_0/enb"
        ]
      },
      "memory_reader_0_bram_we": {
        "ports": [
          "memory_reader_0/bram_we",
          "blk_mem_gen_0/web"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "memory_reader_0/bram_din"
        ]
      },
      "memory_reader_0_bram_rst": {
        "ports": [
          "memory_reader_0/bram_rst",
          "blk_mem_gen_0/rstb"
        ]
      },
      "rubik_resolver_0_o_leds": {
        "ports": [
          "rubik_resolver_0/o_leds",
          "o_leds"
        ]
      }
    },
    "addressing": {
      "/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x40000000",
                "range": "8K"
              }
            }
          }
        }
      }
    }
  }
}