;redcode
;assert 1
	SPL 0, #-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @-26, 3
	ADD @-26, 3
	SUB #872, @240
	SUB -287, <-124
	SUB 0, 0
	ADD 100, 90
	SUB 20, @12
	ADD 210, 60
	SUB 0, 0
	SUB -100, -600
	MOV -1, <-20
	SLT 496, <522
	MOV -7, <-22
	SUB -207, <-120
	SPL 0
	SPL 0
	SUB @127, 190
	SUB 210, 60
	SUB 100, -100
	SPL -207, @-820
	MOV @-114, 9
	SPL 700, 600
	JMP 12, #10
	SUB #270, <1
	SLT @110, 9
	SLT @110, 9
	SUB 0, 0
	SUB 0, 0
	MOV -1, <-20
	MOV -7, <-20
	SUB @127, 106
	DJN 496, @522
	ADD #270, <1
	SUB @-127, 100
	CMP -207, <-120
	JMN 0, #-22
	JMN 0, #-22
	SUB 20, @12
	MOV -7, <-20
	MOV -7, <-20
	CMP 0, -0
	CMP 0, 0
	SLT 20, @12
	SPL 0, #-22
	MOV -1, <-20
	MOV -7, <-20
