#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Fri Jun 30 15:30:31 2017
# Process ID: 76027
# Current directory: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram
# Command line: vivado
# Log file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/vivado.log
# Journal file: /home/wesleyguo/github/vivado/vivado/2000t_c2c_bram/b2000t_c2c_bram/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/vivado/vivado201604/Vivado/2016.4/data/ip'.
remove_files  /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1/component.xml
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
ipx::package_project -root_dir /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1 -vendor user.org -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'rst' as interface 'rst'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 'clk' as interface 'clk'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1 [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1'.
reset_run synth_1
launch_runs impl_1 -jobs 24
[Fri Jun 30 15:37:39 2017] Launched synth_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/synth_1/runme.log
[Fri Jun 30 15:37:39 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 24
[Fri Jun 30 16:40:02 2017] Launched synth_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/synth_1/runme.log
[Fri Jun 30 16:40:02 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 24
[Fri Jun 30 17:01:56 2017] Launched synth_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/synth_1/runme.log
[Fri Jun 30 17:01:56 2017] Launched impl_1...
Run output will be captured here: /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.runs/impl_1/runme.log
set_property version 1.1 [ipx::current_core]
set_property display_name dut_120_v1_1 [ipx::current_core]
set_property description dut_120_v1_1 [ipx::current_core]
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1'
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path /home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1
INFO: [IP_Flow 19-725] Reloaded user IP repository '/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1'
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7v2000tflg1925-1
Top: dut_120
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:13 ; elapsed = 03:09:54 . Memory (MB): peak = 6161.066 ; gain = 5145.879 ; free physical = 87413 ; free virtual = 197668
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dut_120' [/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1/dut_120.v:8]
	Parameter IDEL bound to: 5'b00001 
	Parameter A2B1 bound to: 5'b00010 
	Parameter A2B0 bound to: 5'b00011 
	Parameter A10B bound to: 5'b00100 
	Parameter A01B bound to: 5'b00101 
	Parameter B2A1 bound to: 5'b00110 
	Parameter B2A0 bound to: 5'b00111 
	Parameter B10A bound to: 5'b01000 
	Parameter B01A bound to: 5'b01001 
	Parameter ENDL bound to: 5'b01010 
INFO: [Synth 8-256] done synthesizing module 'dut_120' (1#1) [/home/wesleyguo/github/vivado/vivado/ip/dut/gpio_loopback_120/gpio_loopback.srcs/sources_1/imports/sources_1/dut_120.v:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:13 ; elapsed = 03:09:55 . Memory (MB): peak = 6186.316 ; gain = 5171.129 ; free physical = 87388 ; free virtual = 197643
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:13 ; elapsed = 03:09:55 . Memory (MB): peak = 6186.316 ; gain = 5171.129 ; free physical = 87388 ; free virtual = 197643
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:07:01 ; elapsed = 03:10:31 . Memory (MB): peak = 7235.770 ; gain = 6220.582 ; free physical = 86399 ; free virtual = 196653
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:00:40 . Memory (MB): peak = 7235.770 ; gain = 1074.703 ; free physical = 86399 ; free virtual = 196653
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 30 19:36:24 2017...
