

================================================================
== Vitis HLS Report for 'lzCompress_6_4_65536_6_1_2048_64_Pipeline_lz_compress'
================================================================
* Date:           Sat Nov  1 14:11:33 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  15.00 ns|  13.220 ns|     1.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- lz_compress  |        ?|        ?|         5|          1|          1|     ?|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%present_window_11 = alloca i32 1"   --->   Operation 9 'alloca' 'present_window_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%present_window_12 = alloca i32 1"   --->   Operation 10 'alloca' 'present_window_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%present_window_13 = alloca i32 1"   --->   Operation 11 'alloca' 'present_window_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%present_window_14 = alloca i32 1"   --->   Operation 12 'alloca' 'present_window_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%present_window_15 = alloca i32 1"   --->   Operation 13 'alloca' 'present_window_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i432 %dict, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %compressdStream, i64 666, i64 10, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %inStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compressdStream, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sub34_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub34"   --->   Operation 18 'read' 'sub34_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arrayidx58_promoted149_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx58_promoted149_reload"   --->   Operation 19 'read' 'arrayidx58_promoted149_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%arrayidx61_promoted151_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx61_promoted151_reload"   --->   Operation 20 'read' 'arrayidx61_promoted151_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arrayidx65_promoted153_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx65_promoted153_reload"   --->   Operation 21 'read' 'arrayidx65_promoted153_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arrayidx46_3_promoted155_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx46_3_promoted155_reload"   --->   Operation 22 'read' 'arrayidx46_3_promoted155_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arrayidx55_promoted157_reload_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %arrayidx55_promoted157_reload"   --->   Operation 23 'read' 'arrayidx55_promoted157_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx55_promoted157_reload_read, i8 %present_window_15"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx46_3_promoted155_reload_read, i8 %present_window_14"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx65_promoted153_reload_read, i8 %present_window_13"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx61_promoted151_reload_read, i8 %present_window_12"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %arrayidx58_promoted149_reload_read, i8 %present_window_11"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 5, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 29 'store' 'store_ln87' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln87 = br void %VITIS_LOOP_93_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 30 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%i_1 = load i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:91]   --->   Operation 31 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.55ns)   --->   "%icmp_ln87 = icmp_ult  i32 %i_1, i32 %sub34_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 32 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %lz_compress_leftover.loopexit.exitStub, void %VITIS_LOOP_93_3.split" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 33 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (2.55ns)   --->   "%i_2 = add i32 %i_1, i32 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 34 'add' 'i_2' <Predicate = (icmp_ln87)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln87 = store i32 %i_2, i32 %i" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 35 'store' 'store_ln87' <Predicate = (icmp_ln87)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.06>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%present_window_12_load = load i8 %present_window_12"   --->   Operation 36 'load' 'present_window_12_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%present_window_13_load = load i8 %present_window_13"   --->   Operation 37 'load' 'present_window_13_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%present_window_14_load = load i8 %present_window_14"   --->   Operation 38 'load' 'present_window_14_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%present_window_15_load = load i8 %present_window_15"   --->   Operation 39 'load' 'present_window_15_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%present_window_11_load = load i8 %present_window_11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 40 'load' 'present_window_11_load' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] ( I:3.47ns O:3.47ns )   --->   "%inStream_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %inStream" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97]   --->   Operation 41 'read' 'inStream_read' <Predicate = (icmp_ln87)> <Delay = 3.47> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 3.47> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%trunc_ln109 = trunc i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 42 'trunc' 'trunc_ln109' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln109, i4 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 43 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln109_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %present_window_12_load, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 44 'bitconcatenate' 'shl_ln109_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%shl_ln109_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %present_window_13_load, i2 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:109]   --->   Operation 45 'bitconcatenate' 'shl_ln109_2' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%zext_ln111 = zext i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:111]   --->   Operation 46 'zext' 'zext_ln111' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%xor_ln111 = xor i10 %shl_ln109_2, i10 %zext_ln111" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:111]   --->   Operation 47 'xor' 'xor_ln111' <Predicate = (icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%zext_ln111_1 = zext i10 %xor_ln111" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:111]   --->   Operation 48 'zext' 'zext_ln111_1' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node hash)   --->   "%xor_ln111_1 = xor i11 %shl_ln109_1, i11 %zext_ln111_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:111]   --->   Operation 49 'xor' 'xor_ln111_1' <Predicate = (icmp_ln87)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.99ns) (out node of the LUT)   --->   "%hash = xor i11 %xor_ln111_1, i11 %shl_ln" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:111]   --->   Operation 50 'xor' 'hash' <Predicate = (icmp_ln87)> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i11 %hash" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 51 'zext' 'zext_ln115' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%dict_addr = getelementptr i432 %dict, i64 0, i64 %zext_ln115" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 52 'getelementptr' 'dict_addr' <Predicate = (icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%dictReadValue = load i11 %dict_addr" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 53 'load' 'dictReadValue' <Predicate = (icmp_ln87)> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_2 : Operation 54 [1/1] (1.58ns)   --->   "%store_ln97 = store i8 %inStream_read, i8 %present_window_15" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97]   --->   Operation 54 'store' 'store_ln97' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_15_load, i8 %present_window_14"   --->   Operation 55 'store' 'store_ln0' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_14_load, i8 %present_window_13"   --->   Operation 56 'store' 'store_ln0' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_13_load, i8 %present_window_12"   --->   Operation 57 'store' 'store_ln0' <Predicate = (icmp_ln87)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %present_window_12_load, i8 %present_window_11"   --->   Operation 58 'store' 'store_ln0' <Predicate = (icmp_ln87)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 12.2>
ST_3 : Operation 59 [1/1] (2.55ns)   --->   "%currIdx = add i32 %i_1, i32 4294967291" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:91]   --->   Operation 59 'add' 'currIdx' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/2] ( I:3.25ns O:3.25ns )   --->   "%dictReadValue = load i11 %dict_addr" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:115]   --->   Operation 60 'load' 'dictReadValue' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln116 = trunc i432 %dictReadValue" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:116]   --->   Operation 61 'trunc' 'trunc_ln116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln121 = trunc i32 %currIdx" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:121]   --->   Operation 62 'trunc' 'trunc_ln121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%dictWriteValue = bitconcatenate i432 @_ssdm_op_BitConcatenate.i432.i360.i24.i8.i8.i8.i8.i8.i8, i360 %trunc_ln116, i24 %trunc_ln121, i8 %inStream_read, i8 %present_window_15_load, i8 %present_window_14_load, i8 %present_window_13_load, i8 %present_window_12_load, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:121]   --->   Operation 63 'bitconcatenate' 'dictWriteValue' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln123 = store i432 %dictWriteValue, i11 %dict_addr" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:123]   --->   Operation 64 'store' 'store_ln123' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_T2P_BRAM">   --->   Core 93 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 432> <Depth = 2048> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%compareIdx = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 48, i32 71" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 65 'partselect' 'compareIdx' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i24 %compareIdx" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 66 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i432 %dictReadValue" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 67 'trunc' 'trunc_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.91ns)   --->   "%len = icmp_eq  i8 %trunc_ln135, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 68 'icmp' 'len' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node len_2)   --->   "%zext_ln135 = zext i1 %len" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 69 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node done_1)   --->   "%done = xor i1 %len, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 70 'xor' 'done' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 8, i32 15" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 71 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.91ns)   --->   "%icmp_ln135 = icmp_ne  i8 %tmp_2, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 72 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_1 = or i1 %icmp_ln135, i1 %done" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 73 'or' 'done_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node len_2)   --->   "%len_1 = select i1 %len, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 74 'select' 'len_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_2 = select i1 %done_1, i2 %zext_ln135, i2 %len_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 75 'select' 'len_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 16, i32 23" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 76 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (1.91ns)   --->   "%icmp_ln135_1 = icmp_ne  i8 %tmp_3, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 77 'icmp' 'icmp_ln135_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%done_2 = or i1 %icmp_ln135_1, i1 %done_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 78 'or' 'done_2' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (1.56ns)   --->   "%len_3 = add i2 %len_2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 79 'add' 'len_3' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.99ns)   --->   "%len_4 = select i1 %done_2, i2 %len_2, i2 %len_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 80 'select' 'len_4' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln131 = zext i2 %len_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 81 'zext' 'zext_ln131' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 24, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 82 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.91ns)   --->   "%icmp_ln135_2 = icmp_ne  i8 %tmp_4, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 83 'icmp' 'icmp_ln135_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.97ns)   --->   "%done_3 = or i1 %icmp_ln135_2, i1 %done_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 84 'or' 'done_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.56ns)   --->   "%len_5 = add i3 %zext_ln131, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 85 'add' 'len_5' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.98ns)   --->   "%len_6 = select i1 %done_3, i3 %zext_ln131, i3 %len_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 86 'select' 'len_6' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 32, i32 39" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 87 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.91ns)   --->   "%icmp_ln135_3 = icmp_ne  i8 %tmp_5, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 88 'icmp' 'icmp_ln135_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.97ns)   --->   "%done_4 = or i1 %icmp_ln135_3, i1 %done_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 89 'or' 'done_4' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 40, i32 47" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 90 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.91ns)   --->   "%icmp_ln135_4 = icmp_ne  i8 %tmp_6, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 91 'icmp' 'icmp_ln135_4' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (2.55ns)   --->   "%icmp_ln141 = icmp_ugt  i32 %currIdx, i32 %zext_ln133" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 92 'icmp' 'icmp_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (2.55ns)   --->   "%sub_ln141 = sub i32 %currIdx, i32 %zext_ln133" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 93 'sub' 'sub_ln141' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 94 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (2.07ns)   --->   "%icmp_ln141_1 = icmp_eq  i16 %tmp_1, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 95 'icmp' 'icmp_ln141_1' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%compareIdx_1 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 120, i32 143" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 96 'partselect' 'compareIdx_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln133_1 = zext i24 %compareIdx_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 97 'zext' 'zext_ln133_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 72, i32 79" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 98 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.91ns)   --->   "%len_12 = icmp_eq  i8 %tmp_9, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 99 'icmp' 'len_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node len_14)   --->   "%zext_ln135_1 = zext i1 %len_12" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 100 'zext' 'zext_ln135_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node done_6)   --->   "%done_5 = xor i1 %len_12, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 101 'xor' 'done_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 80, i32 87" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 102 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (1.91ns)   --->   "%icmp_ln135_6 = icmp_ne  i8 %tmp_s, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 103 'icmp' 'icmp_ln135_6' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_6 = or i1 %icmp_ln135_6, i1 %done_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 104 'or' 'done_6' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node len_14)   --->   "%len_13 = select i1 %len_12, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 105 'select' 'len_13' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_14 = select i1 %done_6, i2 %zext_ln135_1, i2 %len_13" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 106 'select' 'len_14' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 88, i32 95" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 107 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.91ns)   --->   "%icmp_ln135_7 = icmp_ne  i8 %tmp_7, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 108 'icmp' 'icmp_ln135_7' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.97ns)   --->   "%done_7 = or i1 %icmp_ln135_7, i1 %done_6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 109 'or' 'done_7' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.56ns)   --->   "%len_15 = add i2 %len_14, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 110 'add' 'len_15' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.99ns)   --->   "%len_16 = select i1 %done_7, i2 %len_14, i2 %len_15" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 111 'select' 'len_16' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln131_1 = zext i2 %len_16" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 112 'zext' 'zext_ln131_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 96, i32 103" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 113 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (1.91ns)   --->   "%icmp_ln135_8 = icmp_ne  i8 %tmp_8, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 114 'icmp' 'icmp_ln135_8' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.97ns)   --->   "%done_8 = or i1 %icmp_ln135_8, i1 %done_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 115 'or' 'done_8' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (1.56ns)   --->   "%len_17 = add i3 %zext_ln131_1, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 116 'add' 'len_17' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.98ns)   --->   "%len_18 = select i1 %done_8, i3 %zext_ln131_1, i3 %len_17" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 117 'select' 'len_18' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 104, i32 111" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 118 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (1.91ns)   --->   "%icmp_ln135_9 = icmp_ne  i8 %tmp_10, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 119 'icmp' 'icmp_ln135_9' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.97ns)   --->   "%done_9 = or i1 %icmp_ln135_9, i1 %done_8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 120 'or' 'done_9' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 112, i32 119" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 121 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (1.91ns)   --->   "%icmp_ln135_10 = icmp_ne  i8 %tmp_11, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 122 'icmp' 'icmp_ln135_10' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (2.55ns)   --->   "%icmp_ln141_2 = icmp_ugt  i32 %currIdx, i32 %zext_ln133_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 123 'icmp' 'icmp_ln141_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (2.55ns)   --->   "%sub_ln141_1 = sub i32 %currIdx, i32 %zext_ln133_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 124 'sub' 'sub_ln141_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141_1, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 125 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (2.07ns)   --->   "%icmp_ln141_3 = icmp_eq  i16 %tmp_37, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 126 'icmp' 'icmp_ln141_3' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%compareIdx_2 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 192, i32 215" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 127 'partselect' 'compareIdx_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 144, i32 151" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 128 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (1.91ns)   --->   "%len_24 = icmp_eq  i8 %tmp_13, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 129 'icmp' 'len_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node len_26)   --->   "%zext_ln135_2 = zext i1 %len_24" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 130 'zext' 'zext_ln135_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node done_11)   --->   "%done_10 = xor i1 %len_24, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 131 'xor' 'done_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 152, i32 159" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 132 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (1.91ns)   --->   "%icmp_ln135_12 = icmp_ne  i8 %tmp_14, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 133 'icmp' 'icmp_ln135_12' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 134 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_11 = or i1 %icmp_ln135_12, i1 %done_10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 134 'or' 'done_11' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node len_26)   --->   "%len_25 = select i1 %len_24, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 135 'select' 'len_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_26 = select i1 %done_11, i2 %zext_ln135_2, i2 %len_25" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 136 'select' 'len_26' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 160, i32 167" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 137 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.91ns)   --->   "%icmp_ln135_13 = icmp_ne  i8 %tmp_15, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 138 'icmp' 'icmp_ln135_13' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.97ns)   --->   "%done_12 = or i1 %icmp_ln135_13, i1 %done_11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 139 'or' 'done_12' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (1.56ns)   --->   "%len_27 = add i2 %len_26, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 140 'add' 'len_27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.99ns)   --->   "%len_28 = select i1 %done_12, i2 %len_26, i2 %len_27" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 141 'select' 'len_28' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 168, i32 175" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 142 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (1.91ns)   --->   "%icmp_ln135_14 = icmp_ne  i8 %tmp_16, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 143 'icmp' 'icmp_ln135_14' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.97ns)   --->   "%done_13 = or i1 %icmp_ln135_14, i1 %done_12" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 144 'or' 'done_13' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 176, i32 183" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 145 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (1.91ns)   --->   "%icmp_ln135_15 = icmp_ne  i8 %tmp_17, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 146 'icmp' 'icmp_ln135_15' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 184, i32 191" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 147 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (1.91ns)   --->   "%icmp_ln135_16 = icmp_ne  i8 %tmp_18, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 148 'icmp' 'icmp_ln135_16' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%compareIdx_3 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 264, i32 287" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 149 'partselect' 'compareIdx_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 216, i32 223" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 150 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (1.91ns)   --->   "%len_36 = icmp_eq  i8 %tmp_19, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 151 'icmp' 'len_36' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node len_38)   --->   "%zext_ln135_3 = zext i1 %len_36" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 152 'zext' 'zext_ln135_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node done_16)   --->   "%done_15 = xor i1 %len_36, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 153 'xor' 'done_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 224, i32 231" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 154 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (1.91ns)   --->   "%icmp_ln135_18 = icmp_ne  i8 %tmp_20, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 155 'icmp' 'icmp_ln135_18' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_16 = or i1 %icmp_ln135_18, i1 %done_15" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 156 'or' 'done_16' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node len_38)   --->   "%len_37 = select i1 %len_36, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 157 'select' 'len_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_38 = select i1 %done_16, i2 %zext_ln135_3, i2 %len_37" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 158 'select' 'len_38' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 232, i32 239" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 159 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (1.91ns)   --->   "%icmp_ln135_19 = icmp_ne  i8 %tmp_21, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 160 'icmp' 'icmp_ln135_19' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.97ns)   --->   "%done_17 = or i1 %icmp_ln135_19, i1 %done_16" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 161 'or' 'done_17' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (1.56ns)   --->   "%len_39 = add i2 %len_38, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 162 'add' 'len_39' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.99ns)   --->   "%len_40 = select i1 %done_17, i2 %len_38, i2 %len_39" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 163 'select' 'len_40' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 240, i32 247" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 164 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (1.91ns)   --->   "%icmp_ln135_20 = icmp_ne  i8 %tmp_22, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 165 'icmp' 'icmp_ln135_20' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.97ns)   --->   "%done_18 = or i1 %icmp_ln135_20, i1 %done_17" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 166 'or' 'done_18' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 248, i32 255" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 167 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.91ns)   --->   "%icmp_ln135_21 = icmp_ne  i8 %tmp_23, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 168 'icmp' 'icmp_ln135_21' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 256, i32 263" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 169 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (1.91ns)   --->   "%icmp_ln135_22 = icmp_ne  i8 %tmp_24, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 170 'icmp' 'icmp_ln135_22' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%compareIdx_4 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 336, i32 359" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 171 'partselect' 'compareIdx_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 288, i32 295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 172 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (1.91ns)   --->   "%len_48 = icmp_eq  i8 %tmp_25, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 173 'icmp' 'len_48' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node len_50)   --->   "%zext_ln135_4 = zext i1 %len_48" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 174 'zext' 'zext_ln135_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node done_21)   --->   "%done_20 = xor i1 %len_48, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 175 'xor' 'done_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 296, i32 303" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 176 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (1.91ns)   --->   "%icmp_ln135_24 = icmp_ne  i8 %tmp_26, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 177 'icmp' 'icmp_ln135_24' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_21 = or i1 %icmp_ln135_24, i1 %done_20" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 178 'or' 'done_21' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node len_50)   --->   "%len_49 = select i1 %len_48, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 179 'select' 'len_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_50 = select i1 %done_21, i2 %zext_ln135_4, i2 %len_49" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 180 'select' 'len_50' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 304, i32 311" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 181 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (1.91ns)   --->   "%icmp_ln135_25 = icmp_ne  i8 %tmp_27, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 182 'icmp' 'icmp_ln135_25' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.97ns)   --->   "%done_22 = or i1 %icmp_ln135_25, i1 %done_21" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 183 'or' 'done_22' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (1.56ns)   --->   "%len_51 = add i2 %len_50, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 184 'add' 'len_51' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.99ns)   --->   "%len_52 = select i1 %done_22, i2 %len_50, i2 %len_51" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 185 'select' 'len_52' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 312, i32 319" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 186 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (1.91ns)   --->   "%icmp_ln135_26 = icmp_ne  i8 %tmp_28, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 187 'icmp' 'icmp_ln135_26' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.97ns)   --->   "%done_23 = or i1 %icmp_ln135_26, i1 %done_22" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 188 'or' 'done_23' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 320, i32 327" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 189 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.91ns)   --->   "%icmp_ln135_27 = icmp_ne  i8 %tmp_29, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 190 'icmp' 'icmp_ln135_27' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 328, i32 335" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 191 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.91ns)   --->   "%icmp_ln135_28 = icmp_ne  i8 %tmp_30, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 192 'icmp' 'icmp_ln135_28' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%compareIdx_5 = partselect i24 @_ssdm_op_PartSelect.i24.i432.i32.i32, i432 %dictReadValue, i32 408, i32 431" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 193 'partselect' 'compareIdx_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 360, i32 367" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 194 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.91ns)   --->   "%len_60 = icmp_eq  i8 %tmp_31, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 195 'icmp' 'len_60' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node len_62)   --->   "%zext_ln135_5 = zext i1 %len_60" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 196 'zext' 'zext_ln135_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node done_26)   --->   "%done_25 = xor i1 %len_60, i1 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 197 'xor' 'done_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 368, i32 375" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 198 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (1.91ns)   --->   "%icmp_ln135_30 = icmp_ne  i8 %tmp_32, i8 %present_window_12_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 199 'icmp' 'icmp_ln135_30' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (0.97ns) (out node of the LUT)   --->   "%done_26 = or i1 %icmp_ln135_30, i1 %done_25" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 200 'or' 'done_26' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node len_62)   --->   "%len_61 = select i1 %len_60, i2 2, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 201 'select' 'len_61' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.99ns) (out node of the LUT)   --->   "%len_62 = select i1 %done_26, i2 %zext_ln135_5, i2 %len_61" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 202 'select' 'len_62' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 376, i32 383" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 203 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.91ns)   --->   "%icmp_ln135_31 = icmp_ne  i8 %tmp_33, i8 %present_window_13_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 204 'icmp' 'icmp_ln135_31' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.97ns)   --->   "%done_27 = or i1 %icmp_ln135_31, i1 %done_26" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 205 'or' 'done_27' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 206 [1/1] (1.56ns)   --->   "%len_63 = add i2 %len_62, i2 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 206 'add' 'len_63' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.99ns)   --->   "%len_64 = select i1 %done_27, i2 %len_62, i2 %len_63" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 207 'select' 'len_64' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 384, i32 391" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 208 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (1.91ns)   --->   "%icmp_ln135_32 = icmp_ne  i8 %tmp_34, i8 %present_window_14_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 209 'icmp' 'icmp_ln135_32' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.97ns)   --->   "%done_28 = or i1 %icmp_ln135_32, i1 %done_27" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 210 'or' 'done_28' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 392, i32 399" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 211 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (1.91ns)   --->   "%icmp_ln135_33 = icmp_ne  i8 %tmp_35, i8 %present_window_15_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 212 'icmp' 'icmp_ln135_33' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i432.i32.i32, i432 %dictReadValue, i32 400, i32 407" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 213 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.91ns)   --->   "%icmp_ln135_34 = icmp_ne  i8 %tmp_36, i8 %inStream_read" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 214 'icmp' 'icmp_ln135_34' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 11.5>
ST_4 : Operation 215 [1/1] (1.65ns)   --->   "%len_7 = add i3 %len_6, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 215 'add' 'len_7' <Predicate = (!done_4)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (0.98ns)   --->   "%len_8 = select i1 %done_4, i3 %len_6, i3 %len_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 216 'select' 'len_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node len_10)   --->   "%or_ln135 = or i1 %icmp_ln135_4, i1 %done_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 217 'or' 'or_ln135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (1.65ns)   --->   "%len_9 = add i3 %len_8, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 218 'add' 'len_9' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_10 = select i1 %or_ln135, i3 %len_8, i3 %len_9" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 219 'select' 'len_10' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node len_72)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_10, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 220 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (2.55ns)   --->   "%match_offset = add i32 %sub_ln141, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 221 'add' 'match_offset' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 222 [1/1] (2.55ns)   --->   "%icmp_ln142 = icmp_ne  i32 %match_offset, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 222 'icmp' 'icmp_ln142' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node len_72)   --->   "%and_ln141 = and i1 %icmp_ln142, i1 %icmp_ln141" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 223 'and' 'and_ln141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node len_72)   --->   "%and_ln141_1 = and i1 %tmp, i1 %icmp_ln141_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 224 'and' 'and_ln141_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node len_72)   --->   "%and_ln141_2 = and i1 %and_ln141_1, i1 %and_ln141" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 225 'and' 'and_ln141_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_72 = select i1 %and_ln141_2, i3 %len_10, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 226 'select' 'len_72' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 227 [1/1] (1.65ns)   --->   "%icmp_ln149 = icmp_ne  i3 %len_72, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 227 'icmp' 'icmp_ln149' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (1.65ns)   --->   "%len_19 = add i3 %len_18, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 228 'add' 'len_19' <Predicate = (!done_9)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.98ns)   --->   "%len_20 = select i1 %done_9, i3 %len_18, i3 %len_19" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 229 'select' 'len_20' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node len_22)   --->   "%or_ln135_5 = or i1 %icmp_ln135_10, i1 %done_9" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 230 'or' 'or_ln135_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (1.65ns)   --->   "%len_21 = add i3 %len_20, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 231 'add' 'len_21' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_22 = select i1 %or_ln135_5, i3 %len_20, i3 %len_21" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 232 'select' 'len_22' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node len_73)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_22, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 233 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (2.55ns)   --->   "%match_offset_1 = add i32 %sub_ln141_1, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 234 'add' 'match_offset_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (2.55ns)   --->   "%icmp_ln142_1 = icmp_ne  i32 %match_offset_1, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 235 'icmp' 'icmp_ln142_1' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node len_73)   --->   "%and_ln141_3 = and i1 %icmp_ln142_1, i1 %icmp_ln141_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 236 'and' 'and_ln141_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node len_73)   --->   "%and_ln141_4 = and i1 %tmp_12, i1 %icmp_ln141_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 237 'and' 'and_ln141_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node len_73)   --->   "%and_ln141_5 = and i1 %and_ln141_4, i1 %and_ln141_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 238 'and' 'and_ln141_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_73 = select i1 %and_ln141_5, i3 %len_22, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 239 'select' 'len_73' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 240 [1/1] (1.65ns)   --->   "%icmp_ln149_1 = icmp_ugt  i3 %len_73, i3 %len_72" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 240 'icmp' 'icmp_ln149_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 241 [1/1] (0.98ns)   --->   "%match_length_2 = select i1 %icmp_ln149_1, i3 %len_73, i3 %len_72" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 241 'select' 'match_length_2' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%zext_ln133_2 = zext i24 %compareIdx_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 242 'zext' 'zext_ln133_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%zext_ln131_2 = zext i2 %len_28" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 243 'zext' 'zext_ln131_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (1.56ns)   --->   "%len_29 = add i3 %zext_ln131_2, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 244 'add' 'len_29' <Predicate = (!done_13)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 245 [1/1] (0.98ns)   --->   "%len_30 = select i1 %done_13, i3 %zext_ln131_2, i3 %len_29" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 245 'select' 'len_30' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 246 [1/1] (0.97ns)   --->   "%done_14 = or i1 %icmp_ln135_15, i1 %done_13" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 246 'or' 'done_14' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 247 [1/1] (1.65ns)   --->   "%len_31 = add i3 %len_30, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 247 'add' 'len_31' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 248 [1/1] (0.98ns)   --->   "%len_32 = select i1 %done_14, i3 %len_30, i3 %len_31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 248 'select' 'len_32' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node len_34)   --->   "%or_ln135_10 = or i1 %icmp_ln135_16, i1 %done_14" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 249 'or' 'or_ln135_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 250 [1/1] (1.65ns)   --->   "%len_33 = add i3 %len_32, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 250 'add' 'len_33' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 251 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_34 = select i1 %or_ln135_10, i3 %len_32, i3 %len_33" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 251 'select' 'len_34' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node len_74)   --->   "%tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_34, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 252 'bitselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (2.55ns)   --->   "%icmp_ln141_4 = icmp_ugt  i32 %currIdx, i32 %zext_ln133_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 253 'icmp' 'icmp_ln141_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 254 [1/1] (2.55ns)   --->   "%sub_ln141_2 = sub i32 %currIdx, i32 %zext_ln133_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 254 'sub' 'sub_ln141_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141_2, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 255 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (2.07ns)   --->   "%icmp_ln141_5 = icmp_eq  i16 %tmp_39, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 256 'icmp' 'icmp_ln141_5' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 257 [1/1] (2.55ns)   --->   "%match_offset_2 = add i32 %sub_ln141_2, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 257 'add' 'match_offset_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 258 [1/1] (2.55ns)   --->   "%icmp_ln142_2 = icmp_ne  i32 %match_offset_2, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 258 'icmp' 'icmp_ln142_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node len_74)   --->   "%and_ln141_6 = and i1 %icmp_ln142_2, i1 %icmp_ln141_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 259 'and' 'and_ln141_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node len_74)   --->   "%and_ln141_7 = and i1 %tmp_38, i1 %icmp_ln141_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 260 'and' 'and_ln141_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node len_74)   --->   "%and_ln141_8 = and i1 %and_ln141_7, i1 %and_ln141_6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 261 'and' 'and_ln141_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_74 = select i1 %and_ln141_8, i3 %len_34, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 262 'select' 'len_74' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 263 [1/1] (1.65ns)   --->   "%icmp_ln149_2 = icmp_ugt  i3 %len_74, i3 %match_length_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 263 'icmp' 'icmp_ln149_2' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.98ns)   --->   "%match_length_4 = select i1 %icmp_ln149_2, i3 %len_74, i3 %match_length_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 264 'select' 'match_length_4' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln133_3 = zext i24 %compareIdx_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 265 'zext' 'zext_ln133_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%zext_ln131_3 = zext i2 %len_40" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 266 'zext' 'zext_ln131_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (1.56ns)   --->   "%len_41 = add i3 %zext_ln131_3, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 267 'add' 'len_41' <Predicate = (!done_18)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 268 [1/1] (0.98ns)   --->   "%len_42 = select i1 %done_18, i3 %zext_ln131_3, i3 %len_41" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 268 'select' 'len_42' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 269 [1/1] (0.97ns)   --->   "%done_19 = or i1 %icmp_ln135_21, i1 %done_18" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 269 'or' 'done_19' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 270 [1/1] (1.65ns)   --->   "%len_43 = add i3 %len_42, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 270 'add' 'len_43' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/1] (0.98ns)   --->   "%len_44 = select i1 %done_19, i3 %len_42, i3 %len_43" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 271 'select' 'len_44' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node len_46)   --->   "%or_ln135_15 = or i1 %icmp_ln135_22, i1 %done_19" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 272 'or' 'or_ln135_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/1] (1.65ns)   --->   "%len_45 = add i3 %len_44, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 273 'add' 'len_45' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 274 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_46 = select i1 %or_ln135_15, i3 %len_44, i3 %len_45" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 274 'select' 'len_46' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node len_75)   --->   "%tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_46, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 275 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (2.55ns)   --->   "%icmp_ln141_6 = icmp_ugt  i32 %currIdx, i32 %zext_ln133_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 276 'icmp' 'icmp_ln141_6' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/1] (2.55ns)   --->   "%sub_ln141_3 = sub i32 %currIdx, i32 %zext_ln133_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 277 'sub' 'sub_ln141_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141_3, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 278 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (2.07ns)   --->   "%icmp_ln141_7 = icmp_eq  i16 %tmp_41, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 279 'icmp' 'icmp_ln141_7' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 280 [1/1] (2.55ns)   --->   "%match_offset_3 = add i32 %sub_ln141_3, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 280 'add' 'match_offset_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/1] (2.55ns)   --->   "%icmp_ln142_3 = icmp_ne  i32 %match_offset_3, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 281 'icmp' 'icmp_ln142_3' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node len_75)   --->   "%and_ln141_9 = and i1 %icmp_ln142_3, i1 %icmp_ln141_6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 282 'and' 'and_ln141_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node len_75)   --->   "%and_ln141_10 = and i1 %tmp_40, i1 %icmp_ln141_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 283 'and' 'and_ln141_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node len_75)   --->   "%and_ln141_11 = and i1 %and_ln141_10, i1 %and_ln141_9" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 284 'and' 'and_ln141_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_75 = select i1 %and_ln141_11, i3 %len_46, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 285 'select' 'len_75' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln133_4 = zext i24 %compareIdx_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 286 'zext' 'zext_ln133_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln131_4 = zext i2 %len_52" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 287 'zext' 'zext_ln131_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (1.56ns)   --->   "%len_53 = add i3 %zext_ln131_4, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 288 'add' 'len_53' <Predicate = (!done_23)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.98ns)   --->   "%len_54 = select i1 %done_23, i3 %zext_ln131_4, i3 %len_53" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 289 'select' 'len_54' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.97ns)   --->   "%done_24 = or i1 %icmp_ln135_27, i1 %done_23" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 290 'or' 'done_24' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (1.65ns)   --->   "%len_55 = add i3 %len_54, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 291 'add' 'len_55' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.98ns)   --->   "%len_56 = select i1 %done_24, i3 %len_54, i3 %len_55" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 292 'select' 'len_56' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node len_58)   --->   "%or_ln135_20 = or i1 %icmp_ln135_28, i1 %done_24" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 293 'or' 'or_ln135_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (1.65ns)   --->   "%len_57 = add i3 %len_56, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 294 'add' 'len_57' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_58 = select i1 %or_ln135_20, i3 %len_56, i3 %len_57" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 295 'select' 'len_58' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node len_76)   --->   "%tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_58, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 296 'bitselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (2.55ns)   --->   "%icmp_ln141_8 = icmp_ugt  i32 %currIdx, i32 %zext_ln133_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 297 'icmp' 'icmp_ln141_8' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (2.55ns)   --->   "%sub_ln141_4 = sub i32 %currIdx, i32 %zext_ln133_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 298 'sub' 'sub_ln141_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141_4, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 299 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (2.07ns)   --->   "%icmp_ln141_9 = icmp_eq  i16 %tmp_43, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 300 'icmp' 'icmp_ln141_9' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (2.55ns)   --->   "%match_offset_4 = add i32 %sub_ln141_4, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 301 'add' 'match_offset_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (2.55ns)   --->   "%icmp_ln142_4 = icmp_ne  i32 %match_offset_4, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 302 'icmp' 'icmp_ln142_4' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node len_76)   --->   "%and_ln141_12 = and i1 %icmp_ln142_4, i1 %icmp_ln141_8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 303 'and' 'and_ln141_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node len_76)   --->   "%and_ln141_13 = and i1 %tmp_42, i1 %icmp_ln141_9" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 304 'and' 'and_ln141_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node len_76)   --->   "%and_ln141_14 = and i1 %and_ln141_13, i1 %and_ln141_12" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 305 'and' 'and_ln141_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_76 = select i1 %and_ln141_14, i3 %len_58, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 306 'select' 'len_76' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln133_5 = zext i24 %compareIdx_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:133]   --->   Operation 307 'zext' 'zext_ln133_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln131_5 = zext i2 %len_64" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:131]   --->   Operation 308 'zext' 'zext_ln131_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (1.56ns)   --->   "%len_65 = add i3 %zext_ln131_5, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 309 'add' 'len_65' <Predicate = (!done_28)> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.98ns)   --->   "%len_66 = select i1 %done_28, i3 %zext_ln131_5, i3 %len_65" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 310 'select' 'len_66' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.97ns)   --->   "%done_29 = or i1 %icmp_ln135_33, i1 %done_28" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 311 'or' 'done_29' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (1.65ns)   --->   "%len_67 = add i3 %len_66, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 312 'add' 'len_67' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.98ns)   --->   "%len_68 = select i1 %done_29, i3 %len_66, i3 %len_67" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 313 'select' 'len_68' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node len_70)   --->   "%or_ln135_25 = or i1 %icmp_ln135_34, i1 %done_29" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 314 'or' 'or_ln135_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (1.65ns)   --->   "%len_69 = add i3 %len_68, i3 1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136]   --->   Operation 315 'add' 'len_69' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_70 = select i1 %or_ln135_25, i3 %len_68, i3 %len_69" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135]   --->   Operation 316 'select' 'len_70' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node len_77)   --->   "%tmp_44 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %len_70, i32 2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 317 'bitselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (2.55ns)   --->   "%icmp_ln141_10 = icmp_ugt  i32 %currIdx, i32 %zext_ln133_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 318 'icmp' 'icmp_ln141_10' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (2.55ns)   --->   "%sub_ln141_5 = sub i32 %currIdx, i32 %zext_ln133_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 319 'sub' 'sub_ln141_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %sub_ln141_5, i32 16, i32 31" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 320 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (2.07ns)   --->   "%icmp_ln141_11 = icmp_eq  i16 %tmp_45, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 321 'icmp' 'icmp_ln141_11' <Predicate = true> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (2.55ns)   --->   "%match_offset_5 = add i32 %sub_ln141_5, i32 4294967295" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 322 'add' 'match_offset_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (2.55ns)   --->   "%icmp_ln142_5 = icmp_ne  i32 %match_offset_5, i32 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:142]   --->   Operation 323 'icmp' 'icmp_ln142_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node len_77)   --->   "%and_ln141_15 = and i1 %icmp_ln142_5, i1 %icmp_ln141_10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 324 'and' 'and_ln141_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node len_77)   --->   "%and_ln141_16 = and i1 %tmp_44, i1 %icmp_ln141_11" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 325 'and' 'and_ln141_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node len_77)   --->   "%and_ln141_17 = and i1 %and_ln141_16, i1 %and_ln141_15" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 326 'and' 'and_ln141_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.98ns) (out node of the LUT)   --->   "%len_77 = select i1 %and_ln141_17, i3 %len_70, i3 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141]   --->   Operation 327 'select' 'len_77' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_4)   --->   "%trunc_ln149 = trunc i32 %match_offset_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 328 'trunc' 'trunc_ln149' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_4)   --->   "%trunc_ln149_1 = trunc i32 %match_offset" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 329 'trunc' 'trunc_ln149_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_4)   --->   "%select_ln149 = select i1 %icmp_ln149_1, i16 %trunc_ln149, i16 %trunc_ln149_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 330 'select' 'select_ln149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_4)   --->   "%or_ln149_2 = or i1 %icmp_ln149_1, i1 %icmp_ln149" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 331 'or' 'or_ln149_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln149_4 = select i1 %or_ln149_2, i16 %select_ln149, i16 0" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 332 'select' 'select_ln149_4' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%present_window_11_load_1 = load i8 %present_window_11"   --->   Operation 356 'load' 'present_window_11_load_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_15_out, i8 %present_window_15_load"   --->   Operation 357 'write' 'write_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_14_out, i8 %present_window_14_load"   --->   Operation 358 'write' 'write_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 359 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_13_out, i8 %present_window_13_load"   --->   Operation 359 'write' 'write_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 360 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_12_out, i8 %present_window_12_load"   --->   Operation 360 'write' 'write_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 361 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %present_window_11_out, i8 %present_window_11_load_1"   --->   Operation 361 'write' 'write_ln0' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 362 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 362 'ret' 'ret_ln0' <Predicate = (!icmp_ln87)> <Delay = 1.58>

State 5 <SV = 4> <Delay = 13.2>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%specpipeline_ln89 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:89]   --->   Operation 333 'specpipeline' 'specpipeline_ln89' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 334 'specloopname' 'specloopname_ln87' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 335 [1/1] (1.65ns)   --->   "%icmp_ln149_3 = icmp_ugt  i3 %len_75, i3 %match_length_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 335 'icmp' 'icmp_ln149_3' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 336 [1/1] (0.98ns)   --->   "%match_length_6 = select i1 %icmp_ln149_3, i3 %len_75, i3 %match_length_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 336 'select' 'match_length_6' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 337 [1/1] (1.65ns)   --->   "%icmp_ln149_4 = icmp_ugt  i3 %len_76, i3 %match_length_6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 337 'icmp' 'icmp_ln149_4' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 338 [1/1] (0.98ns)   --->   "%match_length_8 = select i1 %icmp_ln149_4, i3 %len_76, i3 %match_length_6" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 338 'select' 'match_length_8' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 339 [1/1] (1.65ns)   --->   "%icmp_ln149_5 = icmp_ugt  i3 %len_77, i3 %match_length_8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 339 'icmp' 'icmp_ln149_5' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 340 [1/1] (0.97ns)   --->   "%or_ln149 = or i1 %icmp_ln149_5, i1 %icmp_ln149_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 340 'or' 'or_ln149' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_5)   --->   "%or_ln149_1 = or i1 %icmp_ln149_3, i1 %icmp_ln149_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 341 'or' 'or_ln149_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_3)   --->   "%trunc_ln149_2 = trunc i32 %match_offset_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 342 'trunc' 'trunc_ln149_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_3)   --->   "%trunc_ln149_3 = trunc i32 %match_offset_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 343 'trunc' 'trunc_ln149_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_3)   --->   "%select_ln149_1 = select i1 %icmp_ln149_5, i16 %trunc_ln149_2, i16 %trunc_ln149_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 344 'select' 'select_ln149_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_2)   --->   "%trunc_ln149_4 = trunc i32 %match_offset_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 345 'trunc' 'trunc_ln149_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_2)   --->   "%trunc_ln149_5 = trunc i32 %match_offset_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 346 'trunc' 'trunc_ln149_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 347 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln149_2 = select i1 %icmp_ln149_3, i16 %trunc_ln149_4, i16 %trunc_ln149_5" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 347 'select' 'select_ln149_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 348 [1/1] (0.80ns) (out node of the LUT)   --->   "%select_ln149_3 = select i1 %or_ln149, i16 %select_ln149_1, i16 %select_ln149_2" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 348 'select' 'select_ln149_3' <Predicate = true> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln149_5)   --->   "%or_ln149_3 = or i1 %or_ln149, i1 %or_ln149_1" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 349 'or' 'or_ln149_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 350 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln149_5 = select i1 %or_ln149_3, i16 %select_ln149_3, i16 %select_ln149_4" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 350 'select' 'select_ln149_5' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 351 [1/1] (0.98ns)   --->   "%match_length_10 = select i1 %icmp_ln149_5, i3 %len_77, i3 %match_length_8" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149]   --->   Operation 351 'select' 'match_length_10' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln127 = zext i3 %match_length_10" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:127]   --->   Operation 352 'zext' 'zext_ln127' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%outValue = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i16.i8.i8, i16 %select_ln149_5, i8 %zext_ln127, i8 %present_window_11_load" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:157]   --->   Operation 353 'bitconcatenate' 'outValue' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [1/1] ( I:3.54ns O:3.54ns )   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %compressdStream, i32 %outValue" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:158]   --->   Operation 354 'write' 'write_ln158' <Predicate = true> <Delay = 3.54> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.54> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 8> <FIFO>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln87 = br void %VITIS_LOOP_93_3" [/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87]   --->   Operation 355 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 15.000ns, clock uncertainty: 1.500ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln87', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87) of constant 5 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87 [36]  (1.588 ns)
	'load' operation 32 bit ('i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:91) on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87 [39]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln87', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87) [44]  (2.552 ns)
	'store' operation 0 bit ('store_ln87', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87) of variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87 on local variable 'i', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:87 [362]  (1.588 ns)

 <State 2>: 5.065ns
The critical path consists of the following:
	fifo read operation ('inStream_read', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97) on port 'inStream' (/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97) [51]  (3.477 ns)
	'store' operation 0 bit ('store_ln97', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97) of variable 'inStream_read', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:97 on local variable 'present_window_15' [357]  (1.588 ns)

 <State 3>: 12.243ns
The critical path consists of the following:
	'load' operation 432 bit ('dictReadValue', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:115) on array 'dict' [63]  (3.254 ns)
	'icmp' operation 1 bit ('icmp_ln135', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [75]  (1.915 ns)
	'or' operation 1 bit ('done', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [76]  (0.978 ns)
	'select' operation 2 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [78]  (0.993 ns)
	'add' operation 2 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136) [82]  (1.565 ns)
	'select' operation 2 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [83]  (0.993 ns)
	'add' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136) [88]  (1.565 ns)
	'select' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [89]  (0.980 ns)

 <State 4>: 11.500ns
The critical path consists of the following:
	'add' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136) [93]  (1.650 ns)
	'select' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [94]  (0.980 ns)
	'add' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:136) [98]  (1.650 ns)
	'select' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:135) [99]  (0.980 ns)
	'select' operation 3 bit ('len', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:141) [110]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln149_1', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [155]  (1.650 ns)
	'select' operation 3 bit ('match_length', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [156]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln149_2', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [200]  (1.650 ns)
	'select' operation 3 bit ('match_length', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [201]  (0.980 ns)

 <State 5>: 13.220ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln149_3', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [245]  (1.650 ns)
	'select' operation 3 bit ('match_length', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [246]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln149_4', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [290]  (1.650 ns)
	'select' operation 3 bit ('match_length', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [291]  (0.980 ns)
	'icmp' operation 1 bit ('icmp_ln149_5', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [335]  (1.650 ns)
	'or' operation 1 bit ('or_ln149', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [336]  (0.978 ns)
	'select' operation 16 bit ('select_ln149_3', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [348]  (0.805 ns)
	'select' operation 16 bit ('select_ln149_5', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:149) [351]  (0.978 ns)
	fifo write operation ('write_ln158', /root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:158) on port 'compressdStream' (/root/FPGA/data_compression/L1/include/hw/lz_compress.hpp:158) [355]  (3.549 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
