<dec f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='262' type='unsigned int llvm::AMDGPU::IsaInfo::getNumVGPRBlocks(const llvm::MCSubtargetInfo * STI, unsigned int NumSGPRs, Optional&lt;bool&gt; EnableWavefrontSize32 = None)'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h' l='257'>/// \returns Number of VGPR blocks needed for given subtarget \p STI when
/// \p NumVGPRs are used.
///
/// For subtargets which support it, \p EnableWavefrontSize32 should match the
/// ENABLE_WAVEFRONT_SIZE32 kernel descriptor field.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUAsmPrinter.cpp' l='1099' u='c' c='_ZN4llvm16AMDGPUAsmPrinter16getSIProgramInfoERNS_13SIProgramInfoERKNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AsmParser/AMDGPUAsmParser.cpp' l='4121' u='c' c='_ZN12_GLOBAL__N_115AMDGPUAsmParser18calculateGPRBlocksERKN4llvm13FeatureBitsetEbbbNS1_8OptionalIbEEjNS1_7SMRangeEjS7_RjS8_'/>
<def f='llvm/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp' l='584' ll='590' type='unsigned int llvm::AMDGPU::IsaInfo::getNumVGPRBlocks(const llvm::MCSubtargetInfo * STI, unsigned int NumVGPRs, Optional&lt;bool&gt; EnableWavefrontSize32 = None)'/>
