{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 23 07:17:40 2025 " "Info: Processing started: Wed Apr 23 07:17:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CP -c CP " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CP -c CP" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CP EP2S15F672C3 " "Info: Automatically selected device EP2S15F672C3 for design CP" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Info: Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 0 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E16 " "Info: Pin ~DATA0~ is reserved at location E16" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 1913 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "328 328 " "Critical Warning: No exact pin location assignment(s) for 328 pins of 328 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[14\] " "Info: Pin INPUT_DATA\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 494 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[13\] " "Info: Pin INPUT_DATA\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 495 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[12\] " "Info: Pin INPUT_DATA\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 496 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[11\] " "Info: Pin INPUT_DATA\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 497 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[10\] " "Info: Pin INPUT_DATA\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 498 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[9\] " "Info: Pin INPUT_DATA\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 499 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[8\] " "Info: Pin INPUT_DATA\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 500 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[7\] " "Info: Pin INPUT_DATA\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 501 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[6\] " "Info: Pin INPUT_DATA\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 502 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[5\] " "Info: Pin INPUT_DATA\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 503 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[4\] " "Info: Pin INPUT_DATA\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 504 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[3\] " "Info: Pin INPUT_DATA\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 505 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[2\] " "Info: Pin INPUT_DATA\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 506 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[1\] " "Info: Pin INPUT_DATA\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 507 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "INPUT_DATA\[0\] " "Info: Pin INPUT_DATA\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { INPUT_DATA[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 104 1416 1610 120 "INPUT_DATA\[14..0\]" "" } { -160 248 2472 -120 "INPUT_DATA\[14..0\]" "" } { 264 360 480 276 "input_data\[14..0\]" "" } { 240 1536 1618 256 "input_data\[14..0\]" "" } { 664 2224 2306 680 "input_data\[14..0\]" "" } { 608 1784 1866 624 "input_data\[14..0\]" "" } { 576 1872 1976 588 "input_data\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { INPUT_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 508 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[10\] " "Info: Pin CTRL\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 509 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[9\] " "Info: Pin CTRL\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 510 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[8\] " "Info: Pin CTRL\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 511 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[7\] " "Info: Pin CTRL\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 512 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[6\] " "Info: Pin CTRL\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 513 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[5\] " "Info: Pin CTRL\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 514 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[4\] " "Info: Pin CTRL\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 515 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[3\] " "Info: Pin CTRL\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 516 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[2\] " "Info: Pin CTRL\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 517 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[1\] " "Info: Pin CTRL\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 518 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL\[0\] " "Info: Pin CTRL\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 120 1416 1592 136 "CTRL\[10..0\]" "" } { -64 328 2096 -40 "CTRL\[10..0\]" "" } { 56 968 1025 72 "ctrl\[10..0\]" "" } { 344 1968 2065 356 "ctrl\[10..0\]" "" } { -16 2160 2200 0 "ctrl\[0\]" "" } { -32 2160 2200 -16 "ctrl\[1\]" "" } { 640 1898 1976 652 "ctrl\[5\]" "" } { -48 2160 2200 -32 "ctrl\[2\]" "" } { 624 1898 1976 636 "ctrl\[6\]" "" } { 632 1784 1871 644 "ctrl\[10..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 519 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[8\] " "Info: Pin ADDRESS\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 526 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[7\] " "Info: Pin ADDRESS\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 527 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[6\] " "Info: Pin ADDRESS\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 528 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[5\] " "Info: Pin ADDRESS\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 529 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[4\] " "Info: Pin ADDRESS\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 530 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[3\] " "Info: Pin ADDRESS\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 531 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[2\] " "Info: Pin ADDRESS\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 532 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[1\] " "Info: Pin ADDRESS\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 533 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDRESS\[0\] " "Info: Pin ADDRESS\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { ADDRESS[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1416 1592 104 "ADDRESS\[8..0\]" "" } { 304 720 784 320 "address\[8..0\]" "" } { 280 1968 2088 292 "address\[8..0\]" "" } { -112 288 2096 -80 "ADDRESS\[8..0\]" "" } { 584 1784 1888 596 "address\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 534 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MEM_DEST " "Info: Pin MEM_DEST not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { MEM_DEST } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 520 904 1080 536 "MEM_DEST" "" } { 632 1400 1488 644 "mem_dest" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEM_DEST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 802 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[8\] " "Info: Pin CTRL_REQ\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 479 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[7\] " "Info: Pin CTRL_REQ\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 480 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[6\] " "Info: Pin CTRL_REQ\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 481 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[5\] " "Info: Pin CTRL_REQ\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 482 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[4\] " "Info: Pin CTRL_REQ\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 483 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[3\] " "Info: Pin CTRL_REQ\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 484 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[2\] " "Info: Pin CTRL_REQ\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 485 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[1\] " "Info: Pin CTRL_REQ\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 486 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_REQ\[0\] " "Info: Pin CTRL_REQ\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_REQ[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 152 1416 1594 168 "CTRL_REQ\[8..0\]" "" } { 200 688 747 216 "ctrl_req\[0\]" "" } { 200 752 801 216 "ctrl_req\[1\]" "" } { 360 1968 2073 372 "ctrl_req\[2\]" "" } { 376 1968 2075 388 "ctrl_req\[3\]" "" } { 648 442 520 660 "ctrl_req\[3\]" "" } { 80 584 712 92 "CTRL_REQ\[8..0\]" "" } { 136 440 1416 160 "CTRL_REQ\[8..0\]" "" } { 624 1360 1409 640 "ctrl_req\[4\]" "" } { 664 1784 1873 676 "ctrl_req\[5\]" "" } { 648 1784 1873 660 "ctrl_req\[6\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_REQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 487 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[5\] " "Info: Pin CTRL_ACCESS\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 488 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[4\] " "Info: Pin CTRL_ACCESS\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 489 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[3\] " "Info: Pin CTRL_ACCESS\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 490 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[2\] " "Info: Pin CTRL_ACCESS\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 491 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[1\] " "Info: Pin CTRL_ACCESS\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 492 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CTRL_ACCESS\[0\] " "Info: Pin CTRL_ACCESS\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CTRL_ACCESS[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 136 1416 1616 152 "CTRL_ACCESS\[5..0\]" "" } { 72 968 1058 88 "ctrl_access\[5..0\]" "" } { 296 360 480 308 "ctrl_access\[0\]" "" } { 280 360 480 292 "ctrl_access\[4\]" "" } { 224 1504 1584 240 "ctrl_access\[1\]" "" } { 632 920 1032 644 "ctrl_access\[2\]" "" } { 592 1416 1488 608 "ctrl_access\[3\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CTRL_ACCESS[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 493 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG_DEST " "Info: Pin REG_DEST not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG_DEST } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 904 1080 552 "REG_DEST" "" } { 648 1400 1488 660 "reg_dest" "" } { 688 840 892 704 "reg_dest" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_DEST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 804 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[5\] " "Info: Pin CMD_CODE\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 520 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[4\] " "Info: Pin CMD_CODE\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 521 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[3\] " "Info: Pin CMD_CODE\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 522 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[2\] " "Info: Pin CMD_CODE\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[1\] " "Info: Pin CMD_CODE\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 524 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_CODE\[0\] " "Info: Pin CMD_CODE\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_CODE[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 1688 1871 104 "CMD_CODE\[5..0\]" "" } { 240 1480 1556 256 "cmd_code\[5..0\]" "" } { 648 920 1032 660 "cmd_code\[5..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_CODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 525 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NO_OP " "Info: Pin NO_OP not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { NO_OP } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 552 904 1080 568 "NO_OP" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { NO_OP } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 805 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "TEST " "Info: Pin TEST not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { TEST } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 680 1784 1960 696 "TEST" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { TEST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 806 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[14\] " "Info: Pin CMD_PRT1\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 535 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[13\] " "Info: Pin CMD_PRT1\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 536 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[12\] " "Info: Pin CMD_PRT1\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 537 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[11\] " "Info: Pin CMD_PRT1\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 538 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[10\] " "Info: Pin CMD_PRT1\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 539 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[9\] " "Info: Pin CMD_PRT1\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 540 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[8\] " "Info: Pin CMD_PRT1\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 541 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[7\] " "Info: Pin CMD_PRT1\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 542 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[6\] " "Info: Pin CMD_PRT1\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 543 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[5\] " "Info: Pin CMD_PRT1\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 544 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[4\] " "Info: Pin CMD_PRT1\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 545 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[3\] " "Info: Pin CMD_PRT1\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 546 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[2\] " "Info: Pin CMD_PRT1\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 547 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[1\] " "Info: Pin CMD_PRT1\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 548 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT1\[0\] " "Info: Pin CMD_PRT1\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT1[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 184 1128 1312 200 "CMD_PRT1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 549 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[14\] " "Info: Pin CMD_PRT2\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 550 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[13\] " "Info: Pin CMD_PRT2\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 551 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[12\] " "Info: Pin CMD_PRT2\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 552 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[11\] " "Info: Pin CMD_PRT2\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 553 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[10\] " "Info: Pin CMD_PRT2\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 554 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[9\] " "Info: Pin CMD_PRT2\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 555 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[8\] " "Info: Pin CMD_PRT2\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 556 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[7\] " "Info: Pin CMD_PRT2\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 557 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[6\] " "Info: Pin CMD_PRT2\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 558 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[5\] " "Info: Pin CMD_PRT2\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 559 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[4\] " "Info: Pin CMD_PRT2\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 560 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[3\] " "Info: Pin CMD_PRT2\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 561 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[2\] " "Info: Pin CMD_PRT2\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 562 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[1\] " "Info: Pin CMD_PRT2\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 563 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CMD_PRT2\[0\] " "Info: Pin CMD_PRT2\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { CMD_PRT2[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 200 1128 1312 216 "CMD_PRT2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CMD_PRT2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 564 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[14\] " "Info: Pin FIRST_OP\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 565 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[13\] " "Info: Pin FIRST_OP\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 566 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[12\] " "Info: Pin FIRST_OP\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 567 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[11\] " "Info: Pin FIRST_OP\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 568 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[10\] " "Info: Pin FIRST_OP\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 569 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[9\] " "Info: Pin FIRST_OP\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 570 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[8\] " "Info: Pin FIRST_OP\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 571 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[7\] " "Info: Pin FIRST_OP\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 572 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[6\] " "Info: Pin FIRST_OP\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 573 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[5\] " "Info: Pin FIRST_OP\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 574 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[4\] " "Info: Pin FIRST_OP\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 575 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[3\] " "Info: Pin FIRST_OP\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 576 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[2\] " "Info: Pin FIRST_OP\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 577 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[1\] " "Info: Pin FIRST_OP\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FIRST_OP\[0\] " "Info: Pin FIRST_OP\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { FIRST_OP[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 472 904 1083 488 "FIRST_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { FIRST_OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[14\] " "Info: Pin REG0\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[13\] " "Info: Pin REG0\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[12\] " "Info: Pin REG0\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 582 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[11\] " "Info: Pin REG0\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[10\] " "Info: Pin REG0\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[9\] " "Info: Pin REG0\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[8\] " "Info: Pin REG0\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 586 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[7\] " "Info: Pin REG0\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 587 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[6\] " "Info: Pin REG0\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 588 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[5\] " "Info: Pin REG0\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 589 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[4\] " "Info: Pin REG0\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 590 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[3\] " "Info: Pin REG0\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 591 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[2\] " "Info: Pin REG0\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 592 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[1\] " "Info: Pin REG0\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 593 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG0\[0\] " "Info: Pin REG0\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG0[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 576 2224 2400 592 "REG0\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 594 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[14\] " "Info: Pin REG1\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 595 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[13\] " "Info: Pin REG1\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 596 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[12\] " "Info: Pin REG1\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 597 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[11\] " "Info: Pin REG1\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 598 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[10\] " "Info: Pin REG1\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 599 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[9\] " "Info: Pin REG1\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 600 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[8\] " "Info: Pin REG1\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 601 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[7\] " "Info: Pin REG1\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 602 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[6\] " "Info: Pin REG1\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 603 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[5\] " "Info: Pin REG1\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 604 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[4\] " "Info: Pin REG1\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 605 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[3\] " "Info: Pin REG1\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 606 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[2\] " "Info: Pin REG1\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 607 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[1\] " "Info: Pin REG1\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 608 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG1\[0\] " "Info: Pin REG1\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG1[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 624 2224 2400 640 "REG1\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 609 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[14\] " "Info: Pin REG10\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 610 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[13\] " "Info: Pin REG10\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 611 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[12\] " "Info: Pin REG10\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 612 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[11\] " "Info: Pin REG10\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 613 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[10\] " "Info: Pin REG10\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 614 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[9\] " "Info: Pin REG10\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 615 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[8\] " "Info: Pin REG10\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 616 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[7\] " "Info: Pin REG10\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 617 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[6\] " "Info: Pin REG10\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 618 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[5\] " "Info: Pin REG10\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 619 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[4\] " "Info: Pin REG10\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 620 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[3\] " "Info: Pin REG10\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 621 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[2\] " "Info: Pin REG10\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 622 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[1\] " "Info: Pin REG10\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 623 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG10\[0\] " "Info: Pin REG10\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG10[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 720 2224 2400 736 "REG10\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG10[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 624 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[14\] " "Info: Pin REG11\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 625 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[13\] " "Info: Pin REG11\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 626 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[12\] " "Info: Pin REG11\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 627 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[11\] " "Info: Pin REG11\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 628 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[10\] " "Info: Pin REG11\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 629 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[9\] " "Info: Pin REG11\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 630 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[8\] " "Info: Pin REG11\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 631 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[7\] " "Info: Pin REG11\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 632 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[6\] " "Info: Pin REG11\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 633 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[5\] " "Info: Pin REG11\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 634 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[4\] " "Info: Pin REG11\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 635 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[3\] " "Info: Pin REG11\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 636 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[2\] " "Info: Pin REG11\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 637 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[1\] " "Info: Pin REG11\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 638 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG11\[0\] " "Info: Pin REG11\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG11[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 768 2224 2400 784 "REG11\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG11[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 639 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[14\] " "Info: Pin REG2\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 640 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[13\] " "Info: Pin REG2\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 641 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[12\] " "Info: Pin REG2\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 642 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[11\] " "Info: Pin REG2\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 643 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[10\] " "Info: Pin REG2\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 644 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[9\] " "Info: Pin REG2\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 645 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[8\] " "Info: Pin REG2\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 646 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[7\] " "Info: Pin REG2\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 647 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[6\] " "Info: Pin REG2\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 648 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[5\] " "Info: Pin REG2\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 649 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[4\] " "Info: Pin REG2\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 650 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[3\] " "Info: Pin REG2\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 651 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[2\] " "Info: Pin REG2\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 652 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[1\] " "Info: Pin REG2\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 653 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG2\[0\] " "Info: Pin REG2\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG2[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 688 2224 2400 704 "REG2\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 654 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[14\] " "Info: Pin REG3\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 655 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[13\] " "Info: Pin REG3\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 656 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[12\] " "Info: Pin REG3\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 657 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[11\] " "Info: Pin REG3\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 658 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[10\] " "Info: Pin REG3\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 659 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[9\] " "Info: Pin REG3\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 660 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[8\] " "Info: Pin REG3\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 661 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[7\] " "Info: Pin REG3\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 662 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[6\] " "Info: Pin REG3\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 663 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[5\] " "Info: Pin REG3\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 664 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[4\] " "Info: Pin REG3\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 665 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[3\] " "Info: Pin REG3\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 666 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[2\] " "Info: Pin REG3\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 667 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[1\] " "Info: Pin REG3\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 668 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG3\[0\] " "Info: Pin REG3\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG3[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 736 2224 2400 752 "REG3\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 669 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[14\] " "Info: Pin REG4\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 670 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[13\] " "Info: Pin REG4\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 671 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[12\] " "Info: Pin REG4\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 672 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[11\] " "Info: Pin REG4\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 673 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[10\] " "Info: Pin REG4\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 674 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[9\] " "Info: Pin REG4\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 675 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[8\] " "Info: Pin REG4\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 676 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[7\] " "Info: Pin REG4\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 677 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[6\] " "Info: Pin REG4\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 678 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[5\] " "Info: Pin REG4\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 679 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[4\] " "Info: Pin REG4\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 680 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[3\] " "Info: Pin REG4\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 681 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[2\] " "Info: Pin REG4\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 682 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[1\] " "Info: Pin REG4\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 683 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG4\[0\] " "Info: Pin REG4\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG4[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 592 2224 2400 608 "REG4\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 684 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[14\] " "Info: Pin REG5\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 685 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[13\] " "Info: Pin REG5\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 686 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[12\] " "Info: Pin REG5\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 687 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[11\] " "Info: Pin REG5\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 688 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[10\] " "Info: Pin REG5\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 689 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[9\] " "Info: Pin REG5\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 690 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[8\] " "Info: Pin REG5\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 691 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[7\] " "Info: Pin REG5\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 692 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[6\] " "Info: Pin REG5\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 693 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[5\] " "Info: Pin REG5\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 694 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[4\] " "Info: Pin REG5\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 695 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[3\] " "Info: Pin REG5\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 696 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[2\] " "Info: Pin REG5\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 697 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[1\] " "Info: Pin REG5\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 698 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG5\[0\] " "Info: Pin REG5\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG5[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 640 2224 2400 656 "REG5\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG5[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 699 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[14\] " "Info: Pin REG6\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 700 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[13\] " "Info: Pin REG6\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 701 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[12\] " "Info: Pin REG6\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 702 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[11\] " "Info: Pin REG6\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 703 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[10\] " "Info: Pin REG6\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 704 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[9\] " "Info: Pin REG6\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 705 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[8\] " "Info: Pin REG6\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 706 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[7\] " "Info: Pin REG6\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 707 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[6\] " "Info: Pin REG6\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 708 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[5\] " "Info: Pin REG6\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[4\] " "Info: Pin REG6\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 710 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[3\] " "Info: Pin REG6\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 711 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[2\] " "Info: Pin REG6\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 712 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[1\] " "Info: Pin REG6\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 713 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG6\[0\] " "Info: Pin REG6\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG6[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 704 2224 2400 720 "REG6\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG6[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 714 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[14\] " "Info: Pin REG7\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 715 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[13\] " "Info: Pin REG7\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 716 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[12\] " "Info: Pin REG7\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 717 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[11\] " "Info: Pin REG7\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 718 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[10\] " "Info: Pin REG7\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 719 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[9\] " "Info: Pin REG7\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 720 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[8\] " "Info: Pin REG7\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 721 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[7\] " "Info: Pin REG7\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 722 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[6\] " "Info: Pin REG7\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 723 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[5\] " "Info: Pin REG7\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 724 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[4\] " "Info: Pin REG7\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 725 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[3\] " "Info: Pin REG7\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 726 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[2\] " "Info: Pin REG7\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 727 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[1\] " "Info: Pin REG7\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 728 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG7\[0\] " "Info: Pin REG7\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG7[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 752 2224 2400 768 "REG7\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG7[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 729 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[14\] " "Info: Pin REG8\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 730 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[13\] " "Info: Pin REG8\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 731 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[12\] " "Info: Pin REG8\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 732 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[11\] " "Info: Pin REG8\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 733 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[10\] " "Info: Pin REG8\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 734 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[9\] " "Info: Pin REG8\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 735 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[8\] " "Info: Pin REG8\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 736 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[7\] " "Info: Pin REG8\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 737 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[6\] " "Info: Pin REG8\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 738 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[5\] " "Info: Pin REG8\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 739 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[4\] " "Info: Pin REG8\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 740 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[3\] " "Info: Pin REG8\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 741 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[2\] " "Info: Pin REG8\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 742 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[1\] " "Info: Pin REG8\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 743 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG8\[0\] " "Info: Pin REG8\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG8[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 608 2224 2400 624 "REG8\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG8[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 744 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[14\] " "Info: Pin REG9\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 745 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[13\] " "Info: Pin REG9\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 746 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[12\] " "Info: Pin REG9\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 747 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[11\] " "Info: Pin REG9\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 748 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[10\] " "Info: Pin REG9\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 749 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[9\] " "Info: Pin REG9\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 750 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[8\] " "Info: Pin REG9\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 751 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[7\] " "Info: Pin REG9\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 752 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[6\] " "Info: Pin REG9\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 753 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[5\] " "Info: Pin REG9\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 754 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[4\] " "Info: Pin REG9\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 755 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[3\] " "Info: Pin REG9\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 756 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[2\] " "Info: Pin REG9\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 757 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[1\] " "Info: Pin REG9\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 758 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REG9\[0\] " "Info: Pin REG9\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { REG9[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 656 2224 2400 672 "REG9\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG9[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 759 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[8\] " "Info: Pin RESULT_ADDR\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 760 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[7\] " "Info: Pin RESULT_ADDR\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 761 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[6\] " "Info: Pin RESULT_ADDR\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 762 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[5\] " "Info: Pin RESULT_ADDR\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 763 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[4\] " "Info: Pin RESULT_ADDR\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 764 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[3\] " "Info: Pin RESULT_ADDR\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 765 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[2\] " "Info: Pin RESULT_ADDR\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 766 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[1\] " "Info: Pin RESULT_ADDR\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 767 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_ADDR\[0\] " "Info: Pin RESULT_ADDR\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_ADDR[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 504 904 1105 520 "RESULT_ADDR\[8..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 768 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[14\] " "Info: Pin RESULT_DATA\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 769 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[13\] " "Info: Pin RESULT_DATA\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 770 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[12\] " "Info: Pin RESULT_DATA\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 771 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[11\] " "Info: Pin RESULT_DATA\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 772 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[10\] " "Info: Pin RESULT_DATA\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 773 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[9\] " "Info: Pin RESULT_DATA\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 774 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[8\] " "Info: Pin RESULT_DATA\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 775 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[7\] " "Info: Pin RESULT_DATA\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 776 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[6\] " "Info: Pin RESULT_DATA\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 777 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[5\] " "Info: Pin RESULT_DATA\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 778 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[4\] " "Info: Pin RESULT_DATA\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 779 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[3\] " "Info: Pin RESULT_DATA\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 780 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[2\] " "Info: Pin RESULT_DATA\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 781 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[1\] " "Info: Pin RESULT_DATA\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 782 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RESULT_DATA\[0\] " "Info: Pin RESULT_DATA\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { RESULT_DATA[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 536 1400 1603 552 "RESULT_DATA\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 783 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[14\] " "Info: Pin SECOND_OP\[14\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[14] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 784 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[13\] " "Info: Pin SECOND_OP\[13\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[13] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 785 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[12\] " "Info: Pin SECOND_OP\[12\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[12] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 786 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[11\] " "Info: Pin SECOND_OP\[11\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[11] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 787 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[10\] " "Info: Pin SECOND_OP\[10\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[10] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 788 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[9\] " "Info: Pin SECOND_OP\[9\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[9] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 789 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[8\] " "Info: Pin SECOND_OP\[8\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[8] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 790 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[7\] " "Info: Pin SECOND_OP\[7\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[7] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 791 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[6\] " "Info: Pin SECOND_OP\[6\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[6] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 792 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[5\] " "Info: Pin SECOND_OP\[5\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[5] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 793 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[4\] " "Info: Pin SECOND_OP\[4\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[4] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 794 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[3\] " "Info: Pin SECOND_OP\[3\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[3] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 795 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[2\] " "Info: Pin SECOND_OP\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 796 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[1\] " "Info: Pin SECOND_OP\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 797 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SECOND_OP\[0\] " "Info: Pin SECOND_OP\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SECOND_OP[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 488 904 1099 504 "SECOND_OP\[14..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SECOND_OP[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 798 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUCH_DCA\[2\] " "Info: Pin SUCH_DCA\[2\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SUCH_DCA[2] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 392 2160 2342 408 "SUCH_DCA\[2..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUCH_DCA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 799 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUCH_DCA\[1\] " "Info: Pin SUCH_DCA\[1\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SUCH_DCA[1] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 392 2160 2342 408 "SUCH_DCA\[2..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUCH_DCA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 800 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SUCH_DCA\[0\] " "Info: Pin SUCH_DCA\[0\] not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { SUCH_DCA[0] } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 392 2160 2342 408 "SUCH_DCA\[2..0\]" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { SUCH_DCA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 801 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 -80 88 104 "clk" "" } { 248 410 480 260 "clk" "" } { 56 586 712 72 "clk" "" } { 80 104 192 96 "clk" "" } { 208 1530 1584 224 "clk" "" } { -96 2160 2200 -80 "clk" "" } { 608 1000 1032 624 "clk" "" } { 608 1906 1976 620 "clk" "" } { 576 1456 1488 592 "clk" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P23 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN P23 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_gii.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_gii.tdf" 60 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_gii.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_gii.tdf" 60 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 395 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_gii.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_gii.tdf" 60 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 397 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node COMMAND_READER:inst2\|DCa:inst8\|lpm_counter16:inst\|lpm_counter:lpm_counter_component\|cntr_gii:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_gii.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_gii.tdf" 60 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { COMMAND_READER:inst2|DCa:inst8|lpm_counter16:inst|lpm_counter:lpm_counter_component|cntr_gii:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 399 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|inst5 " "Info: Destination node CU:inst\|inst5" {  } { { "CU.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/CU.bdf" { { 152 728 792 232 "inst5" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 316 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "CU:inst\|inst14 " "Info: Destination node CU:inst\|inst14" {  } { { "CU.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/CU.bdf" { { 344 728 792 424 "inst14" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CU:inst|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 319 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[2\] " "Info: Destination node OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_8kj.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_8kj.tdf" 56 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component|cntr_8kj:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 272 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_8kj.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_8kj.tdf" 56 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component|cntr_8kj:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 274 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node OPERAND_READER:inst9\|lpm_counter8:inst26\|lpm_counter:lpm_counter_component\|cntr_8kj:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_8kj.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_8kj.tdf" 56 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_READER:inst9|lpm_counter8:inst26|lpm_counter:lpm_counter_component|cntr_8kj:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 276 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "RESULT_WRITER:inst13\|lpm_counter4_mod3:inst4\|lpm_counter:lpm_counter_component\|cntr_72k:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node RESULT_WRITER:inst13\|lpm_counter4_mod3:inst4\|lpm_counter:lpm_counter_component\|cntr_72k:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_72k.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/cntr_72k.tdf" 51 19 0 } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESULT_WRITER:inst13|lpm_counter4_mod3:inst4|lpm_counter:lpm_counter_component|cntr_72k:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 239 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "p:/quartus/quartus/bin/pin_planner.ppl" "" { PinPlanner "p:/quartus/quartus/bin/pin_planner.ppl" { clk } } } { "MICROPROCESSOR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MICROPROCESSOR.bdf" { { 88 -80 88 104 "clk" "" } { 248 410 480 260 "clk" "" } { 56 586 712 72 "clk" "" } { 80 104 192 96 "clk" "" } { 208 1530 1584 224 "clk" "" } { -96 2160 2200 -80 "clk" "" } { 608 1000 1032 624 "clk" "" } { 608 1906 1976 620 "clk" "" } { 576 1456 1488 592 "clk" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 803 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "GPR:inst11\|inst12  " "Info: Automatically promoted node GPR:inst11\|inst12 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "GPR.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/GPR.bdf" { { 16 280 344 64 "inst12" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPR:inst11|inst12 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 312 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst10\|inst4  " "Info: Automatically promoted node MEMORY:inst10\|inst4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MEMORY.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MEMORY.bdf" { { 184 168 232 232 "inst4" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst10|inst4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 235 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPERAND_READER:inst9\|inst  " "Info: Automatically promoted node OPERAND_READER:inst9\|inst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "OPERAND_READER.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/OPERAND_READER.bdf" { { -24 344 408 24 "inst" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_READER:inst9|inst } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 295 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MEMORY:inst10\|inst6  " "Info: Automatically promoted node MEMORY:inst10\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "MEMORY.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/MEMORY.bdf" { { 336 176 240 384 "inst6" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst10|inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 234 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "OPERAND_BUFFER:inst1\|inst13  " "Info: Automatically promoted node OPERAND_BUFFER:inst1\|inst13 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "OPERAND_BUFFER:inst1\|inst10 " "Info: Destination node OPERAND_BUFFER:inst1\|inst10" {  } { { "OPERAND_BUFFER.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/OPERAND_BUFFER.bdf" { { 592 520 584 672 "inst10" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_BUFFER:inst1|inst10 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 450 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "OPERAND_BUFFER.bdf" "" { Schematic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/OPERAND_BUFFER.bdf" { { 608 328 392 656 "inst13" "" } } } } { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { OPERAND_BUFFER:inst1|inst13 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/" 0 { } { { 0 { 0 ""} 0 451 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "327 unused 3.3V 0 327 0 " "Info: Number of I/O pins in group: 327 (unused VREF, 3.3V VCCIO, 0 input, 327 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 51 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  51 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 42 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 42 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  42 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 50 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  50 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.672 ns memory register " "Info: Estimated most critical path is memory to register delay of 4.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MEMORY:inst10\|rom:inst1\|altsyncram:altsyncram_component\|altsyncram_ij71:auto_generated\|ram_block1a11~porta_address_reg7 1 MEM M4K_X8_Y15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X8_Y15; Fanout = 1; MEM Node = 'MEMORY:inst10\|rom:inst1\|altsyncram:altsyncram_component\|altsyncram_ij71:auto_generated\|ram_block1a11~porta_address_reg7'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|ram_block1a11~porta_address_reg7 } "NODE_NAME" } } { "db/altsyncram_ij71.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/altsyncram_ij71.tdf" 254 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.793 ns) 1.793 ns MEMORY:inst10\|rom:inst1\|altsyncram:altsyncram_component\|altsyncram_ij71:auto_generated\|q_a\[11\] 2 MEM M4K_X8_Y15 1 " "Info: 2: + IC(0.000 ns) + CELL(1.793 ns) = 1.793 ns; Loc. = M4K_X8_Y15; Fanout = 1; MEM Node = 'MEMORY:inst10\|rom:inst1\|altsyncram:altsyncram_component\|altsyncram_ij71:auto_generated\|q_a\[11\]'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.793 ns" { MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|ram_block1a11~porta_address_reg7 MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|q_a[11] } "NODE_NAME" } } { "db/altsyncram_ij71.tdf" "" { Text "I:/UNIVERSUTY/SIFO/IVERYWANTDIE/db/altsyncram_ij71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.409 ns) + CELL(0.272 ns) 2.474 ns MEMORY:inst10\|lpm_bustri1:inst16\|lpm_bustri:lpm_bustri_component\|dout\[11\]~3 3 COMB LAB_X11_Y15 1 " "Info: 3: + IC(0.409 ns) + CELL(0.272 ns) = 2.474 ns; Loc. = LAB_X11_Y15; Fanout = 1; COMB Node = 'MEMORY:inst10\|lpm_bustri1:inst16\|lpm_bustri:lpm_bustri_component\|dout\[11\]~3'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.681 ns" { MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|q_a[11] MEMORY:inst10|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[11]~3 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "p:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.053 ns) 3.284 ns GPR:inst11\|lpm_bustri1:inst25\|lpm_bustri:lpm_bustri_component\|dout\[11\]~43 4 COMB LAB_X10_Y13 2 " "Info: 4: + IC(0.757 ns) + CELL(0.053 ns) = 3.284 ns; Loc. = LAB_X10_Y13; Fanout = 2; COMB Node = 'GPR:inst11\|lpm_bustri1:inst25\|lpm_bustri:lpm_bustri_component\|dout\[11\]~43'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { MEMORY:inst10|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[11]~3 GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~43 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "p:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.053 ns) 3.779 ns GPR:inst11\|lpm_bustri1:inst25\|lpm_bustri:lpm_bustri_component\|dout\[11\]~125 5 COMB LAB_X11_Y13 16 " "Info: 5: + IC(0.442 ns) + CELL(0.053 ns) = 3.779 ns; Loc. = LAB_X11_Y13; Fanout = 16; COMB Node = 'GPR:inst11\|lpm_bustri1:inst25\|lpm_bustri:lpm_bustri_component\|dout\[11\]~125'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.495 ns" { GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~43 GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~125 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "p:/quartus/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.155 ns) 4.672 ns COMMAND_READER:inst2\|lpm_dff15:inst3\|lpm_ff:lpm_ff_component\|dffs\[11\] 6 REG LAB_X11_Y12 1 " "Info: 6: + IC(0.738 ns) + CELL(0.155 ns) = 4.672 ns; Loc. = LAB_X11_Y12; Fanout = 1; REG Node = 'COMMAND_READER:inst2\|lpm_dff15:inst3\|lpm_ff:lpm_ff_component\|dffs\[11\]'" {  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~125 COMMAND_READER:inst2|lpm_dff15:inst3|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "p:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.326 ns ( 49.79 % ) " "Info: Total cell delay = 2.326 ns ( 49.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.346 ns ( 50.21 % ) " "Info: Total interconnect delay = 2.346 ns ( 50.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "p:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.672 ns" { MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|ram_block1a11~porta_address_reg7 MEMORY:inst10|rom:inst1|altsyncram:altsyncram_component|altsyncram_ij71:auto_generated|q_a[11] MEMORY:inst10|lpm_bustri1:inst16|lpm_bustri:lpm_bustri_component|dout[11]~3 GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~43 GPR:inst11|lpm_bustri1:inst25|lpm_bustri:lpm_bustri_component|dout[11]~125 COMMAND_READER:inst2|lpm_dff15:inst3|lpm_ff:lpm_ff_component|dffs[11] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Info: Average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "327 " "Warning: Found 327 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[14\] 0 " "Info: Pin \"INPUT_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[13\] 0 " "Info: Pin \"INPUT_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[12\] 0 " "Info: Pin \"INPUT_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[11\] 0 " "Info: Pin \"INPUT_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[10\] 0 " "Info: Pin \"INPUT_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[9\] 0 " "Info: Pin \"INPUT_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[8\] 0 " "Info: Pin \"INPUT_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[7\] 0 " "Info: Pin \"INPUT_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[6\] 0 " "Info: Pin \"INPUT_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[5\] 0 " "Info: Pin \"INPUT_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[4\] 0 " "Info: Pin \"INPUT_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[3\] 0 " "Info: Pin \"INPUT_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[2\] 0 " "Info: Pin \"INPUT_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[1\] 0 " "Info: Pin \"INPUT_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "INPUT_DATA\[0\] 0 " "Info: Pin \"INPUT_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[10\] 0 " "Info: Pin \"CTRL\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[9\] 0 " "Info: Pin \"CTRL\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[8\] 0 " "Info: Pin \"CTRL\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[7\] 0 " "Info: Pin \"CTRL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[6\] 0 " "Info: Pin \"CTRL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[5\] 0 " "Info: Pin \"CTRL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[4\] 0 " "Info: Pin \"CTRL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[3\] 0 " "Info: Pin \"CTRL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[2\] 0 " "Info: Pin \"CTRL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[1\] 0 " "Info: Pin \"CTRL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL\[0\] 0 " "Info: Pin \"CTRL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[8\] 0 " "Info: Pin \"ADDRESS\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[7\] 0 " "Info: Pin \"ADDRESS\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[6\] 0 " "Info: Pin \"ADDRESS\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[5\] 0 " "Info: Pin \"ADDRESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[4\] 0 " "Info: Pin \"ADDRESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[3\] 0 " "Info: Pin \"ADDRESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[2\] 0 " "Info: Pin \"ADDRESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[1\] 0 " "Info: Pin \"ADDRESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADDRESS\[0\] 0 " "Info: Pin \"ADDRESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MEM_DEST 0 " "Info: Pin \"MEM_DEST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[8\] 0 " "Info: Pin \"CTRL_REQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[7\] 0 " "Info: Pin \"CTRL_REQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[6\] 0 " "Info: Pin \"CTRL_REQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[5\] 0 " "Info: Pin \"CTRL_REQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[4\] 0 " "Info: Pin \"CTRL_REQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[3\] 0 " "Info: Pin \"CTRL_REQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[2\] 0 " "Info: Pin \"CTRL_REQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[1\] 0 " "Info: Pin \"CTRL_REQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_REQ\[0\] 0 " "Info: Pin \"CTRL_REQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[5\] 0 " "Info: Pin \"CTRL_ACCESS\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[4\] 0 " "Info: Pin \"CTRL_ACCESS\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[3\] 0 " "Info: Pin \"CTRL_ACCESS\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[2\] 0 " "Info: Pin \"CTRL_ACCESS\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[1\] 0 " "Info: Pin \"CTRL_ACCESS\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CTRL_ACCESS\[0\] 0 " "Info: Pin \"CTRL_ACCESS\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG_DEST 0 " "Info: Pin \"REG_DEST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[5\] 0 " "Info: Pin \"CMD_CODE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[4\] 0 " "Info: Pin \"CMD_CODE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[3\] 0 " "Info: Pin \"CMD_CODE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[2\] 0 " "Info: Pin \"CMD_CODE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[1\] 0 " "Info: Pin \"CMD_CODE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_CODE\[0\] 0 " "Info: Pin \"CMD_CODE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NO_OP 0 " "Info: Pin \"NO_OP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TEST 0 " "Info: Pin \"TEST\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[14\] 0 " "Info: Pin \"CMD_PRT1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[13\] 0 " "Info: Pin \"CMD_PRT1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[12\] 0 " "Info: Pin \"CMD_PRT1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[11\] 0 " "Info: Pin \"CMD_PRT1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[10\] 0 " "Info: Pin \"CMD_PRT1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[9\] 0 " "Info: Pin \"CMD_PRT1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[8\] 0 " "Info: Pin \"CMD_PRT1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[7\] 0 " "Info: Pin \"CMD_PRT1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[6\] 0 " "Info: Pin \"CMD_PRT1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[5\] 0 " "Info: Pin \"CMD_PRT1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[4\] 0 " "Info: Pin \"CMD_PRT1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[3\] 0 " "Info: Pin \"CMD_PRT1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[2\] 0 " "Info: Pin \"CMD_PRT1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[1\] 0 " "Info: Pin \"CMD_PRT1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT1\[0\] 0 " "Info: Pin \"CMD_PRT1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[14\] 0 " "Info: Pin \"CMD_PRT2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[13\] 0 " "Info: Pin \"CMD_PRT2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[12\] 0 " "Info: Pin \"CMD_PRT2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[11\] 0 " "Info: Pin \"CMD_PRT2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[10\] 0 " "Info: Pin \"CMD_PRT2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[9\] 0 " "Info: Pin \"CMD_PRT2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[8\] 0 " "Info: Pin \"CMD_PRT2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[7\] 0 " "Info: Pin \"CMD_PRT2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[6\] 0 " "Info: Pin \"CMD_PRT2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[5\] 0 " "Info: Pin \"CMD_PRT2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[4\] 0 " "Info: Pin \"CMD_PRT2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[3\] 0 " "Info: Pin \"CMD_PRT2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[2\] 0 " "Info: Pin \"CMD_PRT2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[1\] 0 " "Info: Pin \"CMD_PRT2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CMD_PRT2\[0\] 0 " "Info: Pin \"CMD_PRT2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[14\] 0 " "Info: Pin \"FIRST_OP\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[13\] 0 " "Info: Pin \"FIRST_OP\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[12\] 0 " "Info: Pin \"FIRST_OP\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[11\] 0 " "Info: Pin \"FIRST_OP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[10\] 0 " "Info: Pin \"FIRST_OP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[9\] 0 " "Info: Pin \"FIRST_OP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[8\] 0 " "Info: Pin \"FIRST_OP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[7\] 0 " "Info: Pin \"FIRST_OP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[6\] 0 " "Info: Pin \"FIRST_OP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[5\] 0 " "Info: Pin \"FIRST_OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[4\] 0 " "Info: Pin \"FIRST_OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[3\] 0 " "Info: Pin \"FIRST_OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[2\] 0 " "Info: Pin \"FIRST_OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[1\] 0 " "Info: Pin \"FIRST_OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FIRST_OP\[0\] 0 " "Info: Pin \"FIRST_OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[14\] 0 " "Info: Pin \"REG0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[13\] 0 " "Info: Pin \"REG0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[12\] 0 " "Info: Pin \"REG0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[11\] 0 " "Info: Pin \"REG0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[10\] 0 " "Info: Pin \"REG0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[9\] 0 " "Info: Pin \"REG0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[8\] 0 " "Info: Pin \"REG0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[7\] 0 " "Info: Pin \"REG0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[6\] 0 " "Info: Pin \"REG0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[5\] 0 " "Info: Pin \"REG0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[4\] 0 " "Info: Pin \"REG0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[3\] 0 " "Info: Pin \"REG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[2\] 0 " "Info: Pin \"REG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[1\] 0 " "Info: Pin \"REG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG0\[0\] 0 " "Info: Pin \"REG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[14\] 0 " "Info: Pin \"REG1\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[13\] 0 " "Info: Pin \"REG1\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[12\] 0 " "Info: Pin \"REG1\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[11\] 0 " "Info: Pin \"REG1\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[10\] 0 " "Info: Pin \"REG1\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[9\] 0 " "Info: Pin \"REG1\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[8\] 0 " "Info: Pin \"REG1\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[7\] 0 " "Info: Pin \"REG1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[6\] 0 " "Info: Pin \"REG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[5\] 0 " "Info: Pin \"REG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[4\] 0 " "Info: Pin \"REG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[3\] 0 " "Info: Pin \"REG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[2\] 0 " "Info: Pin \"REG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[1\] 0 " "Info: Pin \"REG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG1\[0\] 0 " "Info: Pin \"REG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[14\] 0 " "Info: Pin \"REG10\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[13\] 0 " "Info: Pin \"REG10\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[12\] 0 " "Info: Pin \"REG10\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[11\] 0 " "Info: Pin \"REG10\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[10\] 0 " "Info: Pin \"REG10\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[9\] 0 " "Info: Pin \"REG10\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[8\] 0 " "Info: Pin \"REG10\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[7\] 0 " "Info: Pin \"REG10\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[6\] 0 " "Info: Pin \"REG10\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[5\] 0 " "Info: Pin \"REG10\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[4\] 0 " "Info: Pin \"REG10\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[3\] 0 " "Info: Pin \"REG10\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[2\] 0 " "Info: Pin \"REG10\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[1\] 0 " "Info: Pin \"REG10\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG10\[0\] 0 " "Info: Pin \"REG10\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[14\] 0 " "Info: Pin \"REG11\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[13\] 0 " "Info: Pin \"REG11\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[12\] 0 " "Info: Pin \"REG11\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[11\] 0 " "Info: Pin \"REG11\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[10\] 0 " "Info: Pin \"REG11\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[9\] 0 " "Info: Pin \"REG11\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[8\] 0 " "Info: Pin \"REG11\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[7\] 0 " "Info: Pin \"REG11\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[6\] 0 " "Info: Pin \"REG11\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[5\] 0 " "Info: Pin \"REG11\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[4\] 0 " "Info: Pin \"REG11\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[3\] 0 " "Info: Pin \"REG11\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[2\] 0 " "Info: Pin \"REG11\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[1\] 0 " "Info: Pin \"REG11\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG11\[0\] 0 " "Info: Pin \"REG11\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[14\] 0 " "Info: Pin \"REG2\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[13\] 0 " "Info: Pin \"REG2\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[12\] 0 " "Info: Pin \"REG2\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[11\] 0 " "Info: Pin \"REG2\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[10\] 0 " "Info: Pin \"REG2\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[9\] 0 " "Info: Pin \"REG2\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[8\] 0 " "Info: Pin \"REG2\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[7\] 0 " "Info: Pin \"REG2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[6\] 0 " "Info: Pin \"REG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[5\] 0 " "Info: Pin \"REG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[4\] 0 " "Info: Pin \"REG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[3\] 0 " "Info: Pin \"REG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[2\] 0 " "Info: Pin \"REG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[1\] 0 " "Info: Pin \"REG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG2\[0\] 0 " "Info: Pin \"REG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[14\] 0 " "Info: Pin \"REG3\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[13\] 0 " "Info: Pin \"REG3\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[12\] 0 " "Info: Pin \"REG3\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[11\] 0 " "Info: Pin \"REG3\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[10\] 0 " "Info: Pin \"REG3\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[9\] 0 " "Info: Pin \"REG3\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[8\] 0 " "Info: Pin \"REG3\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[7\] 0 " "Info: Pin \"REG3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[6\] 0 " "Info: Pin \"REG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[5\] 0 " "Info: Pin \"REG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[4\] 0 " "Info: Pin \"REG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[3\] 0 " "Info: Pin \"REG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[2\] 0 " "Info: Pin \"REG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[1\] 0 " "Info: Pin \"REG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG3\[0\] 0 " "Info: Pin \"REG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[14\] 0 " "Info: Pin \"REG4\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[13\] 0 " "Info: Pin \"REG4\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[12\] 0 " "Info: Pin \"REG4\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[11\] 0 " "Info: Pin \"REG4\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[10\] 0 " "Info: Pin \"REG4\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[9\] 0 " "Info: Pin \"REG4\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[8\] 0 " "Info: Pin \"REG4\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[7\] 0 " "Info: Pin \"REG4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[6\] 0 " "Info: Pin \"REG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[5\] 0 " "Info: Pin \"REG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[4\] 0 " "Info: Pin \"REG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[3\] 0 " "Info: Pin \"REG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[2\] 0 " "Info: Pin \"REG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[1\] 0 " "Info: Pin \"REG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG4\[0\] 0 " "Info: Pin \"REG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[14\] 0 " "Info: Pin \"REG5\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[13\] 0 " "Info: Pin \"REG5\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[12\] 0 " "Info: Pin \"REG5\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[11\] 0 " "Info: Pin \"REG5\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[10\] 0 " "Info: Pin \"REG5\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[9\] 0 " "Info: Pin \"REG5\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[8\] 0 " "Info: Pin \"REG5\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[7\] 0 " "Info: Pin \"REG5\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[6\] 0 " "Info: Pin \"REG5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[5\] 0 " "Info: Pin \"REG5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[4\] 0 " "Info: Pin \"REG5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[3\] 0 " "Info: Pin \"REG5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[2\] 0 " "Info: Pin \"REG5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[1\] 0 " "Info: Pin \"REG5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG5\[0\] 0 " "Info: Pin \"REG5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[14\] 0 " "Info: Pin \"REG6\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[13\] 0 " "Info: Pin \"REG6\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[12\] 0 " "Info: Pin \"REG6\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[11\] 0 " "Info: Pin \"REG6\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[10\] 0 " "Info: Pin \"REG6\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[9\] 0 " "Info: Pin \"REG6\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[8\] 0 " "Info: Pin \"REG6\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[7\] 0 " "Info: Pin \"REG6\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[6\] 0 " "Info: Pin \"REG6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[5\] 0 " "Info: Pin \"REG6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[4\] 0 " "Info: Pin \"REG6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[3\] 0 " "Info: Pin \"REG6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[2\] 0 " "Info: Pin \"REG6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[1\] 0 " "Info: Pin \"REG6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG6\[0\] 0 " "Info: Pin \"REG6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[14\] 0 " "Info: Pin \"REG7\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[13\] 0 " "Info: Pin \"REG7\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[12\] 0 " "Info: Pin \"REG7\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[11\] 0 " "Info: Pin \"REG7\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[10\] 0 " "Info: Pin \"REG7\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[9\] 0 " "Info: Pin \"REG7\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[8\] 0 " "Info: Pin \"REG7\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[7\] 0 " "Info: Pin \"REG7\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[6\] 0 " "Info: Pin \"REG7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[5\] 0 " "Info: Pin \"REG7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[4\] 0 " "Info: Pin \"REG7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[3\] 0 " "Info: Pin \"REG7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[2\] 0 " "Info: Pin \"REG7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[1\] 0 " "Info: Pin \"REG7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG7\[0\] 0 " "Info: Pin \"REG7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[14\] 0 " "Info: Pin \"REG8\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[13\] 0 " "Info: Pin \"REG8\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[12\] 0 " "Info: Pin \"REG8\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[11\] 0 " "Info: Pin \"REG8\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[10\] 0 " "Info: Pin \"REG8\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[9\] 0 " "Info: Pin \"REG8\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[8\] 0 " "Info: Pin \"REG8\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[7\] 0 " "Info: Pin \"REG8\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[6\] 0 " "Info: Pin \"REG8\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[5\] 0 " "Info: Pin \"REG8\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[4\] 0 " "Info: Pin \"REG8\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[3\] 0 " "Info: Pin \"REG8\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[2\] 0 " "Info: Pin \"REG8\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[1\] 0 " "Info: Pin \"REG8\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG8\[0\] 0 " "Info: Pin \"REG8\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[14\] 0 " "Info: Pin \"REG9\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[13\] 0 " "Info: Pin \"REG9\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[12\] 0 " "Info: Pin \"REG9\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[11\] 0 " "Info: Pin \"REG9\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[10\] 0 " "Info: Pin \"REG9\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[9\] 0 " "Info: Pin \"REG9\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[8\] 0 " "Info: Pin \"REG9\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[7\] 0 " "Info: Pin \"REG9\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[6\] 0 " "Info: Pin \"REG9\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[5\] 0 " "Info: Pin \"REG9\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[4\] 0 " "Info: Pin \"REG9\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[3\] 0 " "Info: Pin \"REG9\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[2\] 0 " "Info: Pin \"REG9\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[1\] 0 " "Info: Pin \"REG9\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "REG9\[0\] 0 " "Info: Pin \"REG9\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[8\] 0 " "Info: Pin \"RESULT_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[7\] 0 " "Info: Pin \"RESULT_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[6\] 0 " "Info: Pin \"RESULT_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[5\] 0 " "Info: Pin \"RESULT_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[4\] 0 " "Info: Pin \"RESULT_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[3\] 0 " "Info: Pin \"RESULT_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[2\] 0 " "Info: Pin \"RESULT_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[1\] 0 " "Info: Pin \"RESULT_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_ADDR\[0\] 0 " "Info: Pin \"RESULT_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[14\] 0 " "Info: Pin \"RESULT_DATA\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[13\] 0 " "Info: Pin \"RESULT_DATA\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[12\] 0 " "Info: Pin \"RESULT_DATA\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[11\] 0 " "Info: Pin \"RESULT_DATA\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[10\] 0 " "Info: Pin \"RESULT_DATA\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[9\] 0 " "Info: Pin \"RESULT_DATA\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[8\] 0 " "Info: Pin \"RESULT_DATA\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[7\] 0 " "Info: Pin \"RESULT_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[6\] 0 " "Info: Pin \"RESULT_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[5\] 0 " "Info: Pin \"RESULT_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[4\] 0 " "Info: Pin \"RESULT_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[3\] 0 " "Info: Pin \"RESULT_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[2\] 0 " "Info: Pin \"RESULT_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[1\] 0 " "Info: Pin \"RESULT_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "RESULT_DATA\[0\] 0 " "Info: Pin \"RESULT_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[14\] 0 " "Info: Pin \"SECOND_OP\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[13\] 0 " "Info: Pin \"SECOND_OP\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[12\] 0 " "Info: Pin \"SECOND_OP\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[11\] 0 " "Info: Pin \"SECOND_OP\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[10\] 0 " "Info: Pin \"SECOND_OP\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[9\] 0 " "Info: Pin \"SECOND_OP\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[8\] 0 " "Info: Pin \"SECOND_OP\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[7\] 0 " "Info: Pin \"SECOND_OP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[6\] 0 " "Info: Pin \"SECOND_OP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[5\] 0 " "Info: Pin \"SECOND_OP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[4\] 0 " "Info: Pin \"SECOND_OP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[3\] 0 " "Info: Pin \"SECOND_OP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[2\] 0 " "Info: Pin \"SECOND_OP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[1\] 0 " "Info: Pin \"SECOND_OP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SECOND_OP\[0\] 0 " "Info: Pin \"SECOND_OP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUCH_DCA\[2\] 0 " "Info: Pin \"SUCH_DCA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUCH_DCA\[1\] 0 " "Info: Pin \"SUCH_DCA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SUCH_DCA\[0\] 0 " "Info: Pin \"SUCH_DCA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 23 07:17:44 2025 " "Info: Processing ended: Wed Apr 23 07:17:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
