// Seed: 724582279
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_8;
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    output wor id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7,
    input tri id_8
    , id_11,
    output supply0 id_9
);
  wire id_12;
  nor primCall (id_4, id_12, id_8, id_11, id_0, id_1, id_6);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_12,
      id_12,
      id_12,
      id_12
  );
endmodule
