$date
	Mon Jun 24 14:28:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module blocking_tb $end
$var wire 1 ! o_q_nonblock $end
$var wire 1 " o_q_block $end
$var reg 1 # i_clk $end
$var reg 1 $ i_d $end
$var reg 256 % vcd_file [255:0] $end
$var integer 32 & i [31:0] $end
$var integer 32 ' j [31:0] $end
$scope module u_block $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var reg 1 ( n1 $end
$var reg 1 " o_q $end
$upscope $end
$scope module u_nonblock $end
$var wire 1 # i_clk $end
$var wire 1 $ i_d $end
$var reg 1 ) n1 $end
$var reg 1 ! o_q $end
$upscope $end
$scope task init $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x)
x(
b110 '
b0 &
b1011100010111101110110011000110110010000101111011000100110110001101111011000110110101101101001011011100110011100101110011101100110001101100100 %
0$
0#
x"
x!
$end
#5000
0)
0"
0(
1#
#6000
1$
#10000
b0 '
b1 &
0#
#15000
0!
1)
1"
1(
1#
#20000
0#
b101 '
b10 &
#25000
1!
1#
#30000
0#
b10 '
b11 &
#32000
0$
#35000
0)
0"
0(
1#
#40000
0#
b101 '
b100 &
#45000
0!
1)
1"
1(
1#
1$
#50000
0#
b1000 '
b101 &
#55000
1!
1#
#60000
b1010 '
b110 &
0#
#65000
1#
#70000
b111 &
0#
0$
#75000
0)
0"
0(
1#
#80000
b100 '
b1000 &
0#
#85000
0!
1#
#90000
0#
b1010 '
b1001 &
#95000
1#
#100000
b1010 &
0#
1$
