###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       114742   # Number of WRITE/WRITEP commands
num_reads_done                 =       463077   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       365779   # Number of read row buffer hits
num_read_cmds                  =       463077   # Number of READ/READP commands
num_writes_done                =       114746   # Number of read requests issued
num_write_row_hits             =        94744   # Number of write row buffer hits
num_act_cmds                   =       117682   # Number of ACT commands
num_pre_cmds                   =       117651   # Number of PRE commands
num_ondemand_pres              =        96072   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9334389   # Cyles of rank active rank.0
rank_active_cycles.1           =      9050013   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       665611   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       949987   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       535715   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5445   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2184   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3873   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1092   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          310   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          415   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          747   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1210   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1188   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25644   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          356   # Write cmd latency (cycles)
write_latency[40-59]           =          666   # Write cmd latency (cycles)
write_latency[60-79]           =         1130   # Write cmd latency (cycles)
write_latency[80-99]           =         2281   # Write cmd latency (cycles)
write_latency[100-119]         =         3359   # Write cmd latency (cycles)
write_latency[120-139]         =         4909   # Write cmd latency (cycles)
write_latency[140-159]         =         5981   # Write cmd latency (cycles)
write_latency[160-179]         =         6547   # Write cmd latency (cycles)
write_latency[180-199]         =         6381   # Write cmd latency (cycles)
write_latency[200-]            =        83121   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       208684   # Read request latency (cycles)
read_latency[40-59]            =        63891   # Read request latency (cycles)
read_latency[60-79]            =        65345   # Read request latency (cycles)
read_latency[80-99]            =        22674   # Read request latency (cycles)
read_latency[100-119]          =        17163   # Read request latency (cycles)
read_latency[120-139]          =        13529   # Read request latency (cycles)
read_latency[140-159]          =         7456   # Read request latency (cycles)
read_latency[160-179]          =         5760   # Read request latency (cycles)
read_latency[180-199]          =         4733   # Read request latency (cycles)
read_latency[200-]             =        53842   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.72792e+08   # Write energy
read_energy                    =  1.86713e+09   # Read energy
act_energy                     =  3.21978e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.19493e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.55994e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.82466e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.64721e+09   # Active standby energy rank.1
average_read_latency           =       101.24   # Average read request latency (cycles)
average_interarrival           =      17.3059   # Average request interarrival latency (cycles)
total_energy                   =  1.57139e+10   # Total energy (pJ)
average_power                  =      1571.39   # Average power (mW)
average_bandwidth              =      4.93076   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       132482   # Number of WRITE/WRITEP commands
num_reads_done                 =       482597   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       367444   # Number of read row buffer hits
num_read_cmds                  =       482597   # Number of READ/READP commands
num_writes_done                =       132482   # Number of read requests issued
num_write_row_hits             =       104026   # Number of write row buffer hits
num_act_cmds                   =       144190   # Number of ACT commands
num_pre_cmds                   =       144163   # Number of PRE commands
num_ondemand_pres              =       123126   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9167653   # Cyles of rank active rank.0
rank_active_cycles.1           =      9135645   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       832347   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       864355   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       574492   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4116   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         2176   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         3781   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1155   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          307   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          393   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          724   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1190   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1148   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        25597   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           12   # Write cmd latency (cycles)
write_latency[20-39]           =          399   # Write cmd latency (cycles)
write_latency[40-59]           =          612   # Write cmd latency (cycles)
write_latency[60-79]           =         1187   # Write cmd latency (cycles)
write_latency[80-99]           =         2191   # Write cmd latency (cycles)
write_latency[100-119]         =         3438   # Write cmd latency (cycles)
write_latency[120-139]         =         5491   # Write cmd latency (cycles)
write_latency[140-159]         =         7013   # Write cmd latency (cycles)
write_latency[160-179]         =         7460   # Write cmd latency (cycles)
write_latency[180-199]         =         7392   # Write cmd latency (cycles)
write_latency[200-]            =        97287   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       199085   # Read request latency (cycles)
read_latency[40-59]            =        63104   # Read request latency (cycles)
read_latency[60-79]            =        74096   # Read request latency (cycles)
read_latency[80-99]            =        25551   # Read request latency (cycles)
read_latency[100-119]          =        19566   # Read request latency (cycles)
read_latency[120-139]          =        15724   # Read request latency (cycles)
read_latency[140-159]          =         8642   # Read request latency (cycles)
read_latency[160-179]          =         6450   # Read request latency (cycles)
read_latency[180-199]          =         5380   # Read request latency (cycles)
read_latency[200-]             =        64999   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   6.6135e+08   # Write energy
read_energy                    =  1.94583e+09   # Read energy
act_energy                     =  3.94504e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.99527e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.1489e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.72062e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.70064e+09   # Active standby energy rank.1
average_read_latency           =      116.028   # Average read request latency (cycles)
average_interarrival           =      16.2577   # Average request interarrival latency (cycles)
total_energy                   =   1.5942e+10   # Total energy (pJ)
average_power                  =       1594.2   # Average power (mW)
average_bandwidth              =      5.24867   # Average bandwidth
