In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libLLVMBitstreamReader.a_clang_-O0:

BitstreamReader.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>:
       0:	sub	sp, sp, #0x100
       4:	stp	x29, x30, [sp, #240]
       8:	add	x29, sp, #0xf0
       c:	sub	x9, x29, #0x40
      10:	stur	x8, [x29, #-8]
      14:	stur	x0, [x29, #-16]
      18:	stur	w1, [x29, #-20]
      1c:	stur	x2, [x29, #-32]
      20:	ldur	x10, [x29, #-16]
      24:	add	x0, x10, #0x40
      28:	ldr	w1, [x10, #36]
      2c:	str	x0, [sp, #56]
      30:	mov	x0, x9
      34:	str	x8, [sp, #48]
      38:	str	x9, [sp, #40]
      3c:	str	x10, [sp, #32]
      40:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      44:	ldr	x0, [sp, #56]
      48:	ldr	x1, [sp, #40]
      4c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      50:	ldr	x0, [sp, #40]
      54:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      58:	ldr	x8, [sp, #32]
      5c:	add	x0, x8, #0x40
      60:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      64:	add	x0, x0, #0x8
      68:	ldr	x8, [sp, #32]
      6c:	add	x1, x8, #0x28
      70:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      74:	ldr	x8, [sp, #32]
      78:	ldr	x9, [x8, #336]
      7c:	cbz	x9, fc <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0xfc>
      80:	ldr	x8, [sp, #32]
      84:	ldr	x0, [x8, #336]
      88:	ldur	w1, [x29, #-20]
      8c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      90:	stur	x0, [x29, #-72]
      94:	ldur	x8, [x29, #-72]
      98:	cbz	x8, fc <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0xfc>
      9c:	ldr	x8, [sp, #32]
      a0:	add	x0, x8, #0x28
      a4:	add	x9, x8, #0x28
      a8:	str	x0, [sp, #24]
      ac:	mov	x0, x9
      b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      b4:	sub	x1, x29, #0x58
      b8:	stur	x0, [x29, #-88]
      bc:	sub	x0, x29, #0x50
      c0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      c4:	ldur	x8, [x29, #-72]
      c8:	add	x0, x8, #0x8
      cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      d0:	stur	x0, [x29, #-96]
      d4:	ldur	x8, [x29, #-72]
      d8:	add	x0, x8, #0x8
      dc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      e0:	stur	x0, [x29, #-104]
      e4:	ldur	x1, [x29, #-80]
      e8:	ldur	x2, [x29, #-96]
      ec:	ldur	x3, [x29, #-104]
      f0:	ldr	x0, [sp, #24]
      f4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
      f8:	stur	x0, [x29, #-112]
      fc:	add	x8, sp, #0x70
     100:	str	x8, [sp, #16]
     104:	ldr	x0, [sp, #32]
     108:	mov	w1, #0x4                   	// #4
     10c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     110:	ldr	x0, [sp, #16]
     114:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     118:	tbnz	w0, #0, 134 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x134>
     11c:	ldr	x8, [sp, #48]
     120:	add	x0, sp, #0x70
     124:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     128:	mov	w9, #0x1                   	// #1
     12c:	str	w9, [sp, #108]
     130:	b	27c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x27c>
     134:	add	x0, sp, #0x70
     138:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     13c:	ldr	w8, [x0]
     140:	ldr	x9, [sp, #32]
     144:	str	w8, [x9, #36]
     148:	ldr	w8, [x9, #36]
     14c:	mov	w10, w8
     150:	cmp	x10, #0x40
     154:	b.ls	18c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x18c>  // b.plast
     158:	add	x2, sp, #0x60
     15c:	mov	x8, #0x40                  	// #64
     160:	str	x8, [sp, #96]
     164:	ldr	x8, [sp, #32]
     168:	add	x3, x8, #0x24
     16c:	ldr	x8, [sp, #48]
     170:	mov	w0, #0x54                  	// #84
     174:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     178:	add	x1, x1, #0x0
     17c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     180:	mov	w9, #0x1                   	// #1
     184:	str	w9, [sp, #108]
     188:	b	27c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x27c>
     18c:	ldr	x0, [sp, #32]
     190:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     194:	add	x8, sp, #0x50
     198:	str	x8, [sp, #8]
     19c:	ldr	x0, [sp, #32]
     1a0:	mov	w1, #0x20                  	// #32
     1a4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     1a8:	ldr	x0, [sp, #8]
     1ac:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     1b0:	tbnz	w0, #0, 1cc <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x1cc>
     1b4:	ldr	x8, [sp, #48]
     1b8:	add	x0, sp, #0x50
     1bc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     1c0:	mov	w9, #0x1                   	// #1
     1c4:	str	w9, [sp, #108]
     1c8:	b	274 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x274>
     1cc:	add	x0, sp, #0x50
     1d0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     1d4:	ldr	x8, [x0]
     1d8:	str	x8, [sp, #72]
     1dc:	ldur	x8, [x29, #-32]
     1e0:	cbz	x8, 1f0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x1f0>
     1e4:	ldr	x8, [sp, #72]
     1e8:	ldur	x9, [x29, #-32]
     1ec:	str	w8, [x9]
     1f0:	ldr	x8, [sp, #32]
     1f4:	ldr	w9, [x8, #36]
     1f8:	cbnz	w9, 21c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x21c>
     1fc:	ldr	x8, [sp, #48]
     200:	mov	w0, #0x54                  	// #84
     204:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     208:	add	x1, x1, #0x0
     20c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     210:	mov	w9, #0x1                   	// #1
     214:	str	w9, [sp, #108]
     218:	b	274 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x274>
     21c:	ldr	x0, [sp, #32]
     220:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     224:	tbnz	w0, #0, 22c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x22c>
     228:	b	24c <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x24c>
     22c:	ldr	x8, [sp, #48]
     230:	mov	w0, #0x54                  	// #84
     234:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     238:	add	x1, x1, #0x0
     23c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     240:	mov	w9, #0x1                   	// #1
     244:	str	w9, [sp, #108]
     248:	b	274 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj+0x274>
     24c:	add	x8, sp, #0x40
     250:	str	x8, [sp]
     254:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     258:	ldr	x0, [sp, #48]
     25c:	ldr	x1, [sp]
     260:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     264:	ldr	x0, [sp]
     268:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     26c:	mov	w9, #0x1                   	// #1
     270:	str	w9, [sp, #108]
     274:	add	x0, sp, #0x50
     278:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     27c:	add	x0, sp, #0x70
     280:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     284:	ldp	x29, x30, [sp, #240]
     288:	add	sp, sp, #0x100
     28c:	ret

0000000000000290 <_ZN4llvm15BitstreamCursor10skipRecordEj>:
     290:	stp	x29, x30, [sp, #-32]!
     294:	str	x28, [sp, #16]
     298:	mov	x29, sp
     29c:	sub	sp, sp, #0x280
     2a0:	adrp	x9, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     2a4:	add	x9, x9, #0x0
     2a8:	adrp	x10, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     2ac:	add	x10, x10, #0x0
     2b0:	stur	x8, [x29, #-8]
     2b4:	stur	x0, [x29, #-16]
     2b8:	stur	w1, [x29, #-20]
     2bc:	ldur	x11, [x29, #-16]
     2c0:	ldur	w12, [x29, #-20]
     2c4:	cmp	w12, #0x3
     2c8:	str	x8, [sp, #280]
     2cc:	str	x9, [sp, #272]
     2d0:	str	x10, [sp, #264]
     2d4:	str	x11, [sp, #256]
     2d8:	b.ne	470 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1e0>  // b.any
     2dc:	sub	x8, x29, #0x28
     2e0:	str	x8, [sp, #248]
     2e4:	ldr	x0, [sp, #256]
     2e8:	mov	w1, #0x6                   	// #6
     2ec:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     2f0:	ldr	x0, [sp, #248]
     2f4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     2f8:	tbnz	w0, #0, 32c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x9c>
     2fc:	sub	x8, x29, #0x30
     300:	str	x8, [sp, #240]
     304:	sub	x0, x29, #0x28
     308:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     30c:	ldr	x0, [sp, #280]
     310:	ldr	x1, [sp, #240]
     314:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     318:	ldr	x0, [sp, #240]
     31c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     320:	mov	w9, #0x1                   	// #1
     324:	stur	w9, [x29, #-52]
     328:	b	464 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1d4>
     32c:	sub	x0, x29, #0x28
     330:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     334:	ldr	w8, [x0]
     338:	stur	w8, [x29, #-56]
     33c:	sub	x9, x29, #0x48
     340:	mov	x8, x9
     344:	ldr	x0, [sp, #256]
     348:	mov	w1, #0x6                   	// #6
     34c:	str	x9, [sp, #232]
     350:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     354:	ldr	x0, [sp, #232]
     358:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     35c:	tbnz	w0, #0, 390 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x100>
     360:	sub	x0, x29, #0x48
     364:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     368:	ldr	x8, [sp, #280]
     36c:	str	x0, [sp, #224]
     370:	mov	x0, x8
     374:	ldr	x1, [sp, #224]
     378:	mov	x9, xzr
     37c:	mov	x2, x9
     380:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     384:	mov	w10, #0x1                   	// #1
     388:	stur	w10, [x29, #-52]
     38c:	b	45c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1cc>
     390:	sub	x0, x29, #0x48
     394:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     398:	ldr	w8, [x0]
     39c:	stur	w8, [x29, #-76]
     3a0:	stur	wzr, [x29, #-80]
     3a4:	ldur	w8, [x29, #-80]
     3a8:	ldur	w9, [x29, #-76]
     3ac:	cmp	w8, w9
     3b0:	b.eq	440 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1b0>  // b.none
     3b4:	sub	x8, x29, #0x60
     3b8:	str	x8, [sp, #216]
     3bc:	ldr	x0, [sp, #256]
     3c0:	mov	w1, #0x6                   	// #6
     3c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     3c8:	ldr	x0, [sp, #216]
     3cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     3d0:	tbnz	w0, #0, 3d8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x148>
     3d4:	b	3dc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x14c>
     3d8:	b	40c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x17c>
     3dc:	sub	x8, x29, #0x68
     3e0:	str	x8, [sp, #208]
     3e4:	sub	x0, x29, #0x60
     3e8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     3ec:	ldr	x0, [sp, #280]
     3f0:	ldr	x1, [sp, #208]
     3f4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     3f8:	ldr	x0, [sp, #208]
     3fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     400:	mov	w9, #0x1                   	// #1
     404:	stur	w9, [x29, #-52]
     408:	b	410 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x180>
     40c:	stur	wzr, [x29, #-52]
     410:	sub	x0, x29, #0x60
     414:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     418:	ldur	w8, [x29, #-52]
     41c:	cmp	w8, #0x0
     420:	cset	w8, eq  // eq = none
     424:	eor	w8, w8, #0x1
     428:	tbnz	w8, #0, 45c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1cc>
     42c:	b	430 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x1a0>
     430:	ldur	w8, [x29, #-80]
     434:	add	w8, w8, #0x1
     438:	stur	w8, [x29, #-80]
     43c:	b	3a4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x114>
     440:	ldr	x0, [sp, #280]
     444:	sub	x1, x29, #0x38
     448:	mov	x8, xzr
     44c:	mov	x2, x8
     450:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     454:	mov	w9, #0x1                   	// #1
     458:	stur	w9, [x29, #-52]
     45c:	sub	x0, x29, #0x48
     460:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     464:	sub	x0, x29, #0x28
     468:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     46c:	b	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>
     470:	ldur	w1, [x29, #-20]
     474:	ldr	x0, [sp, #256]
     478:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     47c:	stur	x0, [x29, #-112]
     480:	ldur	x0, [x29, #-112]
     484:	mov	w8, wzr
     488:	mov	w1, w8
     48c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     490:	stur	x0, [x29, #-120]
     494:	ldur	x0, [x29, #-120]
     498:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     49c:	tbnz	w0, #0, 4a4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x214>
     4a0:	b	4b4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x224>
     4a4:	ldur	x0, [x29, #-120]
     4a8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4ac:	stur	w0, [x29, #-124]
     4b0:	b	580 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2f0>
     4b4:	ldur	x0, [x29, #-120]
     4b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4bc:	cmp	w0, #0x3
     4c0:	b.eq	4d4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x244>  // b.none
     4c4:	ldur	x0, [x29, #-120]
     4c8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4cc:	cmp	w0, #0x5
     4d0:	b.ne	504 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x274>  // b.any
     4d4:	sub	x8, x29, #0x88
     4d8:	str	x8, [sp, #200]
     4dc:	mov	w0, #0x54                  	// #84
     4e0:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4e4:	add	x1, x1, #0x0
     4e8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4ec:	ldr	x0, [sp, #280]
     4f0:	ldr	x1, [sp, #200]
     4f4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     4f8:	ldr	x0, [sp, #200]
     4fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     500:	b	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>
     504:	ldur	x1, [x29, #-120]
     508:	sub	x8, x29, #0x98
     50c:	str	x8, [sp, #192]
     510:	ldr	x0, [sp, #256]
     514:	bl	bf0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
     518:	ldr	x0, [sp, #192]
     51c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     520:	tbnz	w0, #0, 554 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2c4>
     524:	sub	x8, x29, #0xa0
     528:	str	x8, [sp, #184]
     52c:	sub	x0, x29, #0x98
     530:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     534:	ldr	x0, [sp, #280]
     538:	ldr	x1, [sp, #184]
     53c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     540:	ldr	x0, [sp, #184]
     544:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     548:	mov	w9, #0x1                   	// #1
     54c:	stur	w9, [x29, #-52]
     550:	b	568 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2d8>
     554:	sub	x0, x29, #0x98
     558:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     55c:	ldr	x8, [x0]
     560:	stur	w8, [x29, #-124]
     564:	stur	wzr, [x29, #-52]
     568:	sub	x0, x29, #0x98
     56c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     570:	ldur	w8, [x29, #-52]
     574:	cbz	w8, 580 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2f0>
     578:	b	57c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x2ec>
     57c:	b	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>
     580:	mov	w8, #0x1                   	// #1
     584:	stur	w8, [x29, #-164]
     588:	ldur	x0, [x29, #-112]
     58c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     590:	stur	w0, [x29, #-168]
     594:	ldur	w8, [x29, #-164]
     598:	ldur	w9, [x29, #-168]
     59c:	cmp	w8, w9
     5a0:	b.cs	bcc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x93c>  // b.hs, b.nlast
     5a4:	ldur	x0, [x29, #-112]
     5a8:	ldur	w1, [x29, #-164]
     5ac:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     5b0:	stur	x0, [x29, #-176]
     5b4:	ldur	x0, [x29, #-176]
     5b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     5bc:	tbnz	w0, #0, 5c4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x334>
     5c0:	b	5c8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x338>
     5c4:	b	bbc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x92c>
     5c8:	ldur	x0, [x29, #-176]
     5cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     5d0:	cmp	w0, #0x3
     5d4:	b.eq	660 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3d0>  // b.none
     5d8:	ldur	x0, [x29, #-176]
     5dc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     5e0:	cmp	w0, #0x5
     5e4:	b.eq	660 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3d0>  // b.none
     5e8:	ldur	x1, [x29, #-176]
     5ec:	sub	x8, x29, #0xc0
     5f0:	str	x8, [sp, #176]
     5f4:	ldr	x0, [sp, #256]
     5f8:	bl	bf0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
     5fc:	ldr	x0, [sp, #176]
     600:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     604:	tbnz	w0, #0, 60c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x37c>
     608:	b	618 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x388>
     60c:	mov	w8, #0x7                   	// #7
     610:	stur	w8, [x29, #-52]
     614:	b	644 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3b4>
     618:	sub	x8, x29, #0xc8
     61c:	str	x8, [sp, #168]
     620:	sub	x0, x29, #0xc0
     624:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     628:	ldr	x0, [sp, #280]
     62c:	ldr	x1, [sp, #168]
     630:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     634:	ldr	x0, [sp, #168]
     638:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     63c:	mov	w9, #0x1                   	// #1
     640:	stur	w9, [x29, #-52]
     644:	sub	x0, x29, #0xc0
     648:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     64c:	ldur	w8, [x29, #-52]
     650:	cmp	w8, #0x1
     654:	b.eq	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>  // b.none
     658:	b	65c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x3cc>
     65c:	b	bbc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x92c>
     660:	ldur	x0, [x29, #-176]
     664:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     668:	cmp	w0, #0x3
     66c:	b.ne	a18 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x788>  // b.any
     670:	sub	x8, x29, #0xd8
     674:	str	x8, [sp, #160]
     678:	ldr	x0, [sp, #256]
     67c:	mov	w1, #0x6                   	// #6
     680:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     684:	ldr	x0, [sp, #160]
     688:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     68c:	tbnz	w0, #0, 6c0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x430>
     690:	sub	x8, x29, #0xe0
     694:	str	x8, [sp, #152]
     698:	sub	x0, x29, #0xd8
     69c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     6a0:	ldr	x0, [sp, #280]
     6a4:	ldr	x1, [sp, #152]
     6a8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     6ac:	ldr	x0, [sp, #152]
     6b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     6b4:	mov	w9, #0x1                   	// #1
     6b8:	stur	w9, [x29, #-52]
     6bc:	b	9fc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x76c>
     6c0:	sub	x0, x29, #0xd8
     6c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     6c8:	ldr	w8, [x0]
     6cc:	stur	w8, [x29, #-228]
     6d0:	ldur	w8, [x29, #-164]
     6d4:	add	w8, w8, #0x2
     6d8:	ldur	w9, [x29, #-168]
     6dc:	mov	w10, #0x0                   	// #0
     6e0:	cmp	w8, w9
     6e4:	str	w10, [sp, #148]
     6e8:	b.ne	6f4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x464>  // b.any
     6ec:	mov	w8, #0x1                   	// #1
     6f0:	str	w8, [sp, #148]
     6f4:	ldr	w8, [sp, #148]
     6f8:	tbnz	w8, #0, 700 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x470>
     6fc:	b	704 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x474>
     700:	b	71c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x48c>
     704:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     708:	add	x0, x0, #0x0
     70c:	ldr	x1, [sp, #272]
     710:	mov	w2, #0x95                  	// #149
     714:	ldr	x3, [sp, #264]
     718:	bl	0 <__assert_fail>
     71c:	ldur	x0, [x29, #-112]
     720:	ldur	w8, [x29, #-164]
     724:	add	w8, w8, #0x1
     728:	stur	w8, [x29, #-164]
     72c:	mov	w1, w8
     730:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     734:	stur	x0, [x29, #-240]
     738:	ldur	x0, [x29, #-240]
     73c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     740:	cmp	w0, #0x1
     744:	str	w0, [sp, #144]
     748:	b.eq	784 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4f4>  // b.none
     74c:	b	750 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4c0>
     750:	ldr	w8, [sp, #144]
     754:	cmp	w8, #0x2
     758:	b.eq	874 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5e4>  // b.none
     75c:	b	760 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4d0>
     760:	ldr	w8, [sp, #144]
     764:	cmp	w8, #0x4
     768:	b.eq	94c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x6bc>  // b.none
     76c:	b	770 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x4e0>
     770:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     774:	add	x0, x0, #0x0
     778:	mov	w8, #0x1                   	// #1
     77c:	and	w1, w8, #0x1
     780:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
     784:	ldur	x0, [x29, #-240]
     788:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     78c:	and	x8, x0, #0xffffffff
     790:	cmp	x8, #0x40
     794:	b.hi	79c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x50c>  // b.pmore
     798:	b	7b4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x524>
     79c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     7a0:	add	x0, x0, #0x0
     7a4:	ldr	x1, [sp, #272]
     7a8:	mov	w2, #0x9e                  	// #158
     7ac:	ldr	x3, [sp, #264]
     7b0:	bl	0 <__assert_fail>
     7b4:	ldr	x0, [sp, #256]
     7b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     7bc:	ldur	w8, [x29, #-228]
     7c0:	mov	w9, w8
     7c4:	ldur	x10, [x29, #-240]
     7c8:	str	x0, [sp, #136]
     7cc:	mov	x0, x10
     7d0:	str	x9, [sp, #128]
     7d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     7d8:	ldr	x9, [sp, #128]
     7dc:	mul	x10, x9, x0
     7e0:	ldr	x11, [sp, #136]
     7e4:	add	x1, x11, x10
     7e8:	sub	x10, x29, #0xf8
     7ec:	mov	x8, x10
     7f0:	ldr	x0, [sp, #256]
     7f4:	str	x10, [sp, #120]
     7f8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     7fc:	ldr	x0, [sp, #120]
     800:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     804:	tbnz	w0, #0, 80c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x57c>
     808:	b	84c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5bc>
     80c:	sub	x0, x29, #0xf8
     810:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     814:	sub	x8, x29, #0x100
     818:	str	x0, [sp, #112]
     81c:	mov	x0, x8
     820:	ldr	x1, [sp, #112]
     824:	str	x8, [sp, #104]
     828:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     82c:	ldr	x0, [sp, #280]
     830:	ldr	x1, [sp, #104]
     834:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     838:	ldr	x0, [sp, #104]
     83c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     840:	mov	w9, #0x1                   	// #1
     844:	stur	w9, [x29, #-52]
     848:	b	850 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5c0>
     84c:	stur	wzr, [x29, #-52]
     850:	sub	x0, x29, #0xf8
     854:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     858:	ldur	w8, [x29, #-52]
     85c:	cmp	w8, #0x0
     860:	cset	w8, eq  // eq = none
     864:	eor	w8, w8, #0x1
     868:	tbnz	w8, #0, 9fc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x76c>
     86c:	b	870 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5e0>
     870:	b	9f4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x764>
     874:	ldur	x0, [x29, #-240]
     878:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     87c:	and	x8, x0, #0xffffffff
     880:	cmp	x8, #0x40
     884:	b.hi	88c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x5fc>  // b.pmore
     888:	b	8a4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x614>
     88c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     890:	add	x0, x0, #0x0
     894:	ldr	x1, [sp, #272]
     898:	mov	w2, #0xa4                  	// #164
     89c:	ldr	x3, [sp, #264]
     8a0:	bl	0 <__assert_fail>
     8a4:	ldur	w8, [x29, #-228]
     8a8:	cbz	w8, 948 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x6b8>
     8ac:	ldur	x0, [x29, #-240]
     8b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     8b4:	add	x8, sp, #0x170
     8b8:	str	x8, [sp, #96]
     8bc:	ldr	x9, [sp, #256]
     8c0:	str	w0, [sp, #92]
     8c4:	mov	x0, x9
     8c8:	ldr	w1, [sp, #92]
     8cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     8d0:	ldr	x0, [sp, #96]
     8d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     8d8:	tbnz	w0, #0, 8e0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x650>
     8dc:	b	8e4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x654>
     8e0:	b	914 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x684>
     8e4:	add	x8, sp, #0x168
     8e8:	str	x8, [sp, #80]
     8ec:	add	x0, sp, #0x170
     8f0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     8f4:	ldr	x0, [sp, #280]
     8f8:	ldr	x1, [sp, #80]
     8fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     900:	ldr	x0, [sp, #80]
     904:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     908:	mov	w9, #0x1                   	// #1
     90c:	stur	w9, [x29, #-52]
     910:	b	918 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x688>
     914:	stur	wzr, [x29, #-52]
     918:	add	x0, sp, #0x170
     91c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     920:	ldur	w8, [x29, #-52]
     924:	cmp	w8, #0x0
     928:	cset	w8, eq  // eq = none
     92c:	eor	w8, w8, #0x1
     930:	tbnz	w8, #0, 9fc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x76c>
     934:	b	938 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x6a8>
     938:	ldur	w8, [x29, #-228]
     93c:	subs	w8, w8, #0x1
     940:	stur	w8, [x29, #-228]
     944:	b	8a4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x614>
     948:	b	9f4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x764>
     94c:	ldr	x0, [sp, #256]
     950:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     954:	ldur	w8, [x29, #-228]
     958:	mov	w9, #0x6                   	// #6
     95c:	mul	w8, w8, w9
     960:	mov	w10, w8
     964:	ubfx	x10, x10, #0, #32
     968:	add	x1, x0, x10
     96c:	add	x10, sp, #0x160
     970:	mov	x8, x10
     974:	ldr	x0, [sp, #256]
     978:	str	x10, [sp, #72]
     97c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     980:	ldr	x0, [sp, #72]
     984:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     988:	tbnz	w0, #0, 990 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x700>
     98c:	b	9d0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x740>
     990:	add	x0, sp, #0x160
     994:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     998:	add	x8, sp, #0x158
     99c:	str	x0, [sp, #64]
     9a0:	mov	x0, x8
     9a4:	ldr	x1, [sp, #64]
     9a8:	str	x8, [sp, #56]
     9ac:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     9b0:	ldr	x0, [sp, #280]
     9b4:	ldr	x1, [sp, #56]
     9b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     9bc:	ldr	x0, [sp, #56]
     9c0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     9c4:	mov	w9, #0x1                   	// #1
     9c8:	stur	w9, [x29, #-52]
     9cc:	b	9d4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x744>
     9d0:	stur	wzr, [x29, #-52]
     9d4:	add	x0, sp, #0x160
     9d8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     9dc:	ldur	w8, [x29, #-52]
     9e0:	cmp	w8, #0x0
     9e4:	cset	w8, eq  // eq = none
     9e8:	eor	w8, w8, #0x1
     9ec:	tbnz	w8, #0, 9fc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x76c>
     9f0:	b	9f4 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x764>
     9f4:	mov	w8, #0x7                   	// #7
     9f8:	stur	w8, [x29, #-52]
     9fc:	sub	x0, x29, #0xd8
     a00:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a04:	ldur	w8, [x29, #-52]
     a08:	cmp	w8, #0x1
     a0c:	b.eq	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>  // b.none
     a10:	b	a14 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x784>
     a14:	b	bbc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x92c>
     a18:	ldur	x0, [x29, #-176]
     a1c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a20:	cmp	w0, #0x5
     a24:	b.ne	a2c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x79c>  // b.any
     a28:	b	a44 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x7b4>
     a2c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a30:	add	x0, x0, #0x0
     a34:	ldr	x1, [sp, #272]
     a38:	mov	w2, #0xb4                  	// #180
     a3c:	ldr	x3, [sp, #264]
     a40:	bl	0 <__assert_fail>
     a44:	add	x8, sp, #0x148
     a48:	str	x8, [sp, #48]
     a4c:	ldr	x0, [sp, #256]
     a50:	mov	w1, #0x6                   	// #6
     a54:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a58:	ldr	x0, [sp, #48]
     a5c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a60:	tbnz	w0, #0, a94 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x804>
     a64:	add	x8, sp, #0x140
     a68:	str	x8, [sp, #40]
     a6c:	add	x0, sp, #0x148
     a70:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a74:	ldr	x0, [sp, #280]
     a78:	ldr	x1, [sp, #40]
     a7c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a80:	ldr	x0, [sp, #40]
     a84:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a88:	mov	w9, #0x1                   	// #1
     a8c:	stur	w9, [x29, #-52]
     a90:	b	b90 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x900>
     a94:	add	x0, sp, #0x148
     a98:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     a9c:	ldr	w8, [x0]
     aa0:	str	w8, [sp, #316]
     aa4:	ldr	x0, [sp, #256]
     aa8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     aac:	ldr	x0, [sp, #256]
     ab0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     ab4:	ldr	w8, [sp, #316]
     ab8:	add	w8, w8, #0x3
     abc:	and	w8, w8, #0xfffffffc
     ac0:	mov	w9, #0x8                   	// #8
     ac4:	mul	w8, w8, w9
     ac8:	mov	w10, w8
     acc:	ubfx	x10, x10, #0, #32
     ad0:	add	x10, x0, x10
     ad4:	str	x10, [sp, #304]
     ad8:	ldr	x10, [sp, #304]
     adc:	mov	x11, #0x8                   	// #8
     ae0:	udiv	x1, x10, x11
     ae4:	ldr	x0, [sp, #256]
     ae8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     aec:	tbnz	w0, #0, b04 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x874>
     af0:	ldr	x0, [sp, #256]
     af4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     af8:	mov	w8, #0x5                   	// #5
     afc:	stur	w8, [x29, #-52]
     b00:	b	b90 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x900>
     b04:	ldr	x1, [sp, #304]
     b08:	add	x8, sp, #0x128
     b0c:	str	x8, [sp, #32]
     b10:	ldr	x0, [sp, #256]
     b14:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b18:	ldr	x0, [sp, #32]
     b1c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b20:	tbnz	w0, #0, b28 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x898>
     b24:	b	b68 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8d8>
     b28:	add	x0, sp, #0x128
     b2c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b30:	add	x8, sp, #0x120
     b34:	str	x0, [sp, #24]
     b38:	mov	x0, x8
     b3c:	ldr	x1, [sp, #24]
     b40:	str	x8, [sp, #16]
     b44:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b48:	ldr	x0, [sp, #280]
     b4c:	ldr	x1, [sp, #16]
     b50:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b54:	ldr	x0, [sp, #16]
     b58:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b5c:	mov	w9, #0x1                   	// #1
     b60:	stur	w9, [x29, #-52]
     b64:	b	b6c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8dc>
     b68:	stur	wzr, [x29, #-52]
     b6c:	add	x0, sp, #0x128
     b70:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b74:	ldur	w8, [x29, #-52]
     b78:	cmp	w8, #0x0
     b7c:	cset	w8, eq  // eq = none
     b80:	eor	w8, w8, #0x1
     b84:	tbnz	w8, #0, b90 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x900>
     b88:	b	b8c <_ZN4llvm15BitstreamCursor10skipRecordEj+0x8fc>
     b8c:	stur	wzr, [x29, #-52]
     b90:	add	x0, sp, #0x148
     b94:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     b98:	ldur	w8, [x29, #-52]
     b9c:	str	w8, [sp, #12]
     ba0:	cbz	w8, bbc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x92c>
     ba4:	b	ba8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x918>
     ba8:	ldr	w8, [sp, #12]
     bac:	cmp	w8, #0x1
     bb0:	b.eq	be0 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x950>  // b.none
     bb4:	b	bb8 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x928>
     bb8:	b	bcc <_ZN4llvm15BitstreamCursor10skipRecordEj+0x93c>
     bbc:	ldur	w8, [x29, #-164]
     bc0:	add	w8, w8, #0x1
     bc4:	stur	w8, [x29, #-164]
     bc8:	b	594 <_ZN4llvm15BitstreamCursor10skipRecordEj+0x304>
     bcc:	ldr	x0, [sp, #280]
     bd0:	sub	x1, x29, #0x7c
     bd4:	mov	x8, xzr
     bd8:	mov	x2, x8
     bdc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     be0:	add	sp, sp, #0x280
     be4:	ldr	x28, [sp, #16]
     be8:	ldp	x29, x30, [sp], #32
     bec:	ret

0000000000000bf0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>:
     bf0:	sub	sp, sp, #0xc0
     bf4:	stp	x29, x30, [sp, #176]
     bf8:	add	x29, sp, #0xb0
     bfc:	adrp	x9, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c00:	add	x9, x9, #0x0
     c04:	adrp	x10, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c08:	add	x10, x10, #0x0
     c0c:	stur	x8, [x29, #-8]
     c10:	stur	x0, [x29, #-16]
     c14:	stur	x1, [x29, #-24]
     c18:	ldur	x0, [x29, #-24]
     c1c:	stur	x8, [x29, #-80]
     c20:	str	x9, [sp, #88]
     c24:	str	x10, [sp, #80]
     c28:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c2c:	mov	w11, #0x0                   	// #0
     c30:	str	w11, [sp, #76]
     c34:	tbnz	w0, #0, c40 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x50>
     c38:	mov	w8, #0x1                   	// #1
     c3c:	str	w8, [sp, #76]
     c40:	ldr	w8, [sp, #76]
     c44:	tbnz	w8, #0, c4c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x5c>
     c48:	b	c50 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x60>
     c4c:	b	c68 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x78>
     c50:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c54:	add	x0, x0, #0x0
     c58:	ldr	x1, [sp, #88]
     c5c:	mov	w2, #0x45                  	// #69
     c60:	ldr	x3, [sp, #80]
     c64:	bl	0 <__assert_fail>
     c68:	ldur	x0, [x29, #-24]
     c6c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c70:	subs	w8, w0, #0x1
     c74:	mov	w9, w8
     c78:	ubfx	x9, x9, #0, #32
     c7c:	cmp	x9, #0x4
     c80:	str	x9, [sp, #64]
     c84:	b.hi	e28 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x238>  // b.pmore
     c88:	adrp	x8, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     c8c:	add	x8, x8, #0x0
     c90:	ldr	x11, [sp, #64]
     c94:	ldrsw	x10, [x8, x11, lsl #2]
     c98:	add	x9, x8, x10
     c9c:	br	x9
     ca0:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     ca4:	add	x0, x0, #0x0
     ca8:	ldr	x1, [sp, #88]
     cac:	mov	w2, #0x4b                  	// #75
     cb0:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     cb4:	ldur	x0, [x29, #-24]
     cb8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     cbc:	and	x8, x0, #0xffffffff
     cc0:	cmp	x8, #0x40
     cc4:	b.hi	ccc <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xdc>  // b.pmore
     cc8:	b	ce4 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0xf4>
     ccc:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     cd0:	add	x0, x0, #0x0
     cd4:	ldr	x1, [sp, #88]
     cd8:	mov	w2, #0x4d                  	// #77
     cdc:	ldr	x3, [sp, #80]
     ce0:	bl	0 <__assert_fail>
     ce4:	ldur	x0, [x29, #-16]
     ce8:	ldur	x8, [x29, #-24]
     cec:	str	x0, [sp, #56]
     cf0:	mov	x0, x8
     cf4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     cf8:	ldur	x8, [x29, #-80]
     cfc:	ldr	x9, [sp, #56]
     d00:	str	w0, [sp, #52]
     d04:	mov	x0, x9
     d08:	ldr	w1, [sp, #52]
     d0c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d10:	b	e3c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x24c>
     d14:	ldur	x0, [x29, #-24]
     d18:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d1c:	and	x8, x0, #0xffffffff
     d20:	cmp	x8, #0x40
     d24:	b.hi	d2c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x13c>  // b.pmore
     d28:	b	d44 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x154>
     d2c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d30:	add	x0, x0, #0x0
     d34:	ldr	x1, [sp, #88]
     d38:	mov	w2, #0x50                  	// #80
     d3c:	ldr	x3, [sp, #80]
     d40:	bl	0 <__assert_fail>
     d44:	ldur	x0, [x29, #-16]
     d48:	ldur	x8, [x29, #-24]
     d4c:	str	x0, [sp, #40]
     d50:	mov	x0, x8
     d54:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d58:	ldur	x8, [x29, #-80]
     d5c:	ldr	x9, [sp, #40]
     d60:	str	w0, [sp, #36]
     d64:	mov	x0, x9
     d68:	ldr	w1, [sp, #36]
     d6c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d70:	b	e3c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x24c>
     d74:	ldur	x0, [x29, #-16]
     d78:	sub	x8, x29, #0x38
     d7c:	str	x8, [sp, #24]
     d80:	mov	w1, #0x6                   	// #6
     d84:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     d88:	sub	x8, x29, #0x28
     d8c:	mov	x0, x8
     d90:	ldr	x1, [sp, #24]
     d94:	mov	x9, xzr
     d98:	mov	x2, x9
     d9c:	str	x8, [sp, #16]
     da0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     da4:	ldr	x0, [sp, #24]
     da8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     dac:	ldr	x0, [sp, #16]
     db0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     db4:	tbnz	w0, #0, dbc <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x1cc>
     db8:	b	df0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x200>
     dbc:	sub	x0, x29, #0x28
     dc0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     dc4:	ldr	w0, [x0]
     dc8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     dcc:	sub	x1, x29, #0x39
     dd0:	sturb	w0, [x29, #-57]
     dd4:	ldur	x0, [x29, #-80]
     dd8:	mov	x8, xzr
     ddc:	mov	x2, x8
     de0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     de4:	mov	w9, #0x1                   	// #1
     de8:	stur	w9, [x29, #-64]
     dec:	b	e1c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x22c>
     df0:	sub	x8, x29, #0x48
     df4:	str	x8, [sp, #8]
     df8:	sub	x0, x29, #0x28
     dfc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e00:	ldur	x0, [x29, #-80]
     e04:	ldr	x1, [sp, #8]
     e08:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e0c:	ldr	x0, [sp, #8]
     e10:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e14:	mov	w9, #0x1                   	// #1
     e18:	stur	w9, [x29, #-64]
     e1c:	sub	x0, x29, #0x28
     e20:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e24:	b	e3c <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE+0x24c>
     e28:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e2c:	add	x0, x0, #0x0
     e30:	ldr	x1, [sp, #88]
     e34:	mov	w2, #0x58                  	// #88
     e38:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     e3c:	ldp	x29, x30, [sp, #176]
     e40:	add	sp, sp, #0xc0
     e44:	ret

0000000000000e48 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE>:
     e48:	stp	x29, x30, [sp, #-32]!
     e4c:	str	x28, [sp, #16]
     e50:	mov	x29, sp
     e54:	sub	sp, sp, #0x300
     e58:	stur	x8, [x29, #-8]
     e5c:	stur	x0, [x29, #-16]
     e60:	stur	w1, [x29, #-20]
     e64:	stur	x2, [x29, #-32]
     e68:	stur	x3, [x29, #-40]
     e6c:	ldur	x9, [x29, #-16]
     e70:	ldur	w10, [x29, #-20]
     e74:	cmp	w10, #0x3
     e78:	str	x8, [sp, #312]
     e7c:	str	x9, [sp, #304]
     e80:	b.ne	1040 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1f8>  // b.any
     e84:	sub	x8, x29, #0x38
     e88:	str	x8, [sp, #296]
     e8c:	ldr	x0, [sp, #304]
     e90:	mov	w1, #0x6                   	// #6
     e94:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     e98:	ldr	x0, [sp, #296]
     e9c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     ea0:	tbnz	w0, #0, ed4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x8c>
     ea4:	sub	x8, x29, #0x40
     ea8:	str	x8, [sp, #288]
     eac:	sub	x0, x29, #0x38
     eb0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     eb4:	ldr	x0, [sp, #312]
     eb8:	ldr	x1, [sp, #288]
     ebc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     ec0:	ldr	x0, [sp, #288]
     ec4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     ec8:	mov	w9, #0x1                   	// #1
     ecc:	stur	w9, [x29, #-68]
     ed0:	b	1034 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1ec>
     ed4:	sub	x0, x29, #0x38
     ed8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     edc:	ldr	w8, [x0]
     ee0:	stur	w8, [x29, #-72]
     ee4:	sub	x9, x29, #0x58
     ee8:	mov	x8, x9
     eec:	ldr	x0, [sp, #304]
     ef0:	mov	w1, #0x6                   	// #6
     ef4:	str	x9, [sp, #280]
     ef8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     efc:	ldr	x0, [sp, #280]
     f00:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f04:	tbnz	w0, #0, f38 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xf0>
     f08:	sub	x8, x29, #0x60
     f0c:	str	x8, [sp, #272]
     f10:	sub	x0, x29, #0x58
     f14:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f18:	ldr	x0, [sp, #312]
     f1c:	ldr	x1, [sp, #272]
     f20:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f24:	ldr	x0, [sp, #272]
     f28:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f2c:	mov	w9, #0x1                   	// #1
     f30:	stur	w9, [x29, #-68]
     f34:	b	102c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1e4>
     f38:	sub	x0, x29, #0x58
     f3c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f40:	ldr	w8, [x0]
     f44:	stur	w8, [x29, #-100]
     f48:	stur	wzr, [x29, #-104]
     f4c:	ldur	w8, [x29, #-104]
     f50:	ldur	w9, [x29, #-100]
     f54:	cmp	w8, w9
     f58:	b.eq	1010 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1c8>  // b.none
     f5c:	sub	x8, x29, #0x78
     f60:	str	x8, [sp, #264]
     f64:	ldr	x0, [sp, #304]
     f68:	mov	w1, #0x6                   	// #6
     f6c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f70:	ldr	x0, [sp, #264]
     f74:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f78:	tbnz	w0, #0, f80 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x138>
     f7c:	b	fac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x164>
     f80:	ldur	x0, [x29, #-32]
     f84:	sub	x8, x29, #0x78
     f88:	str	x0, [sp, #256]
     f8c:	mov	x0, x8
     f90:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     f94:	ldr	x8, [sp, #256]
     f98:	str	x0, [sp, #248]
     f9c:	mov	x0, x8
     fa0:	ldr	x1, [sp, #248]
     fa4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     fa8:	b	fdc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x194>
     fac:	sub	x8, x29, #0x80
     fb0:	str	x8, [sp, #240]
     fb4:	sub	x0, x29, #0x78
     fb8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     fbc:	ldr	x0, [sp, #312]
     fc0:	ldr	x1, [sp, #240]
     fc4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     fc8:	ldr	x0, [sp, #240]
     fcc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     fd0:	mov	w9, #0x1                   	// #1
     fd4:	stur	w9, [x29, #-68]
     fd8:	b	fe0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x198>
     fdc:	stur	wzr, [x29, #-68]
     fe0:	sub	x0, x29, #0x78
     fe4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
     fe8:	ldur	w8, [x29, #-68]
     fec:	cmp	w8, #0x0
     ff0:	cset	w8, eq  // eq = none
     ff4:	eor	w8, w8, #0x1
     ff8:	tbnz	w8, #0, 102c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1e4>
     ffc:	b	1000 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x1b8>
    1000:	ldur	w8, [x29, #-104]
    1004:	add	w8, w8, #0x1
    1008:	stur	w8, [x29, #-104]
    100c:	b	f4c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x104>
    1010:	ldr	x0, [sp, #312]
    1014:	sub	x1, x29, #0x48
    1018:	mov	x8, xzr
    101c:	mov	x2, x8
    1020:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1024:	mov	w9, #0x1                   	// #1
    1028:	stur	w9, [x29, #-68]
    102c:	sub	x0, x29, #0x58
    1030:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1034:	sub	x0, x29, #0x38
    1038:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    103c:	b	18d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa90>
    1040:	ldur	w1, [x29, #-20]
    1044:	ldr	x0, [sp, #304]
    1048:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    104c:	stur	x0, [x29, #-136]
    1050:	ldur	x0, [x29, #-136]
    1054:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1058:	mov	w8, #0x0                   	// #0
    105c:	str	w8, [sp, #236]
    1060:	cbz	w0, 106c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x224>
    1064:	mov	w8, #0x1                   	// #1
    1068:	str	w8, [sp, #236]
    106c:	ldr	w8, [sp, #236]
    1070:	tbnz	w8, #0, 1078 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x230>
    1074:	b	107c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x234>
    1078:	b	109c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x254>
    107c:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1080:	add	x0, x0, #0x0
    1084:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1088:	add	x1, x1, #0x0
    108c:	mov	w2, #0xe5                  	// #229
    1090:	adrp	x3, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1094:	add	x3, x3, #0x0
    1098:	bl	0 <__assert_fail>
    109c:	ldur	x0, [x29, #-136]
    10a0:	mov	w8, wzr
    10a4:	mov	w1, w8
    10a8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10ac:	stur	x0, [x29, #-144]
    10b0:	ldur	x0, [x29, #-144]
    10b4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10b8:	tbnz	w0, #0, 10c0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x278>
    10bc:	b	10d0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x288>
    10c0:	ldur	x0, [x29, #-144]
    10c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10c8:	stur	w0, [x29, #-148]
    10cc:	b	1188 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x340>
    10d0:	ldur	x0, [x29, #-144]
    10d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10d8:	cmp	w0, #0x3
    10dc:	b.eq	10f0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2a8>  // b.none
    10e0:	ldur	x0, [x29, #-144]
    10e4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10e8:	cmp	w0, #0x5
    10ec:	b.ne	1104 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2bc>  // b.any
    10f0:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    10f4:	add	x0, x0, #0x0
    10f8:	mov	w8, #0x1                   	// #1
    10fc:	and	w1, w8, #0x1
    1100:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1104:	ldur	x1, [x29, #-144]
    1108:	sub	x8, x29, #0xa8
    110c:	str	x8, [sp, #224]
    1110:	ldr	x0, [sp, #304]
    1114:	bl	bf0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
    1118:	ldr	x0, [sp, #224]
    111c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1120:	tbnz	w0, #0, 1128 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2e0>
    1124:	b	113c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x2f4>
    1128:	sub	x0, x29, #0xa8
    112c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1130:	ldr	x8, [x0]
    1134:	stur	w8, [x29, #-148]
    1138:	b	116c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x324>
    113c:	sub	x8, x29, #0xb0
    1140:	str	x8, [sp, #216]
    1144:	sub	x0, x29, #0xa8
    1148:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    114c:	ldr	x0, [sp, #312]
    1150:	ldr	x1, [sp, #216]
    1154:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1158:	ldr	x0, [sp, #216]
    115c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1160:	mov	w9, #0x1                   	// #1
    1164:	stur	w9, [x29, #-68]
    1168:	b	1170 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x328>
    116c:	stur	wzr, [x29, #-68]
    1170:	sub	x0, x29, #0xa8
    1174:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1178:	ldur	w8, [x29, #-68]
    117c:	cbz	w8, 1188 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x340>
    1180:	b	1184 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x33c>
    1184:	b	18d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa90>
    1188:	mov	w8, #0x1                   	// #1
    118c:	stur	w8, [x29, #-180]
    1190:	ldur	x0, [x29, #-136]
    1194:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1198:	stur	w0, [x29, #-184]
    119c:	ldur	w8, [x29, #-180]
    11a0:	ldur	w9, [x29, #-184]
    11a4:	cmp	w8, w9
    11a8:	b.eq	18c4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa7c>  // b.none
    11ac:	ldur	x0, [x29, #-136]
    11b0:	ldur	w1, [x29, #-180]
    11b4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    11b8:	stur	x0, [x29, #-192]
    11bc:	ldur	x0, [x29, #-192]
    11c0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    11c4:	tbnz	w0, #0, 11cc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x384>
    11c8:	b	11f4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3ac>
    11cc:	ldur	x0, [x29, #-32]
    11d0:	ldur	x8, [x29, #-192]
    11d4:	str	x0, [sp, #208]
    11d8:	mov	x0, x8
    11dc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    11e0:	sub	x1, x29, #0xc8
    11e4:	stur	x0, [x29, #-200]
    11e8:	ldr	x0, [sp, #208]
    11ec:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    11f0:	b	18b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa6c>
    11f4:	ldur	x0, [x29, #-192]
    11f8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    11fc:	cmp	w0, #0x3
    1200:	b.eq	12b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x46c>  // b.none
    1204:	ldur	x0, [x29, #-192]
    1208:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    120c:	cmp	w0, #0x5
    1210:	b.eq	12b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x46c>  // b.none
    1214:	ldur	x1, [x29, #-192]
    1218:	sub	x8, x29, #0xd8
    121c:	str	x8, [sp, #200]
    1220:	ldr	x0, [sp, #304]
    1224:	bl	bf0 <_ZL20readAbbreviatedFieldRN4llvm15BitstreamCursorERKNS_15BitCodeAbbrevOpE>
    1228:	ldr	x0, [sp, #200]
    122c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1230:	tbnz	w0, #0, 1238 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x3f0>
    1234:	b	1264 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x41c>
    1238:	ldur	x0, [x29, #-32]
    123c:	sub	x8, x29, #0xd8
    1240:	str	x0, [sp, #192]
    1244:	mov	x0, x8
    1248:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    124c:	ldr	x8, [sp, #192]
    1250:	str	x0, [sp, #184]
    1254:	mov	x0, x8
    1258:	ldr	x1, [sp, #184]
    125c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1260:	b	1294 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x44c>
    1264:	sub	x8, x29, #0xe0
    1268:	str	x8, [sp, #176]
    126c:	sub	x0, x29, #0xd8
    1270:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1274:	ldr	x0, [sp, #312]
    1278:	ldr	x1, [sp, #176]
    127c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1280:	ldr	x0, [sp, #176]
    1284:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1288:	mov	w9, #0x1                   	// #1
    128c:	stur	w9, [x29, #-68]
    1290:	b	1298 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x450>
    1294:	stur	wzr, [x29, #-68]
    1298:	sub	x0, x29, #0xd8
    129c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    12a0:	ldur	w8, [x29, #-68]
    12a4:	cbz	w8, 12b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x468>
    12a8:	b	12ac <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x464>
    12ac:	b	18d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa90>
    12b0:	b	18b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa6c>
    12b4:	ldur	x0, [x29, #-192]
    12b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    12bc:	cmp	w0, #0x3
    12c0:	b.ne	1664 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x81c>  // b.any
    12c4:	sub	x8, x29, #0xf0
    12c8:	str	x8, [sp, #168]
    12cc:	ldr	x0, [sp, #304]
    12d0:	mov	w1, #0x6                   	// #6
    12d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    12d8:	ldr	x0, [sp, #168]
    12dc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    12e0:	tbnz	w0, #0, 1314 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x4cc>
    12e4:	sub	x8, x29, #0xf8
    12e8:	str	x8, [sp, #160]
    12ec:	sub	x0, x29, #0xf0
    12f0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    12f4:	ldr	x0, [sp, #312]
    12f8:	ldr	x1, [sp, #160]
    12fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1300:	ldr	x0, [sp, #160]
    1304:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1308:	mov	w9, #0x1                   	// #1
    130c:	stur	w9, [x29, #-68]
    1310:	b	1648 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x800>
    1314:	sub	x0, x29, #0xf0
    1318:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    131c:	ldr	w8, [x0]
    1320:	stur	w8, [x29, #-252]
    1324:	ldur	w8, [x29, #-180]
    1328:	add	w8, w8, #0x2
    132c:	ldur	w9, [x29, #-184]
    1330:	cmp	w8, w9
    1334:	b.eq	134c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x504>  // b.none
    1338:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    133c:	add	x0, x0, #0x0
    1340:	mov	w8, #0x1                   	// #1
    1344:	and	w1, w8, #0x1
    1348:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    134c:	ldur	x0, [x29, #-136]
    1350:	ldur	w8, [x29, #-180]
    1354:	add	w8, w8, #0x1
    1358:	stur	w8, [x29, #-180]
    135c:	mov	w1, w8
    1360:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1364:	str	x0, [sp, #504]
    1368:	ldr	x0, [sp, #504]
    136c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1370:	tbnz	w0, #0, 1388 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x540>
    1374:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1378:	add	x0, x0, #0x0
    137c:	mov	w8, #0x1                   	// #1
    1380:	and	w1, w8, #0x1
    1384:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1388:	ldr	x0, [sp, #504]
    138c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1390:	cmp	w0, #0x1
    1394:	str	w0, [sp, #156]
    1398:	b.eq	13d4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x58c>  // b.none
    139c:	b	13a0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x558>
    13a0:	ldr	w8, [sp, #156]
    13a4:	cmp	w8, #0x2
    13a8:	b.eq	14a4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x65c>  // b.none
    13ac:	b	13b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x568>
    13b0:	ldr	w8, [sp, #156]
    13b4:	cmp	w8, #0x4
    13b8:	b.eq	1574 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x72c>  // b.none
    13bc:	b	13c0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x578>
    13c0:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    13c4:	add	x0, x0, #0x0
    13c8:	mov	w8, #0x1                   	// #1
    13cc:	and	w1, w8, #0x1
    13d0:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    13d4:	ldur	w8, [x29, #-252]
    13d8:	cbz	w8, 14a0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x658>
    13dc:	ldr	x0, [sp, #504]
    13e0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    13e4:	add	x8, sp, #0x1e8
    13e8:	str	x8, [sp, #144]
    13ec:	ldr	x9, [sp, #304]
    13f0:	str	w0, [sp, #140]
    13f4:	mov	x0, x9
    13f8:	ldr	w1, [sp, #140]
    13fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1400:	ldr	x0, [sp, #144]
    1404:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1408:	tbnz	w0, #0, 1410 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x5c8>
    140c:	b	143c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x5f4>
    1410:	ldur	x0, [x29, #-32]
    1414:	add	x8, sp, #0x1e8
    1418:	str	x0, [sp, #128]
    141c:	mov	x0, x8
    1420:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1424:	ldr	x8, [sp, #128]
    1428:	str	x0, [sp, #120]
    142c:	mov	x0, x8
    1430:	ldr	x1, [sp, #120]
    1434:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1438:	b	146c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x624>
    143c:	add	x8, sp, #0x1e0
    1440:	str	x8, [sp, #112]
    1444:	add	x0, sp, #0x1e8
    1448:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    144c:	ldr	x0, [sp, #312]
    1450:	ldr	x1, [sp, #112]
    1454:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1458:	ldr	x0, [sp, #112]
    145c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1460:	mov	w9, #0x1                   	// #1
    1464:	stur	w9, [x29, #-68]
    1468:	b	1470 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x628>
    146c:	stur	wzr, [x29, #-68]
    1470:	add	x0, sp, #0x1e8
    1474:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1478:	ldur	w8, [x29, #-68]
    147c:	cmp	w8, #0x0
    1480:	cset	w8, eq  // eq = none
    1484:	eor	w8, w8, #0x1
    1488:	tbnz	w8, #0, 1648 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x800>
    148c:	b	1490 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x648>
    1490:	ldur	w8, [x29, #-252]
    1494:	subs	w8, w8, #0x1
    1498:	stur	w8, [x29, #-252]
    149c:	b	13d4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x58c>
    14a0:	b	1640 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7f8>
    14a4:	ldur	w8, [x29, #-252]
    14a8:	cbz	w8, 1570 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x728>
    14ac:	ldr	x0, [sp, #504]
    14b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    14b4:	add	x8, sp, #0x1d0
    14b8:	str	x8, [sp, #104]
    14bc:	ldr	x9, [sp, #304]
    14c0:	str	w0, [sp, #100]
    14c4:	mov	x0, x9
    14c8:	ldr	w1, [sp, #100]
    14cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    14d0:	ldr	x0, [sp, #104]
    14d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    14d8:	tbnz	w0, #0, 14e0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x698>
    14dc:	b	150c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6c4>
    14e0:	ldur	x0, [x29, #-32]
    14e4:	add	x8, sp, #0x1d0
    14e8:	str	x0, [sp, #88]
    14ec:	mov	x0, x8
    14f0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    14f4:	ldr	x8, [sp, #88]
    14f8:	str	x0, [sp, #80]
    14fc:	mov	x0, x8
    1500:	ldr	x1, [sp, #80]
    1504:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1508:	b	153c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6f4>
    150c:	add	x8, sp, #0x1c8
    1510:	str	x8, [sp, #72]
    1514:	add	x0, sp, #0x1d0
    1518:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    151c:	ldr	x0, [sp, #312]
    1520:	ldr	x1, [sp, #72]
    1524:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1528:	ldr	x0, [sp, #72]
    152c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1530:	mov	w9, #0x1                   	// #1
    1534:	stur	w9, [x29, #-68]
    1538:	b	1540 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x6f8>
    153c:	stur	wzr, [x29, #-68]
    1540:	add	x0, sp, #0x1d0
    1544:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1548:	ldur	w8, [x29, #-68]
    154c:	cmp	w8, #0x0
    1550:	cset	w8, eq  // eq = none
    1554:	eor	w8, w8, #0x1
    1558:	tbnz	w8, #0, 1648 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x800>
    155c:	b	1560 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x718>
    1560:	ldur	w8, [x29, #-252]
    1564:	subs	w8, w8, #0x1
    1568:	stur	w8, [x29, #-252]
    156c:	b	14a4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x65c>
    1570:	b	1640 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7f8>
    1574:	ldur	w8, [x29, #-252]
    1578:	cbz	w8, 1640 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7f8>
    157c:	add	x8, sp, #0x1b8
    1580:	str	x8, [sp, #64]
    1584:	ldr	x0, [sp, #304]
    1588:	mov	w1, #0x6                   	// #6
    158c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1590:	ldr	x0, [sp, #64]
    1594:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1598:	tbnz	w0, #0, 15a0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x758>
    159c:	b	15dc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x794>
    15a0:	ldur	x0, [x29, #-32]
    15a4:	add	x8, sp, #0x1b8
    15a8:	str	x0, [sp, #56]
    15ac:	mov	x0, x8
    15b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    15b4:	ldr	x8, [x0]
    15b8:	mov	w0, w8
    15bc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    15c0:	mov	w1, w0
    15c4:	and	x9, x1, #0xff
    15c8:	add	x1, sp, #0x1b0
    15cc:	str	x9, [sp, #432]
    15d0:	ldr	x0, [sp, #56]
    15d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    15d8:	b	160c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7c4>
    15dc:	add	x8, sp, #0x1a8
    15e0:	str	x8, [sp, #48]
    15e4:	add	x0, sp, #0x1b8
    15e8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    15ec:	ldr	x0, [sp, #312]
    15f0:	ldr	x1, [sp, #48]
    15f4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    15f8:	ldr	x0, [sp, #48]
    15fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1600:	mov	w9, #0x1                   	// #1
    1604:	stur	w9, [x29, #-68]
    1608:	b	1610 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7c8>
    160c:	stur	wzr, [x29, #-68]
    1610:	add	x0, sp, #0x1b8
    1614:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1618:	ldur	w8, [x29, #-68]
    161c:	cmp	w8, #0x0
    1620:	cset	w8, eq  // eq = none
    1624:	eor	w8, w8, #0x1
    1628:	tbnz	w8, #0, 1648 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x800>
    162c:	b	1630 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x7e8>
    1630:	ldur	w8, [x29, #-252]
    1634:	subs	w8, w8, #0x1
    1638:	stur	w8, [x29, #-252]
    163c:	b	1574 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x72c>
    1640:	mov	w8, #0x7                   	// #7
    1644:	stur	w8, [x29, #-68]
    1648:	sub	x0, x29, #0xf0
    164c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1650:	ldur	w8, [x29, #-68]
    1654:	cmp	w8, #0x1
    1658:	b.eq	18d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa90>  // b.none
    165c:	b	1660 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x818>
    1660:	b	18b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa6c>
    1664:	ldur	x0, [x29, #-192]
    1668:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    166c:	cmp	w0, #0x5
    1670:	b.ne	1678 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x830>  // b.any
    1674:	b	1698 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x850>
    1678:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    167c:	add	x0, x0, #0x0
    1680:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1684:	add	x1, x1, #0x0
    1688:	mov	w2, #0x131                 	// #305
    168c:	adrp	x3, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1690:	add	x3, x3, #0x0
    1694:	bl	0 <__assert_fail>
    1698:	add	x8, sp, #0x198
    169c:	str	x8, [sp, #40]
    16a0:	ldr	x0, [sp, #304]
    16a4:	mov	w1, #0x6                   	// #6
    16a8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16ac:	ldr	x0, [sp, #40]
    16b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16b4:	tbnz	w0, #0, 16e8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x8a0>
    16b8:	add	x8, sp, #0x190
    16bc:	str	x8, [sp, #32]
    16c0:	add	x0, sp, #0x198
    16c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16c8:	ldr	x0, [sp, #312]
    16cc:	ldr	x1, [sp, #32]
    16d0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16d4:	ldr	x0, [sp, #32]
    16d8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16dc:	mov	w9, #0x1                   	// #1
    16e0:	stur	w9, [x29, #-68]
    16e4:	b	1888 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa40>
    16e8:	add	x0, sp, #0x198
    16ec:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    16f0:	ldr	w8, [x0]
    16f4:	str	w8, [sp, #396]
    16f8:	ldr	x0, [sp, #304]
    16fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1700:	ldr	x0, [sp, #304]
    1704:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1708:	str	x0, [sp, #384]
    170c:	ldr	x9, [sp, #384]
    1710:	ldr	w8, [sp, #396]
    1714:	add	w8, w8, #0x3
    1718:	and	w8, w8, #0xfffffffc
    171c:	mov	w10, #0x8                   	// #8
    1720:	mul	w8, w8, w10
    1724:	mov	w11, w8
    1728:	ubfx	x11, x11, #0, #32
    172c:	add	x9, x9, x11
    1730:	str	x9, [sp, #376]
    1734:	ldr	x9, [sp, #376]
    1738:	mov	x11, #0x8                   	// #8
    173c:	udiv	x1, x9, x11
    1740:	ldr	x0, [sp, #304]
    1744:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1748:	tbnz	w0, #0, 1778 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x930>
    174c:	ldur	x0, [x29, #-32]
    1750:	ldr	w8, [sp, #396]
    1754:	mov	w1, w8
    1758:	add	x2, sp, #0x170
    175c:	str	xzr, [sp, #368]
    1760:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1764:	ldr	x0, [sp, #304]
    1768:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    176c:	mov	w8, #0x5                   	// #5
    1770:	stur	w8, [x29, #-68]
    1774:	b	1888 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa40>
    1778:	ldr	x1, [sp, #376]
    177c:	add	x8, sp, #0x168
    1780:	str	x8, [sp, #24]
    1784:	ldr	x0, [sp, #304]
    1788:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    178c:	ldr	x0, [sp, #24]
    1790:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1794:	tbnz	w0, #0, 179c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x954>
    1798:	b	17dc <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x994>
    179c:	add	x0, sp, #0x168
    17a0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    17a4:	add	x8, sp, #0x160
    17a8:	str	x0, [sp, #16]
    17ac:	mov	x0, x8
    17b0:	ldr	x1, [sp, #16]
    17b4:	str	x8, [sp, #8]
    17b8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    17bc:	ldr	x0, [sp, #312]
    17c0:	ldr	x1, [sp, #8]
    17c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    17c8:	ldr	x0, [sp, #8]
    17cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    17d0:	mov	w9, #0x1                   	// #1
    17d4:	stur	w9, [x29, #-68]
    17d8:	b	17e0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x998>
    17dc:	stur	wzr, [x29, #-68]
    17e0:	add	x0, sp, #0x168
    17e4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    17e8:	ldur	w8, [x29, #-68]
    17ec:	cmp	w8, #0x0
    17f0:	cset	w8, eq  // eq = none
    17f4:	eor	w8, w8, #0x1
    17f8:	tbnz	w8, #0, 1888 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa40>
    17fc:	b	1800 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x9b8>
    1800:	ldr	x1, [sp, #384]
    1804:	ldr	w8, [sp, #396]
    1808:	mov	w2, w8
    180c:	ldr	x0, [sp, #304]
    1810:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1814:	str	x0, [sp, #344]
    1818:	ldur	x9, [x29, #-40]
    181c:	cbz	x9, 1848 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa00>
    1820:	ldr	x1, [sp, #344]
    1824:	ldr	w8, [sp, #396]
    1828:	mov	w2, w8
    182c:	add	x0, sp, #0x148
    1830:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1834:	ldur	x9, [x29, #-40]
    1838:	add	x8, sp, #0x49
    183c:	ldur	q0, [x8, #255]
    1840:	str	q0, [x9]
    1844:	b	1884 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa3c>
    1848:	ldr	w8, [sp, #396]
    184c:	cbz	w8, 1884 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa3c>
    1850:	ldur	x0, [x29, #-32]
    1854:	ldr	x8, [sp, #344]
    1858:	add	x9, x8, #0x1
    185c:	str	x9, [sp, #344]
    1860:	ldrb	w10, [x8]
    1864:	mov	w8, w10
    1868:	add	x1, sp, #0x140
    186c:	str	x8, [sp, #320]
    1870:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1874:	ldr	w8, [sp, #396]
    1878:	subs	w8, w8, #0x1
    187c:	str	w8, [sp, #396]
    1880:	b	1848 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa00>
    1884:	stur	wzr, [x29, #-68]
    1888:	add	x0, sp, #0x198
    188c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1890:	ldur	w8, [x29, #-68]
    1894:	str	w8, [sp, #4]
    1898:	cbz	w8, 18b4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa6c>
    189c:	b	18a0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa58>
    18a0:	ldr	w8, [sp, #4]
    18a4:	cmp	w8, #0x1
    18a8:	b.eq	18d8 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa90>  // b.none
    18ac:	b	18b0 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa68>
    18b0:	b	18c4 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0xa7c>
    18b4:	ldur	w8, [x29, #-180]
    18b8:	add	w8, w8, #0x1
    18bc:	stur	w8, [x29, #-180]
    18c0:	b	119c <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE+0x354>
    18c4:	ldr	x0, [sp, #312]
    18c8:	sub	x1, x29, #0x94
    18cc:	mov	x8, xzr
    18d0:	mov	x2, x8
    18d4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    18d8:	add	sp, sp, #0x300
    18dc:	ldr	x28, [sp, #16]
    18e0:	ldp	x29, x30, [sp], #32
    18e4:	ret

00000000000018e8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>:
    18e8:	sub	sp, sp, #0x1a0
    18ec:	stp	x29, x30, [sp, #384]
    18f0:	str	x28, [sp, #400]
    18f4:	add	x29, sp, #0x180
    18f8:	mov	w1, #0x5                   	// #5
    18fc:	sub	x9, x29, #0x20
    1900:	sub	x10, x29, #0x30
    1904:	stur	x8, [x29, #-8]
    1908:	stur	x0, [x29, #-16]
    190c:	ldur	x11, [x29, #-16]
    1910:	str	x8, [sp, #152]
    1914:	mov	x8, x9
    1918:	str	w1, [sp, #148]
    191c:	str	x10, [sp, #136]
    1920:	str	x11, [sp, #128]
    1924:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1928:	ldr	x8, [sp, #136]
    192c:	ldr	x0, [sp, #128]
    1930:	ldr	w1, [sp, #148]
    1934:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1938:	ldr	x0, [sp, #136]
    193c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1940:	tbnz	w0, #0, 195c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x74>
    1944:	ldr	x8, [sp, #152]
    1948:	sub	x0, x29, #0x30
    194c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1950:	mov	w9, #0x1                   	// #1
    1954:	stur	w9, [x29, #-52]
    1958:	b	1ce0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x3f8>
    195c:	sub	x0, x29, #0x30
    1960:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1964:	ldr	w8, [x0]
    1968:	stur	w8, [x29, #-56]
    196c:	stur	wzr, [x29, #-60]
    1970:	ldur	w8, [x29, #-60]
    1974:	ldur	w9, [x29, #-56]
    1978:	cmp	w8, w9
    197c:	b.eq	1c68 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x380>  // b.none
    1980:	sub	x8, x29, #0x50
    1984:	str	x8, [sp, #120]
    1988:	ldr	x0, [sp, #128]
    198c:	mov	w1, #0x1                   	// #1
    1990:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1994:	ldr	x0, [sp, #120]
    1998:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    199c:	tbnz	w0, #0, 19b8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0xd0>
    19a0:	ldr	x8, [sp, #152]
    19a4:	sub	x0, x29, #0x50
    19a8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    19ac:	mov	w9, #0x1                   	// #1
    19b0:	stur	w9, [x29, #-52]
    19b4:	b	1c30 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x348>
    19b8:	sub	x0, x29, #0x50
    19bc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    19c0:	ldr	x8, [x0]
    19c4:	cmp	x8, #0x0
    19c8:	cset	w9, ne  // ne = any
    19cc:	and	w9, w9, #0x1
    19d0:	sturb	w9, [x29, #-81]
    19d4:	ldurb	w9, [x29, #-81]
    19d8:	tbnz	w9, #0, 19e0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0xf8>
    19dc:	b	1a64 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x17c>
    19e0:	sub	x8, x29, #0x68
    19e4:	str	x8, [sp, #112]
    19e8:	ldr	x0, [sp, #128]
    19ec:	mov	w1, #0x8                   	// #8
    19f0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    19f4:	ldr	x0, [sp, #112]
    19f8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    19fc:	tbnz	w0, #0, 1a18 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x130>
    1a00:	ldr	x8, [sp, #152]
    1a04:	sub	x0, x29, #0x68
    1a08:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a0c:	mov	w9, #0x1                   	// #1
    1a10:	stur	w9, [x29, #-52]
    1a14:	b	1a58 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x170>
    1a18:	sub	x0, x29, #0x20
    1a1c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a20:	sub	x8, x29, #0x68
    1a24:	str	x0, [sp, #104]
    1a28:	mov	x0, x8
    1a2c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a30:	ldr	x1, [x0]
    1a34:	sub	x8, x29, #0x78
    1a38:	mov	x0, x8
    1a3c:	str	x8, [sp, #96]
    1a40:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a44:	ldr	x0, [sp, #104]
    1a48:	ldr	x1, [sp, #96]
    1a4c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a50:	mov	w9, #0x4                   	// #4
    1a54:	stur	w9, [x29, #-52]
    1a58:	sub	x0, x29, #0x68
    1a5c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a60:	b	1c30 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x348>
    1a64:	sub	x8, x29, #0x88
    1a68:	str	x8, [sp, #88]
    1a6c:	ldr	x0, [sp, #128]
    1a70:	mov	w1, #0x3                   	// #3
    1a74:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a78:	ldr	x0, [sp, #88]
    1a7c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a80:	tbnz	w0, #0, 1a9c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x1b4>
    1a84:	ldr	x8, [sp, #152]
    1a88:	sub	x0, x29, #0x88
    1a8c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1a90:	mov	w9, #0x1                   	// #1
    1a94:	stur	w9, [x29, #-52]
    1a98:	b	1c28 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x340>
    1a9c:	sub	x0, x29, #0x88
    1aa0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1aa4:	ldr	x8, [x0]
    1aa8:	stur	w8, [x29, #-140]
    1aac:	ldur	w0, [x29, #-140]
    1ab0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ab4:	tbnz	w0, #0, 1abc <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x1d4>
    1ab8:	b	1bf0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x308>
    1abc:	sub	x8, x29, #0xa0
    1ac0:	str	x8, [sp, #80]
    1ac4:	ldr	x0, [sp, #128]
    1ac8:	mov	w1, #0x5                   	// #5
    1acc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ad0:	ldr	x0, [sp, #80]
    1ad4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ad8:	tbnz	w0, #0, 1af4 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x20c>
    1adc:	ldr	x8, [sp, #152]
    1ae0:	sub	x0, x29, #0xa0
    1ae4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ae8:	mov	w9, #0x1                   	// #1
    1aec:	stur	w9, [x29, #-52]
    1af0:	b	1bcc <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2e4>
    1af4:	sub	x0, x29, #0xa0
    1af8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1afc:	ldr	x8, [x0]
    1b00:	stur	x8, [x29, #-168]
    1b04:	ldur	w9, [x29, #-140]
    1b08:	cmp	w9, #0x1
    1b0c:	b.eq	1b1c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x234>  // b.none
    1b10:	ldur	w8, [x29, #-140]
    1b14:	cmp	w8, #0x2
    1b18:	b.ne	1b60 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x278>  // b.any
    1b1c:	ldur	x8, [x29, #-168]
    1b20:	cbnz	x8, 1b60 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x278>
    1b24:	sub	x0, x29, #0x20
    1b28:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1b2c:	sub	x8, x29, #0xb8
    1b30:	str	x0, [sp, #72]
    1b34:	mov	x0, x8
    1b38:	mov	x9, xzr
    1b3c:	mov	x1, x9
    1b40:	str	x8, [sp, #64]
    1b44:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1b48:	ldr	x0, [sp, #72]
    1b4c:	ldr	x1, [sp, #64]
    1b50:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1b54:	mov	w10, #0x4                   	// #4
    1b58:	stur	w10, [x29, #-52]
    1b5c:	b	1bcc <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2e4>
    1b60:	ldur	w8, [x29, #-140]
    1b64:	cmp	w8, #0x1
    1b68:	b.eq	1b78 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x290>  // b.none
    1b6c:	ldur	w8, [x29, #-140]
    1b70:	cmp	w8, #0x2
    1b74:	b.ne	1b98 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2b0>  // b.any
    1b78:	ldur	x8, [x29, #-168]
    1b7c:	cmp	x8, #0x40
    1b80:	b.ls	1b98 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x2b0>  // b.plast
    1b84:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1b88:	add	x0, x0, #0x0
    1b8c:	mov	w8, #0x1                   	// #1
    1b90:	and	w1, w8, #0x1
    1b94:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1b98:	sub	x0, x29, #0x20
    1b9c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ba0:	ldur	w1, [x29, #-140]
    1ba4:	ldur	x2, [x29, #-168]
    1ba8:	add	x8, sp, #0xb8
    1bac:	str	x0, [sp, #56]
    1bb0:	mov	x0, x8
    1bb4:	str	x8, [sp, #48]
    1bb8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1bbc:	ldr	x0, [sp, #56]
    1bc0:	ldr	x1, [sp, #48]
    1bc4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1bc8:	stur	wzr, [x29, #-52]
    1bcc:	sub	x0, x29, #0xa0
    1bd0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1bd4:	ldur	w8, [x29, #-52]
    1bd8:	cmp	w8, #0x0
    1bdc:	cset	w8, eq  // eq = none
    1be0:	eor	w8, w8, #0x1
    1be4:	tbnz	w8, #0, 1c28 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x340>
    1be8:	b	1bec <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x304>
    1bec:	b	1c24 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x33c>
    1bf0:	sub	x0, x29, #0x20
    1bf4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1bf8:	ldur	w1, [x29, #-140]
    1bfc:	add	x8, sp, #0xa8
    1c00:	str	x0, [sp, #40]
    1c04:	mov	x0, x8
    1c08:	mov	x9, xzr
    1c0c:	mov	x2, x9
    1c10:	str	x8, [sp, #32]
    1c14:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c18:	ldr	x0, [sp, #40]
    1c1c:	ldr	x1, [sp, #32]
    1c20:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c24:	stur	wzr, [x29, #-52]
    1c28:	sub	x0, x29, #0x88
    1c2c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c30:	sub	x0, x29, #0x50
    1c34:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c38:	ldur	w8, [x29, #-52]
    1c3c:	str	w8, [sp, #28]
    1c40:	cbz	w8, 1c58 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x370>
    1c44:	b	1c48 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x360>
    1c48:	ldr	w8, [sp, #28]
    1c4c:	cmp	w8, #0x4
    1c50:	b.eq	1c58 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x370>  // b.none
    1c54:	b	1ce0 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x3f8>
    1c58:	ldur	w8, [x29, #-60]
    1c5c:	add	w8, w8, #0x1
    1c60:	stur	w8, [x29, #-60]
    1c64:	b	1970 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x88>
    1c68:	sub	x0, x29, #0x20
    1c6c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c70:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c74:	cbnz	w0, 1c8c <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv+0x3a4>
    1c78:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1c7c:	add	x0, x0, #0x0
    1c80:	mov	w8, #0x1                   	// #1
    1c84:	and	w1, w8, #0x1
    1c88:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
    1c8c:	ldr	x8, [sp, #128]
    1c90:	add	x0, x8, #0x28
    1c94:	sub	x9, x29, #0x20
    1c98:	str	x0, [sp, #16]
    1c9c:	mov	x0, x9
    1ca0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ca4:	ldr	x8, [sp, #16]
    1ca8:	str	x0, [sp, #8]
    1cac:	mov	x0, x8
    1cb0:	ldr	x1, [sp, #8]
    1cb4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cb8:	add	x8, sp, #0xa0
    1cbc:	str	x8, [sp]
    1cc0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cc4:	ldr	x0, [sp, #152]
    1cc8:	ldr	x1, [sp]
    1ccc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cd0:	ldr	x0, [sp]
    1cd4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cd8:	mov	w10, #0x1                   	// #1
    1cdc:	stur	w10, [x29, #-52]
    1ce0:	sub	x0, x29, #0x30
    1ce4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ce8:	sub	x0, x29, #0x20
    1cec:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1cf0:	ldr	x28, [sp, #400]
    1cf4:	ldp	x29, x30, [sp, #384]
    1cf8:	add	sp, sp, #0x1a0
    1cfc:	ret

0000000000001d00 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb>:
    1d00:	stp	x29, x30, [sp, #-32]!
    1d04:	str	x28, [sp, #16]
    1d08:	mov	x29, sp
    1d0c:	sub	sp, sp, #0x3f0
    1d10:	add	x9, sp, #0x170
    1d14:	mov	w10, wzr
    1d18:	mov	x11, xzr
    1d1c:	mov	w12, #0x1                   	// #1
    1d20:	adrp	x13, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1d24:	add	x13, x13, #0x0
    1d28:	sub	x14, x29, #0x20
    1d2c:	str	x8, [x9, #632]
    1d30:	str	x0, [x9, #624]
    1d34:	and	w12, w1, w12
    1d38:	sturb	w12, [x29, #-17]
    1d3c:	ldr	x15, [x9, #624]
    1d40:	str	x8, [sp, #192]
    1d44:	mov	x8, x14
    1d48:	mov	x0, x15
    1d4c:	mov	w1, w10
    1d50:	mov	x2, x11
    1d54:	str	x9, [sp, #184]
    1d58:	str	x13, [sp, #176]
    1d5c:	str	x14, [sp, #168]
    1d60:	str	x15, [sp, #160]
    1d64:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1d68:	ldr	x0, [sp, #168]
    1d6c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1d70:	tbnz	w0, #0, 1d78 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x78>
    1d74:	b	1db8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xb8>
    1d78:	sub	x0, x29, #0x20
    1d7c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1d80:	sub	x8, x29, #0x28
    1d84:	str	x0, [sp, #152]
    1d88:	mov	x0, x8
    1d8c:	ldr	x1, [sp, #152]
    1d90:	str	x8, [sp, #144]
    1d94:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1d98:	ldr	x0, [sp, #192]
    1d9c:	ldr	x1, [sp, #144]
    1da0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1da4:	ldr	x0, [sp, #144]
    1da8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1dac:	mov	w9, #0x1                   	// #1
    1db0:	stur	w9, [x29, #-44]
    1db4:	b	1dbc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xbc>
    1db8:	stur	wzr, [x29, #-44]
    1dbc:	sub	x0, x29, #0x20
    1dc0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1dc4:	ldur	w8, [x29, #-44]
    1dc8:	cbz	w8, 1dd4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xd4>
    1dcc:	b	1dd0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xd0>
    1dd0:	b	22fc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5fc>
    1dd4:	sub	x0, x29, #0x48
    1dd8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ddc:	add	x0, sp, #0x198
    1de0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1de4:	mov	x8, xzr
    1de8:	ldr	x9, [sp, #184]
    1dec:	str	x8, [x9, #32]
    1df0:	add	x8, sp, #0x180
    1df4:	str	x8, [sp, #136]
    1df8:	ldr	x0, [sp, #160]
    1dfc:	mov	w1, #0x2                   	// #2
    1e00:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e04:	ldr	x0, [sp, #136]
    1e08:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e0c:	tbnz	w0, #0, 1e40 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x140>
    1e10:	add	x8, sp, #0x178
    1e14:	str	x8, [sp, #128]
    1e18:	add	x0, sp, #0x180
    1e1c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e20:	ldr	x0, [sp, #192]
    1e24:	ldr	x1, [sp, #128]
    1e28:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e2c:	ldr	x0, [sp, #128]
    1e30:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e34:	mov	w9, #0x1                   	// #1
    1e38:	stur	w9, [x29, #-44]
    1e3c:	b	22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1e40:	add	x0, sp, #0x180
    1e44:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e48:	ldr	x8, [x0]
    1e4c:	ldr	x9, [sp, #184]
    1e50:	str	x8, [x9]
    1e54:	ldr	w10, [sp, #368]
    1e58:	subs	w10, w10, #0x0
    1e5c:	mov	w8, w10
    1e60:	ubfx	x8, x8, #0, #32
    1e64:	cmp	x8, #0x3
    1e68:	str	x8, [sp, #120]
    1e6c:	b.hi	1ed8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x1d8>  // b.pmore
    1e70:	adrp	x8, 0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e74:	add	x8, x8, #0x0
    1e78:	ldr	x11, [sp, #120]
    1e7c:	ldrsw	x10, [x8, x11, lsl #2]
    1e80:	add	x9, x8, x10
    1e84:	br	x9
    1e88:	ldr	x0, [sp, #192]
    1e8c:	ldr	x1, [sp, #176]
    1e90:	mov	x8, xzr
    1e94:	mov	x2, x8
    1e98:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1e9c:	mov	w9, #0x1                   	// #1
    1ea0:	stur	w9, [x29, #-44]
    1ea4:	b	22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1ea8:	sub	x0, x29, #0x48
    1eac:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1eb0:	ldr	x8, [sp, #192]
    1eb4:	str	x0, [sp, #112]
    1eb8:	mov	x0, x8
    1ebc:	ldr	x1, [sp, #112]
    1ec0:	mov	x9, xzr
    1ec4:	mov	x2, x9
    1ec8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ecc:	mov	w10, #0x1                   	// #1
    1ed0:	stur	w10, [x29, #-44]
    1ed4:	b	22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1ed8:	ldr	w8, [sp, #372]
    1edc:	cmp	w8, #0x2
    1ee0:	b.ne	1fe4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x2e4>  // b.any
    1ee4:	ldr	x8, [sp, #184]
    1ee8:	ldr	x9, [x8, #32]
    1eec:	cbnz	x9, 1f10 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x210>
    1ef0:	ldr	x0, [sp, #192]
    1ef4:	ldr	x1, [sp, #176]
    1ef8:	mov	x8, xzr
    1efc:	mov	x2, x8
    1f00:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f04:	mov	w9, #0x1                   	// #1
    1f08:	stur	w9, [x29, #-44]
    1f0c:	b	22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1f10:	add	x8, sp, #0x168
    1f14:	str	x8, [sp, #104]
    1f18:	ldr	x0, [sp, #160]
    1f1c:	bl	18e8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>
    1f20:	ldr	x0, [sp, #104]
    1f24:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f28:	tbnz	w0, #0, 1f30 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x230>
    1f2c:	b	1f70 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x270>
    1f30:	add	x0, sp, #0x168
    1f34:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f38:	add	x8, sp, #0x160
    1f3c:	str	x0, [sp, #96]
    1f40:	mov	x0, x8
    1f44:	ldr	x1, [sp, #96]
    1f48:	str	x8, [sp, #88]
    1f4c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f50:	ldr	x0, [sp, #192]
    1f54:	ldr	x1, [sp, #88]
    1f58:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f5c:	ldr	x0, [sp, #88]
    1f60:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f64:	mov	w9, #0x1                   	// #1
    1f68:	stur	w9, [x29, #-44]
    1f6c:	b	1f74 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x274>
    1f70:	stur	wzr, [x29, #-44]
    1f74:	add	x0, sp, #0x168
    1f78:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1f7c:	ldur	w8, [x29, #-44]
    1f80:	cmp	w8, #0x0
    1f84:	cset	w8, eq  // eq = none
    1f88:	eor	w8, w8, #0x1
    1f8c:	tbnz	w8, #0, 22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1f90:	b	1f94 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x294>
    1f94:	ldr	x8, [sp, #184]
    1f98:	ldr	x9, [x8, #32]
    1f9c:	add	x0, x9, #0x8
    1fa0:	ldr	x9, [sp, #160]
    1fa4:	add	x10, x9, #0x28
    1fa8:	str	x0, [sp, #80]
    1fac:	mov	x0, x10
    1fb0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1fb4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1fb8:	ldr	x8, [sp, #80]
    1fbc:	str	x0, [sp, #72]
    1fc0:	mov	x0, x8
    1fc4:	ldr	x1, [sp, #72]
    1fc8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1fcc:	ldr	x8, [sp, #160]
    1fd0:	add	x0, x8, #0x28
    1fd4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1fd8:	mov	w11, #0x2                   	// #2
    1fdc:	stur	w11, [x29, #-44]
    1fe0:	b	22c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5c0>
    1fe4:	add	x8, sp, #0x198
    1fe8:	mov	x0, x8
    1fec:	str	x8, [sp, #64]
    1ff0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    1ff4:	ldr	w1, [sp, #372]
    1ff8:	add	x8, sp, #0x150
    1ffc:	str	x8, [sp, #56]
    2000:	ldr	x0, [sp, #160]
    2004:	ldr	x2, [sp, #64]
    2008:	mov	x9, xzr
    200c:	mov	x3, x9
    2010:	bl	e48 <_ZN4llvm15BitstreamCursor10readRecordEjRNS_15SmallVectorImplImEEPNS_9StringRefE>
    2014:	ldr	x0, [sp, #56]
    2018:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    201c:	tbnz	w0, #0, 2050 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x350>
    2020:	add	x8, sp, #0x148
    2024:	str	x8, [sp, #48]
    2028:	add	x0, sp, #0x150
    202c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2030:	ldr	x0, [sp, #192]
    2034:	ldr	x1, [sp, #48]
    2038:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    203c:	ldr	x0, [sp, #48]
    2040:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2044:	mov	w9, #0x1                   	// #1
    2048:	stur	w9, [x29, #-44]
    204c:	b	22b8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b8>
    2050:	add	x0, sp, #0x150
    2054:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2058:	ldr	w8, [x0]
    205c:	cmp	w8, #0x1
    2060:	str	w8, [sp, #44]
    2064:	b.eq	2090 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x390>  // b.none
    2068:	b	206c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x36c>
    206c:	ldr	w8, [sp, #44]
    2070:	cmp	w8, #0x2
    2074:	b.eq	20ec <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x3ec>  // b.none
    2078:	b	207c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x37c>
    207c:	ldr	w8, [sp, #44]
    2080:	cmp	w8, #0x3
    2084:	b.eq	21b0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x4b0>  // b.none
    2088:	b	208c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x38c>
    208c:	b	22b4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b4>
    2090:	add	x0, sp, #0x198
    2094:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2098:	cmp	x0, #0x1
    209c:	b.cs	20c0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x3c0>  // b.hs, b.nlast
    20a0:	ldr	x0, [sp, #192]
    20a4:	ldr	x1, [sp, #176]
    20a8:	mov	x8, xzr
    20ac:	mov	x2, x8
    20b0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    20b4:	mov	w9, #0x1                   	// #1
    20b8:	stur	w9, [x29, #-44]
    20bc:	b	22b8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b8>
    20c0:	add	x0, sp, #0x198
    20c4:	mov	x8, xzr
    20c8:	mov	x1, x8
    20cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    20d0:	ldr	x8, [x0]
    20d4:	sub	x0, x29, #0x48
    20d8:	mov	w1, w8
    20dc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    20e0:	ldr	x9, [sp, #184]
    20e4:	str	x0, [x9, #32]
    20e8:	b	22b4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b4>
    20ec:	ldr	x8, [sp, #184]
    20f0:	ldr	x9, [x8, #32]
    20f4:	cbnz	x9, 2118 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x418>
    20f8:	ldr	x0, [sp, #192]
    20fc:	ldr	x1, [sp, #176]
    2100:	mov	x8, xzr
    2104:	mov	x2, x8
    2108:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    210c:	mov	w9, #0x1                   	// #1
    2110:	stur	w9, [x29, #-44]
    2114:	b	22b8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b8>
    2118:	ldurb	w8, [x29, #-17]
    211c:	tbnz	w8, #0, 2124 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x424>
    2120:	b	22b4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b4>
    2124:	add	x0, sp, #0x128
    2128:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    212c:	str	wzr, [sp, #292]
    2130:	add	x0, sp, #0x198
    2134:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2138:	str	w0, [sp, #288]
    213c:	ldr	w8, [sp, #292]
    2140:	ldr	w9, [sp, #288]
    2144:	cmp	w8, w9
    2148:	b.eq	217c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x47c>  // b.none
    214c:	ldr	w8, [sp, #292]
    2150:	mov	w1, w8
    2154:	add	x0, sp, #0x198
    2158:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    215c:	ldr	x9, [x0]
    2160:	add	x0, sp, #0x128
    2164:	mov	w1, w9
    2168:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    216c:	ldr	w8, [sp, #292]
    2170:	add	w8, w8, #0x1
    2174:	str	w8, [sp, #292]
    2178:	b	213c <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x43c>
    217c:	ldr	x8, [sp, #184]
    2180:	ldr	x9, [x8, #32]
    2184:	add	x0, x9, #0x20
    2188:	add	x9, sp, #0x128
    218c:	mov	x1, x9
    2190:	str	x9, [sp, #32]
    2194:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSERKS4_>
    2198:	mov	w10, #0x5                   	// #5
    219c:	stur	w10, [x29, #-44]
    21a0:	ldr	x8, [sp, #32]
    21a4:	mov	x0, x8
    21a8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    21ac:	b	22b4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b4>
    21b0:	ldr	x8, [sp, #184]
    21b4:	ldr	x9, [x8, #32]
    21b8:	cbnz	x9, 21dc <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x4dc>
    21bc:	ldr	x0, [sp, #192]
    21c0:	ldr	x1, [sp, #176]
    21c4:	mov	x8, xzr
    21c8:	mov	x2, x8
    21cc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    21d0:	mov	w9, #0x1                   	// #1
    21d4:	stur	w9, [x29, #-44]
    21d8:	b	22b8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b8>
    21dc:	ldurb	w8, [x29, #-17]
    21e0:	tbnz	w8, #0, 21e8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x4e8>
    21e4:	b	22b4 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5b4>
    21e8:	add	x0, sp, #0x100
    21ec:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
    21f0:	mov	w8, #0x1                   	// #1
    21f4:	str	w8, [sp, #252]
    21f8:	add	x0, sp, #0x198
    21fc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2200:	str	w0, [sp, #248]
    2204:	ldr	w8, [sp, #252]
    2208:	ldr	w9, [sp, #248]
    220c:	cmp	w8, w9
    2210:	b.eq	2244 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x544>  // b.none
    2214:	ldr	w8, [sp, #252]
    2218:	mov	w1, w8
    221c:	add	x0, sp, #0x198
    2220:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2224:	ldr	x9, [x0]
    2228:	add	x0, sp, #0x100
    222c:	mov	w1, w9
    2230:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEpLEc>
    2234:	ldr	w8, [sp, #252]
    2238:	add	w8, w8, #0x1
    223c:	str	w8, [sp, #252]
    2240:	b	2204 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x504>
    2244:	ldr	x8, [sp, #184]
    2248:	ldr	x9, [x8, #32]
    224c:	add	x0, x9, #0x40
    2250:	add	x9, sp, #0x198
    2254:	str	x0, [sp, #24]
    2258:	mov	x0, x9
    225c:	mov	x9, xzr
    2260:	mov	x1, x9
    2264:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2268:	ldr	x8, [x0]
    226c:	add	x0, sp, #0xcc
    2270:	str	w8, [sp, #204]
    2274:	add	x9, sp, #0xd0
    2278:	mov	x8, x9
    227c:	add	x10, sp, #0x100
    2280:	mov	x1, x10
    2284:	str	x9, [sp, #16]
    2288:	str	x10, [sp, #8]
    228c:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    2290:	ldr	x0, [sp, #24]
    2294:	ldr	x1, [sp, #16]
    2298:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    229c:	ldr	x0, [sp, #16]
    22a0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    22a4:	mov	w11, #0x5                   	// #5
    22a8:	stur	w11, [x29, #-44]
    22ac:	ldr	x0, [sp, #8]
    22b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
    22b4:	stur	wzr, [x29, #-44]
    22b8:	add	x0, sp, #0x150
    22bc:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    22c0:	add	x0, sp, #0x180
    22c4:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    22c8:	ldur	w8, [x29, #-44]
    22cc:	str	w8, [sp, #4]
    22d0:	cbz	w8, 22e8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5e8>
    22d4:	b	22d8 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5d8>
    22d8:	ldr	w8, [sp, #4]
    22dc:	cmp	w8, #0x2
    22e0:	b.eq	1df0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xf0>  // b.none
    22e4:	b	22ec <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0x5ec>
    22e8:	b	1df0 <_ZN4llvm15BitstreamCursor18ReadBlockInfoBlockEb+0xf0>
    22ec:	add	x0, sp, #0x198
    22f0:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    22f4:	sub	x0, x29, #0x48
    22f8:	bl	0 <_ZN4llvm15BitstreamCursor13EnterSubBlockEjPj>
    22fc:	add	sp, sp, #0x3f0
    2300:	ldr	x28, [sp, #16]
    2304:	ldp	x29, x30, [sp], #32
    2308:	ret

000000000000230c <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii>:
    230c:	sub	sp, sp, #0x30
    2310:	stp	x29, x30, [sp, #32]
    2314:	add	x29, sp, #0x20
    2318:	str	x0, [sp, #16]
    231c:	str	w1, [sp, #12]
    2320:	bl	235c <_ZL18__gthread_active_pv>
    2324:	cbz	w0, 233c <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii+0x30>
    2328:	ldr	x0, [sp, #16]
    232c:	ldr	w1, [sp, #12]
    2330:	bl	2374 <_ZN9__gnu_cxxL18__exchange_and_addEPVii>
    2334:	stur	w0, [x29, #-4]
    2338:	b	234c <_ZN9__gnu_cxxL27__exchange_and_add_dispatchEPii+0x40>
    233c:	ldr	x0, [sp, #16]
    2340:	ldr	w1, [sp, #12]
    2344:	bl	23cc <_ZN9__gnu_cxxL25__exchange_and_add_singleEPii>
    2348:	stur	w0, [x29, #-4]
    234c:	ldur	w0, [x29, #-4]
    2350:	ldp	x29, x30, [sp, #32]
    2354:	add	sp, sp, #0x30
    2358:	ret

000000000000235c <_ZL18__gthread_active_pv>:
    235c:	adrp	x8, 0 <__pthread_key_create>
    2360:	ldr	x8, [x8]
    2364:	cmp	x8, #0x0
    2368:	cset	w9, ne  // ne = any
    236c:	and	w0, w9, #0x1
    2370:	ret

0000000000002374 <_ZN9__gnu_cxxL18__exchange_and_addEPVii>:
    2374:	sub	sp, sp, #0x30
    2378:	str	x0, [sp, #40]
    237c:	str	w1, [sp, #36]
    2380:	ldr	x8, [sp, #40]
    2384:	ldr	w9, [sp, #36]
    2388:	str	w9, [sp, #32]
    238c:	ldr	w9, [sp, #32]
    2390:	str	x8, [sp, #16]
    2394:	str	w9, [sp, #12]
    2398:	ldr	x8, [sp, #16]
    239c:	ldaxr	w9, [x8]
    23a0:	mov	w10, w9
    23a4:	ldr	w9, [sp, #12]
    23a8:	add	w11, w10, w9
    23ac:	stlxr	w12, w11, [x8]
    23b0:	str	w10, [sp, #8]
    23b4:	cbnz	w12, 2398 <_ZN9__gnu_cxxL18__exchange_and_addEPVii+0x24>
    23b8:	ldr	w8, [sp, #8]
    23bc:	str	w8, [sp, #28]
    23c0:	ldr	w0, [sp, #28]
    23c4:	add	sp, sp, #0x30
    23c8:	ret

00000000000023cc <_ZN9__gnu_cxxL25__exchange_and_add_singleEPii>:
    23cc:	sub	sp, sp, #0x10
    23d0:	str	x0, [sp, #8]
    23d4:	str	w1, [sp, #4]
    23d8:	ldr	x8, [sp, #8]
    23dc:	ldr	w9, [x8]
    23e0:	str	w9, [sp]
    23e4:	ldr	w9, [sp, #4]
    23e8:	ldr	x8, [sp, #8]
    23ec:	ldr	w10, [x8]
    23f0:	add	w9, w10, w9
    23f4:	str	w9, [x8]
    23f8:	ldr	w0, [sp]
    23fc:	add	sp, sp, #0x10
    2400:	ret

0000000000002404 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii>:
    2404:	sub	sp, sp, #0x20
    2408:	stp	x29, x30, [sp, #16]
    240c:	add	x29, sp, #0x10
    2410:	str	x0, [sp, #8]
    2414:	str	w1, [sp, #4]
    2418:	bl	235c <_ZL18__gthread_active_pv>
    241c:	cbz	w0, 2430 <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii+0x2c>
    2420:	ldr	x0, [sp, #8]
    2424:	ldr	w1, [sp, #4]
    2428:	bl	2448 <_ZN9__gnu_cxxL12__atomic_addEPVii>
    242c:	b	243c <_ZN9__gnu_cxxL21__atomic_add_dispatchEPii+0x38>
    2430:	ldr	x0, [sp, #8]
    2434:	ldr	w1, [sp, #4]
    2438:	bl	249c <_ZN9__gnu_cxxL19__atomic_add_singleEPii>
    243c:	ldp	x29, x30, [sp, #16]
    2440:	add	sp, sp, #0x20
    2444:	ret

0000000000002448 <_ZN9__gnu_cxxL12__atomic_addEPVii>:
    2448:	sub	sp, sp, #0x30
    244c:	str	x0, [sp, #40]
    2450:	str	w1, [sp, #36]
    2454:	ldr	x8, [sp, #40]
    2458:	ldr	w9, [sp, #36]
    245c:	str	w9, [sp, #32]
    2460:	ldr	w9, [sp, #32]
    2464:	str	x8, [sp, #16]
    2468:	str	w9, [sp, #12]
    246c:	ldr	x8, [sp, #16]
    2470:	ldaxr	w9, [x8]
    2474:	mov	w10, w9
    2478:	ldr	w9, [sp, #12]
    247c:	add	w11, w10, w9
    2480:	stlxr	w12, w11, [x8]
    2484:	str	w10, [sp, #8]
    2488:	cbnz	w12, 246c <_ZN9__gnu_cxxL12__atomic_addEPVii+0x24>
    248c:	ldr	w8, [sp, #8]
    2490:	str	w8, [sp, #28]
    2494:	add	sp, sp, #0x30
    2498:	ret

000000000000249c <_ZN9__gnu_cxxL19__atomic_add_singleEPii>:
    249c:	sub	sp, sp, #0x10
    24a0:	str	x0, [sp, #8]
    24a4:	str	w1, [sp, #4]
    24a8:	ldr	w8, [sp, #4]
    24ac:	ldr	x9, [sp, #8]
    24b0:	ldr	w10, [x9]
    24b4:	add	w8, w10, w8
    24b8:	str	w8, [x9]
    24bc:	add	sp, sp, #0x10
    24c0:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  34:	ldr	x8, [sp, #16]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #24]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  50:	ldr	x0, [sp, #24]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  58:	ldur	x8, [x29, #-16]
  5c:	str	x0, [sp, #8]
  60:	mov	x0, x8
  64:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  68:	ldr	x1, [sp, #8]
  6c:	str	x0, [sp]
  70:	mov	x0, x1
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  7c:	ldr	x0, [sp, #24]
  80:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  84:	add	x1, x0, #0x1
  88:	ldr	x0, [sp, #24]
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE9push_backEOS2_>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockC2Ej:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x8, [sp, #8]
  18:	ldr	w9, [sp, #4]
  1c:	str	w9, [x8]
  20:	add	x0, x8, #0x8
  24:	bl	0 <_ZN4llvm15BitstreamCursor5BlockC2Ej>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockD2Ev:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZN4llvm15BitstreamCursor5BlockD2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  20:	eor	w9, w0, #0x1
  24:	tbnz	w9, #0, 2c <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv+0x2c>
  28:	b	30 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv+0x30>
  2c:	b	50 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv+0x50>
  30:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  34:	add	x0, x0, #0x0
  38:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  3c:	add	x1, x1, #0x0
  40:	mov	w2, #0xa7                  	// #167
  44:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  48:	add	x3, x3, #0x0
  4c:	bl	0 <__assert_fail>
  50:	ldr	x0, [sp]
  54:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE4backEv>
  58:	mov	x8, #0xffffffffffffffe0    	// #-32
  5c:	add	x0, x0, x8
  60:	ldp	x29, x30, [sp, #16]
  64:	add	sp, sp, #0x20
  68:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x1, [x29, #-16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  28:	ldr	x0, [sp, #24]
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #16]
  38:	mov	x0, x8
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  40:	ldr	x1, [sp, #16]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x1
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4swapERS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj:

0000000000000000 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	ldur	x8, [x29, #-16]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  24:	tbnz	w0, #0, 50 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x50>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  30:	ldr	w8, [x0]
  34:	ldur	w9, [x29, #-20]
  38:	cmp	w8, w9
  3c:	b.ne	50 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x50>  // b.any
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  48:	stur	x0, [x29, #-8]
  4c:	b	c0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xc0>
  50:	str	wzr, [sp, #24]
  54:	ldr	x0, [sp, #8]
  58:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  5c:	str	w0, [sp, #20]
  60:	ldr	w8, [sp, #24]
  64:	ldr	w9, [sp, #20]
  68:	cmp	w8, w9
  6c:	b.eq	b8 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xb8>  // b.none
  70:	ldr	w8, [sp, #24]
  74:	mov	w1, w8
  78:	ldr	x0, [sp, #8]
  7c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  80:	ldr	w8, [x0]
  84:	ldur	w9, [x29, #-20]
  88:	cmp	w8, w9
  8c:	b.ne	a8 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xa8>  // b.any
  90:	ldr	w8, [sp, #24]
  94:	mov	w1, w8
  98:	ldr	x0, [sp, #8]
  9c:	bl	0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj>
  a0:	stur	x0, [x29, #-8]
  a4:	b	c0 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0xc0>
  a8:	ldr	w8, [sp, #24]
  ac:	add	w8, w8, #0x1
  b0:	str	w8, [sp, #24]
  b4:	b	60 <_ZNK4llvm18BitstreamBlockInfo12getBlockInfoEj+0x60>
  b8:	mov	x8, xzr
  bc:	stur	x8, [x29, #-8]
  c0:	ldur	x0, [x29, #-8]
  c4:	ldp	x29, x30, [sp, #48]
  c8:	add	sp, sp, #0x40
  cc:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #144]
   8:	add	x29, sp, #0x90
   c:	sub	x8, x29, #0x10
  10:	sub	x9, x29, #0x38
  14:	add	x10, sp, #0x48
  18:	add	x11, sp, #0x28
  1c:	stur	x1, [x29, #-16]
  20:	stur	x2, [x29, #-24]
  24:	stur	x3, [x29, #-32]
  28:	stur	x0, [x29, #-40]
  2c:	ldur	x12, [x29, #-40]
  30:	mov	x0, x12
  34:	str	x8, [sp, #32]
  38:	str	x9, [sp, #24]
  3c:	str	x10, [sp, #16]
  40:	str	x11, [sp, #8]
  44:	str	x12, [sp]
  48:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  4c:	stur	x0, [x29, #-56]
  50:	ldr	x0, [sp, #32]
  54:	ldr	x1, [sp, #24]
  58:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  5c:	stur	x0, [x29, #-48]
  60:	ldr	x0, [sp]
  64:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  68:	str	x0, [sp, #72]
  6c:	ldur	x1, [x29, #-48]
  70:	ldr	x0, [sp, #16]
  74:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  78:	stur	x0, [x29, #-64]
  7c:	ldur	x8, [x29, #-24]
  80:	str	x8, [sp, #64]
  84:	ldur	x8, [x29, #-32]
  88:	str	x8, [sp, #56]
  8c:	ldur	x1, [x29, #-64]
  90:	ldr	x2, [sp, #64]
  94:	ldr	x3, [sp, #56]
  98:	ldrb	w4, [sp, #55]
  9c:	ldr	x0, [sp]
  a0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  a4:	ldr	x0, [sp]
  a8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  ac:	str	x0, [sp, #40]
  b0:	ldur	x1, [x29, #-48]
  b4:	ldr	x0, [sp, #8]
  b8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEvEENS8_IPS3_S5_EESB_T_SE_>
  bc:	stur	x0, [x29, #-8]
  c0:	ldur	x0, [x29, #-8]
  c4:	ldp	x29, x30, [sp, #144]
  c8:	add	sp, sp, #0xa0
  cc:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2IPS4_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISD_SC_EE7__valueES9_E6__typeEEE:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2IPS4_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISD_SC_EE7__valueES9_E6__typeEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2IPS4_EERKNS0_IT_NS_11__enable_ifIXsr3std10__are_sameISD_SC_EE7__valueES9_E6__typeEEE>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor7ReadVBREj:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #176]
   8:	add	x29, sp, #0xb0
   c:	mov	x9, xzr
  10:	sub	x10, x29, #0x28
  14:	sub	x11, x29, #0x38
  18:	stur	x8, [x29, #-8]
  1c:	stur	x0, [x29, #-16]
  20:	stur	w1, [x29, #-20]
  24:	ldur	x12, [x29, #-16]
  28:	ldur	w1, [x29, #-20]
  2c:	str	x8, [sp, #64]
  30:	mov	x8, x11
  34:	mov	x0, x12
  38:	str	x9, [sp, #56]
  3c:	str	x10, [sp, #48]
  40:	str	x11, [sp, #40]
  44:	str	x12, [sp, #32]
  48:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  4c:	ldr	x0, [sp, #48]
  50:	ldr	x1, [sp, #40]
  54:	ldr	x2, [sp, #56]
  58:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  5c:	ldr	x0, [sp, #40]
  60:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  64:	ldr	x0, [sp, #48]
  68:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  6c:	tbnz	w0, #0, 88 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x88>
  70:	ldr	x0, [sp, #64]
  74:	sub	x1, x29, #0x28
  78:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  7c:	mov	w8, #0x1                   	// #1
  80:	stur	w8, [x29, #-60]
  84:	b	1ec <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1ec>
  88:	sub	x0, x29, #0x28
  8c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  90:	ldr	w8, [x0]
  94:	stur	w8, [x29, #-64]
  98:	ldur	w8, [x29, #-64]
  9c:	ldur	w9, [x29, #-20]
  a0:	mov	w10, #0x1                   	// #1
  a4:	subs	w9, w9, #0x1
  a8:	lsl	w9, w10, w9
  ac:	and	w8, w8, w9
  b0:	cbnz	w8, d4 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0xd4>
  b4:	ldr	x0, [sp, #64]
  b8:	sub	x1, x29, #0x40
  bc:	mov	x8, xzr
  c0:	mov	x2, x8
  c4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
  c8:	mov	w9, #0x1                   	// #1
  cc:	stur	w9, [x29, #-60]
  d0:	b	1ec <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1ec>
  d4:	stur	wzr, [x29, #-68]
  d8:	stur	wzr, [x29, #-72]
  dc:	ldur	w8, [x29, #-64]
  e0:	ldur	w9, [x29, #-20]
  e4:	mov	w10, #0x1                   	// #1
  e8:	subs	w9, w9, #0x1
  ec:	lsl	w9, w10, w9
  f0:	subs	w9, w9, #0x1
  f4:	and	w8, w8, w9
  f8:	ldur	w9, [x29, #-72]
  fc:	lsl	w8, w8, w9
 100:	ldur	w9, [x29, #-68]
 104:	orr	w8, w9, w8
 108:	stur	w8, [x29, #-68]
 10c:	ldur	w8, [x29, #-64]
 110:	ldur	w9, [x29, #-20]
 114:	subs	w9, w9, #0x1
 118:	lsl	w9, w10, w9
 11c:	and	w8, w8, w9
 120:	cbnz	w8, 144 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x144>
 124:	ldr	x0, [sp, #64]
 128:	sub	x1, x29, #0x44
 12c:	mov	x8, xzr
 130:	mov	x2, x8
 134:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 138:	mov	w9, #0x1                   	// #1
 13c:	stur	w9, [x29, #-60]
 140:	b	1ec <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1ec>
 144:	ldur	w8, [x29, #-20]
 148:	subs	w8, w8, #0x1
 14c:	ldur	w9, [x29, #-72]
 150:	add	w8, w9, w8
 154:	stur	w8, [x29, #-72]
 158:	ldur	w1, [x29, #-20]
 15c:	add	x10, sp, #0x48
 160:	mov	x8, x10
 164:	ldr	x0, [sp, #32]
 168:	str	x10, [sp, #24]
 16c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 170:	add	x8, sp, #0x58
 174:	mov	x0, x8
 178:	ldr	x1, [sp, #24]
 17c:	mov	x10, xzr
 180:	mov	x2, x10
 184:	str	x8, [sp, #16]
 188:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 18c:	sub	x8, x29, #0x28
 190:	mov	x0, x8
 194:	ldr	x1, [sp, #16]
 198:	str	x8, [sp, #8]
 19c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1a0:	ldr	x8, [sp, #16]
 1a4:	mov	x0, x8
 1a8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1ac:	ldr	x0, [sp, #24]
 1b0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1b4:	ldr	x0, [sp, #8]
 1b8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1bc:	tbnz	w0, #0, 1d8 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1d8>
 1c0:	ldr	x0, [sp, #64]
 1c4:	sub	x1, x29, #0x28
 1c8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1cc:	mov	w8, #0x1                   	// #1
 1d0:	stur	w8, [x29, #-60]
 1d4:	b	1ec <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0x1ec>
 1d8:	sub	x0, x29, #0x28
 1dc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1e0:	ldr	w8, [x0]
 1e4:	stur	w8, [x29, #-64]
 1e8:	b	dc <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj+0xdc>
 1ec:	sub	x0, x29, #0x28
 1f0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor7ReadVBREj>
 1f4:	ldp	x29, x30, [sp, #176]
 1f8:	add	sp, sp, #0xc0
 1fc:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedIjEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	mov	w10, #0x1                   	// #1
  14:	and	w9, w9, #0x1
  18:	ldrb	w11, [x8, #8]
  1c:	and	w9, w9, #0x1
  20:	lsl	w9, w9, w10
  24:	and	w11, w11, #0xfffffffd
  28:	orr	w9, w11, w9
  2c:	strb	w9, [x8, #8]
  30:	ldrb	w9, [x8, #8]
  34:	and	w9, w9, w10
  38:	eor	w9, w9, w10
  3c:	and	w0, w9, #0x1
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedIjE9takeErrorEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldrb	w10, [x9, #8]
  1c:	and	w10, w10, #0xfffffffd
  20:	strb	w10, [x9, #8]
  24:	ldrb	w10, [x9, #8]
  28:	mov	w11, #0x1                   	// #1
  2c:	and	w10, w10, #0x1
  30:	mov	w12, wzr
  34:	and	w13, w12, w11
  38:	sturb	w13, [x29, #-25]
  3c:	and	w11, w12, w11
  40:	sturb	w11, [x29, #-41]
  44:	str	x8, [sp, #40]
  48:	str	x9, [sp, #32]
  4c:	tbnz	w10, #0, 54 <_ZN4llvm8ExpectedIjE9takeErrorEv+0x54>
  50:	b	94 <_ZN4llvm8ExpectedIjE9takeErrorEv+0x94>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  5c:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  60:	sub	x8, x29, #0x18
  64:	str	x0, [sp, #24]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #24]
  70:	str	x8, [sp, #16]
  74:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  78:	mov	w9, #0x1                   	// #1
  7c:	and	w9, w9, #0x1
  80:	sturb	w9, [x29, #-25]
  84:	ldr	x0, [sp, #40]
  88:	ldr	x1, [sp, #16]
  8c:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  90:	b	b8 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xb8>
  94:	sub	x8, x29, #0x28
  98:	str	x8, [sp, #8]
  9c:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  a0:	mov	w9, #0x1                   	// #1
  a4:	and	w9, w9, #0x1
  a8:	sturb	w9, [x29, #-41]
  ac:	ldr	x0, [sp, #40]
  b0:	ldr	x1, [sp, #8]
  b4:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  b8:	ldurb	w8, [x29, #-41]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xc4>
  c0:	b	cc <_ZN4llvm8ExpectedIjE9takeErrorEv+0xcc>
  c4:	sub	x0, x29, #0x28
  c8:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  cc:	ldurb	w8, [x29, #-25]
  d0:	tbnz	w8, #0, d8 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xd8>
  d4:	b	e0 <_ZN4llvm8ExpectedIjE9takeErrorEv+0xe0>
  d8:	sub	x0, x29, #0x18
  dc:	bl	0 <_ZN4llvm8ExpectedIjE9takeErrorEv>
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE3getEv:

0000000000000000 <_ZN4llvm8ExpectedIjE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedIjE3getEv>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm8ExpectedIjE3getEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	w0, [x29, #-12]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldur	w0, [x29, #-12]
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>
  2c:	str	x0, [sp, #8]
  30:	str	x1, [sp, #16]
  34:	ldur	x2, [x29, #-24]
  38:	ldr	x3, [sp, #32]
  3c:	ldr	x4, [sp, #24]
  40:	ldr	x0, [sp, #8]
  44:	ldr	x1, [sp, #16]
  48:	ldr	x8, [sp]
  4c:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt4errcPKcDpRKT_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #32]
  10:	cmp	w9, #0x20
  14:	str	x8, [sp]
  18:	b.cc	44 <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv+0x44>  // b.lo, b.ul, b.last
  1c:	ldr	x8, [sp]
  20:	ldr	w9, [x8, #32]
  24:	mov	w10, #0x20                  	// #32
  28:	subs	w9, w9, #0x20
  2c:	ldr	x11, [x8, #24]
  30:	mov	w12, w9
  34:	lsr	x11, x11, x12
  38:	str	x11, [x8, #24]
  3c:	str	w10, [x8, #32]
  40:	b	4c <_ZN4llvm21SimpleBitstreamCursor22SkipToFourByteBoundaryEv+0x4c>
  44:	ldr	x8, [sp]
  48:	str	wzr, [x8, #32]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor4ReadEj:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	ldur	x9, [x29, #-16]
  1c:	ldur	w10, [x29, #-20]
  20:	mov	w11, #0x0                   	// #0
  24:	str	x8, [sp, #64]
  28:	str	x9, [sp, #56]
  2c:	str	w11, [sp, #52]
  30:	cbz	w10, 50 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x50>
  34:	ldur	w8, [x29, #-20]
  38:	mov	w9, #0x0                   	// #0
  3c:	cmp	w8, #0x40
  40:	str	w9, [sp, #52]
  44:	b.hi	50 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x50>  // b.pmore
  48:	mov	w8, #0x1                   	// #1
  4c:	str	w8, [sp, #52]
  50:	ldr	w8, [sp, #52]
  54:	tbnz	w8, #0, 5c <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x5c>
  58:	b	60 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x60>
  5c:	b	80 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x80>
  60:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  64:	add	x0, x0, #0x0
  68:	adrp	x1, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  6c:	add	x1, x1, #0x0
  70:	mov	w2, #0xc1                  	// #193
  74:	adrp	x3, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  78:	add	x3, x3, #0x0
  7c:	bl	0 <__assert_fail>
  80:	ldr	x8, [sp, #56]
  84:	ldr	w9, [x8, #32]
  88:	ldur	w10, [x29, #-20]
  8c:	cmp	w9, w10
  90:	b.cc	fc <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0xfc>  // b.lo, b.ul, b.last
  94:	ldr	x8, [sp, #56]
  98:	ldr	x9, [x8, #24]
  9c:	ldur	w10, [x29, #-20]
  a0:	mov	w11, #0x40                  	// #64
  a4:	subs	w10, w11, w10
  a8:	mov	x12, #0xffffffffffffffff    	// #-1
  ac:	mov	w13, w10
  b0:	lsr	x12, x12, x13
  b4:	and	x9, x9, x12
  b8:	sub	x1, x29, #0x20
  bc:	stur	x9, [x29, #-32]
  c0:	ldur	w10, [x29, #-20]
  c4:	and	w10, w10, #0x3f
  c8:	ldr	x9, [x8, #24]
  cc:	mov	w12, w10
  d0:	lsr	x9, x9, x12
  d4:	str	x9, [x8, #24]
  d8:	ldur	w10, [x29, #-20]
  dc:	ldr	w11, [x8, #32]
  e0:	subs	w10, w11, w10
  e4:	str	w10, [x8, #32]
  e8:	ldr	x0, [sp, #64]
  ec:	mov	x9, xzr
  f0:	mov	x2, x9
  f4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
  f8:	b	298 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x298>
  fc:	ldr	x8, [sp, #56]
 100:	ldr	w9, [x8, #32]
 104:	cbz	w9, 118 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x118>
 108:	ldr	x8, [sp, #56]
 10c:	ldr	x9, [x8, #24]
 110:	str	x9, [sp, #40]
 114:	b	120 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x120>
 118:	mov	x8, xzr
 11c:	str	x8, [sp, #40]
 120:	ldr	x8, [sp, #40]
 124:	stur	x8, [x29, #-40]
 128:	ldur	w9, [x29, #-20]
 12c:	ldr	x8, [sp, #56]
 130:	ldr	w10, [x8, #32]
 134:	subs	w9, w9, w10
 138:	stur	w9, [x29, #-44]
 13c:	sub	x11, x29, #0x38
 140:	mov	x8, x11
 144:	ldr	x0, [sp, #56]
 148:	str	x11, [sp, #32]
 14c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 150:	ldr	x0, [sp, #32]
 154:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 158:	tbnz	w0, #0, 160 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x160>
 15c:	b	1a0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x1a0>
 160:	sub	x0, x29, #0x38
 164:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 168:	sub	x8, x29, #0x40
 16c:	str	x0, [sp, #24]
 170:	mov	x0, x8
 174:	ldr	x1, [sp, #24]
 178:	str	x8, [sp, #16]
 17c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 180:	ldr	x0, [sp, #64]
 184:	ldr	x1, [sp, #16]
 188:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 18c:	ldr	x0, [sp, #16]
 190:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 194:	mov	w9, #0x1                   	// #1
 198:	stur	w9, [x29, #-68]
 19c:	b	1a4 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x1a4>
 1a0:	stur	wzr, [x29, #-68]
 1a4:	sub	x0, x29, #0x38
 1a8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1ac:	ldur	w8, [x29, #-68]
 1b0:	cbz	w8, 1bc <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x1bc>
 1b4:	b	1b8 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x1b8>
 1b8:	b	298 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x298>
 1bc:	ldur	w8, [x29, #-44]
 1c0:	ldr	x9, [sp, #56]
 1c4:	ldr	w10, [x9, #32]
 1c8:	cmp	w8, w10
 1cc:	b.ls	210 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x210>  // b.plast
 1d0:	ldr	x8, [sp, #56]
 1d4:	add	x2, x8, #0x20
 1d8:	add	x9, sp, #0x50
 1dc:	mov	x8, x9
 1e0:	mov	w0, #0x5                   	// #5
 1e4:	adrp	x1, 0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1e8:	add	x1, x1, #0x0
 1ec:	sub	x3, x29, #0x2c
 1f0:	str	x9, [sp, #8]
 1f4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 1f8:	ldr	x0, [sp, #64]
 1fc:	ldr	x1, [sp, #8]
 200:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 204:	ldr	x0, [sp, #8]
 208:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 20c:	b	298 <_ZN4llvm21SimpleBitstreamCursor4ReadEj+0x298>
 210:	ldr	x8, [sp, #56]
 214:	ldr	x9, [x8, #24]
 218:	ldur	w10, [x29, #-44]
 21c:	mov	w11, #0x40                  	// #64
 220:	subs	w10, w11, w10
 224:	mov	x12, #0xffffffffffffffff    	// #-1
 228:	mov	w13, w10
 22c:	lsr	x12, x12, x13
 230:	and	x9, x9, x12
 234:	str	x9, [sp, #72]
 238:	ldur	w10, [x29, #-44]
 23c:	and	w10, w10, #0x3f
 240:	ldr	x9, [x8, #24]
 244:	mov	w12, w10
 248:	lsr	x9, x9, x12
 24c:	str	x9, [x8, #24]
 250:	ldur	w10, [x29, #-44]
 254:	ldr	w11, [x8, #32]
 258:	subs	w10, w11, w10
 25c:	str	w10, [x8, #32]
 260:	ldr	x9, [sp, #72]
 264:	ldur	w10, [x29, #-20]
 268:	ldur	w11, [x29, #-44]
 26c:	subs	w10, w10, w11
 270:	mov	w12, w10
 274:	lsl	x9, x9, x12
 278:	sub	x1, x29, #0x28
 27c:	ldur	x12, [x29, #-40]
 280:	orr	x9, x12, x9
 284:	stur	x9, [x29, #-40]
 288:	ldr	x0, [sp, #64]
 28c:	mov	x9, xzr
 290:	mov	x2, x9
 294:	bl	0 <_ZN4llvm21SimpleBitstreamCursor4ReadEj>
 298:	ldp	x29, x30, [sp, #160]
 29c:	add	sp, sp, #0xb0
 2a0:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedImEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	mov	w10, #0x1                   	// #1
  14:	and	w9, w9, #0x1
  18:	ldrb	w11, [x8, #8]
  1c:	and	w9, w9, #0x1
  20:	lsl	w9, w9, w10
  24:	and	w11, w11, #0xfffffffd
  28:	orr	w9, w11, w9
  2c:	strb	w9, [x8, #8]
  30:	ldrb	w9, [x8, #8]
  34:	and	w9, w9, w10
  38:	eor	w9, w9, w10
  3c:	and	w0, w9, #0x1
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedImE9takeErrorEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldrb	w10, [x9, #8]
  1c:	and	w10, w10, #0xfffffffd
  20:	strb	w10, [x9, #8]
  24:	ldrb	w10, [x9, #8]
  28:	mov	w11, #0x1                   	// #1
  2c:	and	w10, w10, #0x1
  30:	mov	w12, wzr
  34:	and	w13, w12, w11
  38:	sturb	w13, [x29, #-25]
  3c:	and	w11, w12, w11
  40:	sturb	w11, [x29, #-41]
  44:	str	x8, [sp, #40]
  48:	str	x9, [sp, #32]
  4c:	tbnz	w10, #0, 54 <_ZN4llvm8ExpectedImE9takeErrorEv+0x54>
  50:	b	94 <_ZN4llvm8ExpectedImE9takeErrorEv+0x94>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  5c:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  60:	sub	x8, x29, #0x18
  64:	str	x0, [sp, #24]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #24]
  70:	str	x8, [sp, #16]
  74:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  78:	mov	w9, #0x1                   	// #1
  7c:	and	w9, w9, #0x1
  80:	sturb	w9, [x29, #-25]
  84:	ldr	x0, [sp, #40]
  88:	ldr	x1, [sp, #16]
  8c:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  90:	b	b8 <_ZN4llvm8ExpectedImE9takeErrorEv+0xb8>
  94:	sub	x8, x29, #0x28
  98:	str	x8, [sp, #8]
  9c:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  a0:	mov	w9, #0x1                   	// #1
  a4:	and	w9, w9, #0x1
  a8:	sturb	w9, [x29, #-41]
  ac:	ldr	x0, [sp, #40]
  b0:	ldr	x1, [sp, #8]
  b4:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  b8:	ldurb	w8, [x29, #-41]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm8ExpectedImE9takeErrorEv+0xc4>
  c0:	b	cc <_ZN4llvm8ExpectedImE9takeErrorEv+0xcc>
  c4:	sub	x0, x29, #0x28
  c8:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  cc:	ldurb	w8, [x29, #-25]
  d0:	tbnz	w8, #0, d8 <_ZN4llvm8ExpectedImE9takeErrorEv+0xd8>
  d4:	b	e0 <_ZN4llvm8ExpectedImE9takeErrorEv+0xe0>
  d8:	sub	x0, x29, #0x18
  dc:	bl	0 <_ZN4llvm8ExpectedImE9takeErrorEv>
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE3getEv:

0000000000000000 <_ZN4llvm8ExpectedImE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedImE3getEv>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm8ExpectedImE3getEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	w0, [x29, #-12]
  14:	str	x1, [sp, #24]
  18:	ldur	w0, [x29, #-12]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm17createStringErrorIJEEENS_5ErrorESt4errcPKcDpRKT_>
  24:	str	x0, [sp, #8]
  28:	str	x1, [sp, #16]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp, #16]
  38:	ldr	x8, [sp]
  3c:	bl	0 <_ZN4llvm17createStringErrorESt10error_codePKc>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	w9, [x8, #32]
  18:	mov	w10, #0x0                   	// #0
  1c:	str	x8, [sp, #16]
  20:	str	w10, [sp, #12]
  24:	cbnz	w9, 44 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv+0x44>
  28:	ldr	x0, [sp, #16]
  2c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor13AtEndOfStreamEv>
  30:	ldr	x8, [sp, #16]
  34:	ldr	x9, [x8, #16]
  38:	cmp	x0, x9
  3c:	cset	w10, ls  // ls = plast
  40:	str	w10, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	and	w0, w8, #0x1
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm5Error7successEv:

0000000000000000 <_ZN4llvm5Error7successEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x8, [sp, #8]
  10:	str	xzr, [x8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm5Error7successEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm5ErrorC2EOS0_:

0000000000000000 <_ZN4llvm5ErrorC2EOS0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	str	x8, [x9]
  20:	mov	x0, x9
  24:	mov	w10, #0x1                   	// #1
  28:	and	w1, w10, #0x1
  2c:	str	x9, [sp, #8]
  30:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  3c:	ldr	x8, [sp, #8]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp]
  4c:	bl	0 <_ZN4llvm5ErrorC2EOS0_>
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessD2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ErrorSuccessD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedImED2Ev:

0000000000000000 <_ZN4llvm8ExpectedImED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedImED2Ev>
  20:	ldr	x8, [sp]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0x1
  2c:	tbnz	w9, #0, 3c <_ZN4llvm8ExpectedImED2Ev+0x3c>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedImED2Ev>
  38:	b	48 <_ZN4llvm8ExpectedImED2Ev+0x48>
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm8ExpectedImED2Ev>
  44:	bl	0 <_ZN4llvm8ExpectedImED2Ev>
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIjED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedIjED2Ev>
  20:	ldr	x8, [sp]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0x1
  2c:	tbnz	w9, #0, 3c <_ZN4llvm8ExpectedIjED2Ev+0x3c>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedIjED2Ev>
  38:	b	48 <_ZN4llvm8ExpectedIjED2Ev+0x48>
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm8ExpectedIjED2Ev>
  44:	bl	0 <_ZN4llvm8ExpectedIjED2Ev>
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0xfffffffe
  1c:	orr	w9, w9, #0x1
  20:	strb	w9, [x8, #8]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0xfffffffd
  2c:	orr	w9, w9, #0x2
  30:	strb	w9, [x8, #8]
  34:	mov	x0, x1
  38:	str	x1, [sp, #16]
  3c:	str	x8, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #4]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE+0x54>
  50:	b	5c <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #4]
  5c:	ldr	w8, [sp, #4]
  60:	tbnz	w8, #0, 68 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE+0x68>
  64:	b	6c <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE+0x6c>
  68:	b	8c <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x1ce                 	// #462
  80:	adrp	x3, 0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldr	x0, [sp, #8]
  90:	bl	0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  94:	mov	x8, x0
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm8ExpectedIjEC2ENS_5ErrorE>
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x30
  a8:	ret

Disassembly of section .text._ZN4llvm5ErrorD2Ev:

0000000000000000 <_ZN4llvm5ErrorD2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm5ErrorD2Ev>
  20:	ldr	x0, [sp, #16]
  24:	bl	0 <_ZN4llvm5ErrorD2Ev>
  28:	str	x0, [sp, #8]
  2c:	cbz	x0, 44 <_ZN4llvm5ErrorD2Ev+0x44>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x9, [x8]
  38:	ldr	x9, [x9, #8]
  3c:	mov	x0, x8
  40:	blr	x9
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2IRjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_jEE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC2IRjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_jEE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #8]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #8]
  28:	ldrb	w9, [x8, #8]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedIjEC2IRjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_jEE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedIjEC2IRjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_jEE5valueEvE4typeE>
  50:	ldr	w9, [x0]
  54:	ldr	x8, [sp]
  58:	str	w9, [x8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	sub	x9, x29, #0x28
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	w1, [x29, #-20]
  1c:	ldur	x10, [x29, #-16]
  20:	ldur	w1, [x29, #-20]
  24:	str	x8, [sp, #32]
  28:	mov	x8, x9
  2c:	mov	x0, x10
  30:	str	x9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  3c:	ldr	x0, [sp, #24]
  40:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  44:	tbnz	w0, #0, 60 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x60>
  48:	ldr	x0, [sp, #32]
  4c:	sub	x1, x29, #0x28
  50:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  54:	mov	w8, #0x1                   	// #1
  58:	stur	w8, [x29, #-44]
  5c:	b	1b8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x1b8>
  60:	sub	x0, x29, #0x28
  64:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  68:	ldr	x8, [x0]
  6c:	stur	w8, [x29, #-48]
  70:	ldur	w8, [x29, #-48]
  74:	ldur	w9, [x29, #-20]
  78:	mov	w10, #0x1                   	// #1
  7c:	subs	w9, w9, #0x1
  80:	lsl	w9, w10, w9
  84:	and	w8, w8, w9
  88:	cbnz	w8, b8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0xb8>
  8c:	ldur	w8, [x29, #-48]
  90:	mov	w9, w8
  94:	sub	x1, x29, #0x38
  98:	stur	x9, [x29, #-56]
  9c:	ldr	x0, [sp, #32]
  a0:	mov	x9, xzr
  a4:	mov	x2, x9
  a8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
  ac:	mov	w8, #0x1                   	// #1
  b0:	stur	w8, [x29, #-44]
  b4:	b	1b8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x1b8>
  b8:	str	xzr, [sp, #64]
  bc:	str	wzr, [sp, #60]
  c0:	ldur	w8, [x29, #-48]
  c4:	ldur	w9, [x29, #-20]
  c8:	mov	w10, #0x1                   	// #1
  cc:	subs	w9, w9, #0x1
  d0:	lsl	w9, w10, w9
  d4:	subs	w9, w9, #0x1
  d8:	and	w8, w8, w9
  dc:	mov	w11, w8
  e0:	ubfx	x11, x11, #0, #32
  e4:	ldr	w8, [sp, #60]
  e8:	mov	w12, w8
  ec:	lsl	x11, x11, x12
  f0:	ldr	x12, [sp, #64]
  f4:	orr	x11, x12, x11
  f8:	str	x11, [sp, #64]
  fc:	ldur	w8, [x29, #-48]
 100:	ldur	w9, [x29, #-20]
 104:	subs	w9, w9, #0x1
 108:	lsl	w9, w10, w9
 10c:	and	w8, w8, w9
 110:	cbnz	w8, 134 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x134>
 114:	ldr	x0, [sp, #32]
 118:	add	x1, sp, #0x40
 11c:	mov	x8, xzr
 120:	mov	x2, x8
 124:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 128:	mov	w9, #0x1                   	// #1
 12c:	stur	w9, [x29, #-44]
 130:	b	1b8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x1b8>
 134:	ldur	w8, [x29, #-20]
 138:	subs	w8, w8, #0x1
 13c:	ldr	w9, [sp, #60]
 140:	add	w8, w9, w8
 144:	str	w8, [sp, #60]
 148:	ldur	w1, [x29, #-20]
 14c:	add	x10, sp, #0x28
 150:	mov	x8, x10
 154:	ldr	x0, [sp, #16]
 158:	str	x10, [sp, #8]
 15c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 160:	sub	x8, x29, #0x28
 164:	mov	x0, x8
 168:	ldr	x1, [sp, #8]
 16c:	str	x8, [sp]
 170:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 174:	ldr	x8, [sp, #8]
 178:	mov	x0, x8
 17c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 180:	ldr	x0, [sp]
 184:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 188:	tbnz	w0, #0, 1a4 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x1a4>
 18c:	ldr	x0, [sp, #32]
 190:	sub	x1, x29, #0x28
 194:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 198:	mov	w8, #0x1                   	// #1
 19c:	stur	w8, [x29, #-44]
 1a0:	b	1b8 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0x1b8>
 1a4:	sub	x0, x29, #0x28
 1a8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 1ac:	ldr	x8, [x0]
 1b0:	stur	w8, [x29, #-48]
 1b4:	b	c0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej+0xc0>
 1b8:	sub	x0, x29, #0x28
 1bc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9ReadVBR64Ej>
 1c0:	ldp	x29, x30, [sp, #128]
 1c4:	add	sp, sp, #0x90
 1c8:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2IjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC2IjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #8]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #8]
  28:	ldrb	w9, [x8, #8]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedIjEC2IjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedIjEC2IjEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>
  50:	ldr	w9, [x0]
  54:	ldr	x8, [sp]
  58:	str	w9, [x8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor9getAbbrevEj:

0000000000000000 <_ZN4llvm15BitstreamCursor9getAbbrevEj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	w9, [x29, #-12]
  1c:	subs	w9, w9, #0x4
  20:	str	w9, [sp, #16]
  24:	ldr	w9, [sp, #16]
  28:	mov	w10, w9
  2c:	add	x0, x8, #0x28
  30:	str	x8, [sp, #8]
  34:	str	x10, [sp]
  38:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  3c:	ldr	x8, [sp]
  40:	cmp	x8, x0
  44:	b.cc	5c <_ZN4llvm15BitstreamCursor9getAbbrevEj+0x5c>  // b.lo, b.ul, b.last
  48:	adrp	x0, 0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  4c:	add	x0, x0, #0x0
  50:	mov	w8, #0x1                   	// #1
  54:	and	w1, w8, #0x1
  58:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
  5c:	ldr	x8, [sp, #8]
  60:	add	x0, x8, #0x28
  64:	ldr	w9, [sp, #16]
  68:	mov	w1, w9
  6c:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  70:	bl	0 <_ZN4llvm15BitstreamCursor9getAbbrevEj>
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm13BitCodeAbbrev14getOperandInfoEj:

0000000000000000 <_ZNK4llvm13BitCodeAbbrev14getOperandInfoEj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZNK4llvm13BitCodeAbbrev14getOperandInfoEj>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp9isLiteralEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp9isLiteralEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	and	w9, w9, #0x1
  14:	and	w0, w9, #0x1
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv+0x28>
  24:	b	2c <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv+0x2c>
  28:	b	4c <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x74                  	// #116
  40:	adrp	x3, 0 <_ZNK4llvm15BitCodeAbbrevOp15getLiteralValueEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldr	x0, [x8]
  54:	ldp	x29, x30, [sp, #16]
  58:	add	sp, sp, #0x20
  5c:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp11getEncodingEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv+0x28>
  24:	b	2c <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv+0x2c>
  28:	b	4c <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv+0x4c>
  2c:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  30:	add	x0, x0, #0x0
  34:	adrp	x1, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x77                  	// #119
  40:	adrp	x3, 0 <_ZNK4llvm15BitCodeAbbrevOp11getEncodingEv>
  44:	add	x3, x3, #0x0
  48:	bl	0 <__assert_fail>
  4c:	ldr	x8, [sp]
  50:	ldrb	w9, [x8, #8]
  54:	mov	w10, #0x1                   	// #1
  58:	lsr	w9, w9, w10
  5c:	and	w9, w9, #0x7
  60:	and	w0, w9, #0xff
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv:

0000000000000000 <_ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm13BitCodeAbbrev18getNumOperandInfosEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  20:	mov	w9, #0x0                   	// #0
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x30>
  2c:	b	3c <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x3c>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  38:	str	w0, [sp, #12]
  3c:	ldr	w8, [sp, #12]
  40:	tbnz	w8, #0, 48 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x48>
  44:	b	4c <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x4c>
  48:	b	6c <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv+0x6c>
  4c:	adrp	x0, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  50:	add	x0, x0, #0x0
  54:	adrp	x1, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  58:	add	x1, x1, #0x0
  5c:	mov	w2, #0x79                  	// #121
  60:	adrp	x3, 0 <_ZNK4llvm15BitCodeAbbrevOp15getEncodingDataEv>
  64:	add	x3, x3, #0x0
  68:	bl	0 <__assert_fail>
  6c:	ldr	x8, [sp, #16]
  70:	ldr	x0, [x8]
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9JumpToBitEm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x9, #0x8                   	// #8
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	ldur	x10, [x29, #-16]
  20:	ldur	x11, [x29, #-24]
  24:	udiv	x9, x11, x9
  28:	and	x9, x9, #0xfffffffffffffff8
  2c:	stur	x9, [x29, #-32]
  30:	ldur	x9, [x29, #-24]
  34:	and	x9, x9, #0x3f
  38:	stur	w9, [x29, #-36]
  3c:	ldur	x1, [x29, #-32]
  40:	mov	x0, x10
  44:	str	x8, [sp, #40]
  48:	str	x10, [sp, #32]
  4c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  50:	mov	w9, #0x0                   	// #0
  54:	str	w9, [sp, #28]
  58:	tbnz	w0, #0, 60 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x60>
  5c:	b	68 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x68>
  60:	mov	w8, #0x1                   	// #1
  64:	str	w8, [sp, #28]
  68:	ldr	w8, [sp, #28]
  6c:	tbnz	w8, #0, 74 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x74>
  70:	b	78 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x78>
  74:	b	98 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x98>
  78:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  7c:	add	x0, x0, #0x0
  80:	adrp	x1, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  84:	add	x1, x1, #0x0
  88:	mov	w2, #0x85                  	// #133
  8c:	adrp	x3, 0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  90:	add	x3, x3, #0x0
  94:	bl	0 <__assert_fail>
  98:	ldur	x8, [x29, #-32]
  9c:	ldr	x9, [sp, #32]
  a0:	str	x8, [x9, #16]
  a4:	str	wzr, [x9, #32]
  a8:	ldur	w10, [x29, #-36]
  ac:	cbz	w10, 120 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x120>
  b0:	ldur	w1, [x29, #-36]
  b4:	sub	x8, x29, #0x38
  b8:	str	x8, [sp, #16]
  bc:	ldr	x0, [sp, #32]
  c0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  c4:	ldr	x0, [sp, #16]
  c8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  cc:	tbnz	w0, #0, d4 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0xd4>
  d0:	b	100 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x100>
  d4:	add	x8, sp, #0x40
  d8:	str	x8, [sp, #8]
  dc:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  e0:	ldr	x0, [sp, #40]
  e4:	ldr	x1, [sp, #8]
  e8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  ec:	ldr	x0, [sp, #8]
  f0:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
  f4:	mov	w9, #0x1                   	// #1
  f8:	str	w9, [sp, #60]
  fc:	b	114 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x114>
 100:	ldr	x8, [sp, #40]
 104:	sub	x0, x29, #0x38
 108:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 10c:	mov	w9, #0x1                   	// #1
 110:	str	w9, [sp, #60]
 114:	sub	x0, x29, #0x38
 118:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 11c:	b	140 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm+0x140>
 120:	add	x8, sp, #0x30
 124:	str	x8, [sp]
 128:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 12c:	ldr	x0, [sp, #40]
 130:	ldr	x1, [sp]
 134:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 138:	ldr	x0, [sp]
 13c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9JumpToBitEm>
 140:	ldp	x29, x30, [sp, #128]
 144:	add	sp, sp, #0x90
 148:	ret

Disassembly of section .text._ZNK4llvm21SimpleBitstreamCursor15GetCurrentBitNoEv:

0000000000000000 <_ZNK4llvm21SimpleBitstreamCursor15GetCurrentBitNoEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x8                   	// #8
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #16]
  14:	mul	x8, x10, x8
  18:	ldr	w11, [x9, #32]
  1c:	mov	w9, w11
  20:	subs	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN4llvm5ErrorcvbEv:

0000000000000000 <_ZN4llvm5ErrorcvbEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm5ErrorcvbEv>
  20:	cmp	x0, #0x0
  24:	cset	w9, eq  // eq = none
  28:	ldr	x0, [sp]
  2c:	and	w1, w9, #0x1
  30:	bl	0 <_ZN4llvm5ErrorcvbEv>
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm5ErrorcvbEv>
  3c:	cmp	x0, #0x0
  40:	cset	w9, ne  // ne = any
  44:	and	w0, w9, #0x1
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm5ErrorEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm:

0000000000000000 <_ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNK4llvm21SimpleBitstreamCursor12canSkipToPosEm>
  24:	ldr	x8, [sp, #8]
  28:	cmp	x8, x0
  2c:	cset	w9, ls  // ls = plast
  30:	and	w0, w9, #0x1
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor9skipToEndEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor9skipToEndEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor9skipToEndEv>
  20:	ldr	x8, [sp]
  24:	str	x0, [x8, #16]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	x8, [x8]
  60:	str	x8, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE9push_backERKm>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp10isEncodingEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp10isEncodingEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	mov	w10, #0x1                   	// #1
  14:	and	w9, w9, #0x1
  18:	eor	w9, w9, w10
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	stur	w0, [x29, #-4]
  10:	ldur	w8, [x29, #-4]
  14:	and	w8, w8, #0xffffffc0
  18:	mov	w9, #0x0                   	// #0
  1c:	str	w9, [sp, #8]
  20:	cbnz	w8, 2c <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej+0x2c>
  24:	mov	w8, #0x1                   	// #1
  28:	str	w8, [sp, #8]
  2c:	ldr	w8, [sp, #8]
  30:	tbnz	w8, #0, 38 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej+0x38>
  34:	b	3c <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej+0x3c>
  38:	b	5c <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x9d                  	// #157
  50:	adrp	x3, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldur	w8, [x29, #-4]
  60:	mov	w9, w8
  64:	adrp	x10, 0 <_ZN4llvm15BitCodeAbbrevOp11DecodeChar6Ej>
  68:	add	x10, x10, #0x0
  6c:	ldrb	w0, [x10, x9]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x20
  78:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImE6appendEmRKm:

0000000000000000 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x9, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #16]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  40:	ldr	x8, [sp]
  44:	subs	x9, x8, x0
  48:	ldr	x10, [sp, #8]
  4c:	cmp	x10, x9
  50:	b.ls	6c <_ZN4llvm15SmallVectorImplImE6appendEmRKm+0x6c>  // b.plast
  54:	ldr	x0, [sp, #16]
  58:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  5c:	ldur	x8, [x29, #-16]
  60:	add	x1, x0, x8
  64:	ldr	x0, [sp, #16]
  68:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  6c:	ldr	x0, [sp, #16]
  70:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  74:	ldur	x1, [x29, #-16]
  78:	ldr	x2, [sp, #24]
  7c:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  80:	ldr	x8, [sp, #16]
  84:	mov	x0, x8
  88:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  8c:	ldur	x8, [x29, #-16]
  90:	add	x1, x0, x8
  94:	ldr	x0, [sp, #16]
  98:	bl	0 <_ZN4llvm15SmallVectorImplImE6appendEmRKm>
  9c:	ldp	x29, x30, [sp, #48]
  a0:	add	sp, sp, #0x40
  a4:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x8                   	// #8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x9, [x29, #-16]
  24:	udiv	x10, x9, x8
  28:	mul	x8, x10, x8
  2c:	subs	x8, x9, x8
  30:	mov	w11, #0x0                   	// #0
  34:	str	x0, [sp, #16]
  38:	str	w11, [sp, #12]
  3c:	cbnz	x8, 48 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm+0x48>
  40:	mov	w8, #0x1                   	// #1
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	tbnz	w8, #0, 54 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm+0x54>
  50:	b	58 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm+0x58>
  54:	b	78 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm+0x78>
  58:	adrp	x0, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  5c:	add	x0, x0, #0x0
  60:	adrp	x1, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  64:	add	x1, x1, #0x0
  68:	mov	w2, #0x9f                  	// #159
  6c:	adrp	x3, 0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  70:	add	x3, x3, #0x0
  74:	bl	0 <__assert_fail>
  78:	ldur	x8, [x29, #-16]
  7c:	mov	x9, #0x8                   	// #8
  80:	udiv	x1, x8, x9
  84:	ldr	x2, [sp, #24]
  88:	ldr	x0, [sp, #16]
  8c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor15getPointerToBitEmm>
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKcm:

0000000000000000 <_ZN4llvm9StringRefC2EPKcm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp, #8]
  20:	str	x9, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_:

0000000000000000 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x9, x29, #0x9
  10:	stur	x8, [x29, #-8]
  14:	mov	x0, x9
  18:	str	x8, [sp, #8]
  1c:	str	x9, [sp]
  20:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  24:	ldr	x8, [sp, #8]
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZSt11make_sharedIN4llvm13BitCodeAbbrevEJEESt10shared_ptrIT_EDpOT0_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv:

0000000000000000 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE:

0000000000000000 <_ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm13BitCodeAbbrev3AddERKNS_15BitCodeAbbrevOpE>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOpC2Em:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOpC2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	ldrb	w10, [x8, #8]
  1c:	and	w10, w10, #0xfffffffe
  20:	orr	w10, w10, #0x1
  24:	strb	w10, [x8, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	w0, [sp, #8]
  10:	ldr	w8, [sp, #8]
  14:	subs	w9, w8, #0x1
  18:	cmp	w9, #0x1
  1c:	str	w8, [sp, #4]
  20:	b.ls	3c <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x3c>  // b.plast
  24:	b	28 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x28>
  28:	ldr	w8, [sp, #4]
  2c:	subs	w9, w8, #0x3
  30:	cmp	w9, #0x2
  34:	b.ls	4c <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x4c>  // b.plast
  38:	b	5c <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x5c>
  3c:	mov	w8, #0x1                   	// #1
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	70 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x70>
  4c:	mov	w8, wzr
  50:	and	w8, w8, #0x1
  54:	sturb	w8, [x29, #-1]
  58:	b	70 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE+0x70>
  5c:	adrp	x0, 0 <_ZN4llvm15BitCodeAbbrevOp15hasEncodingDataENS0_8EncodingE>
  60:	add	x0, x0, #0x0
  64:	mov	w8, #0x1                   	// #1
  68:	and	w1, w8, #0x1
  6c:	bl	0 <_ZN4llvm18report_fatal_errorEPKcb>
  70:	ldurb	w8, [x29, #-1]
  74:	and	w0, w8, #0x1
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x20
  80:	ret

Disassembly of section .text._ZN4llvm15BitCodeAbbrevOpC2ENS0_8EncodingEm:

0000000000000000 <_ZN4llvm15BitCodeAbbrevOpC2ENS0_8EncodingEm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #8]
  18:	str	x9, [x8]
  1c:	ldrb	w10, [x8, #8]
  20:	and	w10, w10, #0xfffffffe
  24:	strb	w10, [x8, #8]
  28:	ldr	w10, [sp, #20]
  2c:	ldrb	w11, [x8, #8]
  30:	and	w10, w10, #0x7
  34:	lsl	w10, w10, #1
  38:	and	w11, w11, #0xfffffff1
  3c:	orr	w10, w11, w10
  40:	strb	w10, [x8, #8]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE9push_backEOS3_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt4moveIRSt10shared_ptrIN4llvm13BitCodeAbbrevEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRSt10shared_ptrIN4llvm13BitCodeAbbrevEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #32]
  18:	and	w9, w9, #0xfffffffe
  1c:	orr	w9, w9, #0x1
  20:	strb	w9, [x8, #32]
  24:	ldrb	w9, [x8, #32]
  28:	and	w9, w9, #0xfffffffd
  2c:	orr	w9, w9, #0x2
  30:	strb	w9, [x8, #32]
  34:	mov	x0, x1
  38:	str	x1, [sp, #16]
  3c:	str	x8, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #4]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE+0x54>
  50:	b	5c <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #4]
  5c:	ldr	w8, [sp, #4]
  60:	tbnz	w8, #0, 68 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE+0x68>
  64:	b	6c <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE+0x6c>
  68:	b	8c <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x1ce                 	// #462
  80:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldr	x0, [sp, #8]
  90:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  94:	mov	x8, x0
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2ENS_5ErrorE>
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x30
  a8:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoC2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18BitstreamBlockInfoC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorImLj64EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorImLj64EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x40                  	// #64
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorImLj64EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj:

0000000000000000 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x8, [sp, #48]
  20:	str	x9, [sp, #40]
  24:	ldur	w1, [x29, #-20]
  28:	sub	x8, x29, #0x28
  2c:	str	x8, [sp, #32]
  30:	ldr	x0, [sp, #40]
  34:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  40:	tbnz	w0, #0, 5c <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x5c>
  44:	ldr	x0, [sp, #48]
  48:	sub	x1, x29, #0x28
  4c:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  50:	mov	w8, #0x1                   	// #1
  54:	stur	w8, [x29, #-44]
  58:	b	120 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x120>
  5c:	sub	x0, x29, #0x28
  60:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  64:	ldr	x8, [x0]
  68:	stur	x8, [x29, #-56]
  6c:	ldur	w9, [x29, #-56]
  70:	cmp	w9, #0x2
  74:	b.eq	98 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x98>  // b.none
  78:	ldr	x0, [sp, #48]
  7c:	sub	x1, x29, #0x38
  80:	mov	x8, xzr
  84:	mov	x2, x8
  88:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  8c:	mov	w9, #0x1                   	// #1
  90:	stur	w9, [x29, #-44]
  94:	b	120 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x120>
  98:	add	x8, sp, #0x40
  9c:	str	x8, [sp, #24]
  a0:	ldr	x0, [sp, #40]
  a4:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  a8:	ldr	x0, [sp, #24]
  ac:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  b0:	tbnz	w0, #0, b8 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0xb8>
  b4:	b	f8 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0xf8>
  b8:	add	x0, sp, #0x40
  bc:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  c0:	add	x8, sp, #0x38
  c4:	str	x0, [sp, #16]
  c8:	mov	x0, x8
  cc:	ldr	x1, [sp, #16]
  d0:	str	x8, [sp, #8]
  d4:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  d8:	ldr	x0, [sp, #48]
  dc:	ldr	x1, [sp, #8]
  e0:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  e4:	ldr	x0, [sp, #8]
  e8:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
  ec:	mov	w9, #0x1                   	// #1
  f0:	stur	w9, [x29, #-44]
  f4:	b	fc <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0xfc>
  f8:	stur	wzr, [x29, #-44]
  fc:	add	x0, sp, #0x40
 100:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
 104:	ldur	w8, [x29, #-44]
 108:	cmp	w8, #0x0
 10c:	cset	w8, eq  // eq = none
 110:	eor	w8, w8, #0x1
 114:	tbnz	w8, #0, 120 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x120>
 118:	b	11c <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x11c>
 11c:	stur	wzr, [x29, #-44]
 120:	sub	x0, x29, #0x28
 124:	bl	0 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj>
 128:	ldur	w8, [x29, #-44]
 12c:	cbz	w8, 138 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x138>
 130:	b	134 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x134>
 134:	b	13c <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x13c>
 138:	b	24 <_ZN4llvm15BitstreamCursor24advanceSkippingSubblocksEj+0x24>
 13c:	ldp	x29, x30, [sp, #128]
 140:	add	sp, sp, #0x90
 144:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEcvbEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEcvbEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w9, [x8, #8]
  10:	mov	w10, #0x1                   	// #1
  14:	and	w9, w9, #0x1
  18:	ldrb	w11, [x8, #8]
  1c:	and	w9, w9, #0x1
  20:	lsl	w9, w9, w10
  24:	and	w11, w11, #0xfffffffd
  28:	orr	w9, w11, w9
  2c:	strb	w9, [x8, #8]
  30:	ldrb	w9, [x8, #8]
  34:	and	w9, w9, w10
  38:	eor	w9, w9, w10
  3c:	and	w0, w9, #0x1
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldrb	w10, [x9, #8]
  1c:	and	w10, w10, #0xfffffffd
  20:	strb	w10, [x9, #8]
  24:	ldrb	w10, [x9, #8]
  28:	mov	w11, #0x1                   	// #1
  2c:	and	w10, w10, #0x1
  30:	mov	w12, wzr
  34:	and	w13, w12, w11
  38:	sturb	w13, [x29, #-25]
  3c:	and	w11, w12, w11
  40:	sturb	w11, [x29, #-41]
  44:	str	x8, [sp, #40]
  48:	str	x9, [sp, #32]
  4c:	tbnz	w10, #0, 54 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0x54>
  50:	b	94 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0x94>
  54:	ldr	x0, [sp, #32]
  58:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  5c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  60:	sub	x8, x29, #0x18
  64:	str	x0, [sp, #24]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp, #24]
  70:	str	x8, [sp, #16]
  74:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  78:	mov	w9, #0x1                   	// #1
  7c:	and	w9, w9, #0x1
  80:	sturb	w9, [x29, #-25]
  84:	ldr	x0, [sp, #40]
  88:	ldr	x1, [sp, #16]
  8c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  90:	b	b8 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xb8>
  94:	sub	x8, x29, #0x28
  98:	str	x8, [sp, #8]
  9c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  a0:	mov	w9, #0x1                   	// #1
  a4:	and	w9, w9, #0x1
  a8:	sturb	w9, [x29, #-41]
  ac:	ldr	x0, [sp, #40]
  b0:	ldr	x1, [sp, #8]
  b4:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  b8:	ldurb	w8, [x29, #-41]
  bc:	tbnz	w8, #0, c4 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xc4>
  c0:	b	cc <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xcc>
  c4:	sub	x0, x29, #0x28
  c8:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  cc:	ldurb	w8, [x29, #-25]
  d0:	tbnz	w8, #0, d8 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xd8>
  d4:	b	e0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv+0xe0>
  d8:	sub	x0, x29, #0x18
  dc:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE9takeErrorEv>
  e0:	ldp	x29, x30, [sp, #96]
  e4:	add	sp, sp, #0x70
  e8:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE3getEv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS9_S3_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS9_S3_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #32]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #32]
  28:	ldrb	w9, [x8, #32]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #32]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS9_S3_EE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS9_S3_EE5valueEvE4typeE>
  50:	ldr	w1, [x0]
  54:	ldr	x0, [sp]
  58:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IRKNS_8NoneTypeEEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS9_S3_EE5valueEvE4typeE>
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZSt4moveIRN4llvm18BitstreamBlockInfoEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm18BitstreamBlockInfoEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS6_S3_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS6_S3_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #32]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #32]
  28:	ldrb	w9, [x8, #32]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #32]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS6_S3_EE5valueEvE4typeE>
  40:	ldur	x8, [x29, #-16]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS6_S3_EE5valueEvE4typeE>
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEEC2IS2_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS6_S3_EE5valueEvE4typeE>
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x1, #0x1                   	// #1
  10:	sub	x8, x29, #0x10
  14:	add	x9, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x1, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  40:	stur	x0, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4backEv>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #8]
  18:	mov	x10, #0xfffffffffffffff0    	// #-16
  1c:	add	x9, x9, x10
  20:	str	x9, [x8, #8]
  24:	ldr	x1, [x8, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8pop_backEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImE5clearEv:

0000000000000000 <_ZN4llvm15SmallVectorImplImE5clearEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15SmallVectorImplImE5clearEv>
  44:	ldr	x8, [sp, #16]
  48:	str	wzr, [x8, #8]
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase4sizeEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	stur	w1, [x29, #-20]
  14:	ldur	x8, [x29, #-16]
  18:	ldur	w1, [x29, #-20]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  28:	str	x0, [sp, #16]
  2c:	ldr	x8, [sp, #16]
  30:	cbz	x8, 40 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj+0x40>
  34:	ldr	x8, [sp, #16]
  38:	stur	x8, [x29, #-8]
  3c:	b	6c <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj+0x6c>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  48:	ldur	w8, [x29, #-20]
  4c:	ldr	x0, [sp, #8]
  50:	str	w8, [sp, #4]
  54:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  58:	ldr	w8, [sp, #4]
  5c:	str	w8, [x0]
  60:	ldr	x0, [sp, #8]
  64:	bl	0 <_ZN4llvm18BitstreamBlockInfo20getOrCreateBlockInfoEj>
  68:	stur	x0, [x29, #-8]
  6c:	ldur	x0, [x29, #-8]
  70:	ldp	x29, x30, [sp, #48]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvEixEm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZN4llvm25SmallVectorTemplateCommonImvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZN4llvm25SmallVectorTemplateCommonImvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x95                  	// #149
  50:	adrp	x3, 0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x8                   	// #8
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE9push_backEOS7_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_:

0000000000000000 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #16]
  20:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZSt9make_pairIjRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt4pairINSt17__decay_and_stripIT_E6__typeENS8_IT0_E6__typeEEOS9_OSC_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev>
  20:	ldr	x8, [sp]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0x1
  2c:	tbnz	w9, #0, 3c <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev+0x3c>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev>
  38:	b	48 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev+0x48>
  3c:	ldr	x0, [sp]
  40:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev>
  44:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEED2Ev>
  48:	ldp	x29, x30, [sp, #16]
  4c:	add	sp, sp, #0x20
  50:	ret

Disassembly of section .text._ZN4llvm11SmallVectorImLj64EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorImLj64EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorImLj64EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorImLj64EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorImLj64EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorImLj64EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoD2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm18BitstreamBlockInfoD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES3_EvT_S5_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_:

0000000000000000 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEvT_S5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x10
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvT_S7_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_:

0000000000000000 <_ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyISt10shared_ptrIN4llvm13BitCodeAbbrevEEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofISt10shared_ptrIN4llvm13BitCodeAbbrevEEEPT_RS4_:

0000000000000000 <_ZSt11__addressofISt10shared_ptrIN4llvm13BitCodeAbbrevEEEPT_RS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13_M_deallocateEPS3_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE10deallocateERS4_PS3_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE10deallocateEPS4_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE10deallocateEPS4_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	add	x1, sp, #0x18
  14:	stur	x0, [x29, #-8]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #16]
  24:	str	x1, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  30:	stur	x0, [x29, #-16]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  3c:	str	x0, [sp, #24]
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5emptyEv>
  4c:	and	w0, w0, #0x1
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x1, #0x1                   	// #1
  10:	sub	x8, x29, #0x10
  14:	add	x9, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x1, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  40:	stur	x0, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x58                  	// #88
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEixEm:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x58                  	// #88
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_:

0000000000000000 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxeqIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEEbRKNS_17__normal_iteratorIT_T0_EESE_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, eq  // eq = none
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x58                  	// #88
  2c:	mneg	x11, x11, x12
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2ImEEONS0_IT_EEPNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedIjEC2ImEEONS0_IT_EEPNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm8ExpectedIjEC2ImEEONS0_IT_EEPNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm8ExpectedIjEC2ImEEONS0_IT_EEPNSt9enable_ifIXsr3std14is_convertibleIS3_jEE5valueEvE4typeE>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEC2EOS1_:

0000000000000000 <_ZN4llvm8ExpectedIjEC2EOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8ExpectedIjEC2EOS1_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm8ExpectedIjEC2EOS1_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjEaSEOS1_:

0000000000000000 <_ZN4llvm8ExpectedIjEaSEOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ExpectedIjEaSEOS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedIjEaSEOS1_>
  38:	ldr	x0, [sp, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	ldrb	w10, [x9, #8]
  20:	mov	w11, #0x1                   	// #1
  24:	and	w10, w10, #0x1
  28:	ldrb	w12, [x8, #8]
  2c:	and	w12, w12, #0xfffffffe
  30:	and	w10, w10, #0x1
  34:	orr	w10, w12, w10
  38:	strb	w10, [x8, #8]
  3c:	ldrb	w10, [x8, #8]
  40:	mov	w12, #0xfffffffd            	// #-3
  44:	and	w10, w10, #0xfffffffd
  48:	orr	w10, w10, #0x2
  4c:	strb	w10, [x8, #8]
  50:	ldur	x9, [x29, #-16]
  54:	ldrb	w10, [x9, #8]
  58:	and	w10, w10, w12
  5c:	strb	w10, [x9, #8]
  60:	ldrb	w10, [x8, #8]
  64:	and	w10, w10, w11
  68:	str	x8, [sp, #24]
  6c:	tbnz	w10, #0, 9c <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE+0x9c>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  78:	ldur	x8, [x29, #-16]
  7c:	str	x0, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  88:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  8c:	ldr	x8, [x0]
  90:	ldr	x9, [sp, #16]
  94:	str	w8, [x9]
  98:	b	cc <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE+0xcc>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  a4:	ldur	x8, [x29, #-16]
  a8:	str	x0, [sp, #8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  b4:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  b8:	ldr	x1, [sp, #8]
  bc:	str	x0, [sp]
  c0:	mov	x0, x1
  c4:	ldr	x1, [sp]
  c8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructImEEvONS0_IT_EE>
  cc:	ldp	x29, x30, [sp, #48]
  d0:	add	sp, sp, #0x40
  d4:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedImEEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedImEEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIjE10getStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 34 <_ZN4llvm8ExpectedIjE10getStorageEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZN4llvm8ExpectedIjE10getStorageEv+0x40>
  3c:	b	44 <_ZN4llvm8ExpectedIjE10getStorageEv+0x44>
  40:	b	64 <_ZN4llvm8ExpectedIjE10getStorageEv+0x64>
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x272                 	// #626
  58:	adrp	x3, 0 <_ZN4llvm8ExpectedIjE10getStorageEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x0, [sp, #16]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRmEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedImE10getStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 34 <_ZN4llvm8ExpectedImE10getStorageEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZN4llvm8ExpectedImE10getStorageEv+0x40>
  3c:	b	44 <_ZN4llvm8ExpectedImE10getStorageEv+0x44>
  40:	b	64 <_ZN4llvm8ExpectedImE10getStorageEv+0x64>
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x272                 	// #626
  58:	adrp	x3, 0 <_ZN4llvm8ExpectedImE10getStorageEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x0, [sp, #16]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x44>
  40:	b	48 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x48>
  44:	b	68 <_ZN4llvm8ExpectedIjE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x27c                 	// #636
  5c:	adrp	x3, 0 <_ZN4llvm8ExpectedIjE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedImE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x44>
  40:	b	48 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x48>
  44:	b	68 <_ZN4llvm8ExpectedImE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x27c                 	// #636
  5c:	adrp	x3, 0 <_ZN4llvm8ExpectedImE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EOS4_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm13ErrorInfoBaseEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_EEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm13ErrorInfoBaseEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S4_Lb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRPN4llvm13ErrorInfoBaseEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS4_EvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS3_EEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2IRS2_EEOT_>
  24:	ldr	x8, [x0]
  28:	ldr	x9, [sp, #8]
  2c:	str	x8, [x9]
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS3_EEOT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	ldrb	w10, [x9, #8]
  20:	mov	w11, #0x1                   	// #1
  24:	and	w10, w10, #0x1
  28:	ldrb	w12, [x8, #8]
  2c:	and	w12, w12, #0xfffffffe
  30:	and	w10, w10, #0x1
  34:	orr	w10, w12, w10
  38:	strb	w10, [x8, #8]
  3c:	ldrb	w10, [x8, #8]
  40:	mov	w12, #0xfffffffd            	// #-3
  44:	and	w10, w10, #0xfffffffd
  48:	orr	w10, w10, #0x2
  4c:	strb	w10, [x8, #8]
  50:	ldur	x9, [x29, #-16]
  54:	ldrb	w10, [x9, #8]
  58:	and	w10, w10, w12
  5c:	strb	w10, [x9, #8]
  60:	ldrb	w10, [x8, #8]
  64:	and	w10, w10, w11
  68:	str	x8, [sp, #24]
  6c:	tbnz	w10, #0, 9c <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE+0x9c>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  78:	ldur	x8, [x29, #-16]
  7c:	str	x0, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  88:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  8c:	ldr	w9, [x0]
  90:	ldr	x8, [sp, #16]
  94:	str	w9, [x8]
  98:	b	cc <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE+0xcc>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  a4:	ldur	x8, [x29, #-16]
  a8:	str	x0, [sp, #8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  b4:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  b8:	ldr	x1, [sp, #8]
  bc:	str	x0, [sp]
  c0:	mov	x0, x1
  c4:	ldr	x1, [sp]
  c8:	bl	0 <_ZN4llvm8ExpectedIjE13moveConstructIjEEvONS0_IT_EE>
  cc:	ldp	x29, x30, [sp, #48]
  d0:	add	sp, sp, #0x40
  d4:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedIjEEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedIjEEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_:

0000000000000000 <_ZSt4moveIRjEONSt16remove_referenceIT_E4typeEOS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  30:	tbnz	w0, #0, 38 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE+0x38>
  34:	b	3c <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE+0x3c>
  38:	b	60 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE+0x60>
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  4c:	ldr	x8, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZN4llvm8ExpectedIjE10moveAssignIjEEvONS0_IT_EE>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #8]
  18:	mov	w10, #0x1                   	// #1
  1c:	lsr	w9, w9, w10
  20:	and	w9, w9, w10
  24:	str	x8, [sp]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv+0x38>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedIjE15assertIsCheckedEv>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm8ExpectedIjE21compareThisIfSameTypeIS1_EEbRKT_S5_:

0000000000000000 <_ZN4llvm8ExpectedIjE21compareThisIfSameTypeIS1_EEbRKT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x1, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  10:	add	x1, x1, #0x0
  14:	stur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZN4llvm4dbgsEv>
  28:	ldur	x1, [x29, #-16]
  2c:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  30:	ldr	x8, [sp, #24]
  34:	ldrb	w9, [x8, #8]
  38:	and	w9, w9, #0x1
  3c:	tbnz	w9, #0, 44 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv+0x44>
  40:	b	8c <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv+0x8c>
  44:	bl	0 <_ZN4llvm4dbgsEv>
  48:	adrp	x1, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  4c:	add	x1, x1, #0x0
  50:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  54:	ldr	x8, [sp, #24]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  64:	str	x0, [sp, #16]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldr	x8, [sp, #16]
  70:	ldr	x9, [x8]
  74:	ldr	x9, [x9, #16]
  78:	str	x0, [sp, #8]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #8]
  84:	blr	x9
  88:	b	9c <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv+0x9c>
  8c:	bl	0 <_ZN4llvm4dbgsEv>
  90:	adrp	x1, 0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  94:	add	x1, x1, #0x0
  98:	bl	0 <_ZNK4llvm8ExpectedIjE22fatalUncheckedExpectedEv>
  9c:	bl	0 <abort>

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	add	x8, sp, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  2c:	ldr	x1, [sp, #16]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	bl	0 <_ZN4llvm11raw_ostreamlsEPKc>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNK4llvm8ExpectedIjE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x44>
  40:	b	48 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x48>
  44:	b	68 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	adrp	x3, 0 <_ZNK4llvm8ExpectedIjE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEptEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x18
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-16]
  18:	stur	x0, [x29, #-32]
  1c:	ldur	x9, [x29, #-32]
  20:	mov	x0, x8
  24:	str	x9, [sp, #32]
  28:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  2c:	str	x0, [sp, #40]
  30:	ldr	x8, [sp, #40]
  34:	ldr	x9, [sp, #32]
  38:	ldr	x10, [x9, #16]
  3c:	ldr	x11, [x9, #24]
  40:	subs	x10, x10, x11
  44:	cmp	x8, x10
  48:	b.ls	74 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x74>  // b.plast
  4c:	sub	x0, x29, #0x18
  50:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  54:	ldr	x2, [sp, #40]
  58:	ldr	x8, [sp, #32]
  5c:	str	x0, [sp, #24]
  60:	mov	x0, x8
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  6c:	stur	x0, [x29, #-8]
  70:	b	c8 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc8>
  74:	ldr	x8, [sp, #40]
  78:	cbz	x8, c0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0xc0>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x0, [x8, #24]
  84:	sub	x9, x29, #0x18
  88:	str	x0, [sp, #16]
  8c:	mov	x0, x9
  90:	bl	0 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>
  94:	ldr	x2, [sp, #40]
  98:	ldr	x8, [sp, #16]
  9c:	str	x0, [sp, #8]
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #8]
  a8:	bl	0 <memcpy>
  ac:	ldr	x8, [sp, #40]
  b0:	ldr	x9, [sp, #32]
  b4:	ldr	x10, [x9, #24]
  b8:	add	x8, x10, x8
  bc:	str	x8, [x9, #24]
  c0:	ldr	x8, [sp, #32]
  c4:	stur	x8, [x29, #-8]
  c8:	ldur	x0, [x29, #-8]
  cc:	ldp	x29, x30, [sp, #80]
  d0:	add	sp, sp, #0x60
  d4:	ret

Disassembly of section .text._ZN4llvm9StringRefC2EPKc:

0000000000000000 <_ZN4llvm9StringRefC2EPKc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	str	x9, [x8]
  20:	ldr	x9, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	cbz	x9, 3c <_ZN4llvm9StringRefC2EPKc+0x3c>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZN4llvm9StringRefC2EPKc>
  34:	str	x0, [sp]
  38:	b	44 <_ZN4llvm9StringRefC2EPKc+0x44>
  3c:	mov	x8, xzr
  40:	str	x8, [sp]
  44:	ldr	x8, [sp]
  48:	ldr	x9, [sp, #8]
  4c:	str	x8, [x9, #8]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm9StringRef4sizeEv:

0000000000000000 <_ZNK4llvm9StringRef4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm9StringRef4dataEv:

0000000000000000 <_ZNK4llvm9StringRef4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm9StringRef6strLenEPKc:

0000000000000000 <_ZN4llvm9StringRef6strLenEPKc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <strlen>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2ImEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedImEC2ImEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #8]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #8]
  28:	ldrb	w9, [x8, #8]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedImEC2ImEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedImEC2ImEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>
  50:	ldr	x8, [x0]
  54:	ldr	x10, [sp]
  58:	str	x8, [x10]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor11fillCurWordEv:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	ldur	x9, [x29, #-16]
  18:	ldr	x10, [x9, #16]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #40]
  24:	str	x9, [sp, #32]
  28:	str	x10, [sp, #24]
  2c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  30:	ldr	x8, [sp, #24]
  34:	cmp	x8, x0
  38:	b.cc	74 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x74>  // b.lo, b.ul, b.last
  3c:	ldr	x8, [sp, #32]
  40:	add	x2, x8, #0x10
  44:	mov	x0, x8
  48:	str	x2, [sp, #16]
  4c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  50:	sub	x3, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	ldr	x8, [sp, #40]
  5c:	mov	w0, #0x5                   	// #5
  60:	adrp	x1, 0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  64:	add	x1, x1, #0x0
  68:	ldr	x2, [sp, #16]
  6c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  70:	b	188 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x188>
  74:	ldr	x0, [sp, #32]
  78:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  7c:	ldr	x8, [sp, #32]
  80:	ldr	x9, [x8, #16]
  84:	add	x9, x0, x9
  88:	stur	x9, [x29, #-32]
  8c:	mov	x0, x8
  90:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  94:	ldr	x8, [sp, #32]
  98:	ldr	x9, [x8, #16]
  9c:	add	x9, x9, #0x8
  a0:	cmp	x0, x9
  a4:	b.cc	c4 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0xc4>  // b.lo, b.ul, b.last
  a8:	mov	w8, #0x8                   	// #8
  ac:	stur	w8, [x29, #-36]
  b0:	ldur	x0, [x29, #-32]
  b4:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  b8:	ldr	x9, [sp, #32]
  bc:	str	x0, [x9, #24]
  c0:	b	13c <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x13c>
  c4:	ldr	x0, [sp, #32]
  c8:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
  cc:	ldr	x8, [sp, #32]
  d0:	ldr	x9, [x8, #16]
  d4:	subs	x9, x0, x9
  d8:	stur	w9, [x29, #-36]
  dc:	str	xzr, [x8, #24]
  e0:	stur	wzr, [x29, #-40]
  e4:	ldur	w8, [x29, #-40]
  e8:	ldur	w9, [x29, #-36]
  ec:	cmp	w8, w9
  f0:	b.eq	13c <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0x13c>  // b.none
  f4:	ldur	x8, [x29, #-32]
  f8:	ldur	w9, [x29, #-40]
  fc:	mov	w10, w9
 100:	ldrb	w9, [x8, x10]
 104:	mov	w8, w9
 108:	ldur	w9, [x29, #-40]
 10c:	mov	w11, #0x8                   	// #8
 110:	mul	w9, w9, w11
 114:	mov	w10, w9
 118:	lsl	x8, x8, x10
 11c:	ldr	x10, [sp, #32]
 120:	ldr	x12, [x10, #24]
 124:	orr	x8, x12, x8
 128:	str	x8, [x10, #24]
 12c:	ldur	w8, [x29, #-40]
 130:	add	w8, w8, #0x1
 134:	stur	w8, [x29, #-40]
 138:	b	e4 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv+0xe4>
 13c:	ldur	w8, [x29, #-36]
 140:	mov	w9, w8
 144:	ldr	x10, [sp, #32]
 148:	ldr	x11, [x10, #16]
 14c:	add	x9, x11, x9
 150:	str	x9, [x10, #16]
 154:	ldur	w8, [x29, #-36]
 158:	mov	w12, #0x8                   	// #8
 15c:	mul	w8, w8, w12
 160:	str	w8, [x10, #32]
 164:	add	x9, sp, #0x30
 168:	mov	x8, x9
 16c:	str	x9, [sp, #8]
 170:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 174:	ldr	x0, [sp, #40]
 178:	ldr	x1, [sp, #8]
 17c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 180:	ldr	x0, [sp, #8]
 184:	bl	0 <_ZN4llvm21SimpleBitstreamCursor11fillCurWordEv>
 188:	ldp	x29, x30, [sp, #96]
 18c:	add	sp, sp, #0x70
 190:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0xfffffffe
  1c:	orr	w9, w9, #0x1
  20:	strb	w9, [x8, #8]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0xfffffffd
  2c:	orr	w9, w9, #0x2
  30:	strb	w9, [x8, #8]
  34:	mov	x0, x1
  38:	str	x1, [sp, #16]
  3c:	str	x8, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #4]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE+0x54>
  50:	b	5c <_ZN4llvm8ExpectedImEC2ENS_5ErrorE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #4]
  5c:	ldr	w8, [sp, #4]
  60:	tbnz	w8, #0, 68 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE+0x68>
  64:	b	6c <_ZN4llvm8ExpectedImEC2ENS_5ErrorE+0x6c>
  68:	b	8c <_ZN4llvm8ExpectedImEC2ENS_5ErrorE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x1ce                 	// #462
  80:	adrp	x3, 0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldr	x0, [sp, #8]
  90:	bl	0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  94:	mov	x8, x0
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm8ExpectedImEC2ENS_5ErrorE>
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x30
  a8:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	w0, [x29, #-12]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldur	w0, [x29, #-12]
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>
  2c:	str	x0, [sp, #8]
  30:	str	x1, [sp, #16]
  34:	ldur	x2, [x29, #-24]
  38:	ldr	x3, [sp, #32]
  3c:	ldr	x4, [sp, #24]
  40:	ldr	x0, [sp, #8]
  44:	ldr	x1, [sp, #16]
  48:	ldr	x8, [sp]
  4c:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt4errcPKcDpRKT_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardImEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4sizeEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x8, [x29, #-8]
  10:	stur	w0, [x29, #-12]
  14:	stur	x1, [x29, #-24]
  18:	str	x2, [sp, #32]
  1c:	str	x3, [sp, #24]
  20:	ldur	w0, [x29, #-12]
  24:	str	x8, [sp]
  28:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>
  2c:	str	x0, [sp, #8]
  30:	str	x1, [sp, #16]
  34:	ldur	x2, [x29, #-24]
  38:	ldr	x3, [sp, #32]
  3c:	ldr	x4, [sp, #24]
  40:	ldr	x0, [sp, #8]
  44:	ldr	x1, [sp, #16]
  48:	ldr	x8, [sp]
  4c:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt4errcPKcDpRKT_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZNK4llvm8ArrayRefIhE4dataEv:

0000000000000000 <_ZNK4llvm8ArrayRefIhE4dataEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv:

0000000000000000 <_ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm7support6endian4readImLNS0_10endiannessE1ELm1EEET_PKv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	sub	x9, x29, #0x18
  10:	sub	x10, x29, #0x50
  14:	add	x11, sp, #0x50
  18:	add	x12, sp, #0x30
  1c:	stur	x8, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-32]
  2c:	stur	x3, [x29, #-40]
  30:	stur	x4, [x29, #-48]
  34:	mov	x0, x10
  38:	str	x8, [sp, #40]
  3c:	str	x9, [sp, #32]
  40:	str	x10, [sp, #24]
  44:	str	x11, [sp, #16]
  48:	str	x12, [sp, #8]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	ldr	x0, [sp, #16]
  54:	ldr	x1, [sp, #24]
  58:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  5c:	ldur	x0, [x29, #-32]
  60:	ldur	x1, [x29, #-40]
  64:	ldur	x2, [x29, #-48]
  68:	ldr	x8, [sp, #8]
  6c:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  70:	ldr	x0, [sp, #16]
  74:	ldr	x1, [sp, #8]
  78:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  7c:	ldr	x8, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  88:	ldr	x8, [sp, #40]
  8c:	ldr	x1, [sp, #32]
  90:	bl	0 <_ZN4llvm17createStringErrorIJmmEEENS_5ErrorESt10error_codePKcDpRKT_>
  94:	ldr	x0, [sp, #16]
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  a4:	ldp	x29, x30, [sp, #208]
  a8:	add	sp, sp, #0xe0
  ac:	ret

Disassembly of section .text._ZSt15make_error_codeSt4errc:

0000000000000000 <_ZSt15make_error_codeSt4errc>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	w0, [x29, #-20]
  14:	ldur	w1, [x29, #-20]
  18:	str	x8, [sp, #16]
  1c:	str	w1, [sp, #12]
  20:	bl	0 <_ZNSt3_V216generic_categoryEv>
  24:	ldr	x8, [sp, #16]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	w1, [sp, #12]
  34:	ldr	x2, [sp]
  38:	bl	0 <_ZSt15make_error_codeSt4errc>
  3c:	ldur	x0, [x29, #-16]
  40:	ldur	x1, [x29, #-8]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	adrp	x8, 0 <_ZTVN4llvm18raw_string_ostreamE>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x9, [x29, #-8]
  24:	mov	x0, x9
  28:	mov	w10, wzr
  2c:	and	w1, w10, #0x1
  30:	str	x8, [sp, #8]
  34:	str	x9, [sp]
  38:	bl	0 <_ZN4llvm18raw_string_ostreamC2ERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  3c:	ldr	x8, [sp, #8]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9]
  48:	ldr	x11, [sp, #16]
  4c:	str	x11, [x9, #40]
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	str	x2, [sp]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldr	x3, [sp]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm6formatIJmmEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_:

0000000000000000 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x9, x29, #0x20
  10:	add	x10, sp, #0x28
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	ldur	x0, [x29, #-16]
  24:	str	x8, [sp, #32]
  28:	str	x9, [sp, #24]
  2c:	str	x10, [sp, #16]
  30:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	ldr	x1, [sp, #8]
  4c:	str	x0, [sp]
  50:	mov	x0, x1
  54:	ldr	x1, [sp]
  58:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  5c:	ldr	x0, [sp, #24]
  60:	ldr	x1, [sp, #16]
  64:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  68:	ldr	x0, [sp, #32]
  6c:	ldr	x1, [sp, #24]
  70:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  74:	ldr	x0, [sp, #24]
  78:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  7c:	ldr	x0, [sp, #16]
  80:	bl	0 <_ZN4llvm10make_errorINS_11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEEENS_5ErrorEDpOT0_>
  84:	ldp	x29, x30, [sp, #80]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8, #40]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamC2Eb:

0000000000000000 <_ZN4llvm11raw_ostreamC2Eb>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm11raw_ostreamE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, wzr
  14:	mov	w10, #0x1                   	// #1
  18:	mov	x11, xzr
  1c:	str	x0, [sp, #8]
  20:	and	w12, w1, w10
  24:	strb	w12, [sp, #7]
  28:	ldr	x13, [sp, #8]
  2c:	str	x8, [x13]
  30:	ldrb	w12, [sp, #7]
  34:	tst	w12, #0x1
  38:	csel	w9, w9, w10, ne  // ne = any
  3c:	str	w9, [x13, #32]
  40:	str	x11, [x13, #24]
  44:	str	x11, [x13, #16]
  48:	str	x11, [x13, #8]
  4c:	add	sp, sp, #0x10
  50:	ret

Disassembly of section .text._ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_:

0000000000000000 <_ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x1f
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	str	x3, [sp, #32]
  2c:	ldur	x10, [x29, #-8]
  30:	ldur	x1, [x29, #-16]
  34:	mov	x0, x10
  38:	str	x8, [sp, #16]
  3c:	str	x9, [sp, #8]
  40:	str	x10, [sp]
  44:	bl	0 <_ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_>
  48:	ldr	x8, [sp, #16]
  4c:	ldr	x9, [sp]
  50:	str	x8, [x9]
  54:	add	x0, x9, #0x10
  58:	ldur	x1, [x29, #-24]
  5c:	ldr	x2, [sp, #32]
  60:	bl	0 <_ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm13format_objectIJmmEEC2EPKcRKmS5_>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZN4llvm18format_object_baseC2EPKc:

0000000000000000 <_ZN4llvm18format_object_baseC2EPKc>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZTVN4llvm18format_object_baseE>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x9, [sp, #8]
  1c:	str	x8, [x9]
  20:	ldr	x8, [sp]
  24:	str	x8, [x9, #8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNSt5tupleIJmmEEC2IvLb1EEERKmS3_:

0000000000000000 <_ZNSt5tupleIJmmEEC2IvLb1EEERKmS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJmmEEC2IvLb1EEERKmS3_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmmEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmmEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x7
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm26validate_format_parametersIJmmEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmmEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJmmEE7snprintEPcj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	ldrb	w3, [sp, #11]
  28:	bl	0 <_ZNK4llvm13format_objectIJmmEE7snprintEPcj>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmmEEC2ERKmS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmmEEC2ERKmS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEEC2ERKmS2_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEEC2ERKmS2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJmEEC2ERKm:

0000000000000000 <_ZNSt11_Tuple_implILm1EJmEEC2ERKm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm1EJmEEC2ERKm>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EmLb0EEC2ERKm:

0000000000000000 <_ZNSt10_Head_baseILm0EmLb0EEC2ERKm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EmLb0EEC2ERKm:

0000000000000000 <_ZNSt10_Head_baseILm1EmLb0EEC2ERKm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	w2, [x29, #-28]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	w9, [x29, #-28]
  28:	mov	w1, w9
  2c:	ldr	x2, [x8, #8]
  30:	add	x10, x8, #0x10
  34:	str	x0, [sp, #40]
  38:	mov	x0, x10
  3c:	str	x8, [sp, #32]
  40:	str	x1, [sp, #24]
  44:	str	x2, [sp, #16]
  48:	bl	0 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  4c:	ldr	x3, [x0]
  50:	ldr	x8, [sp, #32]
  54:	add	x0, x8, #0x10
  58:	str	x3, [sp, #8]
  5c:	bl	0 <_ZNK4llvm13format_objectIJmmEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  60:	ldr	x4, [x0]
  64:	ldr	x0, [sp, #40]
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	bl	0 <snprintf>
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x60
  80:	ret

Disassembly of section .text._ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJmmEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EmJmEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJmmEE7_M_headERKS0_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EmLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm0EmLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1EmJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJmEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EmLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm1EmLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_:

0000000000000000 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	mov	x9, #0x40                  	// #64
  10:	add	x10, sp, #0x30
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	mov	x0, x9
  24:	str	x8, [sp, #24]
  28:	str	x10, [sp, #16]
  2c:	bl	0 <_Znwm>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp]
  50:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  54:	ldur	x0, [x29, #-24]
  58:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  5c:	ldr	q0, [x0]
  60:	str	q0, [sp, #32]
  64:	ldr	x2, [sp, #32]
  68:	ldr	x3, [sp, #40]
  6c:	ldr	x0, [sp, #8]
  70:	ldr	x1, [sp, #16]
  74:	bl	0 <_ZN4llvm11StringErrorC1ERKNS_5TwineESt10error_code>
  78:	ldr	x0, [sp, #24]
  7c:	ldr	x1, [sp, #8]
  80:	bl	0 <_ZSt11make_uniqueIN4llvm11StringErrorEJRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEERSt10error_codeEENSt9_MakeUniqIT_E15__single_objectEDpOT0_>
  84:	ldp	x29, x30, [sp, #96]
  88:	add	sp, sp, #0x70
  8c:	ret

Disassembly of section .text._ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE:

0000000000000000 <_ZSt7forwardIRNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEOT_RNSt16remove_referenceIS7_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt7forwardIRSt10error_codeEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIRSt10error_codeEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #24]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #16]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  38:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  3c:	ldr	x8, [sp, #24]
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #16]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2INS0_11StringErrorES2_IS6_EvEEOS_IT_T0_E>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE:

0000000000000000 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	str	x8, [x9]
  1c:	mov	x0, x1
  20:	str	x9, [sp, #16]
  24:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  3c:	ldr	x0, [sp, #16]
  40:	mov	w10, wzr
  44:	and	w1, w10, #0x1
  48:	bl	0 <_ZN4llvm5ErrorC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EE>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev>
  20:	str	x0, [sp, #16]
  24:	ldr	x8, [sp, #16]
  28:	ldr	x8, [x8]
  2c:	cbz	x8, 54 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev+0x54>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev>
  38:	ldr	x8, [sp, #16]
  3c:	str	x0, [sp]
  40:	mov	x0, x8
  44:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev>
  48:	ldr	x1, [x0]
  4c:	ldr	x0, [sp]
  50:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EED2Ev>
  54:	ldr	x8, [sp, #16]
  58:	mov	x9, xzr
  5c:	str	x9, [x8]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	mov	w9, #0x4                   	// #4
  14:	mov	w10, #0x1                   	// #1
  18:	stur	x0, [x29, #-8]
  1c:	str	x1, [sp, #16]
  20:	ldur	x11, [x29, #-8]
  24:	str	x8, [x11]
  28:	str	x8, [x11, #8]
  2c:	strb	w9, [x11, #16]
  30:	strb	w10, [x11, #17]
  34:	ldr	x8, [sp, #16]
  38:	str	x8, [x11]
  3c:	mov	x0, x11
  40:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #12]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x54>
  50:	b	5c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #12]
  5c:	ldr	w8, [sp, #12]
  60:	tbnz	w8, #0, 68 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x68>
  64:	b	6c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x6c>
  68:	b	8c <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x11b                 	// #283
  80:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldp	x29, x30, [sp, #32]
  90:	add	sp, sp, #0x30
  94:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	mov	x0, x8
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  20:	tbnz	w0, #0, 28 <_ZNK4llvm5Twine7isValidEv+0x28>
  24:	b	4c <_ZNK4llvm5Twine7isValidEv+0x4c>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  30:	and	w8, w0, #0xff
  34:	cmp	w8, #0x1
  38:	b.eq	4c <_ZNK4llvm5Twine7isValidEv+0x4c>  // b.none
  3c:	mov	w8, wzr
  40:	and	w8, w8, #0x1
  44:	sturb	w8, [x29, #-1]
  48:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  54:	and	w8, w0, #0xff
  58:	cbnz	w8, 6c <_ZNK4llvm5Twine7isValidEv+0x6c>
  5c:	mov	w8, wzr
  60:	and	w8, w8, #0x1
  64:	sturb	w8, [x29, #-1]
  68:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  6c:	ldr	x0, [sp, #8]
  70:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  74:	and	w8, w0, #0xff
  78:	cmp	w8, #0x1
  7c:	b.eq	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.none
  80:	ldr	x0, [sp, #8]
  84:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, #0x1
  90:	b.ne	a4 <_ZNK4llvm5Twine7isValidEv+0xa4>  // b.any
  94:	mov	w8, wzr
  98:	and	w8, w8, #0x1
  9c:	sturb	w8, [x29, #-1]
  a0:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  a4:	ldr	x0, [sp, #8]
  a8:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  ac:	and	w8, w0, #0xff
  b0:	cmp	w8, #0x2
  b4:	b.ne	d8 <_ZNK4llvm5Twine7isValidEv+0xd8>  // b.any
  b8:	ldr	x8, [sp, #8]
  bc:	ldr	x0, [x8]
  c0:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  c4:	tbnz	w0, #0, d8 <_ZNK4llvm5Twine7isValidEv+0xd8>
  c8:	mov	w8, wzr
  cc:	and	w8, w8, #0x1
  d0:	sturb	w8, [x29, #-1]
  d4:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
  d8:	ldr	x0, [sp, #8]
  dc:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  e0:	and	w8, w0, #0xff
  e4:	cmp	w8, #0x2
  e8:	b.ne	10c <_ZNK4llvm5Twine7isValidEv+0x10c>  // b.any
  ec:	ldr	x8, [sp, #8]
  f0:	ldr	x0, [x8, #8]
  f4:	bl	0 <_ZNK4llvm5Twine7isValidEv>
  f8:	tbnz	w0, #0, 10c <_ZNK4llvm5Twine7isValidEv+0x10c>
  fc:	mov	w8, wzr
 100:	and	w8, w8, #0x1
 104:	sturb	w8, [x29, #-1]
 108:	b	118 <_ZNK4llvm5Twine7isValidEv+0x118>
 10c:	mov	w8, #0x1                   	// #1
 110:	and	w8, w8, #0x1
 114:	sturb	w8, [x29, #-1]
 118:	ldurb	w8, [x29, #-1]
 11c:	and	w0, w8, #0x1
 120:	ldp	x29, x30, [sp, #32]
 124:	add	sp, sp, #0x30
 128:	ret

Disassembly of section .text._ZNK4llvm5Twine9isNullaryEv:

0000000000000000 <_ZNK4llvm5Twine9isNullaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 38 <_ZNK4llvm5Twine9isNullaryEv+0x38>
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZNK4llvm5Twine9isNullaryEv>
  34:	str	w0, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	and	w0, w8, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNK4llvm5Twine10getRHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getRHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #17]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine10getLHSKindEv:

0000000000000000 <_ZNK4llvm5Twine10getLHSKindEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldrb	w0, [x8, #16]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm5Twine8isBinaryEv:

0000000000000000 <_ZNK4llvm5Twine8isBinaryEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  20:	and	w9, w0, #0xff
  24:	mov	w10, #0x0                   	// #0
  28:	str	w10, [sp, #12]
  2c:	cbz	w9, 48 <_ZNK4llvm5Twine8isBinaryEv+0x48>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZNK4llvm5Twine8isBinaryEv>
  38:	and	w8, w0, #0xff
  3c:	cmp	w8, #0x1
  40:	cset	w8, ne  // ne = any
  44:	str	w8, [sp, #12]
  48:	ldr	w8, [sp, #12]
  4c:	and	w0, w8, #0x1
  50:	ldp	x29, x30, [sp, #32]
  54:	add	sp, sp, #0x30
  58:	ret

Disassembly of section .text._ZNK4llvm5Twine6isNullEv:

0000000000000000 <_ZNK4llvm5Twine6isNullEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine6isNullEv>
  18:	tst	w0, #0xff
  1c:	cset	w8, eq  // eq = none
  20:	and	w0, w8, #0x1
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK4llvm5Twine7isEmptyEv:

0000000000000000 <_ZNK4llvm5Twine7isEmptyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm5Twine7isEmptyEv>
  18:	and	w8, w0, #0xff
  1c:	cmp	w8, #0x1
  20:	cset	w8, eq  // eq = none
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERT0_RSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	ldur	x9, [x29, #-8]
  18:	mov	x0, x9
  1c:	str	x8, [sp, #8]
  20:	str	x9, [sp]
  24:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>
  28:	str	x0, [sp, #16]
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE7releaseEv>
  34:	ldr	x8, [sp, #8]
  38:	str	x8, [x0]
  3c:	ldr	x0, [sp, #16]
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt7forwardISt14default_deleteIN4llvm11StringErrorEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt14default_deleteIN4llvm11StringErrorEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv:

0000000000000000 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE11get_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_11StringErrorEEEEPS1_OT_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_11StringErrorEEEEPS1_OT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x10
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x9, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x9
  2c:	str	x8, [sp, #8]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_11StringErrorEEEEPS1_OT_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS2_INS0_11StringErrorEEEEPS1_OT_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv:

0000000000000000 <_ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt10unique_ptrIN4llvm11StringErrorESt14default_deleteIS1_EE3getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv:

0000000000000000 <_ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE6_M_ptrEv>
  18:	ldr	x0, [x0]
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_:

0000000000000000 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EPN4llvm11StringErrorEJSt14default_deleteIS1_EEERKT0_RKSt11_Tuple_implIXT_EJS5_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm11StringErrorESt14default_deleteIS1_EEE7_M_headERKS5_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERKS3_:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm11StringErrorELb0EE7_M_headERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm11StringErrorESt14default_deleteIS1_EE10_M_deleterEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_:

0000000000000000 <_ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJPN4llvm11StringErrorESt14default_deleteIS1_EEERNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERS9_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1ESt14default_deleteIN4llvm11StringErrorEEJEERT0_RSt11_Tuple_implIXT_EJS4_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm11StringErrorEEEE7_M_headERS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EE7_M_headERS4_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm11StringErrorEELb1EE7_M_headERS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x8, [x29, #-16]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  3c:	ldr	x8, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	ldr	x1, [sp, #8]
  4c:	ldr	x2, [sp]
  50:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_S3_INS0_11StringErrorEELb1EEEOT_OT0_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #24]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  28:	ldr	x8, [sp, #16]
  2c:	str	x0, [sp, #8]
  30:	mov	x0, x8
  34:	ldr	x1, [sp, #8]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  3c:	ldur	x0, [x29, #-16]
  40:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  44:	ldr	x8, [sp, #16]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IRS2_JS3_INS0_11StringErrorEEEvEEOT_DpOT0_>
  58:	ldp	x29, x30, [sp, #48]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_11StringErrorEEEEOT_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_11StringErrorEEEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_11StringErrorEEEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2IS0_INS1_11StringErrorEEEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_11StringErrorEEEEOT_:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_11StringErrorEEEEOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_11StringErrorEEEEOT_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2IS0_INS1_11StringErrorEEEEOT_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC2INS0_11StringErrorEvEERKS_IT_E:

0000000000000000 <_ZNSt14default_deleteIN4llvm13ErrorInfoBaseEEC2INS0_11StringErrorEvEERKS_IT_E>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE:

0000000000000000 <_ZN4llvm5Error6setPtrEPNS_13ErrorInfoBaseE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	and	x9, x9, #0xfffffffffffffffe
  18:	ldr	x10, [x8]
  1c:	and	x10, x10, #0x1
  20:	orr	x9, x9, x10
  24:	str	x9, [x8]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZN4llvm5Error10setCheckedEb:

0000000000000000 <_ZN4llvm5Error10setCheckedEb>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, wzr
   8:	mov	w9, #0x1                   	// #1
   c:	str	x0, [sp, #8]
  10:	and	w10, w1, w9
  14:	strb	w10, [sp, #7]
  18:	ldr	x11, [sp, #8]
  1c:	ldr	x12, [x11]
  20:	and	x12, x12, #0xfffffffffffffffe
  24:	ldrb	w10, [sp, #7]
  28:	tst	w10, #0x1
  2c:	csel	w8, w8, w9, ne  // ne = any
  30:	mov	w0, w8
  34:	sxtw	x13, w0
  38:	orr	x12, x12, x13
  3c:	str	x12, [x11]
  40:	add	sp, sp, #0x10
  44:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm13ErrorInfoBaseEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13ErrorInfoBaseEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_:

0000000000000000 <_ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldr	x8, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	cbz	x8, 34 <_ZNKSt14default_deleteIN4llvm11StringErrorEEclEPS1_+0x34>
  20:	ldr	x8, [sp, #8]
  24:	ldr	x9, [x8]
  28:	ldr	x9, [x9, #8]
  2c:	mov	x0, x8
  30:	blr	x9
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm11StringErrorEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm11StringErrorEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #24]
  18:	ldr	x10, [x8, #8]
  1c:	cmp	x9, x10
  20:	str	x8, [sp]
  24:	b.eq	30 <_ZN4llvm11raw_ostream5flushEv+0x30>  // b.none
  28:	ldr	x0, [sp]
  2c:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNSt10error_codeC2EiRKNSt3_V214error_categoryE:

0000000000000000 <_ZNSt10error_codeC2EiRKNSt3_V214error_categoryE>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	w1, [sp, #20]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	w9, [sp, #20]
  18:	str	w9, [x8]
  1c:	ldr	x10, [sp, #8]
  20:	str	x10, [x8, #8]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE:

0000000000000000 <_ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	stur	w1, [x29, #-12]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x8, [x8]
  1c:	str	x8, [sp, #8]
  20:	ldr	x0, [sp, #8]
  24:	ldur	w1, [x29, #-12]
  28:	bl	0 <_ZN4llvm7support6endian4readImLm1EEET_PKvNS0_10endiannessE>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE:

0000000000000000 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	w8, [sp, #4]
  18:	cmp	w8, #0x2
  1c:	b.eq	40 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x40>  // b.none
  20:	ldr	w8, [sp, #4]
  24:	str	w8, [sp]
  28:	bl	0 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>
  2c:	ldr	w8, [sp]
  30:	cmp	w8, w0
  34:	b.eq	40 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE+0x40>  // b.none
  38:	add	x0, sp, #0x8
  3c:	bl	0 <_ZN4llvm7support6endian9byte_swapImEET_S3_NS0_10endiannessE>
  40:	ldr	x0, [sp, #8]
  44:	ldp	x29, x30, [sp, #16]
  48:	add	sp, sp, #0x20
  4c:	ret

Disassembly of section .text._ZN4llvm7support6endian17system_endiannessEv:

0000000000000000 <_ZN4llvm7support6endian17system_endiannessEv>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN4llvm3sys13swapByteOrderImEEvRT_:

0000000000000000 <_ZN4llvm3sys13swapByteOrderImEEvRT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8]
  18:	bl	0 <_ZN4llvm3sys13swapByteOrderImEEvRT_>
  1c:	ldr	x8, [sp, #8]
  20:	str	x0, [x8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm3sys15getSwappedBytesEm:

0000000000000000 <_ZN4llvm3sys15getSwappedBytesEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm3sys15getSwappedBytesEm>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm3sys16SwapByteOrder_64Em:

0000000000000000 <_ZN4llvm3sys16SwapByteOrder_64Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	rev	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm5Error11takePayloadEv:

0000000000000000 <_ZN4llvm5Error11takePayloadEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x9, xzr
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x10, [x29, #-16]
  1c:	mov	w11, wzr
  20:	mov	w12, #0x1                   	// #1
  24:	and	w11, w11, w12
  28:	sturb	w11, [x29, #-17]
  2c:	mov	x0, x10
  30:	str	x8, [sp, #32]
  34:	str	x9, [sp, #24]
  38:	str	x10, [sp, #16]
  3c:	str	w12, [sp, #12]
  40:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  44:	ldr	x8, [sp, #32]
  48:	str	x0, [sp]
  4c:	mov	x0, x8
  50:	ldr	x1, [sp]
  54:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  58:	ldr	x0, [sp, #16]
  5c:	ldr	x1, [sp, #24]
  60:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  64:	ldr	x0, [sp, #16]
  68:	ldr	w11, [sp, #12]
  6c:	and	w1, w11, #0x1
  70:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  74:	ldr	w11, [sp, #12]
  78:	and	w12, w11, w11
  7c:	sturb	w12, [x29, #-17]
  80:	ldurb	w12, [x29, #-17]
  84:	tbnz	w12, #0, 90 <_ZN4llvm5Error11takePayloadEv+0x90>
  88:	ldr	x0, [sp, #32]
  8c:	bl	0 <_ZN4llvm5Error11takePayloadEv>
  90:	ldp	x29, x30, [sp, #64]
  94:	add	sp, sp, #0x50
  98:	ret

Disassembly of section .text._ZNK4llvm5Error6getPtrEv:

0000000000000000 <_ZNK4llvm5Error6getPtrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	and	x8, x8, #0xfffffffffffffffe
  14:	mov	x0, x8
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_:

0000000000000000 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2IS3_vEEPS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_:

0000000000000000 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>
  24:	ldr	x8, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZNSt15__uniq_ptr_implIN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEC2EPS1_>
  34:	ldr	x8, [sp]
  38:	str	x8, [x0]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv:

0000000000000000 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt5tupleIJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2IS2_S4_Lb1EEEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt11_Tuple_implILm0EJPN4llvm13ErrorInfoBaseESt14default_deleteIS1_EEEC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev:

0000000000000000 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJSt14default_deleteIN4llvm13ErrorInfoBaseEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm0EPN4llvm13ErrorInfoBaseELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev:

0000000000000000 <_ZNSt10_Head_baseILm1ESt14default_deleteIN4llvm13ErrorInfoBaseEELb1EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	sub	x9, x29, #0x18
  10:	sub	x10, x29, #0x50
  14:	add	x11, sp, #0x40
  18:	add	x12, sp, #0x28
  1c:	stur	x8, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-32]
  2c:	stur	x3, [x29, #-40]
  30:	stur	x4, [x29, #-48]
  34:	mov	x0, x10
  38:	str	x8, [sp, #32]
  3c:	str	x9, [sp, #24]
  40:	str	x10, [sp, #16]
  44:	str	x11, [sp, #8]
  48:	str	x12, [sp]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	ldr	x0, [sp, #8]
  54:	ldr	x1, [sp, #16]
  58:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  5c:	ldur	x0, [x29, #-32]
  60:	ldur	x1, [x29, #-40]
  64:	ldur	x2, [x29, #-48]
  68:	ldr	x8, [sp]
  6c:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  70:	ldr	x0, [sp, #8]
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  7c:	ldr	x8, [sp, #8]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  88:	ldr	x8, [sp, #32]
  8c:	ldr	x1, [sp, #24]
  90:	bl	0 <_ZN4llvm17createStringErrorIJjjEEENS_5ErrorESt10error_codePKcDpRKT_>
  94:	ldr	x0, [sp, #8]
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #16]
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  a4:	ldp	x29, x30, [sp, #192]
  a8:	add	sp, sp, #0xd0
  ac:	ret

Disassembly of section .text._ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	str	x2, [sp]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldr	x3, [sp]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm6formatIJjjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_:

0000000000000000 <_ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x1f
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	str	x3, [sp, #32]
  2c:	ldur	x10, [x29, #-8]
  30:	ldur	x1, [x29, #-16]
  34:	mov	x0, x10
  38:	str	x8, [sp, #16]
  3c:	str	x9, [sp, #8]
  40:	str	x10, [sp]
  44:	bl	0 <_ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_>
  48:	ldr	x8, [sp, #16]
  4c:	ldr	x9, [sp]
  50:	str	x8, [x9]
  54:	add	x0, x9, #0x10
  58:	ldur	x1, [x29, #-24]
  5c:	ldr	x2, [sp, #32]
  60:	bl	0 <_ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm13format_objectIJjjEEC2EPKcRKjS5_>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt5tupleIJjjEEC2IvLb1EEERKjS3_:

0000000000000000 <_ZNSt5tupleIJjjEEC2IvLb1EEERKjS3_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJjjEEC2IvLb1EEERKjS3_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJjjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJjjEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x7
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm26validate_format_parametersIJjjEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJjjEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJjjEE7snprintEPcj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	ldrb	w3, [sp, #11]
  28:	bl	0 <_ZNK4llvm13format_objectIJjjEE7snprintEPcj>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJjjEEC2ERKjS2_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJjjEEC2ERKjS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEEC2ERKjS2_>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x4
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEEC2ERKjS2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJjEEC2ERKj:

0000000000000000 <_ZNSt11_Tuple_implILm1EJjEEC2ERKj>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt11_Tuple_implILm1EJjEEC2ERKj>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EjLb0EEC2ERKj:

0000000000000000 <_ZNSt10_Head_baseILm0EjLb0EEC2ERKj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	w10, [x9]
  18:	str	w10, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EjLb0EEC2ERKj:

0000000000000000 <_ZNSt10_Head_baseILm1EjLb0EEC2ERKj>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	w10, [x9]
  18:	str	w10, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJjEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	w2, [x29, #-28]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	w9, [x29, #-28]
  28:	mov	w1, w9
  2c:	ldr	x2, [x8, #8]
  30:	add	x10, x8, #0x10
  34:	str	x0, [sp, #40]
  38:	mov	x0, x10
  3c:	str	x8, [sp, #32]
  40:	str	x1, [sp, #24]
  44:	str	x2, [sp, #16]
  48:	bl	0 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  4c:	ldr	w3, [x0]
  50:	ldr	x8, [sp, #32]
  54:	add	x0, x8, #0x10
  58:	str	w3, [sp, #12]
  5c:	bl	0 <_ZNK4llvm13format_objectIJjjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  60:	ldr	w4, [x0]
  64:	ldr	x0, [sp, #40]
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	w3, [sp, #12]
  74:	bl	0 <snprintf>
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x60
  80:	ret

Disassembly of section .text._ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJjjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EjJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x4
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJjjEE7_M_headERKS0_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt10_Head_baseILm0EjLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm0EjLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm1EjJEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt11_Tuple_implILm1EJjEE7_M_headERKS0_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10_Head_baseILm1EjLb0EE7_M_headERKS0_:

0000000000000000 <_ZNSt10_Head_baseILm1EjLb0EE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm12ErrorSuccessC2Ev:

0000000000000000 <_ZN4llvm12ErrorSuccessC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm12ErrorSuccessC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm5ErrorC2Ev:

0000000000000000 <_ZN4llvm5ErrorC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	str	x8, [x9]
  1c:	mov	x0, x9
  20:	mov	x1, x8
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm5ErrorC2Ev>
  2c:	ldr	x0, [sp]
  30:	mov	w10, wzr
  34:	and	w1, w10, #0x1
  38:	bl	0 <_ZN4llvm5ErrorC2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZN4llvm5ErroraSEOS0_:

0000000000000000 <_ZN4llvm5ErroraSEOS0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x9
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  2c:	ldur	x0, [x29, #-16]
  30:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  48:	ldr	x0, [sp, #16]
  4c:	mov	w10, #0x1                   	// #1
  50:	mov	w11, wzr
  54:	and	w1, w11, #0x1
  58:	str	w10, [sp, #4]
  5c:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  60:	ldur	x0, [x29, #-16]
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  6c:	ldur	x0, [x29, #-16]
  70:	ldr	w10, [sp, #4]
  74:	and	w1, w10, #0x1
  78:	bl	0 <_ZN4llvm5ErroraSEOS0_>
  7c:	ldr	x0, [sp, #16]
  80:	ldp	x29, x30, [sp, #48]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZN4llvm5Error15assertIsCheckedEv:

0000000000000000 <_ZN4llvm5Error15assertIsCheckedEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  20:	mov	w9, #0x1                   	// #1
  24:	str	w9, [sp, #12]
  28:	tbnz	w0, #0, 30 <_ZN4llvm5Error15assertIsCheckedEv+0x30>
  2c:	b	44 <_ZN4llvm5Error15assertIsCheckedEv+0x44>
  30:	ldr	x0, [sp, #16]
  34:	bl	0 <_ZN4llvm5Error15assertIsCheckedEv>
  38:	cmp	x0, #0x0
  3c:	cset	w8, ne  // ne = any
  40:	str	w8, [sp, #12]
  44:	ldr	w8, [sp, #12]
  48:	tbnz	w8, #0, 50 <_ZN4llvm5Error15assertIsCheckedEv+0x50>
  4c:	b	58 <_ZN4llvm5Error15assertIsCheckedEv+0x58>
  50:	ldr	x0, [sp, #16]
  54:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNK4llvm5Error10getCheckedEv:

0000000000000000 <_ZNK4llvm5Error10getCheckedEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x8, [x8]
  10:	tst	x8, #0x1
  14:	cset	w9, eq  // eq = none
  18:	and	w0, w9, #0x1
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2EOS1_:

0000000000000000 <_ZN4llvm8ExpectedImEC2EOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8ExpectedImEC2EOS1_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm8ExpectedImEC2EOS1_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEaSEOS1_:

0000000000000000 <_ZN4llvm8ExpectedImEaSEOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ExpectedImEaSEOS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedImEaSEOS1_>
  38:	ldr	x0, [sp, #8]
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	ldrb	w10, [x9, #8]
  20:	mov	w11, #0x1                   	// #1
  24:	and	w10, w10, #0x1
  28:	ldrb	w12, [x8, #8]
  2c:	and	w12, w12, #0xfffffffe
  30:	and	w10, w10, #0x1
  34:	orr	w10, w12, w10
  38:	strb	w10, [x8, #8]
  3c:	ldrb	w10, [x8, #8]
  40:	mov	w12, #0xfffffffd            	// #-3
  44:	and	w10, w10, #0xfffffffd
  48:	orr	w10, w10, #0x2
  4c:	strb	w10, [x8, #8]
  50:	ldur	x9, [x29, #-16]
  54:	ldrb	w10, [x9, #8]
  58:	and	w10, w10, w12
  5c:	strb	w10, [x9, #8]
  60:	ldrb	w10, [x8, #8]
  64:	and	w10, w10, w11
  68:	str	x8, [sp, #24]
  6c:	tbnz	w10, #0, 9c <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE+0x9c>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  78:	ldur	x8, [x29, #-16]
  7c:	str	x0, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  88:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  8c:	ldr	x8, [x0]
  90:	ldr	x9, [sp, #16]
  94:	str	x8, [x9]
  98:	b	cc <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE+0xcc>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  a4:	ldur	x8, [x29, #-16]
  a8:	str	x0, [sp, #8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  b4:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  b8:	ldr	x1, [sp, #8]
  bc:	str	x0, [sp]
  c0:	mov	x0, x1
  c4:	ldr	x1, [sp]
  c8:	bl	0 <_ZN4llvm8ExpectedImE13moveConstructImEEvONS0_IT_EE>
  cc:	ldp	x29, x30, [sp, #48]
  d0:	add	sp, sp, #0x40
  d4:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  30:	tbnz	w0, #0, 38 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE+0x38>
  34:	b	3c <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE+0x3c>
  38:	b	60 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE+0x60>
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  4c:	ldr	x8, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x8
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZN4llvm8ExpectedImE10moveAssignImEEvONS0_IT_EE>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedImE15assertIsCheckedEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #8]
  18:	mov	w10, #0x1                   	// #1
  1c:	lsr	w9, w9, w10
  20:	and	w9, w9, w10
  24:	str	x8, [sp]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedImE15assertIsCheckedEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedImE15assertIsCheckedEv+0x38>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedImE15assertIsCheckedEv>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZN4llvm8ExpectedImE21compareThisIfSameTypeIS1_EEbRKT_S5_:

0000000000000000 <_ZN4llvm8ExpectedImE21compareThisIfSameTypeIS1_EEbRKT_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	cmp	x8, x9
  18:	cset	w10, eq  // eq = none
  1c:	and	w0, w10, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x1, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  10:	add	x1, x1, #0x0
  14:	stur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZN4llvm4dbgsEv>
  28:	ldur	x1, [x29, #-16]
  2c:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  30:	ldr	x8, [sp, #24]
  34:	ldrb	w9, [x8, #8]
  38:	and	w9, w9, #0x1
  3c:	tbnz	w9, #0, 44 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv+0x44>
  40:	b	8c <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv+0x8c>
  44:	bl	0 <_ZN4llvm4dbgsEv>
  48:	adrp	x1, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  4c:	add	x1, x1, #0x0
  50:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  54:	ldr	x8, [sp, #24]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  64:	str	x0, [sp, #16]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldr	x8, [sp, #16]
  70:	ldr	x9, [x8]
  74:	ldr	x9, [x9, #16]
  78:	str	x0, [sp, #8]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #8]
  84:	blr	x9
  88:	b	9c <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv+0x9c>
  8c:	bl	0 <_ZN4llvm4dbgsEv>
  90:	adrp	x1, 0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  94:	add	x1, x1, #0x0
  98:	bl	0 <_ZNK4llvm8ExpectedImE22fatalUncheckedExpectedEv>
  9c:	bl	0 <abort>

Disassembly of section .text._ZNK4llvm8ExpectedImE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x44>
  40:	b	48 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x48>
  44:	b	68 <_ZNK4llvm8ExpectedImE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	adrp	x3, 0 <_ZNK4llvm8ExpectedImE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x10                  	// #16
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEixEm:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEixEm>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp]
  18:	mov	x10, #0x10                  	// #16
  1c:	mul	x9, x10, x9
  20:	add	x0, x8, x9
  24:	add	sp, sp, #0x10
  28:	ret

Disassembly of section .text._ZNKSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE3getEv:

0000000000000000 <_ZNKSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE3getEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.cs	3c <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm+0x3c>  // b.hs, b.nlast
  38:	b	5c <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm+0x5c>
  3c:	adrp	x0, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x99                  	// #153
  50:	adrp	x3, 0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEixEm>
  64:	ldr	x8, [sp, #16]
  68:	mov	x9, #0x10                  	// #16
  6c:	mul	x8, x9, x8
  70:	add	x0, x0, x8
  74:	ldp	x29, x30, [sp, #32]
  78:	add	sp, sp, #0x30
  7c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ExpectedImEC2IcEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedImEC2IcEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #8]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #8]
  28:	ldrb	w9, [x8, #8]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedImEC2IcEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedImEC2IcEEOT_PNSt9enable_ifIXsr3std14is_convertibleIS3_mEE5valueEvE4typeE>
  50:	ldrb	w9, [x0]
  54:	mov	w8, w9
  58:	ldr	x10, [sp]
  5c:	str	x8, [x10]
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZSt7forwardIcEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIcEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv:

0000000000000000 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>
  18:	bl	0 <_ZNK4llvm15BitCodeAbbrevOp15hasEncodingDataEv>
  1c:	and	w0, w0, #0x1
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm:

0000000000000000 <_ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm21SimpleBitstreamCursor16getPointerToByteEmm>
  20:	ldr	x8, [sp, #16]
  24:	add	x0, x0, x8
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  34:	ldr	x8, [sp]
  38:	cmp	x8, x0
  3c:	b.cc	50 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_+0x50>  // b.lo, b.ul, b.last
  40:	ldr	x0, [sp, #8]
  44:	mov	x8, xzr
  48:	mov	x1, x8
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  50:	ldr	x0, [sp, #8]
  54:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  58:	ldr	x8, [sp, #16]
  5c:	ldr	q0, [x8]
  60:	str	q0, [x0]
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  6c:	add	x1, x0, #0x1
  70:	ldr	x0, [sp, #8]
  74:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE9push_backERKS1_>
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase8capacityEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase8capacityEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #12]
  10:	mov	w0, w9
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x10                  	// #16
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE3endEv>
  30:	mov	x8, #0x10                  	// #16
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBase8set_sizeEm:

0000000000000000 <_ZN4llvm15SmallVectorBase8set_sizeEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	str	x9, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  2c:	ldr	x8, [sp]
  30:	cmp	x8, x0
  34:	b.hi	3c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x3c>  // b.pmore
  38:	b	5c <_ZN4llvm15SmallVectorBase8set_sizeEm+0x5c>
  3c:	adrp	x0, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  40:	add	x0, x0, #0x0
  44:	adrp	x1, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x43                  	// #67
  50:	adrp	x3, 0 <_ZN4llvm15SmallVectorBase8set_sizeEm>
  54:	add	x3, x3, #0x0
  58:	bl	0 <__assert_fail>
  5c:	ldr	x8, [sp, #16]
  60:	ldr	x9, [sp, #8]
  64:	str	w8, [x9, #8]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 2c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev+0x2c>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8]
  28:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EED2Ev>
  2c:	ldp	x29, x30, [sp, #16]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0xffffffff            	// #-1
  10:	str	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>
  24:	cmp	w0, #0x1
  28:	b.ne	6c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x6c>  // b.any
  2c:	ldr	x8, [sp]
  30:	ldr	x9, [x8]
  34:	ldr	x9, [x9, #16]
  38:	mov	x0, x8
  3c:	blr	x9
  40:	ldr	x8, [sp]
  44:	add	x0, x8, #0xc
  48:	mov	w1, #0xffffffff            	// #-1
  4c:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>
  50:	cmp	w0, #0x1
  54:	b.ne	6c <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x6c>  // b.any
  58:	ldr	x8, [sp]
  5c:	ldr	x9, [x8]
  60:	ldr	x9, [x9, #24]
  64:	mov	x0, x8
  68:	blr	x9
  6c:	ldp	x29, x30, [sp, #16]
  70:	add	sp, sp, #0x20
  74:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor7advanceEj:

0000000000000000 <_ZN4llvm15BitstreamCursor7advanceEj>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	stur	x8, [x29, #-8]
  10:	stur	x0, [x29, #-16]
  14:	stur	w1, [x29, #-20]
  18:	ldur	x9, [x29, #-16]
  1c:	str	x8, [sp, #64]
  20:	str	x9, [sp, #56]
  24:	ldr	x0, [sp, #56]
  28:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  2c:	tbnz	w0, #0, 34 <_ZN4llvm15BitstreamCursor7advanceEj+0x34>
  30:	b	54 <_ZN4llvm15BitstreamCursor7advanceEj+0x54>
  34:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  38:	sub	x1, x29, #0x1c
  3c:	stur	x0, [x29, #-28]
  40:	ldr	x0, [sp, #64]
  44:	mov	x8, xzr
  48:	mov	x2, x8
  4c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  50:	b	2a8 <_ZN4llvm15BitstreamCursor7advanceEj+0x2a8>
  54:	sub	x8, x29, #0x30
  58:	str	x8, [sp, #48]
  5c:	ldr	x0, [sp, #56]
  60:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  64:	ldr	x0, [sp, #48]
  68:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  6c:	tbnz	w0, #0, a0 <_ZN4llvm15BitstreamCursor7advanceEj+0xa0>
  70:	sub	x8, x29, #0x38
  74:	str	x8, [sp, #40]
  78:	sub	x0, x29, #0x30
  7c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  80:	ldr	x0, [sp, #64]
  84:	ldr	x1, [sp, #40]
  88:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  8c:	ldr	x0, [sp, #40]
  90:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  94:	mov	w9, #0x1                   	// #1
  98:	stur	w9, [x29, #-60]
  9c:	b	28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
  a0:	sub	x0, x29, #0x30
  a4:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  a8:	ldr	w8, [x0]
  ac:	stur	w8, [x29, #-64]
  b0:	ldur	w8, [x29, #-64]
  b4:	cbnz	w8, 124 <_ZN4llvm15BitstreamCursor7advanceEj+0x124>
  b8:	ldur	w8, [x29, #-20]
  bc:	and	w8, w8, #0x1
  c0:	cbnz	w8, fc <_ZN4llvm15BitstreamCursor7advanceEj+0xfc>
  c4:	ldr	x0, [sp, #56]
  c8:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  cc:	tbnz	w0, #0, d4 <_ZN4llvm15BitstreamCursor7advanceEj+0xd4>
  d0:	b	fc <_ZN4llvm15BitstreamCursor7advanceEj+0xfc>
  d4:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  d8:	sub	x1, x29, #0x48
  dc:	stur	x0, [x29, #-72]
  e0:	ldr	x0, [sp, #64]
  e4:	mov	x8, xzr
  e8:	mov	x2, x8
  ec:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
  f0:	mov	w9, #0x1                   	// #1
  f4:	stur	w9, [x29, #-60]
  f8:	b	28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
  fc:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 100:	sub	x1, x29, #0x50
 104:	stur	x0, [x29, #-80]
 108:	ldr	x0, [sp, #64]
 10c:	mov	x8, xzr
 110:	mov	x2, x8
 114:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 118:	mov	w9, #0x1                   	// #1
 11c:	stur	w9, [x29, #-60]
 120:	b	28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
 124:	ldur	w8, [x29, #-64]
 128:	cmp	w8, #0x1
 12c:	b.ne	1bc <_ZN4llvm15BitstreamCursor7advanceEj+0x1bc>  // b.any
 130:	sub	x8, x29, #0x60
 134:	str	x8, [sp, #32]
 138:	ldr	x0, [sp, #56]
 13c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 140:	ldr	x0, [sp, #32]
 144:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 148:	tbnz	w0, #0, 150 <_ZN4llvm15BitstreamCursor7advanceEj+0x150>
 14c:	b	184 <_ZN4llvm15BitstreamCursor7advanceEj+0x184>
 150:	sub	x0, x29, #0x60
 154:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 158:	ldr	w0, [x0]
 15c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 160:	add	x1, sp, #0x68
 164:	str	x0, [sp, #104]
 168:	ldr	x0, [sp, #64]
 16c:	mov	x8, xzr
 170:	mov	x2, x8
 174:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 178:	mov	w9, #0x1                   	// #1
 17c:	stur	w9, [x29, #-60]
 180:	b	1b0 <_ZN4llvm15BitstreamCursor7advanceEj+0x1b0>
 184:	add	x8, sp, #0x60
 188:	str	x8, [sp, #24]
 18c:	sub	x0, x29, #0x60
 190:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 194:	ldr	x0, [sp, #64]
 198:	ldr	x1, [sp, #24]
 19c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1a0:	ldr	x0, [sp, #24]
 1a4:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1a8:	mov	w9, #0x1                   	// #1
 1ac:	stur	w9, [x29, #-60]
 1b0:	sub	x0, x29, #0x60
 1b4:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1b8:	b	28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
 1bc:	ldur	w8, [x29, #-64]
 1c0:	cmp	w8, #0x2
 1c4:	b.ne	264 <_ZN4llvm15BitstreamCursor7advanceEj+0x264>  // b.any
 1c8:	ldur	w8, [x29, #-20]
 1cc:	and	w8, w8, #0x2
 1d0:	cbnz	w8, 264 <_ZN4llvm15BitstreamCursor7advanceEj+0x264>
 1d4:	add	x8, sp, #0x58
 1d8:	str	x8, [sp, #16]
 1dc:	ldr	x0, [sp, #56]
 1e0:	bl	18e8 <_ZN4llvm15BitstreamCursor16ReadAbbrevRecordEv>
 1e4:	ldr	x0, [sp, #16]
 1e8:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1ec:	tbnz	w0, #0, 1f4 <_ZN4llvm15BitstreamCursor7advanceEj+0x1f4>
 1f0:	b	234 <_ZN4llvm15BitstreamCursor7advanceEj+0x234>
 1f4:	add	x0, sp, #0x58
 1f8:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 1fc:	add	x8, sp, #0x50
 200:	str	x0, [sp, #8]
 204:	mov	x0, x8
 208:	ldr	x1, [sp, #8]
 20c:	str	x8, [sp]
 210:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 214:	ldr	x0, [sp, #64]
 218:	ldr	x1, [sp]
 21c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 220:	ldr	x0, [sp]
 224:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 228:	mov	w9, #0x1                   	// #1
 22c:	stur	w9, [x29, #-60]
 230:	b	238 <_ZN4llvm15BitstreamCursor7advanceEj+0x238>
 234:	stur	wzr, [x29, #-60]
 238:	add	x0, sp, #0x58
 23c:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 240:	ldur	w8, [x29, #-60]
 244:	cmp	w8, #0x0
 248:	cset	w8, eq  // eq = none
 24c:	eor	w8, w8, #0x1
 250:	tbnz	w8, #0, 28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
 254:	b	258 <_ZN4llvm15BitstreamCursor7advanceEj+0x258>
 258:	mov	w8, #0x2                   	// #2
 25c:	stur	w8, [x29, #-60]
 260:	b	28c <_ZN4llvm15BitstreamCursor7advanceEj+0x28c>
 264:	ldur	w0, [x29, #-64]
 268:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 26c:	add	x1, sp, #0x48
 270:	str	x0, [sp, #72]
 274:	ldr	x0, [sp, #64]
 278:	mov	x8, xzr
 27c:	mov	x2, x8
 280:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 284:	mov	w9, #0x1                   	// #1
 288:	stur	w9, [x29, #-60]
 28c:	sub	x0, x29, #0x30
 290:	bl	0 <_ZN4llvm15BitstreamCursor7advanceEj>
 294:	ldur	w8, [x29, #-60]
 298:	cmp	w8, #0x1
 29c:	b.eq	2a8 <_ZN4llvm15BitstreamCursor7advanceEj+0x2a8>  // b.none
 2a0:	b	2a4 <_ZN4llvm15BitstreamCursor7advanceEj+0x2a4>
 2a4:	b	24 <_ZN4llvm15BitstreamCursor7advanceEj+0x24>
 2a8:	ldp	x29, x30, [sp, #208]
 2ac:	add	sp, sp, #0xe0
 2b0:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2EOS2_:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2EOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2EOS2_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2EOS2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2IS1_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_S1_EE5valueEvE4typeE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2IS1_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_S1_EE5valueEvE4typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldrb	w9, [x8, #8]
  20:	and	w9, w9, #0xfffffffe
  24:	strb	w9, [x8, #8]
  28:	ldrb	w9, [x8, #8]
  2c:	and	w9, w9, #0xfffffffd
  30:	orr	w9, w9, #0x2
  34:	strb	w9, [x8, #8]
  38:	mov	x0, x8
  3c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2IS1_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_S1_EE5valueEvE4typeE>
  40:	ldr	x8, [sp, #16]
  44:	str	x0, [sp]
  48:	mov	x0, x8
  4c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2IS1_EEOT_PNSt9enable_ifIXsr3std14is_convertibleIS4_S1_EE5valueEvE4typeE>
  50:	ldr	x8, [x0]
  54:	ldr	x10, [sp]
  58:	str	x8, [x10]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor9SkipBlockEv:

0000000000000000 <_ZN4llvm15BitstreamCursor9SkipBlockEv>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #160]
   8:	add	x29, sp, #0xa0
   c:	mov	w1, #0x4                   	// #4
  10:	sub	x9, x29, #0x20
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	ldur	x10, [x29, #-16]
  20:	str	x8, [sp, #40]
  24:	mov	x8, x9
  28:	mov	x0, x10
  2c:	str	x9, [sp, #32]
  30:	str	x10, [sp, #24]
  34:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  38:	ldr	x0, [sp, #32]
  3c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  40:	tbnz	w0, #0, 48 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x48>
  44:	b	4c <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x4c>
  48:	b	64 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x64>
  4c:	ldr	x8, [sp, #40]
  50:	sub	x0, x29, #0x20
  54:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  58:	mov	w9, #0x1                   	// #1
  5c:	stur	w9, [x29, #-36]
  60:	b	68 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x68>
  64:	stur	wzr, [x29, #-36]
  68:	sub	x0, x29, #0x20
  6c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  70:	ldur	w8, [x29, #-36]
  74:	cbz	w8, 80 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x80>
  78:	b	7c <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x7c>
  7c:	b	238 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x238>
  80:	ldr	x0, [sp, #24]
  84:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  88:	sub	x8, x29, #0x48
  8c:	str	x8, [sp, #16]
  90:	ldr	x0, [sp, #24]
  94:	mov	w1, #0x20                  	// #32
  98:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  9c:	sub	x8, x29, #0x38
  a0:	mov	x0, x8
  a4:	ldr	x1, [sp, #16]
  a8:	mov	x9, xzr
  ac:	mov	x2, x9
  b0:	str	x8, [sp, #8]
  b4:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  b8:	ldr	x0, [sp, #16]
  bc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  c0:	ldr	x0, [sp, #8]
  c4:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  c8:	tbnz	w0, #0, e4 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0xe4>
  cc:	ldr	x8, [sp, #40]
  d0:	sub	x0, x29, #0x38
  d4:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  d8:	mov	w9, #0x1                   	// #1
  dc:	stur	w9, [x29, #-36]
  e0:	b	230 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x230>
  e4:	sub	x0, x29, #0x38
  e8:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
  ec:	ldr	w8, [x0]
  f0:	mov	w9, w8
  f4:	str	x9, [sp, #80]
  f8:	ldr	x0, [sp, #24]
  fc:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 100:	ldr	x9, [sp, #80]
 104:	mov	x10, #0x4                   	// #4
 108:	mul	x9, x9, x10
 10c:	mov	x10, #0x8                   	// #8
 110:	mul	x9, x9, x10
 114:	add	x9, x0, x9
 118:	str	x9, [sp, #72]
 11c:	ldr	x0, [sp, #24]
 120:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 124:	tbnz	w0, #0, 12c <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x12c>
 128:	b	14c <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x14c>
 12c:	ldr	x8, [sp, #40]
 130:	mov	w0, #0x54                  	// #84
 134:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 138:	add	x1, x1, #0x0
 13c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 140:	mov	w9, #0x1                   	// #1
 144:	stur	w9, [x29, #-36]
 148:	b	230 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x230>
 14c:	ldr	x8, [sp, #72]
 150:	mov	x9, #0x8                   	// #8
 154:	udiv	x1, x8, x9
 158:	ldr	x0, [sp, #24]
 15c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 160:	tbnz	w0, #0, 198 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x198>
 164:	ldr	x0, [sp, #24]
 168:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 16c:	add	x3, sp, #0x40
 170:	str	x0, [sp, #64]
 174:	ldr	x8, [sp, #40]
 178:	mov	w0, #0x54                  	// #84
 17c:	adrp	x1, 0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 180:	add	x1, x1, #0x0
 184:	add	x2, sp, #0x48
 188:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 18c:	mov	w9, #0x1                   	// #1
 190:	stur	w9, [x29, #-36]
 194:	b	230 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x230>
 198:	mov	w8, wzr
 19c:	and	w8, w8, #0x1
 1a0:	strb	w8, [sp, #63]
 1a4:	ldr	x1, [sp, #72]
 1a8:	ldr	x8, [sp, #40]
 1ac:	ldr	x0, [sp, #24]
 1b0:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1b4:	ldr	x0, [sp, #40]
 1b8:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1bc:	tbnz	w0, #0, 1c4 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1c4>
 1c0:	b	1dc <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1dc>
 1c4:	mov	w8, #0x1                   	// #1
 1c8:	and	w8, w8, #0x1
 1cc:	strb	w8, [sp, #63]
 1d0:	mov	w8, #0x1                   	// #1
 1d4:	stur	w8, [x29, #-36]
 1d8:	b	1e0 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1e0>
 1dc:	stur	wzr, [x29, #-36]
 1e0:	ldrb	w8, [sp, #63]
 1e4:	tbnz	w8, #0, 1f0 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x1f0>
 1e8:	ldr	x0, [sp, #40]
 1ec:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 1f0:	ldur	w8, [x29, #-36]
 1f4:	cmp	w8, #0x0
 1f8:	cset	w8, eq  // eq = none
 1fc:	eor	w8, w8, #0x1
 200:	tbnz	w8, #0, 230 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x230>
 204:	b	208 <_ZN4llvm15BitstreamCursor9SkipBlockEv+0x208>
 208:	add	x8, sp, #0x30
 20c:	str	x8, [sp]
 210:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 214:	ldr	x0, [sp, #40]
 218:	ldr	x1, [sp]
 21c:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 220:	ldr	x0, [sp]
 224:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 228:	mov	w9, #0x1                   	// #1
 22c:	stur	w9, [x29, #-36]
 230:	sub	x0, x29, #0x38
 234:	bl	0 <_ZN4llvm15BitstreamCursor9SkipBlockEv>
 238:	ldp	x29, x30, [sp, #160]
 23c:	add	sp, sp, #0xb0
 240:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0xfffffffe
  1c:	orr	w9, w9, #0x1
  20:	strb	w9, [x8, #8]
  24:	ldrb	w9, [x8, #8]
  28:	and	w9, w9, #0xfffffffd
  2c:	orr	w9, w9, #0x2
  30:	strb	w9, [x8, #8]
  34:	mov	x0, x1
  38:	str	x1, [sp, #16]
  3c:	str	x8, [sp, #8]
  40:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  44:	mov	w9, #0x0                   	// #0
  48:	str	w9, [sp, #4]
  4c:	tbnz	w0, #0, 54 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE+0x54>
  50:	b	5c <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE+0x5c>
  54:	mov	w8, #0x1                   	// #1
  58:	str	w8, [sp, #4]
  5c:	ldr	w8, [sp, #4]
  60:	tbnz	w8, #0, 68 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE+0x68>
  64:	b	6c <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE+0x6c>
  68:	b	8c <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE+0x8c>
  6c:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  70:	add	x0, x0, #0x0
  74:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0x1ce                 	// #462
  80:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  84:	add	x3, x3, #0x0
  88:	bl	0 <__assert_fail>
  8c:	ldr	x0, [sp, #8]
  90:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  94:	mov	x8, x0
  98:	ldr	x0, [sp, #16]
  9c:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEEC2ENS_5ErrorE>
  a0:	ldp	x29, x30, [sp, #32]
  a4:	add	sp, sp, #0x30
  a8:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry8getErrorEv:

0000000000000000 <_ZN4llvm14BitstreamEntry8getErrorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	wzr, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor8ReadCodeEv:

0000000000000000 <_ZN4llvm15BitstreamCursor8ReadCodeEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x9, xzr
  10:	add	x10, sp, #0x20
  14:	stur	x8, [x29, #-8]
  18:	stur	x0, [x29, #-16]
  1c:	ldur	x11, [x29, #-16]
  20:	ldr	w1, [x11, #36]
  24:	str	x8, [sp, #24]
  28:	mov	x8, x10
  2c:	mov	x0, x11
  30:	str	x9, [sp, #16]
  34:	str	x10, [sp, #8]
  38:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  3c:	ldr	x0, [sp, #24]
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZN4llvm15BitstreamCursor8ReadCodeEv>
  54:	ldp	x29, x30, [sp, #64]
  58:	add	sp, sp, #0x50
  5c:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor12ReadBlockEndEv:

0000000000000000 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x8, [sp, #16]
  14:	add	x0, x8, #0x40
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  20:	tbnz	w0, #0, 28 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv+0x28>
  24:	b	38 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv+0x38>
  28:	mov	w8, #0x1                   	// #1
  2c:	and	w8, w8, #0x1
  30:	sturb	w8, [x29, #-1]
  34:	b	54 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv+0x54>
  38:	ldr	x0, [sp, #8]
  3c:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZN4llvm15BitstreamCursor12ReadBlockEndEv>
  48:	mov	w8, wzr
  4c:	and	w8, w8, #0x1
  50:	sturb	w8, [x29, #-1]
  54:	ldurb	w8, [x29, #-1]
  58:	and	w0, w8, #0x1
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry11getEndBlockEv:

0000000000000000 <_ZN4llvm14BitstreamEntry11getEndBlockEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x1                   	// #1
   8:	str	w8, [sp, #8]
   c:	ldr	x0, [sp, #8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor14ReadSubBlockIDEv:

0000000000000000 <_ZN4llvm15BitstreamCursor14ReadSubBlockIDEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x8                   	// #8
  10:	str	x8, [sp, #8]
  14:	str	x0, [sp]
  18:	ldr	x0, [sp]
  1c:	bl	0 <_ZN4llvm15BitstreamCursor14ReadSubBlockIDEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry11getSubBlockEj:

0000000000000000 <_ZN4llvm14BitstreamEntry11getSubBlockEj>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x2                   	// #2
   8:	str	w0, [sp, #4]
   c:	str	w8, [sp, #8]
  10:	ldr	w8, [sp, #4]
  14:	str	w8, [sp, #12]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN4llvm14BitstreamEntry9getRecordEj:

0000000000000000 <_ZN4llvm14BitstreamEntry9getRecordEj>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x3                   	// #3
   8:	str	w0, [sp, #4]
   c:	str	w8, [sp, #8]
  10:	ldr	w8, [sp, #4]
  14:	str	w8, [sp, #12]
  18:	ldr	x0, [sp, #8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNK4llvm15SmallVectorBase5emptyEv:

0000000000000000 <_ZNK4llvm15SmallVectorBase5emptyEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	w9, [x8, #8]
  10:	cmp	w9, #0x0
  14:	cset	w9, ne  // ne = any
  18:	eor	w9, w9, #0x1
  1c:	and	w0, w9, #0x1
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor13popBlockScopeEv:

0000000000000000 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x0, x8, #0x40
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  20:	ldr	w9, [x0]
  24:	ldr	x8, [sp, #16]
  28:	str	w9, [x8, #36]
  2c:	add	x0, x8, #0x40
  30:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  34:	add	x0, x0, #0x8
  38:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  3c:	ldr	x8, [sp, #16]
  40:	add	x10, x8, #0x28
  44:	str	x0, [sp, #8]
  48:	mov	x0, x10
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  54:	ldr	x8, [sp, #16]
  58:	add	x10, x8, #0x40
  5c:	mov	x0, x10
  60:	bl	0 <_ZN4llvm15BitstreamCursor13popBlockScopeEv>
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZSt4moveIRSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	sturb	w8, [x29, #-17]
  20:	ldur	x0, [x29, #-16]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>
  2c:	ldurb	w2, [x29, #-18]
  30:	ldr	x9, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEaSEOS5_>
  44:	ldr	x0, [sp, #16]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  20:	subs	x1, x0, #0x1
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  2c:	ldr	x0, [sp]
  30:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  34:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE8pop_backEv>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	add	x8, sp, #0x30
  10:	add	x9, sp, #0x2f
  14:	sturb	w2, [x29, #-1]
  18:	stur	x0, [x29, #-16]
  1c:	stur	x1, [x29, #-24]
  20:	ldur	x10, [x29, #-16]
  24:	str	x8, [sp, #32]
  28:	mov	x8, x9
  2c:	mov	x0, x10
  30:	str	x9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  3c:	ldr	x0, [sp, #32]
  40:	ldr	x1, [sp, #24]
  44:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  50:	ldur	x1, [x29, #-24]
  54:	ldr	x0, [sp, #16]
  58:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  5c:	ldur	x1, [x29, #-24]
  60:	ldr	x0, [sp, #32]
  64:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  68:	ldr	x0, [sp, #16]
  6c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  70:	ldur	x8, [x29, #-24]
  74:	str	x0, [sp, #8]
  78:	mov	x0, x8
  7c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  80:	ldr	x1, [sp, #8]
  84:	str	x0, [sp]
  88:	mov	x0, x1
  8c:	ldr	x1, [sp]
  90:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  94:	ldr	x0, [sp, #32]
  98:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_M_move_assignEOS5_St17integral_constantIbLb1EE>
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x70
  a4:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	str	x8, [sp, #8]
  1c:	bl	0 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>
  20:	ldr	x8, [sp, #8]
  24:	str	x0, [sp]
  28:	mov	x0, x8
  2c:	ldr	x1, [sp]
  30:	bl	0 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE13get_allocatorEv>
  34:	ldp	x29, x30, [sp, #32]
  38:	add	sp, sp, #0x30
  3c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	str	x9, [sp, #8]
  28:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  2c:	ldr	x0, [sp, #16]
  30:	ldr	x1, [sp, #8]
  34:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  38:	ldur	x1, [x29, #-16]
  3c:	ldr	x0, [sp, #8]
  40:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  44:	ldur	x0, [x29, #-16]
  48:	ldr	x1, [sp, #16]
  4c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_swap_dataERS6_>
  50:	ldp	x29, x30, [sp, #64]
  54:	add	sp, sp, #0x50
  58:	ret

Disassembly of section .text._ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_:

0000000000000000 <_ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	ldrb	w2, [sp, #15]
  20:	bl	0 <_ZSt15__alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS3_:

0000000000000000 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS3_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2ERKS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2ERKS4_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2ERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2ERKS4_>
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2ERKS4_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_data12_M_copy_dataERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	ldr	x9, [sp]
  20:	ldr	x9, [x9, #8]
  24:	str	x9, [x8, #8]
  28:	ldr	x9, [sp]
  2c:	ldr	x9, [x9, #16]
  30:	str	x9, [x8, #16]
  34:	add	sp, sp, #0x10
  38:	ret

Disassembly of section .text._ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE:

0000000000000000 <_ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x0, [sp, #8]
  1c:	bl	0 <_ZSt18__do_alloc_on_moveISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb1EE>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZSt4moveIRSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEONSt16remove_referenceIT_E4typeEOS7_:

0000000000000000 <_ZSt4moveIRSaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEONSt16remove_referenceIT_E4typeEOS7_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE3endEv>
  30:	mov	x8, #0x20                  	// #32
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x9, [x29, #-16]
  1c:	ldrb	w10, [x9, #8]
  20:	mov	w11, #0x1                   	// #1
  24:	and	w10, w10, #0x1
  28:	ldrb	w12, [x8, #8]
  2c:	and	w12, w12, #0xfffffffe
  30:	and	w10, w10, #0x1
  34:	orr	w10, w12, w10
  38:	strb	w10, [x8, #8]
  3c:	ldrb	w10, [x8, #8]
  40:	mov	w12, #0xfffffffd            	// #-3
  44:	and	w10, w10, #0xfffffffd
  48:	orr	w10, w10, #0x2
  4c:	strb	w10, [x8, #8]
  50:	ldur	x9, [x29, #-16]
  54:	ldrb	w10, [x9, #8]
  58:	and	w10, w10, w12
  5c:	strb	w10, [x9, #8]
  60:	ldrb	w10, [x8, #8]
  64:	and	w10, w10, w11
  68:	str	x8, [sp, #24]
  6c:	tbnz	w10, #0, 9c <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE+0x9c>
  70:	ldr	x0, [sp, #24]
  74:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  78:	ldur	x8, [x29, #-16]
  7c:	str	x0, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  88:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  8c:	ldr	x8, [x0]
  90:	ldr	x9, [sp, #16]
  94:	str	x8, [x9]
  98:	b	cc <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE+0xcc>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  a4:	ldur	x8, [x29, #-16]
  a8:	str	x0, [sp, #8]
  ac:	mov	x0, x8
  b0:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  b4:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  b8:	ldr	x1, [sp, #8]
  bc:	str	x0, [sp]
  c0:	mov	x0, x1
  c4:	ldr	x1, [sp]
  c8:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE13moveConstructIS1_EEvONS0_IT_EE>
  cc:	ldp	x29, x30, [sp, #48]
  d0:	add	sp, sp, #0x40
  d4:	ret

Disassembly of section .text._ZSt4moveIRN4llvm8ExpectedINS0_14BitstreamEntryEEEEONSt16remove_referenceIT_E4typeEOS6_:

0000000000000000 <_ZSt4moveIRN4llvm8ExpectedINS0_14BitstreamEntryEEEEONSt16remove_referenceIT_E4typeEOS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 34 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv+0x40>
  3c:	b	44 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv+0x44>
  40:	b	64 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv+0x64>
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x272                 	// #626
  58:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE10getStorageEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x0, [sp, #16]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt4moveIRN4llvm14BitstreamEntryEEONSt16remove_referenceIT_E4typeEOS4_:

0000000000000000 <_ZSt4moveIRN4llvm14BitstreamEntryEEONSt16remove_referenceIT_E4typeEOS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x44>
  40:	b	48 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x48>
  44:	b	68 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x27c                 	// #636
  5c:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZSt7forwardIN4llvm14BitstreamEntryEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm14BitstreamEntryEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x9, [x8, #8]
  18:	ldr	x10, [x8, #16]
  1c:	cmp	x9, x10
  20:	str	x8, [sp, #8]
  24:	b.eq	4c <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_+0x4c>  // b.none
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x1, [x8, #8]
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [x8, #8]
  40:	add	x9, x9, #0x58
  44:	str	x9, [x8, #8]
  48:	b	64 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_+0x64>
  4c:	ldr	x0, [sp, #8]
  50:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  54:	str	x0, [sp, #16]
  58:	ldr	x1, [sp, #16]
  5c:	ldr	x0, [sp, #8]
  60:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12emplace_backIJEEEvDpOT_>
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x1, #0x1                   	// #1
  10:	sub	x8, x29, #0x10
  14:	add	x9, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x1, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	str	x9, [sp]
  2c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp]
  38:	ldr	x1, [sp, #16]
  3c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  40:	stur	x0, [x29, #-16]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE4backEv>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JEEEvRS3_PT_DpOT0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #192]
   8:	add	x29, sp, #0xc0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x2, 0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  14:	add	x2, x2, #0x0
  18:	mov	x9, xzr
  1c:	mov	x10, #0x58                  	// #88
  20:	sub	x11, x29, #0x8
  24:	sub	x12, x29, #0x38
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	ldur	x13, [x29, #-16]
  34:	mov	x0, x13
  38:	mov	x1, x8
  3c:	stur	x9, [x29, #-80]
  40:	stur	x10, [x29, #-88]
  44:	str	x11, [sp, #96]
  48:	str	x12, [sp, #88]
  4c:	str	x13, [sp, #80]
  50:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  54:	stur	x0, [x29, #-24]
  58:	ldr	x8, [sp, #80]
  5c:	ldr	x9, [x8]
  60:	stur	x9, [x29, #-32]
  64:	ldr	x9, [x8, #8]
  68:	stur	x9, [x29, #-40]
  6c:	mov	x0, x8
  70:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  74:	stur	x0, [x29, #-56]
  78:	ldr	x0, [sp, #96]
  7c:	ldr	x1, [sp, #88]
  80:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  84:	stur	x0, [x29, #-48]
  88:	ldur	x1, [x29, #-24]
  8c:	ldr	x0, [sp, #80]
  90:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  94:	stur	x0, [x29, #-64]
  98:	ldur	x8, [x29, #-64]
  9c:	stur	x8, [x29, #-72]
  a0:	ldur	x8, [x29, #-64]
  a4:	ldur	x9, [x29, #-48]
  a8:	mov	x10, #0x58                  	// #88
  ac:	mul	x9, x10, x9
  b0:	add	x1, x8, x9
  b4:	ldr	x0, [sp, #80]
  b8:	str	x10, [sp, #72]
  bc:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  c0:	ldur	x8, [x29, #-80]
  c4:	stur	x8, [x29, #-72]
  c8:	ldur	x0, [x29, #-32]
  cc:	ldr	x9, [sp, #96]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x9
  d8:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  dc:	ldr	x1, [x0]
  e0:	ldur	x2, [x29, #-64]
  e4:	ldr	x0, [sp, #80]
  e8:	str	x1, [sp, #56]
  ec:	str	x2, [sp, #48]
  f0:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  f4:	ldr	x8, [sp, #64]
  f8:	str	x0, [sp, #40]
  fc:	mov	x0, x8
 100:	ldr	x1, [sp, #56]
 104:	ldr	x2, [sp, #48]
 108:	ldr	x3, [sp, #40]
 10c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 110:	stur	x0, [x29, #-72]
 114:	ldur	x8, [x29, #-72]
 118:	add	x8, x8, #0x58
 11c:	stur	x8, [x29, #-72]
 120:	ldr	x0, [sp, #96]
 124:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 128:	ldr	x0, [x0]
 12c:	ldur	x1, [x29, #-40]
 130:	ldur	x2, [x29, #-72]
 134:	ldr	x8, [sp, #80]
 138:	str	x0, [sp, #32]
 13c:	mov	x0, x8
 140:	str	x1, [sp, #24]
 144:	str	x2, [sp, #16]
 148:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 14c:	ldr	x8, [sp, #32]
 150:	str	x0, [sp, #8]
 154:	mov	x0, x8
 158:	ldr	x1, [sp, #24]
 15c:	ldr	x2, [sp, #16]
 160:	ldr	x3, [sp, #8]
 164:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 168:	stur	x0, [x29, #-72]
 16c:	ldur	x1, [x29, #-32]
 170:	ldr	x8, [sp, #80]
 174:	ldr	x9, [x8, #16]
 178:	ldur	x10, [x29, #-32]
 17c:	subs	x9, x9, x10
 180:	ldur	x10, [x29, #-88]
 184:	sdiv	x2, x9, x10
 188:	mov	x0, x8
 18c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_M_realloc_insertIJEEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
 190:	ldur	x8, [x29, #-64]
 194:	ldr	x9, [sp, #80]
 198:	str	x8, [x9]
 19c:	ldur	x8, [x29, #-72]
 1a0:	str	x8, [x9, #8]
 1a4:	ldur	x8, [x29, #-64]
 1a8:	ldur	x10, [x29, #-24]
 1ac:	ldr	x11, [sp, #72]
 1b0:	mul	x10, x11, x10
 1b4:	add	x8, x8, x10
 1b8:	str	x8, [x9, #16]
 1bc:	ldp	x29, x30, [sp, #192]
 1c0:	add	sp, sp, #0xd0
 1c4:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0x58                  	// #88
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	mov	x0, x8
  20:	mov	w9, wzr
  24:	mov	w1, w9
  28:	str	x8, [sp, #8]
  2c:	bl	0 <memset>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JEEEvPT_DpOT0_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoC2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	wzr, [x8]
  18:	add	x0, x8, #0x8
  1c:	str	x8, [sp]
  20:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2Ev>
  24:	ldr	x8, [sp]
  28:	add	x0, x8, #0x20
  2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  30:	ldr	x8, [sp]
  34:	add	x0, x8, #0x40
  38:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2Ev>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	str	x8, [x9, #8]
  18:	str	x8, [x9, #16]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_:

0000000000000000 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x58                  	// #88
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSB_SE_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_relocateEPS2_S5_S5_RS3_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE13_M_deallocateEPS2_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt3maxImERKT_S2_S2_:

0000000000000000 <_ZSt3maxImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #16]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3maxImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3maxImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x745d                	// #29789
  10:	movk	x8, #0x45d1, lsl #16
  14:	movk	x8, #0x5d17, lsl #32
  18:	movk	x8, #0x174, lsl #48
  1c:	sub	x9, x29, #0x10
  20:	add	x1, sp, #0x18
  24:	stur	x0, [x29, #-8]
  28:	stur	x8, [x29, #-16]
  2c:	ldur	x0, [x29, #-8]
  30:	str	x9, [sp, #16]
  34:	str	x1, [sp, #8]
  38:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>
  3c:	str	x0, [sp, #24]
  40:	ldr	x0, [sp, #16]
  44:	ldr	x1, [sp, #8]
  48:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE11_S_max_sizeERKS3_>
  4c:	ldr	x0, [x0]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZNKSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8max_sizeERKS3_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3minImERKT_S2_S2_:

0000000000000000 <_ZSt3minImERKT_S2_S2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #16]
   8:	str	x1, [sp, #8]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x8, [x8]
  14:	ldr	x9, [sp, #16]
  18:	ldr	x9, [x9]
  1c:	cmp	x8, x9
  20:	b.cs	30 <_ZSt3minImERKT_S2_S2_+0x30>  // b.hs, b.nlast
  24:	ldr	x8, [sp, #8]
  28:	str	x8, [sp, #24]
  2c:	b	38 <_ZSt3minImERKT_S2_S2_+0x38>
  30:	ldr	x8, [sp, #16]
  34:	str	x8, [sp, #24]
  38:	ldr	x0, [sp, #24]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x745d                	// #29789
   8:	movk	x8, #0x45d1, lsl #16
   c:	movk	x8, #0x5d17, lsl #32
  10:	movk	x8, #0x174, lsl #48
  14:	str	x0, [sp, #8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE8allocateERS3_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x58                  	// #88
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE14_S_do_relocateEPS2_S5_S5_RS3_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x58
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x58
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPN4llvm18BitstreamBlockInfo9BlockInfoES3_SaIS2_EET0_T_S6_S5_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPN4llvm18BitstreamBlockInfo9BlockInfoEET_S4_:

0000000000000000 <_ZSt12__niter_baseIPN4llvm18BitstreamBlockInfo9BlockInfoEET_S4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aIN4llvm18BitstreamBlockInfo9BlockInfoES2_SaIS2_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm18BitstreamBlockInfo9BlockInfoEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm18BitstreamBlockInfo9BlockInfoEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE9constructIS2_JS2_EEEvRS3_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt4moveIRN4llvm18BitstreamBlockInfo9BlockInfoEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm18BitstreamBlockInfo9BlockInfoEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE7destroyIS2_EEvRS3_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE9constructIS3_JS3_EEEvPT_DpOT0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt7forwardIN4llvm18BitstreamBlockInfo9BlockInfoEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm18BitstreamBlockInfo9BlockInfoEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoC2EOS1_:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2EOS1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	w10, [x9]
  20:	str	w10, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x9, [sp, #16]
  2c:	add	x1, x9, #0x8
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2EOS1_>
  38:	ldr	x8, [sp, #8]
  3c:	add	x0, x8, #0x20
  40:	ldr	x9, [sp, #16]
  44:	add	x1, x9, #0x20
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  4c:	ldr	x8, [sp, #8]
  50:	add	x0, x8, #0x40
  54:	ldr	x9, [sp, #16]
  58:	add	x1, x9, #0x40
  5c:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoC2EOS1_>
  60:	ldp	x29, x30, [sp, #32]
  64:	add	sp, sp, #0x30
  68:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EEC2EOS5_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #16]
  34:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_>
  38:	ldur	x0, [x29, #-16]
  3c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_Vector_implC2EOS6_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS4_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2EOS6_:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_Vector_impl_dataC2EOS6_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	ldr	x10, [x10]
  1c:	str	x10, [x9]
  20:	ldr	x10, [sp]
  24:	ldr	x10, [x10, #8]
  28:	str	x10, [x9, #8]
  2c:	ldr	x10, [sp]
  30:	ldr	x10, [x10, #16]
  34:	str	x10, [x9, #16]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #16]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9]
  50:	add	sp, sp, #0x10
  54:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EEC2EOS9_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #16]
  34:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_>
  38:	ldur	x0, [x29, #-16]
  3c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implC2EOSA_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS8_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSE_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS8_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOSE_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS7_:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2EOSA_:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_Vector_impl_dataC2EOSA_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	ldr	x10, [x10]
  1c:	str	x10, [x9]
  20:	ldr	x10, [sp]
  24:	ldr	x10, [x10, #8]
  28:	str	x10, [x9, #8]
  2c:	ldr	x10, [sp]
  30:	ldr	x10, [x10, #16]
  34:	str	x10, [x9, #16]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #16]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9]
  50:	add	sp, sp, #0x10
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS9_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEC2ERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE7destroyIS3_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfo9BlockInfoD2Ev:

0000000000000000 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x40
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD2Ev>
  20:	ldr	x8, [sp]
  24:	add	x0, x8, #0x20
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	bl	0 <_ZN4llvm18BitstreamBlockInfo9BlockInfoD2Ev>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_EvT_S9_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x28                  	// #40
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_:

0000000000000000 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvT_S9_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x28
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEEvT_SB_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_:

0000000000000000 <_ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt11__addressofISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_RS8_:

0000000000000000 <_ZSt11__addressofISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEPT_RS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp]
  24:	cbz	x8, 38 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m+0x38>
  28:	ldr	x1, [sp, #16]
  2c:	ldr	x2, [sp, #8]
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE13_M_deallocateEPS7_m>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE10deallocateERS8_PS7_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE10deallocateEPS8_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm18BitstreamBlockInfo9BlockInfoEEE10deallocateERS3_PS2_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE10deallocateEPS3_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEE10deallocateEPS3_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x58                  	// #88
  2c:	mneg	x11, x11, x12
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEmiEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPN4llvm18BitstreamBlockInfo9BlockInfoESt6vectorIS3_SaIS3_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE:

0000000000000000 <_ZSt7forwardIjEOT_RNSt16remove_referenceIS0_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IjRS5_Lb1EEEOT_OT0_:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IjRS5_Lb1EEEOT_OT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IjRS5_Lb1EEEOT_OT0_>
  28:	ldr	w9, [x0]
  2c:	ldr	x8, [sp, #16]
  30:	str	w9, [x8]
  34:	add	x0, x8, #0x8
  38:	ldr	x10, [sp, #24]
  3c:	str	x0, [sp, #8]
  40:	mov	x0, x10
  44:	bl	0 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2IjRS5_Lb1EEEOT_OT0_>
  48:	ldr	x8, [sp, #8]
  4c:	str	x0, [sp]
  50:	mov	x0, x8
  54:	ldr	x1, [sp]
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1ERKS4_>
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x40
  64:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldr	x0, [x8]
  18:	ldr	x1, [x8, #8]
  1c:	stur	x0, [x29, #-16]
  20:	mov	x0, x8
  24:	str	x8, [sp, #24]
  28:	str	x1, [sp, #16]
  2c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>
  30:	ldur	x8, [x29, #-16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #16]
  40:	ldr	x2, [sp, #8]
  44:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>
  48:	ldr	x0, [sp, #24]
  4c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E:

0000000000000000 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	bl	0 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoES2_EvT_S4_RSaIT0_E>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, #0x58                  	// #88
  10:	str	x0, [sp, #8]
  14:	ldr	x9, [sp, #8]
  18:	ldr	x1, [x9]
  1c:	ldr	x10, [x9, #16]
  20:	ldr	x11, [x9]
  24:	subs	x10, x10, x11
  28:	sdiv	x2, x10, x8
  2c:	mov	x0, x9
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>
  38:	ldr	x0, [sp]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EED2Ev>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_:

0000000000000000 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZSt8_DestroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEvT_S4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_:

0000000000000000 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_+0x40>  // b.none
  24:	ldr	x0, [sp, #8]
  28:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>
  2c:	bl	0 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_>
  30:	ldr	x8, [sp, #8]
  34:	add	x8, x8, #0x58
  38:	str	x8, [sp, #8]
  3c:	b	14 <_ZNSt12_Destroy_auxILb0EE9__destroyIPN4llvm18BitstreamBlockInfo9BlockInfoEEEvT_S6_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_:

0000000000000000 <_ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt8_DestroyIN4llvm18BitstreamBlockInfo9BlockInfoEEvPT_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD2Ev:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv:

0000000000000000 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldrb	w9, [x8, #8]
  18:	mov	w10, #0x1                   	// #1
  1c:	lsr	w9, w9, w10
  20:	and	w9, w9, w10
  24:	str	x8, [sp]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv+0x38>
  30:	ldr	x0, [sp]
  34:	bl	0 <_ZN4llvm8ExpectedINS_14BitstreamEntryEE15assertIsCheckedEv>
  38:	ldp	x29, x30, [sp, #16]
  3c:	add	sp, sp, #0x20
  40:	ret

Disassembly of section .text._ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  10:	add	x1, x1, #0x0
  14:	stur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-8]
  1c:	stur	x1, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	bl	0 <_ZN4llvm4dbgsEv>
  28:	ldur	x1, [x29, #-16]
  2c:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  30:	ldr	x8, [sp, #24]
  34:	ldrb	w9, [x8, #8]
  38:	and	w9, w9, #0x1
  3c:	tbnz	w9, #0, 44 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv+0x44>
  40:	b	8c <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv+0x8c>
  44:	bl	0 <_ZN4llvm4dbgsEv>
  48:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  4c:	add	x1, x1, #0x0
  50:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  54:	ldr	x8, [sp, #24]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  60:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  64:	str	x0, [sp, #16]
  68:	bl	0 <_ZN4llvm4dbgsEv>
  6c:	ldr	x8, [sp, #16]
  70:	ldr	x9, [x8]
  74:	ldr	x9, [x9, #16]
  78:	str	x0, [sp, #8]
  7c:	mov	x0, x8
  80:	ldr	x1, [sp, #8]
  84:	blr	x9
  88:	b	9c <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv+0x9c>
  8c:	bl	0 <_ZN4llvm4dbgsEv>
  90:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  94:	add	x1, x1, #0x0
  98:	bl	0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE22fatalUncheckedExpectedEv>
  9c:	bl	0 <abort>

Disassembly of section .text._ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #8]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x44>
  40:	b	48 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x48>
  44:	b	68 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x281                 	// #641
  5c:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_14BitstreamEntryEE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	mov	x8, #0xffffffff            	// #4294967295
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x10, [x29, #-16]
  20:	cmp	x10, x8
  24:	str	x9, [sp, #32]
  28:	b.ls	40 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm+0x40>  // b.plast
  2c:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  30:	add	x0, x0, #0x0
  34:	mov	w8, #0x1                   	// #1
  38:	and	w1, w8, #0x1
  3c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  40:	ldr	x0, [sp, #32]
  44:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  48:	add	x0, x0, #0x2
  4c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  50:	sub	x8, x29, #0x18
  54:	stur	x0, [x29, #-24]
  58:	mov	x0, x8
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  64:	sub	x1, x29, #0x20
  68:	mov	x8, #0xffffffff            	// #4294967295
  6c:	stur	x8, [x29, #-32]
  70:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  74:	ldr	x8, [x0]
  78:	stur	x8, [x29, #-24]
  7c:	ldur	x8, [x29, #-24]
  80:	mov	x9, #0x20                  	// #32
  84:	mul	x0, x8, x9
  88:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  8c:	str	x0, [sp, #40]
  90:	ldr	x0, [sp, #32]
  94:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  98:	ldr	x8, [sp, #32]
  9c:	str	x0, [sp, #24]
  a0:	mov	x0, x8
  a4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  a8:	ldr	x2, [sp, #40]
  ac:	ldr	x1, [sp, #24]
  b0:	str	x0, [sp, #16]
  b4:	mov	x0, x1
  b8:	ldr	x1, [sp, #16]
  bc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  c8:	ldr	x8, [sp, #32]
  cc:	str	x0, [sp, #8]
  d0:	mov	x0, x8
  d4:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  d8:	ldr	x1, [sp, #8]
  dc:	str	x0, [sp]
  e0:	mov	x0, x1
  e4:	ldr	x1, [sp]
  e8:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  ec:	ldr	x0, [sp, #32]
  f0:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
  f4:	tbnz	w0, #0, 104 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm+0x104>
  f8:	ldr	x0, [sp, #32]
  fc:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE4growEm>
 100:	bl	0 <free>
 104:	ldr	x8, [sp, #40]
 108:	ldr	x9, [sp, #32]
 10c:	str	x8, [x9]
 110:	ldur	x8, [x29, #-24]
 114:	str	w8, [x9, #12]
 118:	ldp	x29, x30, [sp, #80]
 11c:	add	sp, sp, #0x60
 120:	ret

Disassembly of section .text._ZSt4moveIRN4llvm15BitstreamCursor5BlockEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRN4llvm15BitstreamCursor5BlockEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15BitstreamCursor5BlockC2EOS1_:

0000000000000000 <_ZN4llvm15BitstreamCursor5BlockC2EOS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	ldr	w10, [x9]
  20:	str	w10, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x8, [sp]
  2c:	add	x1, x8, #0x8
  30:	bl	0 <_ZN4llvm15BitstreamCursor5BlockC2EOS1_>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm12NextPowerOf2Em:

0000000000000000 <_ZN4llvm12NextPowerOf2Em>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	orr	x8, x9, x8, lsr #1
  14:	str	x8, [sp, #8]
  18:	ldr	x8, [sp, #8]
  1c:	ldr	x9, [sp, #8]
  20:	orr	x8, x9, x8, lsr #2
  24:	str	x8, [sp, #8]
  28:	ldr	x8, [sp, #8]
  2c:	ldr	x9, [sp, #8]
  30:	orr	x8, x9, x8, lsr #4
  34:	str	x8, [sp, #8]
  38:	ldr	x8, [sp, #8]
  3c:	ldr	x9, [sp, #8]
  40:	orr	x8, x9, x8, lsr #8
  44:	str	x8, [sp, #8]
  48:	ldr	x8, [sp, #8]
  4c:	ldr	x9, [sp, #8]
  50:	orr	x8, x9, x8, lsr #16
  54:	str	x8, [sp, #8]
  58:	ldr	x8, [sp, #8]
  5c:	ldr	x9, [sp, #8]
  60:	orr	x8, x9, x8, lsr #32
  64:	str	x8, [sp, #8]
  68:	ldr	x8, [sp, #8]
  6c:	add	x0, x8, #0x1
  70:	add	sp, sp, #0x10
  74:	ret

Disassembly of section .text._ZN4llvm11safe_mallocEm:

0000000000000000 <_ZN4llvm11safe_mallocEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	str	x0, [sp, #16]
  10:	ldr	x0, [sp, #16]
  14:	bl	0 <malloc>
  18:	str	x0, [sp, #8]
  1c:	ldr	x8, [sp, #8]
  20:	cbnz	x8, 50 <_ZN4llvm11safe_mallocEm+0x50>
  24:	ldr	x8, [sp, #16]
  28:	cbnz	x8, 3c <_ZN4llvm11safe_mallocEm+0x3c>
  2c:	mov	x0, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm11safe_mallocEm>
  34:	stur	x0, [x29, #-8]
  38:	b	58 <_ZN4llvm11safe_mallocEm+0x58>
  3c:	adrp	x0, 0 <_ZN4llvm11safe_mallocEm>
  40:	add	x0, x0, #0x0
  44:	mov	w8, #0x1                   	// #1
  48:	and	w1, w8, #0x1
  4c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  50:	ldr	x8, [sp, #8]
  54:	stur	x8, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #32]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  20:	str	x0, [sp, #16]
  24:	ldur	x0, [x29, #-16]
  28:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  2c:	str	x0, [sp, #8]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE18uninitialized_moveIPS2_S5_EEvT_S6_T0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	cmp	x8, x9
  20:	b.eq	40 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_+0x40>  // b.none
  24:	ldr	x8, [sp]
  28:	mov	x9, #0xffffffffffffffe0    	// #-32
  2c:	add	x8, x8, x9
  30:	str	x8, [sp]
  34:	ldr	x0, [sp]
  38:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_>
  3c:	b	14 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitstreamCursor5BlockELb0EE13destroy_rangeEPS2_S4_+0x14>
  40:	ldp	x29, x30, [sp, #16]
  44:	add	sp, sp, #0x20
  48:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES4_ET0_T_S7_S6_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_:

0000000000000000 <_ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPN4llvm15BitstreamCursor5BlockEESt13move_iteratorIT_ES5_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x20
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPN4llvm15BitstreamCursor5BlockEES6_EET0_T_S9_S8_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructIN4llvm15BitstreamCursor5BlockEJS2_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZSt11__addressofIN4llvm15BitstreamCursor5BlockEEPT_RS3_:

0000000000000000 <_ZSt11__addressofIN4llvm15BitstreamCursor5BlockEEPT_RS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x20
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_:

0000000000000000 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPN4llvm15BitstreamCursor5BlockEEbRKSt13move_iteratorIT_ES8_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIN4llvm15BitstreamCursor5BlockEEOT_RNSt16remove_referenceIS3_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm15BitstreamCursor5BlockEEOT_RNSt16remove_referenceIS3_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEC2ES3_:

0000000000000000 <_ZNSt13move_iteratorIPN4llvm15BitstreamCursor5BlockEEC2ES3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitstreamCursor5BlockEvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_:

0000000000000000 <_ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN9__gnu_cxx14__alloc_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEES4_E10_S_on_swapERS5_S7_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_:

0000000000000000 <_ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	ldrb	w2, [sp, #15]
  20:	bl	0 <_ZSt15__alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZSt18__do_alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb0EE:

0000000000000000 <_ZSt18__do_alloc_on_swapISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEEvRT_S6_St17integral_constantIbLb0EE>:
   0:	sub	sp, sp, #0x20
   4:	strb	w2, [sp, #31]
   8:	str	x0, [sp, #16]
   c:	str	x1, [sp, #8]
  10:	add	sp, sp, #0x20
  14:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS5_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS6_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEC2ERKS6_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_:

0000000000000000 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSD_SG_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE6cbeginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sub	x8, x29, #0x10
  10:	stur	x1, [x29, #-8]
  14:	stur	x2, [x29, #-16]
  18:	stur	x3, [x29, #-24]
  1c:	sturb	w4, [x29, #-25]
  20:	str	x0, [sp, #40]
  24:	ldr	x0, [sp, #40]
  28:	ldur	x9, [x29, #-8]
  2c:	str	x9, [sp, #32]
  30:	ldur	x9, [x29, #-16]
  34:	str	x9, [sp, #24]
  38:	ldur	x9, [x29, #-24]
  3c:	str	x9, [sp, #16]
  40:	str	x0, [sp]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>
  4c:	ldr	x1, [sp, #32]
  50:	ldr	x2, [sp, #24]
  54:	ldr	x3, [sp, #16]
  58:	ldrb	w4, [sp, #15]
  5c:	ldr	x0, [sp]
  60:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE18_M_insert_dispatchIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St12__false_type>
  64:	ldp	x29, x30, [sp, #80]
  68:	add	sp, sp, #0x60
  6c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x10                  	// #16
  2c:	mul	x11, x12, x11
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEplEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>:
   0:	sub	sp, sp, #0x1e0
   4:	stp	x29, x30, [sp, #448]
   8:	str	x28, [sp, #464]
   c:	add	x29, sp, #0x1c0
  10:	sub	x8, x29, #0x10
  14:	sub	x9, x29, #0x18
  18:	stur	x1, [x29, #-8]
  1c:	stur	x2, [x29, #-16]
  20:	stur	x3, [x29, #-24]
  24:	sturb	w4, [x29, #-25]
  28:	stur	x0, [x29, #-40]
  2c:	ldur	x10, [x29, #-40]
  30:	mov	x0, x8
  34:	mov	x1, x9
  38:	str	x10, [sp, #224]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  40:	tbnz	w0, #0, 48 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x48>
  44:	b	44c <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x44c>
  48:	ldur	x8, [x29, #-16]
  4c:	stur	x8, [x29, #-56]
  50:	ldur	x8, [x29, #-24]
  54:	stur	x8, [x29, #-64]
  58:	ldur	x0, [x29, #-56]
  5c:	ldur	x1, [x29, #-64]
  60:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  64:	stur	x0, [x29, #-48]
  68:	ldr	x8, [sp, #224]
  6c:	ldr	x9, [x8, #16]
  70:	ldr	x10, [x8, #8]
  74:	subs	x9, x9, x10
  78:	mov	x10, #0x10                  	// #16
  7c:	sdiv	x9, x9, x10
  80:	ldur	x10, [x29, #-48]
  84:	cmp	x9, x10
  88:	b.cc	2b0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x2b0>  // b.lo, b.ul, b.last
  8c:	ldr	x0, [sp, #224]
  90:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  94:	sub	x8, x29, #0x50
  98:	stur	x0, [x29, #-80]
  9c:	mov	x0, x8
  a0:	sub	x1, x29, #0x8
  a4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
  a8:	stur	x0, [x29, #-72]
  ac:	ldr	x8, [sp, #224]
  b0:	ldr	x9, [x8, #8]
  b4:	stur	x9, [x29, #-88]
  b8:	ldur	x9, [x29, #-72]
  bc:	ldur	x10, [x29, #-48]
  c0:	cmp	x9, x10
  c4:	b.ls	198 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x198>  // b.plast
  c8:	ldr	x8, [sp, #224]
  cc:	ldr	x9, [x8, #8]
  d0:	ldur	x10, [x29, #-48]
  d4:	mov	x11, #0x10                  	// #16
  d8:	mneg	x10, x10, x11
  dc:	add	x0, x9, x10
  e0:	ldr	x1, [x8, #8]
  e4:	ldr	x2, [x8, #8]
  e8:	str	x0, [sp, #216]
  ec:	mov	x0, x8
  f0:	str	x11, [sp, #208]
  f4:	str	x1, [sp, #200]
  f8:	str	x2, [sp, #192]
  fc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 100:	ldr	x8, [sp, #216]
 104:	str	x0, [sp, #184]
 108:	mov	x0, x8
 10c:	ldr	x1, [sp, #200]
 110:	ldr	x2, [sp, #192]
 114:	ldr	x3, [sp, #184]
 118:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 11c:	ldur	x8, [x29, #-48]
 120:	ldr	x9, [sp, #224]
 124:	ldr	x10, [x9, #8]
 128:	ldr	x11, [sp, #208]
 12c:	mul	x8, x11, x8
 130:	add	x8, x10, x8
 134:	str	x8, [x9, #8]
 138:	sub	x8, x29, #0x8
 13c:	mov	x0, x8
 140:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 144:	ldr	x0, [x0]
 148:	ldur	x8, [x29, #-88]
 14c:	ldur	x9, [x29, #-48]
 150:	ldr	x10, [sp, #208]
 154:	mneg	x9, x9, x10
 158:	add	x1, x8, x9
 15c:	ldur	x2, [x29, #-88]
 160:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 164:	ldur	x8, [x29, #-16]
 168:	stur	x8, [x29, #-96]
 16c:	ldur	x8, [x29, #-24]
 170:	stur	x8, [x29, #-104]
 174:	ldur	x8, [x29, #-8]
 178:	stur	x8, [x29, #-112]
 17c:	ldur	x8, [x29, #-96]
 180:	ldur	x1, [x29, #-104]
 184:	ldur	x2, [x29, #-112]
 188:	mov	x0, x8
 18c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 190:	stur	x0, [x29, #-120]
 194:	b	2ac <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x2ac>
 198:	ldur	x8, [x29, #-16]
 19c:	sub	x0, x29, #0x80
 1a0:	stur	x8, [x29, #-128]
 1a4:	ldur	x1, [x29, #-72]
 1a8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1ac:	ldur	x8, [x29, #-128]
 1b0:	stur	x8, [x29, #-136]
 1b4:	ldur	x8, [x29, #-24]
 1b8:	stur	x8, [x29, #-144]
 1bc:	ldr	x8, [sp, #224]
 1c0:	ldr	x2, [x8, #8]
 1c4:	mov	x0, x8
 1c8:	str	x2, [sp, #176]
 1cc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1d0:	ldur	x8, [x29, #-136]
 1d4:	ldur	x1, [x29, #-144]
 1d8:	str	x0, [sp, #168]
 1dc:	mov	x0, x8
 1e0:	ldr	x2, [sp, #176]
 1e4:	ldr	x3, [sp, #168]
 1e8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 1ec:	ldur	x8, [x29, #-48]
 1f0:	ldur	x9, [x29, #-72]
 1f4:	subs	x8, x8, x9
 1f8:	ldr	x9, [sp, #224]
 1fc:	ldr	x10, [x9, #8]
 200:	mov	x11, #0x10                  	// #16
 204:	mul	x8, x11, x8
 208:	add	x8, x10, x8
 20c:	str	x8, [x9, #8]
 210:	sub	x8, x29, #0x8
 214:	mov	x0, x8
 218:	str	x11, [sp, #160]
 21c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 220:	ldr	x0, [x0]
 224:	ldur	x1, [x29, #-88]
 228:	ldr	x8, [sp, #224]
 22c:	ldr	x2, [x8, #8]
 230:	str	x0, [sp, #152]
 234:	mov	x0, x8
 238:	str	x1, [sp, #144]
 23c:	str	x2, [sp, #136]
 240:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 244:	ldr	x8, [sp, #152]
 248:	str	x0, [sp, #128]
 24c:	mov	x0, x8
 250:	ldr	x1, [sp, #144]
 254:	ldr	x2, [sp, #136]
 258:	ldr	x3, [sp, #128]
 25c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 260:	ldur	x8, [x29, #-72]
 264:	ldr	x9, [sp, #224]
 268:	ldr	x10, [x9, #8]
 26c:	ldr	x11, [sp, #160]
 270:	mul	x8, x11, x8
 274:	add	x8, x10, x8
 278:	str	x8, [x9, #8]
 27c:	ldur	x8, [x29, #-16]
 280:	stur	x8, [x29, #-152]
 284:	ldur	x8, [x29, #-128]
 288:	stur	x8, [x29, #-160]
 28c:	ldur	x8, [x29, #-8]
 290:	stur	x8, [x29, #-168]
 294:	ldur	x8, [x29, #-152]
 298:	ldur	x1, [x29, #-160]
 29c:	ldur	x2, [x29, #-168]
 2a0:	mov	x0, x8
 2a4:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2a8:	stur	x0, [x29, #-176]
 2ac:	b	44c <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag+0x44c>
 2b0:	ldur	x1, [x29, #-48]
 2b4:	ldr	x0, [sp, #224]
 2b8:	adrp	x2, 0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2bc:	add	x2, x2, #0x0
 2c0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2c4:	stur	x0, [x29, #-184]
 2c8:	ldur	x1, [x29, #-184]
 2cc:	ldr	x0, [sp, #224]
 2d0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2d4:	stur	x0, [x29, #-192]
 2d8:	ldur	x8, [x29, #-192]
 2dc:	stur	x8, [x29, #-200]
 2e0:	ldr	x8, [sp, #224]
 2e4:	ldr	x0, [x8]
 2e8:	sub	x9, x29, #0x8
 2ec:	str	x0, [sp, #120]
 2f0:	mov	x0, x9
 2f4:	str	x9, [sp, #112]
 2f8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 2fc:	ldr	x1, [x0]
 300:	ldur	x2, [x29, #-192]
 304:	ldr	x0, [sp, #224]
 308:	str	x1, [sp, #104]
 30c:	str	x2, [sp, #96]
 310:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 314:	ldr	x8, [sp, #120]
 318:	str	x0, [sp, #88]
 31c:	mov	x0, x8
 320:	ldr	x1, [sp, #104]
 324:	ldr	x2, [sp, #96]
 328:	ldr	x3, [sp, #88]
 32c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 330:	stur	x0, [x29, #-200]
 334:	ldur	x8, [x29, #-16]
 338:	stur	x8, [x29, #-208]
 33c:	ldur	x8, [x29, #-24]
 340:	stur	x8, [x29, #-216]
 344:	ldur	x2, [x29, #-200]
 348:	ldr	x0, [sp, #224]
 34c:	str	x2, [sp, #80]
 350:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 354:	ldur	x8, [x29, #-208]
 358:	ldur	x1, [x29, #-216]
 35c:	str	x0, [sp, #72]
 360:	mov	x0, x8
 364:	ldr	x2, [sp, #80]
 368:	ldr	x3, [sp, #72]
 36c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 370:	stur	x0, [x29, #-200]
 374:	ldr	x0, [sp, #112]
 378:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 37c:	ldr	x0, [x0]
 380:	ldr	x8, [sp, #224]
 384:	ldr	x1, [x8, #8]
 388:	ldur	x2, [x29, #-200]
 38c:	str	x0, [sp, #64]
 390:	mov	x0, x8
 394:	str	x1, [sp, #56]
 398:	str	x2, [sp, #48]
 39c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 3a0:	ldr	x8, [sp, #64]
 3a4:	str	x0, [sp, #40]
 3a8:	mov	x0, x8
 3ac:	ldr	x1, [sp, #56]
 3b0:	ldr	x2, [sp, #48]
 3b4:	ldr	x3, [sp, #40]
 3b8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 3bc:	stur	x0, [x29, #-200]
 3c0:	ldr	x8, [sp, #224]
 3c4:	ldr	x0, [x8]
 3c8:	ldr	x1, [x8, #8]
 3cc:	str	x0, [sp, #32]
 3d0:	mov	x0, x8
 3d4:	str	x1, [sp, #24]
 3d8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 3dc:	ldr	x8, [sp, #32]
 3e0:	str	x0, [sp, #16]
 3e4:	mov	x0, x8
 3e8:	ldr	x1, [sp, #24]
 3ec:	ldr	x2, [sp, #16]
 3f0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 3f4:	ldr	x8, [sp, #224]
 3f8:	ldr	x1, [x8]
 3fc:	mov	x9, #0x10                  	// #16
 400:	ldr	x10, [x8, #16]
 404:	ldr	x11, [x8]
 408:	subs	x10, x10, x11
 40c:	mov	x11, #0x10                  	// #16
 410:	sdiv	x2, x10, x11
 414:	mov	x0, x8
 418:	str	x9, [sp, #8]
 41c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE15_M_range_insertIN9__gnu_cxx17__normal_iteratorIPKS3_S5_EEEEvNS8_IPS3_S5_EET_SE_St20forward_iterator_tag>
 420:	ldur	x8, [x29, #-192]
 424:	ldr	x9, [sp, #224]
 428:	str	x8, [x9]
 42c:	ldur	x8, [x29, #-200]
 430:	str	x8, [x9, #8]
 434:	ldur	x8, [x29, #-192]
 438:	ldur	x10, [x29, #-184]
 43c:	ldr	x11, [sp, #8]
 440:	mul	x10, x11, x10
 444:	add	x8, x8, x10
 448:	str	x8, [x9, #16]
 44c:	ldr	x28, [sp, #464]
 450:	ldp	x29, x30, [sp, #448]
 454:	add	sp, sp, #0x1e0
 458:	ret

Disassembly of section .text._ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSD_:

0000000000000000 <_ZSt19__iterator_categoryIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E17iterator_categoryERKSD_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_:

0000000000000000 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  1c:	ldr	x8, [x0]
  20:	ldr	x0, [sp, #16]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZN9__gnu_cxxneIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEEbRKNS_17__normal_iteratorIT_T0_EESF_>
  2c:	ldr	x8, [x0]
  30:	ldr	x9, [sp, #8]
  34:	cmp	x9, x8
  38:	cset	w10, ne  // ne = any
  3c:	and	w0, w10, #0x1
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_:

0000000000000000 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	str	x9, [sp, #24]
  20:	ldur	x9, [x29, #-16]
  24:	str	x9, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>
  30:	ldr	x0, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	ldrb	w2, [sp, #15]
  3c:	bl	0 <_ZSt8distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSC_SF_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	str	x0, [sp, #8]
  28:	ldur	x0, [x29, #-16]
  2c:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	str	x0, [sp]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x3, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt22__uninitialized_move_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_:

0000000000000000 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  30:	ldr	x2, [sp, #24]
  34:	ldr	x1, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x1
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt13move_backwardIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET0_T_S6_S5_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_:

0000000000000000 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x8, [sp, #32]
  20:	ldr	x0, [sp, #32]
  24:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  28:	str	x0, [sp, #40]
  2c:	ldur	x8, [x29, #-24]
  30:	str	x8, [sp, #16]
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  3c:	str	x0, [sp, #24]
  40:	ldur	x8, [x29, #-32]
  44:	str	x8, [sp, #8]
  48:	ldr	x0, [sp, #40]
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #8]
  54:	bl	0 <_ZSt4copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET0_T_SF_SE_>
  58:	stur	x0, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #80]
  64:	add	sp, sp, #0x60
  68:	ret

Disassembly of section .text._ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_:

0000000000000000 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-16]
  18:	str	x8, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	ldr	x1, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	str	x0, [sp, #8]
  2c:	mov	x0, x8
  30:	str	x1, [sp]
  34:	bl	0 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>
  38:	ldrb	w2, [sp, #23]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt7advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEmEvRT_T0_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x8, [sp]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt22__uninitialized_copy_aIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_S5_ET0_T_SE_SD_RSaIT1_E>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	str	x0, [sp, #8]
  28:	ldur	x0, [x29, #-16]
  2c:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  30:	str	x0, [sp]
  34:	ldr	x2, [sp, #24]
  38:	ldr	x3, [sp, #16]
  3c:	ldr	x0, [sp, #8]
  40:	ldr	x1, [sp]
  44:	bl	0 <_ZSt34__uninitialized_move_if_noexcept_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag:

0000000000000000 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	add	x9, sp, #0x10
  14:	stur	x0, [x29, #-8]
  18:	str	x1, [sp, #16]
  1c:	strb	w2, [sp, #15]
  20:	mov	x0, x9
  24:	mov	x1, x8
  28:	bl	0 <_ZSt10__distanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEENSt15iterator_traitsIT_E15difference_typeESD_SD_St26random_access_iterator_tag>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E:

0000000000000000 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x8, [x29, #-8]
  20:	str	x8, [sp, #8]
  24:	ldur	x8, [x29, #-16]
  28:	str	x8, [sp]
  2c:	ldr	x2, [sp, #24]
  30:	ldr	x0, [sp, #8]
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt22__uninitialized_copy_aISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_S4_ET0_T_S8_S7_RSaIT1_E>
  3c:	ldp	x29, x30, [sp, #48]
  40:	add	sp, sp, #0x40
  44:	ret

Disassembly of section .text._ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_:

0000000000000000 <_ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt18make_move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEESt13move_iteratorIT_ES6_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_:

0000000000000000 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES5_ET0_T_S8_S7_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyISt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEES7_EET0_T_SA_S9_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZStneIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  20:	eor	w8, w0, #0x1
  24:	and	w0, w8, #0x1
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJS3_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEdeEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEppEv:

0000000000000000 <_ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x10
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_:

0000000000000000 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	bl	0 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  1c:	ldr	x8, [sp, #16]
  20:	str	x0, [sp, #8]
  24:	mov	x0, x8
  28:	bl	0 <_ZSteqIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEbRKSt13move_iteratorIT_ES9_>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	cset	w9, eq  // eq = none
  38:	and	w0, w9, #0x1
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEE4baseEv:

0000000000000000 <_ZNKSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardISt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardISt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2EOS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2EOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2EOS2_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2EOS2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2Ev:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	str	x8, [x9]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EE7_M_swapERS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EE7_M_swapERS2_>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	ldr	x8, [sp, #24]
  10:	ldr	x9, [sp, #16]
  14:	ldr	x9, [x9]
  18:	str	x9, [sp, #8]
  1c:	ldr	x9, [x8]
  20:	ldr	x10, [sp, #16]
  24:	str	x9, [x10]
  28:	ldr	x9, [sp, #8]
  2c:	str	x9, [x8]
  30:	add	sp, sp, #0x20
  34:	ret

Disassembly of section .text._ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ES4_:

0000000000000000 <_ZNSt13move_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEEC2ES4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	str	x9, [x8]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_:

0000000000000000 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x18
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	stur	x2, [x29, #-24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #32]
  24:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  28:	ldur	x8, [x29, #-16]
  2c:	str	x0, [sp, #24]
  30:	mov	x0, x8
  34:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  38:	ldur	x8, [x29, #-24]
  3c:	str	x0, [sp, #16]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  60:	ldr	x8, [sp, #32]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt23__copy_move_backward_a2ILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZSt12__miter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_:

0000000000000000 <_ZSt12__miter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__niter_wrapIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_RKS5_S5_:

0000000000000000 <_ZSt12__niter_wrapIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_RKS5_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_:

0000000000000000 <_ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x0                   	// #0
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt22__copy_move_backward_aILb1EPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_ET1_T0_S6_S5_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_:

0000000000000000 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEEET_S5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp, #16]
  30:	ldr	x8, [sp, #16]
  34:	cmp	x8, #0x0
  38:	cset	w9, le
  3c:	tbnz	w9, #0, 8c <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_+0x8c>
  40:	ldur	x8, [x29, #-16]
  44:	mov	x9, #0xfffffffffffffff0    	// #-16
  48:	add	x8, x8, x9
  4c:	stur	x8, [x29, #-16]
  50:	mov	x0, x8
  54:	str	x9, [sp, #8]
  58:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>
  5c:	ldr	x8, [sp, #24]
  60:	ldr	x9, [sp, #8]
  64:	add	x8, x8, x9
  68:	str	x8, [sp, #24]
  6c:	str	x0, [sp]
  70:	mov	x0, x8
  74:	ldr	x1, [sp]
  78:	bl	0 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_>
  7c:	ldr	x8, [sp, #16]
  80:	subs	x8, x8, #0x1
  84:	str	x8, [sp, #16]
  88:	b	30 <_ZNSt20__copy_move_backwardILb1ELb0ESt26random_access_iterator_tagE13__copy_move_bIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES7_EET0_T_S9_S8_+0x30>
  8c:	ldr	x0, [sp, #24]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x40
  98:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x0, [sp, #16]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>
  24:	ldr	x8, [sp, #8]
  28:	str	x0, [sp]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp]
  34:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSEOS2_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	add	x8, sp, #0x20
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  40:	ldr	x0, [sp, #24]
  44:	ldr	x1, [sp, #16]
  48:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  4c:	ldr	x0, [sp, #24]
  50:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSEOS4_>
  54:	ldr	x0, [sp, #16]
  58:	ldp	x29, x30, [sp, #64]
  5c:	add	sp, sp, #0x50
  60:	ret

Disassembly of section .text._ZSt4moveIRSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEEONSt16remove_referenceIT_E4typeEOS8_:

0000000000000000 <_ZSt4moveIRSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEEONSt16remove_referenceIT_E4typeEOS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2EOS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2EOS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x9, [x29, #-8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	str	x10, [x9]
  28:	add	x0, x9, #0x8
  2c:	str	x8, [sp, #8]
  30:	str	x9, [sp]
  34:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2EOS4_>
  38:	ldr	x8, [sp]
  3c:	add	x0, x8, #0x8
  40:	ldr	x9, [sp, #16]
  44:	add	x1, x9, #0x8
  48:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2EOS4_>
  4c:	ldr	x8, [sp, #16]
  50:	ldr	x9, [sp, #8]
  54:	str	x9, [x8]
  58:	ldp	x29, x30, [sp, #32]
  5c:	add	sp, sp, #0x30
  60:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>
  28:	ldr	x8, [sp, #8]
  2c:	add	x0, x8, #0x8
  30:	ldr	x9, [sp, #16]
  34:	add	x1, x9, #0x8
  38:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE4swapERS4_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EED2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_:

0000000000000000 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	add	x8, sp, #0x8
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp]
  20:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  24:	ldr	x8, [x0]
  28:	str	x8, [sp, #8]
  2c:	ldr	x0, [sp, #16]
  30:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  34:	ldr	x8, [x0]
  38:	ldur	x9, [x29, #-8]
  3c:	str	x8, [x9]
  40:	ldr	x0, [sp]
  44:	bl	0 <_ZSt4swapIPN4llvm13BitCodeAbbrevEENSt9enable_ifIXsr6__and_ISt6__not_ISt15__is_tuple_likeIT_EESt21is_move_constructibleIS6_ESt18is_move_assignableIS6_EEE5valueEvE4typeERS6_SF_>
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [sp, #16]
  50:	str	x8, [x9]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x30
  5c:	ret

Disassembly of section .text._ZSt4moveIRPN4llvm13BitCodeAbbrevEEONSt16remove_referenceIT_E4typeEOS5_:

0000000000000000 <_ZSt4moveIRPN4llvm13BitCodeAbbrevEEONSt16remove_referenceIT_E4typeEOS5_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_:

0000000000000000 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-16]
  10:	stur	x1, [x29, #-24]
  14:	stur	x2, [x29, #-32]
  18:	ldur	x8, [x29, #-32]
  1c:	stur	x8, [x29, #-40]
  20:	ldur	x8, [x29, #-16]
  24:	str	x8, [sp, #48]
  28:	ldr	x0, [sp, #48]
  2c:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  30:	ldur	x8, [x29, #-24]
  34:	str	x8, [sp, #40]
  38:	ldr	x8, [sp, #40]
  3c:	str	x0, [sp, #24]
  40:	mov	x0, x8
  44:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  48:	ldur	x8, [x29, #-32]
  4c:	str	x8, [sp, #32]
  50:	ldr	x8, [sp, #32]
  54:	str	x0, [sp, #16]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  60:	ldr	x1, [sp, #24]
  64:	str	x0, [sp, #8]
  68:	mov	x0, x1
  6c:	ldr	x1, [sp, #16]
  70:	ldr	x2, [sp, #8]
  74:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  78:	ldur	x8, [x29, #-40]
  7c:	str	x0, [sp]
  80:	mov	x0, x8
  84:	ldr	x1, [sp]
  88:	bl	0 <_ZSt14__copy_move_a2ILb0EN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEENS1_IPS5_SA_EEET1_T0_SF_SE_>
  8c:	stur	x0, [x29, #-8]
  90:	ldur	x0, [x29, #-8]
  94:	ldp	x29, x30, [sp, #96]
  98:	add	sp, sp, #0x70
  9c:	ret

Disassembly of section .text._ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEET_SC_:

0000000000000000 <_ZSt12__miter_baseIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEET_SC_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp]
   8:	ldr	x8, [sp]
   c:	str	x8, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_:

0000000000000000 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	mov	x8, #0x10                  	// #16
  10:	sub	x9, x29, #0x10
  14:	stur	x0, [x29, #-16]
  18:	stur	x1, [x29, #-24]
  1c:	ldur	x10, [x29, #-24]
  20:	ldur	x11, [x29, #-16]
  24:	str	x11, [sp, #32]
  28:	ldr	x0, [sp, #32]
  2c:	str	x8, [sp, #24]
  30:	str	x9, [sp, #16]
  34:	str	x10, [sp, #8]
  38:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>
  3c:	ldr	x8, [sp, #8]
  40:	subs	x9, x8, x0
  44:	ldr	x10, [sp, #24]
  48:	sdiv	x1, x9, x10
  4c:	ldr	x0, [sp, #16]
  50:	bl	0 <_ZSt12__niter_wrapIN9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEES6_ET_SB_T0_>
  54:	stur	x0, [x29, #-8]
  58:	ldur	x0, [x29, #-8]
  5c:	ldp	x29, x30, [sp, #64]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_:

0000000000000000 <_ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x0                   	// #0
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt13__copy_move_aILb0EPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS3_ET1_T0_S8_S7_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZSt12__niter_baseIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS9_T0_EE>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE:

0000000000000000 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZSt12__niter_baseIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS3_SaIS3_EEET_N9__gnu_cxx17__normal_iteratorIS8_T0_EE>
  1c:	ldr	x0, [x0]
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_:

0000000000000000 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x10                  	// #16
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	ldr	x9, [sp, #16]
  20:	ldur	x10, [x29, #-8]
  24:	subs	x9, x9, x10
  28:	sdiv	x8, x9, x8
  2c:	str	x8, [sp]
  30:	ldr	x8, [sp]
  34:	cmp	x8, #0x0
  38:	cset	w9, le
  3c:	tbnz	w9, #0, 74 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_+0x74>
  40:	ldur	x1, [x29, #-8]
  44:	ldr	x0, [sp, #8]
  48:	bl	0 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_>
  4c:	ldur	x8, [x29, #-8]
  50:	add	x8, x8, #0x10
  54:	stur	x8, [x29, #-8]
  58:	ldr	x8, [sp, #8]
  5c:	add	x8, x8, #0x10
  60:	str	x8, [sp, #8]
  64:	ldr	x8, [sp]
  68:	subs	x8, x8, #0x1
  6c:	str	x8, [sp]
  70:	b	30 <_ZNSt11__copy_moveILb0ELb0ESt26random_access_iterator_tagE8__copy_mIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEEPS6_EET0_T_SB_SA_+0x30>
  74:	ldr	x0, [sp, #8]
  78:	ldp	x29, x30, [sp, #32]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x1, [sp, #16]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #8]
  24:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEaSERKS2_>
  28:	ldr	x8, [sp, #8]
  2c:	mov	x0, x8
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x9, [sp, #16]
  2c:	add	x1, x9, #0x8
  30:	str	x8, [sp, #8]
  34:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEaSERKS4_>
  38:	ldr	x8, [sp, #8]
  3c:	mov	x0, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [sp, #8]
  24:	ldr	x9, [sp, #8]
  28:	ldr	x10, [x8]
  2c:	cmp	x9, x10
  30:	str	x8, [sp]
  34:	b.eq	6c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x6c>  // b.none
  38:	ldr	x8, [sp, #8]
  3c:	cbz	x8, 48 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x48>
  40:	ldr	x0, [sp, #8]
  44:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>
  48:	ldr	x8, [sp]
  4c:	ldr	x9, [x8]
  50:	cbz	x9, 60 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_+0x60>
  54:	ldr	x8, [sp]
  58:	ldr	x0, [x8]
  5c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEaSERKS2_>
  60:	ldr	x8, [sp, #8]
  64:	ldr	x9, [sp]
  68:	str	x8, [x9]
  6c:	ldr	x0, [sp]
  70:	ldp	x29, x30, [sp, #32]
  74:	add	sp, sp, #0x30
  78:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x1                   	// #1
  10:	str	x0, [sp, #8]
  14:	ldr	x8, [sp, #8]
  18:	add	x0, x8, #0x8
  1c:	bl	0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE15_M_add_ref_copyEv>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sturb	w2, [x29, #-1]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	ldr	x1, [sp, #8]
  1c:	ldr	x0, [sp, #16]
  20:	bl	0 <_ZSt9__advanceIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEElEvRT_T0_St26random_access_iterator_tag>
  24:	ldp	x29, x30, [sp, #32]
  28:	add	sp, sp, #0x30
  2c:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEppEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEppEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	add	x9, x9, #0x10
  14:	str	x9, [x8]
  18:	mov	x0, x8
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmmEv:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmmEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x9, [x8]
  10:	mov	x10, #0xfffffffffffffff0    	// #-16
  14:	add	x9, x9, x10
  18:	str	x9, [x8]
  1c:	mov	x0, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEpLEl:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEpLEl>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x10, [x8]
  18:	mov	x11, #0x10                  	// #16
  1c:	mul	x9, x11, x9
  20:	add	x9, x10, x9
  24:	str	x9, [x8]
  28:	mov	x0, x8
  2c:	add	sp, sp, #0x10
  30:	ret

Disassembly of section .text._ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_:

0000000000000000 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	strb	w8, [sp, #23]
  20:	ldur	x9, [x29, #-8]
  24:	str	x9, [sp, #8]
  28:	ldur	x9, [x29, #-16]
  2c:	str	x9, [sp]
  30:	ldr	x2, [sp, #24]
  34:	ldr	x0, [sp, #8]
  38:	ldr	x1, [sp]
  3c:	bl	0 <_ZSt18uninitialized_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS5_SaIS5_EEEEPS5_ET0_T_SE_SD_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldr	x8, [sp, #24]
  1c:	str	x8, [sp, #16]
  20:	sub	x0, x29, #0x8
  24:	sub	x1, x29, #0x10
  28:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  2c:	tbnz	w0, #0, 34 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x34>
  30:	b	78 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x78>
  34:	ldr	x0, [sp, #16]
  38:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  3c:	sub	x8, x29, #0x8
  40:	str	x0, [sp, #8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  4c:	ldr	x1, [sp, #8]
  50:	str	x0, [sp]
  54:	mov	x0, x1
  58:	ldr	x1, [sp]
  5c:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_>
  68:	ldr	x8, [sp, #16]
  6c:	add	x8, x8, #0x10
  70:	str	x8, [sp, #16]
  74:	b	20 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIN9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS7_SaIS7_EEEEPS7_EET0_T_SG_SF_+0x20>
  78:	ldr	x0, [sp, #16]
  7c:	ldp	x29, x30, [sp, #48]
  80:	add	sp, sp, #0x40
  84:	ret

Disassembly of section .text._ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_:

0000000000000000 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZSt10_ConstructISt10shared_ptrIN4llvm13BitCodeAbbrevEEJRKS3_EEvPT_DpOT0_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPKSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt7forwardIRKSt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS6_E4typeE:

0000000000000000 <_ZSt7forwardIRKSt10shared_ptrIN4llvm13BitCodeAbbrevEEEOT_RNSt16remove_referenceIS6_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ERKS2_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ERKS4_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x8, [sp]
  2c:	add	x1, x8, #0x8
  30:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ERKS4_>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2ERKS2_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2ERKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [sp, #16]
  1c:	ldr	x9, [x9]
  20:	str	x9, [x8]
  24:	ldr	x9, [x8]
  28:	str	x8, [sp, #8]
  2c:	cbz	x9, 3c <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2ERKS2_+0x3c>
  30:	ldr	x8, [sp, #8]
  34:	ldr	x0, [x8]
  38:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2ERKS2_>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  10:	sub	x9, x29, #0x10
  14:	add	x1, sp, #0x18
  18:	stur	x0, [x29, #-8]
  1c:	stur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-8]
  24:	str	x9, [sp, #16]
  28:	str	x1, [sp, #8]
  2c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>
  30:	str	x0, [sp, #24]
  34:	ldr	x0, [sp, #16]
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_max_sizeERKS4_>
  40:	ldr	x0, [x0]
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8max_sizeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
   8:	str	x0, [sp, #8]
   c:	mov	x0, x8
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE8allocateERS4_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x10                  	// #16
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_:

0000000000000000 <_ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZSt32__make_move_if_noexcept_iteratorISt10shared_ptrIN4llvm13BitCodeAbbrevEESt13move_iteratorIPS3_EET0_PT_>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_:

0000000000000000 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	sub	x9, x29, #0x18
  10:	sub	x10, x29, #0x50
  14:	add	x11, sp, #0x50
  18:	add	x12, sp, #0x30
  1c:	stur	x8, [x29, #-8]
  20:	stur	x0, [x29, #-24]
  24:	stur	x1, [x29, #-16]
  28:	stur	x2, [x29, #-32]
  2c:	stur	x3, [x29, #-40]
  30:	stur	x4, [x29, #-48]
  34:	mov	x0, x10
  38:	str	x8, [sp, #40]
  3c:	str	x9, [sp, #32]
  40:	str	x10, [sp, #24]
  44:	str	x11, [sp, #16]
  48:	str	x12, [sp, #8]
  4c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1Ev>
  50:	ldr	x0, [sp, #16]
  54:	ldr	x1, [sp, #24]
  58:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  5c:	ldur	x0, [x29, #-32]
  60:	ldur	x1, [x29, #-40]
  64:	ldur	x2, [x29, #-48]
  68:	ldr	x8, [sp, #8]
  6c:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  70:	ldr	x0, [sp, #16]
  74:	ldr	x1, [sp, #8]
  78:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
  7c:	ldr	x8, [sp, #16]
  80:	mov	x0, x8
  84:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  88:	ldr	x8, [sp, #40]
  8c:	ldr	x1, [sp, #32]
  90:	bl	0 <_ZN4llvm17createStringErrorIJmjEEENS_5ErrorESt10error_codePKcDpRKT_>
  94:	ldr	x0, [sp, #16]
  98:	bl	0 <_ZN4llvm18raw_string_ostreamD1Ev>
  9c:	ldr	x0, [sp, #24]
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEED1Ev>
  a4:	ldp	x29, x30, [sp, #208]
  a8:	add	sp, sp, #0xe0
  ac:	ret

Disassembly of section .text._ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_:

0000000000000000 <_ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	str	x1, [sp, #8]
  18:	str	x2, [sp]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	ldr	x3, [sp]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm6formatIJmjEEENS_13format_objectIJDpT_EEEPKcDpRKS2_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj:

0000000000000000 <_ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	add	x9, sp, #0x1f
  1c:	stur	x0, [x29, #-8]
  20:	stur	x1, [x29, #-16]
  24:	stur	x2, [x29, #-24]
  28:	str	x3, [sp, #32]
  2c:	ldur	x10, [x29, #-8]
  30:	ldur	x1, [x29, #-16]
  34:	mov	x0, x10
  38:	str	x8, [sp, #16]
  3c:	str	x9, [sp, #8]
  40:	str	x10, [sp]
  44:	bl	0 <_ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj>
  48:	ldr	x8, [sp, #16]
  4c:	ldr	x9, [sp]
  50:	str	x8, [x9]
  54:	add	x0, x9, #0x10
  58:	ldur	x1, [x29, #-24]
  5c:	ldr	x2, [sp, #32]
  60:	bl	0 <_ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj>
  64:	ldr	x0, [sp, #8]
  68:	bl	0 <_ZN4llvm13format_objectIJmjEEC2EPKcRKmRKj>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt5tupleIJmjEEC2IvLb1EEERKmRKj:

0000000000000000 <_ZNSt5tupleIJmjEEC2IvLb1EEERKmRKj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt5tupleIJmjEEC2IvLb1EEERKmRKj>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN4llvm26validate_format_parametersIJmjEEC2Ev:

0000000000000000 <_ZN4llvm26validate_format_parametersIJmjEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x7
  10:	str	x0, [sp, #8]
  14:	mov	x0, x8
  18:	bl	0 <_ZN4llvm26validate_format_parametersIJmjEEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmjEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJmjEE7snprintEPcj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	w2, [sp, #12]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	w2, [sp, #12]
  24:	ldrb	w3, [sp, #11]
  28:	bl	0 <_ZNK4llvm13format_objectIJmjEE7snprintEPcj>
  2c:	ldp	x29, x30, [sp, #32]
  30:	add	sp, sp, #0x30
  34:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmjEEC2ERKmRKj:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmjEEC2ERKmRKj>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	str	x8, [sp]
  28:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEEC2ERKmRKj>
  2c:	ldr	x8, [sp]
  30:	add	x0, x8, #0x8
  34:	ldr	x1, [sp, #16]
  38:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEEC2ERKmRKj>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE:

0000000000000000 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #80]
   8:	add	x29, sp, #0x50
   c:	sturb	w3, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	stur	x1, [x29, #-24]
  18:	stur	w2, [x29, #-28]
  1c:	ldur	x8, [x29, #-16]
  20:	ldur	x0, [x29, #-24]
  24:	ldur	w9, [x29, #-28]
  28:	mov	w1, w9
  2c:	ldr	x2, [x8, #8]
  30:	add	x10, x8, #0x10
  34:	str	x0, [sp, #40]
  38:	mov	x0, x10
  3c:	str	x8, [sp, #32]
  40:	str	x1, [sp, #24]
  44:	str	x2, [sp, #16]
  48:	bl	0 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  4c:	ldr	x3, [x0]
  50:	ldr	x8, [sp, #32]
  54:	add	x0, x8, #0x10
  58:	str	x3, [sp, #8]
  5c:	bl	0 <_ZNK4llvm13format_objectIJmjEE13snprint_tupleIJLm0ELm1EEEEiPcjSt16integer_sequenceImJXspT_EEE>
  60:	ldr	w4, [x0]
  64:	ldr	x0, [sp, #40]
  68:	ldr	x1, [sp, #24]
  6c:	ldr	x2, [sp, #16]
  70:	ldr	x3, [sp, #8]
  74:	bl	0 <snprintf>
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x60
  80:	ret

Disassembly of section .text._ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm0EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_:

0000000000000000 <_ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt3getILm1EJmjEERKNSt13tuple_elementIXT_ESt5tupleIJDpT0_EEE4typeERKS4_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE:

0000000000000000 <_ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZSt12__get_helperILm0EmJjEERKT0_RKSt11_Tuple_implIXT_EJS0_DpT1_EE>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_:

0000000000000000 <_ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x8
  18:	bl	0 <_ZNSt11_Tuple_implILm0EJmjEE7_M_headERKS0_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE:

0000000000000000 <_ZSt7forwardIRjEOT_RNSt16remove_referenceIS1_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x2, #0x8                   	// #8
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE4growEm>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE3endEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE3endEv>
  30:	mov	x8, #0x8                   	// #8
  34:	mul	x8, x8, x0
  38:	ldr	x9, [sp, #8]
  3c:	add	x0, x9, x8
  40:	ldp	x29, x30, [sp, #32]
  44:	add	sp, sp, #0x30
  48:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvE8grow_podEmm>
  28:	ldur	x2, [x29, #-16]
  2c:	ldr	x3, [sp, #24]
  30:	ldr	x8, [sp, #16]
  34:	str	x0, [sp, #8]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonImvE10getFirstElEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonImvE10getFirstElEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	add	x0, x8, #0x10
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvE5beginEv:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvE5beginEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_:

0000000000000000 <_ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	w8, #0x1                   	// #1
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	str	x2, [sp, #8]
  1c:	strb	w8, [sp, #7]
  20:	ldur	x0, [x29, #-8]
  24:	ldr	x1, [sp, #16]
  28:	ldr	x2, [sp, #8]
  2c:	bl	0 <_ZSt20uninitialized_fill_nIPmmmET_S1_T0_RKT1_>
  30:	ldp	x29, x30, [sp, #32]
  34:	add	sp, sp, #0x30
  38:	ret

Disassembly of section .text._ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_:

0000000000000000 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt22__uninitialized_fill_nILb1EE15__uninit_fill_nIPmmmEET_S3_T0_RKT1_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZSt6fill_nIPmmmET_S1_T0_RKT1_:

0000000000000000 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sub	x8, x29, #0x8
  10:	stur	x0, [x29, #-8]
  14:	stur	x1, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x0, [x29, #-8]
  20:	str	x8, [sp, #16]
  24:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  28:	ldur	x1, [x29, #-16]
  2c:	ldr	x2, [sp, #24]
  30:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp, #8]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	bl	0 <_ZSt6fill_nIPmmmET_S1_T0_RKT1_>
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZSt12__niter_wrapIPmET_RKS1_S1_:

0000000000000000 <_ZSt12__niter_wrapIPmET_RKS1_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x0, [sp]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsr11__is_scalarIT1_EE7__valueET_E6__typeES4_T0_RKS3_:

0000000000000000 <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsr11__is_scalarIT1_EE7__valueET_E6__typeES4_T0_RKS3_>:
   0:	sub	sp, sp, #0x30
   4:	str	x0, [sp, #40]
   8:	str	x1, [sp, #32]
   c:	str	x2, [sp, #24]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x8, [x8]
  18:	str	x8, [sp, #16]
  1c:	ldr	x8, [sp, #32]
  20:	str	x8, [sp, #8]
  24:	ldr	x8, [sp, #8]
  28:	cmp	x8, #0x0
  2c:	cset	w9, ls  // ls = plast
  30:	tbnz	w9, #0, 5c <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsr11__is_scalarIT1_EE7__valueET_E6__typeES4_T0_RKS3_+0x5c>
  34:	ldr	x8, [sp, #16]
  38:	ldr	x9, [sp, #40]
  3c:	str	x8, [x9]
  40:	ldr	x8, [sp, #8]
  44:	subs	x8, x8, #0x1
  48:	str	x8, [sp, #8]
  4c:	ldr	x8, [sp, #40]
  50:	add	x8, x8, #0x8
  54:	str	x8, [sp, #40]
  58:	b	24 <_ZSt10__fill_n_aIPmmmEN9__gnu_cxx11__enable_ifIXsr11__is_scalarIT1_EE7__valueET_E6__typeES4_T0_RKS3_+0x24>
  5c:	ldr	x0, [sp, #40]
  60:	add	sp, sp, #0x30
  64:	ret

Disassembly of section .text._ZSt12__niter_baseIPmET_S1_:

0000000000000000 <_ZSt12__niter_baseIPmET_S1_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_:

0000000000000000 <_ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x8, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [sp, #8]
  1c:	ldr	x1, [sp, #8]
  20:	mov	x0, x8
  24:	bl	0 <_ZSt15allocate_sharedIN4llvm13BitCodeAbbrevESaIS1_EJEESt10shared_ptrIT_ERKT0_DpOT1_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEEC2Ev:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEEC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_:

0000000000000000 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x1, [x29, #-8]
  10:	str	x0, [sp, #16]
  14:	ldr	x0, [sp, #16]
  18:	ldur	x8, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	ldr	x1, [sp, #8]
  24:	bl	0 <_ZNSt10shared_ptrIN4llvm13BitCodeAbbrevEEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, xzr
  10:	stur	x1, [x29, #-8]
  14:	str	x0, [sp, #16]
  18:	ldr	x9, [sp, #16]
  1c:	str	x8, [x9]
  20:	add	x0, x9, #0x8
  24:	ldur	x8, [x29, #-8]
  28:	str	x8, [sp, #8]
  2c:	ldr	x2, [sp, #8]
  30:	mov	x1, x9
  34:	str	x9, [sp]
  38:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  3c:	ldr	x8, [sp]
  40:	ldr	x1, [x8]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EEC2ISaIS1_EJEEESt20_Sp_alloc_shared_tagIT_EDpOT0_>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_:

0000000000000000 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #128]
   8:	add	x29, sp, #0x80
   c:	mov	x8, xzr
  10:	sub	x9, x29, #0x19
  14:	sub	x10, x29, #0x30
  18:	add	x11, sp, #0x3f
  1c:	stur	x2, [x29, #-8]
  20:	stur	x0, [x29, #-16]
  24:	stur	x1, [x29, #-24]
  28:	ldur	x12, [x29, #-16]
  2c:	ldur	x1, [x29, #-8]
  30:	mov	x0, x9
  34:	str	x8, [sp, #48]
  38:	str	x9, [sp, #40]
  3c:	str	x10, [sp, #32]
  40:	str	x11, [sp, #24]
  44:	str	x12, [sp, #16]
  48:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  4c:	ldr	x8, [sp, #32]
  50:	ldr	x0, [sp, #40]
  54:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  58:	ldr	x0, [sp, #32]
  5c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  60:	stur	x0, [x29, #-56]
  64:	ldur	x8, [x29, #-56]
  68:	ldur	x1, [x29, #-8]
  6c:	ldr	x0, [sp, #24]
  70:	str	x8, [sp, #8]
  74:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  78:	ldr	x0, [sp, #8]
  7c:	ldr	x1, [sp, #24]
  80:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  84:	ldr	x0, [sp, #24]
  88:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  8c:	ldr	x8, [sp, #8]
  90:	str	x8, [sp, #64]
  94:	ldr	x0, [sp, #32]
  98:	ldr	x1, [sp, #48]
  9c:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  a0:	ldr	x8, [sp, #64]
  a4:	ldr	x9, [sp, #16]
  a8:	str	x8, [x9]
  ac:	ldr	x8, [sp, #64]
  b0:	mov	x0, x8
  b4:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  b8:	ldur	x8, [x29, #-24]
  bc:	str	x0, [x8]
  c0:	ldr	x0, [sp, #32]
  c4:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  c8:	ldr	x0, [sp, #40]
  cc:	bl	0 <_ZNSt14__shared_countILN9__gnu_cxx12_Lock_policyE2EEC2IN4llvm13BitCodeAbbrevESaIS5_EJEEERPT_St20_Sp_alloc_shared_tagIT0_EDpOT1_>
  d0:	ldp	x29, x30, [sp, #128]
  d4:	add	sp, sp, #0x90
  d8:	ret

Disassembly of section .text._ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE31_M_enable_shared_from_this_withIS1_S1_EENSt9enable_ifIXntsr15__has_esft_baseIT0_EE5valueEvE4typeEPT_:

0000000000000000 <_ZNSt12__shared_ptrIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2EE31_M_enable_shared_from_this_withIS1_S1_EENSt9enable_ifIXntsr15__has_esft_baseIT0_EE5valueEvE4typeEPT_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC2IS1_EERKSaIT_E:

0000000000000000 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC2IS1_EERKSaIT_E>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEEC2IS1_EERKSaIT_E>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_:

0000000000000000 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x1, #0x1                   	// #1
  10:	stur	x8, [x29, #-8]
  14:	stur	x0, [x29, #-16]
  18:	ldur	x9, [x29, #-16]
  1c:	ldur	x0, [x29, #-16]
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	bl	0 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>
  2c:	ldr	x8, [sp, #24]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #16]
  3c:	ldr	x2, [sp, #8]
  40:	bl	0 <_ZSt18__allocate_guardedISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEESt15__allocated_ptrIT_ERS9_>
  44:	ldp	x29, x30, [sp, #48]
  48:	add	sp, sp, #0x40
  4c:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x0, [x8, #8]
  18:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE3getEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSaIN4llvm13BitCodeAbbrevEEC2ERKS1_:

0000000000000000 <_ZNSaIN4llvm13BitCodeAbbrevEEC2ERKS1_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIN4llvm13BitCodeAbbrevEEC2ERKS1_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	adrp	x8, 0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  10:	ldr	x8, [x8]
  14:	add	x8, x8, #0x10
  18:	sub	x9, x29, #0x9
  1c:	stur	x0, [x29, #-8]
  20:	ldur	x10, [x29, #-8]
  24:	mov	x0, x10
  28:	stur	x1, [x29, #-24]
  2c:	str	x8, [sp, #32]
  30:	str	x9, [sp, #24]
  34:	str	x10, [sp, #16]
  38:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  3c:	ldr	x8, [sp, #32]
  40:	ldr	x9, [sp, #16]
  44:	str	x8, [x9]
  48:	add	x0, x9, #0x10
  4c:	ldr	x10, [sp, #24]
  50:	str	x0, [sp, #8]
  54:	mov	x0, x10
  58:	ldur	x1, [x29, #-24]
  5c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  60:	ldr	x0, [sp, #8]
  64:	ldr	x1, [sp, #24]
  68:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  6c:	ldr	x0, [sp, #24]
  70:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  74:	ldr	x0, [sp, #16]
  78:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  7c:	ldur	x1, [x29, #-24]
  80:	str	x0, [sp]
  84:	mov	x0, x1
  88:	ldr	x1, [sp]
  8c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEC2IJEEES2_DpOT_>
  90:	ldp	x29, x30, [sp, #64]
  94:	add	sp, sp, #0x50
  98:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEaSEDn:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEaSEDn>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	str	x8, [x9, #8]
  18:	mov	x0, x9
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE6_M_ptrEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED2Ev:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8, #8]
  18:	str	x8, [sp]
  1c:	cbz	x9, 34 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED2Ev+0x34>
  20:	ldr	x8, [sp]
  24:	ldr	x0, [x8]
  28:	ldr	x1, [x8, #8]
  2c:	mov	x2, #0x1                   	// #1
  30:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEED2Ev>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED2Ev:

0000000000000000 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EEED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE8allocateERS7_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC2ERS7_PS6_:

0000000000000000 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC2ERS7_PS6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x8, [x29, #-8]
  1c:	ldr	x0, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZNSt15__allocated_ptrISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEC2ERS7_PS6_>
  28:	ldr	x8, [sp]
  2c:	str	x0, [x8]
  30:	ldr	x9, [sp, #8]
  34:	str	x9, [x8, #8]
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x220                 	// #544
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3c3c3c3c3c3c3c3c    	// #4340410370284600380
   8:	movk	x8, #0x3c, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZSt11__addressofISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEPT_RS8_:

0000000000000000 <_ZSt11__addressofISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEEPT_RS8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt12__to_addressISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEPT_S8_:

0000000000000000 <_ZSt12__to_addressISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEPT_S8_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2ERKS3_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2ERKS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC2Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	adrp	x8, 0 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EEC2Ev>
   8:	ldr	x8, [x8]
   c:	add	x8, x8, #0x10
  10:	mov	w9, #0x1                   	// #1
  14:	str	x0, [sp, #8]
  18:	ldr	x10, [sp, #8]
  1c:	str	x8, [x10]
  20:	str	w9, [x10, #8]
  24:	str	w9, [x10, #12]
  28:	add	sp, sp, #0x10
  2c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC2ES2_:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC2ES2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplC2ES2_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE9constructIS1_JEEEvRS2_PT_DpOT0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>
  20:	ldr	x0, [sp]
  24:	bl	0 <_ZdlPv>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	add	x0, x8, #0x10
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  44:	ldp	x29, x30, [sp, #32]
  48:	add	sp, sp, #0x30
  4c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	sub	x8, x29, #0x9
  10:	add	x9, sp, #0x20
  14:	stur	x0, [x29, #-8]
  18:	ldur	x10, [x29, #-8]
  1c:	add	x0, x10, #0x10
  20:	str	x8, [sp, #24]
  24:	str	x9, [sp, #16]
  28:	str	x10, [sp, #8]
  2c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  30:	ldr	x8, [sp, #24]
  34:	str	x0, [sp]
  38:	mov	x0, x8
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  44:	ldr	x0, [sp, #16]
  48:	ldr	x1, [sp, #24]
  4c:	ldr	x2, [sp, #8]
  50:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  54:	ldr	x0, [sp, #8]
  58:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  5c:	ldr	x0, [sp, #16]
  60:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  64:	ldr	x0, [sp, #24]
  68:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>
  6c:	ldp	x29, x30, [sp, #64]
  70:	add	sp, sp, #0x50
  74:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-16]
  10:	str	x1, [sp, #24]
  14:	ldur	x0, [x29, #-16]
  18:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  1c:	str	x0, [sp, #16]
  20:	ldr	x8, [sp, #24]
  24:	str	x8, [sp, #8]
  28:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  2c:	ldr	x8, [sp, #8]
  30:	cmp	x8, x0
  34:	b.eq	48 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x48>  // b.none
  38:	ldr	x0, [sp, #24]
  3c:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  40:	tbnz	w0, #0, 48 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x48>
  44:	b	54 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x54>
  48:	ldr	x8, [sp, #16]
  4c:	stur	x8, [x29, #-8]
  50:	b	5c <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x5c>
  54:	mov	x8, xzr
  58:	stur	x8, [x29, #-8]
  5c:	ldur	x0, [x29, #-8]
  60:	ldp	x29, x30, [sp, #48]
  64:	add	sp, sp, #0x40
  68:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	brk	#0x1

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	str	x8, [sp]
  18:	cbz	x8, 30 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv+0x30>
  1c:	ldr	x8, [sp]
  20:	ldr	x9, [x8]
  24:	ldr	x9, [x9, #8]
  28:	mov	x0, x8
  2c:	blr	x9
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC2ERKS2_:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x2, #0x210                 	// #528
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldr	x8, [sp, #16]
  1c:	mov	x0, x8
  20:	mov	w9, wzr
  24:	mov	w1, w9
  28:	str	x8, [sp, #8]
  2c:	bl	0 <memset>
  30:	ldr	x0, [sp, #8]
  34:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE9constructIS2_JEEEvPT_DpOT0_>
  38:	ldp	x29, x30, [sp, #32]
  3c:	add	sp, sp, #0x30
  40:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrevC2Ev:

0000000000000000 <_ZN4llvm13BitCodeAbbrevC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13BitCodeAbbrevC2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	w1, #0x20                  	// #32
  10:	str	x0, [sp, #8]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EEC2Ev>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm15SmallVectorBaseC2EPvm:

0000000000000000 <_ZN4llvm15SmallVectorBaseC2EPvm>:
   0:	sub	sp, sp, #0x20
   4:	str	x0, [sp, #24]
   8:	str	x1, [sp, #16]
   c:	str	x2, [sp, #8]
  10:	ldr	x8, [sp, #24]
  14:	ldr	x9, [sp, #16]
  18:	str	x9, [x8]
  1c:	str	wzr, [x8, #8]
  20:	ldr	x9, [sp, #8]
  24:	str	w9, [x8, #12]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_ImplD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED2Ev:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EED2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaIN4llvm13BitCodeAbbrevEEE7destroyIS1_EEvRS2_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS1_ELN9__gnu_cxx12_Lock_policyE2EE5_Impl8_M_allocEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEE7destroyIS2_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm13BitCodeAbbrevD2Ev:

0000000000000000 <_ZN4llvm13BitCodeAbbrevD2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN4llvm13BitCodeAbbrevD2Ev>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	mov	x0, x8
  18:	str	x8, [sp, #16]
  1c:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev>
  20:	ldr	x8, [sp, #16]
  24:	str	x0, [sp, #8]
  28:	mov	x0, x8
  2c:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev>
  30:	ldr	x1, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x1
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev>
  44:	ldr	x0, [sp, #16]
  48:	bl	0 <_ZN4llvm11SmallVectorINS_15BitCodeAbbrevOpELj32EED2Ev>
  4c:	ldp	x29, x30, [sp, #32]
  50:	add	sp, sp, #0x30
  54:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE13destroy_rangeEPS1_S3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_15BitCodeAbbrevOpELb1EE13destroy_rangeEPS1_S3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplINS_15BitCodeAbbrevOpEED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonINS_15BitCodeAbbrevOpEvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EE6_S_getERS3_:

0000000000000000 <_ZNSt14_Sp_ebo_helperILi0ESaIN4llvm13BitCodeAbbrevEELb1EE6_S_getERS3_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt19_Sp_make_shared_tag5_S_tiEv:

0000000000000000 <_ZNSt19_Sp_make_shared_tag5_S_tiEv>:
   0:	adrp	x0, 0 <_ZNSt19_Sp_make_shared_tag5_S_tiEv>
   4:	ldr	x0, [x0]
   8:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE6_M_ptrEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE7_M_addrEv:

0000000000000000 <_ZN9__gnu_cxx16__aligned_bufferIN4llvm13BitCodeAbbrevEE7_M_addrEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x1, [sp, #16]
  20:	ldr	x2, [sp, #8]
  24:	bl	0 <_ZNSt16allocator_traitsISaISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS2_ELN9__gnu_cxx12_Lock_policyE2EEEE10deallocateERS7_PS6_m>
  28:	ldp	x29, x30, [sp, #32]
  2c:	add	sp, sp, #0x30
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE10deallocateEPS6_m:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEE10deallocateEPS6_m>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldr	x0, [sp, #16]
  1c:	bl	0 <_ZdlPv>
  20:	ldp	x29, x30, [sp, #32]
  24:	add	sp, sp, #0x30
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEED2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt23_Sp_counted_ptr_inplaceIN4llvm13BitCodeAbbrevESaIS3_ELNS_12_Lock_policyE2EEED2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2Ev:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm13BitCodeAbbrevEEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	add	sp, sp, #0x10
   c:	ret

Disassembly of section .text._ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv:

0000000000000000 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt19__shared_ptr_accessIN4llvm13BitCodeAbbrevELN9__gnu_cxx12_Lock_policyE2ELb0ELb0EE6_M_getEv>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x10
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE12emplace_backIJS3_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE9constructIS3_JS3_EEEvRS4_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x10                  	// #16
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x10                  	// #16
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x10
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE17_M_realloc_insertIJS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE9constructIS4_JS4_EEEvPT_DpOT0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE11_S_relocateEPS3_S6_S6_RS4_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt10shared_ptrIN4llvm13BitCodeAbbrevEESaIS3_EE14_S_do_relocateEPS3_S6_S6_RS4_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x10
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x10
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPSt10shared_ptrIN4llvm13BitCodeAbbrevEES4_SaIS3_EET0_T_S7_S6_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aISt10shared_ptrIN4llvm13BitCodeAbbrevEES3_SaIS3_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt10shared_ptrIN4llvm13BitCodeAbbrevEEEE7destroyIS3_EEvRS4_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt10shared_ptrIN4llvm13BitCodeAbbrevEEE7destroyIS4_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #32]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 30 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x30>
  2c:	b	38 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x38>
  30:	mov	w8, #0x1                   	// #1
  34:	str	w8, [sp, #12]
  38:	ldr	w8, [sp, #12]
  3c:	tbnz	w8, #0, 44 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x44>
  40:	b	48 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x48>
  44:	b	68 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv+0x68>
  48:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  4c:	add	x0, x0, #0x0
  50:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  54:	add	x1, x1, #0x0
  58:	mov	w2, #0x27c                 	// #636
  5c:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE15getErrorStorageEv>
  60:	add	x3, x3, #0x0
  64:	bl	0 <__assert_fail>
  68:	ldr	x0, [sp, #16]
  6c:	ldp	x29, x30, [sp, #32]
  70:	add	sp, sp, #0x30
  74:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImEC2Ej:

0000000000000000 <_ZN4llvm15SmallVectorImplImEC2Ej>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	ldr	w8, [sp, #4]
  1c:	mov	w1, w8
  20:	bl	0 <_ZN4llvm15SmallVectorImplImEC2Ej>
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EEC2Em:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EEC2Em>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseImLb1EEC2Em>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN4llvm25SmallVectorTemplateCommonImvEC2Em:

0000000000000000 <_ZN4llvm25SmallVectorTemplateCommonImvEC2Em>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x8, [x29, #-8]
  18:	mov	x0, x8
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEC2Em>
  24:	ldr	x2, [sp, #16]
  28:	ldr	x8, [sp, #8]
  2c:	str	x0, [sp]
  30:	mov	x0, x8
  34:	ldr	x1, [sp]
  38:	bl	0 <_ZN4llvm25SmallVectorTemplateCommonImvEC2Em>
  3c:	ldp	x29, x30, [sp, #32]
  40:	add	sp, sp, #0x30
  44:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseImLb1EE13destroy_rangeEPmS2_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseImLb1EE13destroy_rangeEPmS2_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplImED2Ev:

0000000000000000 <_ZN4llvm15SmallVectorImplImED2Ev>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	mov	x0, x8
  18:	str	x8, [sp]
  1c:	bl	0 <_ZN4llvm15SmallVectorImplImED2Ev>
  20:	tbnz	w0, #0, 30 <_ZN4llvm15SmallVectorImplImED2Ev+0x30>
  24:	ldr	x0, [sp]
  28:	bl	0 <_ZN4llvm15SmallVectorImplImED2Ev>
  2c:	bl	0 <free>
  30:	ldp	x29, x30, [sp, #16]
  34:	add	sp, sp, #0x20
  38:	ret

Disassembly of section .text._ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv:

0000000000000000 <_ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x8, [sp, #8]
  14:	ldr	x9, [x8]
  18:	mov	x0, x8
  1c:	str	x9, [sp]
  20:	bl	0 <_ZNK4llvm25SmallVectorTemplateCommonImvE7isSmallEv>
  24:	ldr	x8, [sp]
  28:	cmp	x8, x0
  2c:	cset	w10, eq  // eq = none
  30:	and	w0, w10, #0x1
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv:

0000000000000000 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	ldur	x8, [x29, #-8]
  14:	ldrb	w9, [x8, #32]
  18:	and	w9, w9, #0x1
  1c:	mov	w10, #0x0                   	// #0
  20:	str	x8, [sp, #16]
  24:	str	w10, [sp, #12]
  28:	tbnz	w9, #0, 34 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv+0x34>
  2c:	mov	w8, #0x1                   	// #1
  30:	str	w8, [sp, #12]
  34:	ldr	w8, [sp, #12]
  38:	tbnz	w8, #0, 40 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv+0x40>
  3c:	b	44 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv+0x44>
  40:	b	64 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv+0x64>
  44:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  48:	add	x0, x0, #0x0
  4c:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  50:	add	x1, x1, #0x0
  54:	mov	w2, #0x272                 	// #626
  58:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_8OptionalINS_18BitstreamBlockInfoEEEE10getStorageEv>
  5c:	add	x3, x3, #0x0
  60:	bl	0 <__assert_fail>
  64:	ldr	x0, [sp, #16]
  68:	ldp	x29, x30, [sp, #32]
  6c:	add	sp, sp, #0x30
  70:	ret

Disassembly of section .text._ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE:

0000000000000000 <_ZSt7forwardIRKN4llvm8NoneTypeEEOT_RNSt16remove_referenceIS4_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2ENS_8NoneTypeE:

0000000000000000 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2ENS_8NoneTypeE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	w1, [sp, #4]
  14:	ldr	x0, [sp, #8]
  18:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2ENS_8NoneTypeE>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2Ev:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2Ev>:
   0:	sub	sp, sp, #0x10
   4:	mov	w8, #0x0                   	// #0
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	strb	w8, [x9]
  14:	strb	w8, [x9, #24]
  18:	add	sp, sp, #0x10
  1c:	ret

Disassembly of section .text._ZSt7forwardIN4llvm18BitstreamBlockInfoEEOT_RNSt16remove_referenceIS2_E4typeE:

0000000000000000 <_ZSt7forwardIN4llvm18BitstreamBlockInfoEEOT_RNSt16remove_referenceIS2_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2EOS1_:

0000000000000000 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2EOS1_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x0, [x29, #-8]
  18:	ldur	x8, [x29, #-16]
  1c:	str	x0, [sp, #16]
  20:	mov	x0, x8
  24:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2EOS1_>
  28:	ldurb	w1, [x29, #-17]
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x2, [sp, #8]
  3c:	bl	0 <_ZN4llvm8OptionalINS_18BitstreamBlockInfoEEC2EOS1_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2IJS2_EEENS0_10in_place_tEDpOT_:

0000000000000000 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2IJS2_EEENS0_10in_place_tEDpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	w8, #0x1                   	// #1
  10:	sturb	w1, [x29, #-1]
  14:	stur	x0, [x29, #-16]
  18:	str	x2, [sp, #24]
  1c:	ldur	x9, [x29, #-16]
  20:	ldr	x0, [sp, #24]
  24:	str	w8, [sp, #20]
  28:	str	x9, [sp, #8]
  2c:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2IJS2_EEENS0_10in_place_tEDpOT_>
  30:	ldr	x9, [sp, #8]
  34:	str	x0, [sp]
  38:	mov	x0, x9
  3c:	ldr	x1, [sp]
  40:	bl	0 <_ZN4llvm15optional_detail15OptionalStorageINS_18BitstreamBlockInfoELb0EEC2IJS2_EEENS0_10in_place_tEDpOT_>
  44:	ldr	w8, [sp, #20]
  48:	ldr	x9, [sp, #8]
  4c:	strb	w8, [x9, #24]
  50:	ldp	x29, x30, [sp, #48]
  54:	add	sp, sp, #0x40
  58:	ret

Disassembly of section .text._ZN4llvm18BitstreamBlockInfoC2EOS0_:

0000000000000000 <_ZN4llvm18BitstreamBlockInfoC2EOS0_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZN4llvm18BitstreamBlockInfoC2EOS0_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt6vectorIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EEC2EOS4_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldur	x0, [x29, #-16]
  1c:	str	x8, [sp, #24]
  20:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_>
  24:	ldr	x8, [sp, #24]
  28:	str	x0, [sp, #16]
  2c:	mov	x0, x8
  30:	ldr	x1, [sp, #16]
  34:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_>
  38:	ldur	x0, [x29, #-16]
  3c:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_>
  40:	ldr	x8, [sp, #24]
  44:	str	x0, [sp, #8]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #8]
  50:	bl	0 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE12_Vector_implC2EOS5_>
  54:	ldp	x29, x30, [sp, #48]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZSt4moveIRNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_:

0000000000000000 <_ZSt4moveIRNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS3_EE12_Vector_implEEONSt16remove_referenceIT_E4typeEOS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS2_:

0000000000000000 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS2_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSaIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS2_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2EOS5_:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm18BitstreamBlockInfo9BlockInfoESaIS2_EE17_Vector_impl_dataC2EOS5_>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, xzr
   8:	str	x0, [sp, #8]
   c:	str	x1, [sp]
  10:	ldr	x9, [sp, #8]
  14:	ldr	x10, [sp]
  18:	ldr	x10, [x10]
  1c:	str	x10, [x9]
  20:	ldr	x10, [sp]
  24:	ldr	x10, [x10, #8]
  28:	str	x10, [x9, #8]
  2c:	ldr	x10, [sp]
  30:	ldr	x10, [x10, #16]
  34:	str	x10, [x9, #16]
  38:	ldr	x9, [sp]
  3c:	str	x8, [x9, #16]
  40:	ldr	x9, [sp]
  44:	str	x8, [x9, #8]
  48:	ldr	x9, [sp]
  4c:	str	x8, [x9]
  50:	add	sp, sp, #0x10
  54:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS4_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorIN4llvm18BitstreamBlockInfo9BlockInfoEEC2ERKS4_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	sub	x8, x29, #0x8
  10:	mov	x9, sp
  14:	str	x0, [sp, #16]
  18:	str	x1, [sp, #8]
  1c:	ldr	x10, [sp, #16]
  20:	ldr	x10, [x10]
  24:	ldr	x11, [sp, #8]
  28:	mov	x12, #0x10                  	// #16
  2c:	mneg	x11, x11, x12
  30:	add	x10, x10, x11
  34:	str	x10, [sp]
  38:	mov	x0, x8
  3c:	mov	x1, x9
  40:	bl	0 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEmiEl>
  44:	ldur	x0, [x29, #-8]
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt10shared_ptrIN4llvm13BitCodeAbbrevEESt6vectorIS4_SaIS4_EEEdeEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x8, [sp, #8]
   c:	ldr	x0, [x8]
  10:	add	sp, sp, #0x10
  14:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	ldur	x8, [x29, #-8]
  18:	ldr	x9, [x8, #8]
  1c:	ldr	x10, [x8, #16]
  20:	cmp	x9, x10
  24:	str	x8, [sp, #32]
  28:	b.eq	6c <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x6c>  // b.none
  2c:	ldr	x8, [sp, #32]
  30:	ldr	x1, [x8, #8]
  34:	ldur	x0, [x29, #-16]
  38:	str	x1, [sp, #24]
  3c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  40:	ldr	x8, [sp, #32]
  44:	str	x0, [sp, #16]
  48:	mov	x0, x8
  4c:	ldr	x1, [sp, #24]
  50:	ldr	x2, [sp, #16]
  54:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  58:	ldr	x8, [sp, #32]
  5c:	ldr	x9, [x8, #8]
  60:	add	x9, x9, #0x28
  64:	str	x9, [x8, #8]
  68:	b	98 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x98>
  6c:	ldr	x0, [sp, #32]
  70:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  74:	stur	x0, [x29, #-24]
  78:	ldur	x0, [x29, #-16]
  7c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  80:	ldur	x1, [x29, #-24]
  84:	ldr	x8, [sp, #32]
  88:	str	x0, [sp, #8]
  8c:	mov	x0, x8
  90:	ldr	x2, [sp, #8]
  94:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  98:	ldp	x29, x30, [sp, #64]
  9c:	add	sp, sp, #0x50
  a0:	ret

Disassembly of section .text._ZSt4moveIRSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEONSt16remove_referenceIT_E4typeEOSA_:

0000000000000000 <_ZSt4moveIRSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEONSt16remove_referenceIT_E4typeEOSA_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-8]
  1c:	ldur	x1, [x29, #-16]
  20:	ldr	x8, [sp, #24]
  24:	str	x0, [sp, #16]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>
  34:	ldr	x8, [sp, #16]
  38:	str	x0, [sp]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #8]
  44:	ldr	x2, [sp]
  48:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE9constructIS7_JS7_EEEvRS8_PT_DpOT0_>
  4c:	ldp	x29, x30, [sp, #48]
  50:	add	sp, sp, #0x40
  54:	ret

Disassembly of section .text._ZSt7forwardISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEOT_RNSt16remove_referenceIS8_E4typeE:

0000000000000000 <_ZSt7forwardISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEOT_RNSt16remove_referenceIS8_E4typeE>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #208]
   8:	add	x29, sp, #0xd0
   c:	mov	x8, #0x1                   	// #1
  10:	adrp	x9, 0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  14:	add	x9, x9, #0x0
  18:	mov	x10, xzr
  1c:	mov	x11, #0x28                  	// #40
  20:	sub	x12, x29, #0x8
  24:	sub	x13, x29, #0x40
  28:	stur	x1, [x29, #-8]
  2c:	stur	x0, [x29, #-16]
  30:	stur	x2, [x29, #-24]
  34:	ldur	x14, [x29, #-16]
  38:	mov	x0, x14
  3c:	mov	x1, x8
  40:	mov	x2, x9
  44:	stur	x10, [x29, #-88]
  48:	stur	x11, [x29, #-96]
  4c:	str	x12, [sp, #104]
  50:	str	x13, [sp, #96]
  54:	str	x14, [sp, #88]
  58:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  5c:	stur	x0, [x29, #-32]
  60:	ldr	x8, [sp, #88]
  64:	ldr	x9, [x8]
  68:	stur	x9, [x29, #-40]
  6c:	ldr	x9, [x8, #8]
  70:	stur	x9, [x29, #-48]
  74:	mov	x0, x8
  78:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  7c:	stur	x0, [x29, #-64]
  80:	ldr	x0, [sp, #104]
  84:	ldr	x1, [sp, #96]
  88:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  8c:	stur	x0, [x29, #-56]
  90:	ldur	x1, [x29, #-32]
  94:	ldr	x0, [sp, #88]
  98:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  9c:	stur	x0, [x29, #-72]
  a0:	ldur	x8, [x29, #-72]
  a4:	stur	x8, [x29, #-80]
  a8:	ldur	x8, [x29, #-72]
  ac:	ldur	x9, [x29, #-56]
  b0:	mov	x10, #0x28                  	// #40
  b4:	mul	x9, x10, x9
  b8:	add	x1, x8, x9
  bc:	ldur	x0, [x29, #-24]
  c0:	str	x10, [sp, #80]
  c4:	str	x1, [sp, #72]
  c8:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  cc:	ldr	x8, [sp, #88]
  d0:	str	x0, [sp, #64]
  d4:	mov	x0, x8
  d8:	ldr	x1, [sp, #72]
  dc:	ldr	x2, [sp, #64]
  e0:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  e4:	ldur	x8, [x29, #-88]
  e8:	stur	x8, [x29, #-80]
  ec:	ldur	x0, [x29, #-40]
  f0:	ldr	x9, [sp, #104]
  f4:	str	x0, [sp, #56]
  f8:	mov	x0, x9
  fc:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 100:	ldr	x1, [x0]
 104:	ldur	x2, [x29, #-72]
 108:	ldr	x0, [sp, #88]
 10c:	str	x1, [sp, #48]
 110:	str	x2, [sp, #40]
 114:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 118:	ldr	x8, [sp, #56]
 11c:	str	x0, [sp, #32]
 120:	mov	x0, x8
 124:	ldr	x1, [sp, #48]
 128:	ldr	x2, [sp, #40]
 12c:	ldr	x3, [sp, #32]
 130:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 134:	stur	x0, [x29, #-80]
 138:	ldur	x8, [x29, #-80]
 13c:	add	x8, x8, #0x28
 140:	stur	x8, [x29, #-80]
 144:	ldr	x0, [sp, #104]
 148:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 14c:	ldr	x0, [x0]
 150:	ldur	x1, [x29, #-48]
 154:	ldur	x2, [x29, #-80]
 158:	ldr	x8, [sp, #88]
 15c:	str	x0, [sp, #24]
 160:	mov	x0, x8
 164:	str	x1, [sp, #16]
 168:	str	x2, [sp, #8]
 16c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 170:	ldr	x8, [sp, #24]
 174:	str	x0, [sp]
 178:	mov	x0, x8
 17c:	ldr	x1, [sp, #16]
 180:	ldr	x2, [sp, #8]
 184:	ldr	x3, [sp]
 188:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 18c:	stur	x0, [x29, #-80]
 190:	ldur	x1, [x29, #-40]
 194:	ldr	x8, [sp, #88]
 198:	ldr	x9, [x8, #16]
 19c:	ldur	x10, [x29, #-40]
 1a0:	subs	x9, x9, x10
 1a4:	ldur	x10, [x29, #-96]
 1a8:	sdiv	x2, x9, x10
 1ac:	mov	x0, x8
 1b0:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
 1b4:	ldur	x8, [x29, #-72]
 1b8:	ldr	x9, [sp, #88]
 1bc:	str	x8, [x9]
 1c0:	ldur	x8, [x29, #-80]
 1c4:	str	x8, [x9, #8]
 1c8:	ldur	x8, [x29, #-72]
 1cc:	ldur	x10, [x29, #-32]
 1d0:	ldr	x11, [sp, #80]
 1d4:	mul	x10, x11, x10
 1d8:	add	x8, x8, x10
 1dc:	str	x8, [x9, #16]
 1e0:	ldp	x29, x30, [sp, #208]
 1e4:	add	sp, sp, #0xe0
 1e8:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x9, [sp]
  18:	add	x1, x9, #0x8
  1c:	mov	x0, x8
  20:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE3endEv>
  24:	ldr	x0, [sp, #8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	ldur	x0, [x29, #-16]
  1c:	ldr	x8, [sp, #24]
  20:	str	x0, [sp, #16]
  24:	mov	x0, x8
  28:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>
  2c:	ldr	x8, [sp, #16]
  30:	str	x0, [sp, #8]
  34:	mov	x0, x8
  38:	ldr	x1, [sp, #8]
  3c:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE9constructIS8_JS8_EEEvPT_DpOT0_>
  40:	ldp	x29, x30, [sp, #48]
  44:	add	sp, sp, #0x40
  48:	ret

Disassembly of section .text._ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_:

0000000000000000 <_ZNSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEC2EOS6_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x8, [sp, #8]
  18:	ldr	x9, [sp]
  1c:	ldr	w10, [x9]
  20:	str	w10, [x8]
  24:	add	x0, x8, #0x8
  28:	ldr	x8, [sp]
  2c:	add	x1, x8, #0x8
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC1EOS4_>
  34:	ldp	x29, x30, [sp, #16]
  38:	add	sp, sp, #0x20
  3c:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x8, [x29, #-8]
  1c:	mov	x0, x8
  20:	str	x8, [sp, #48]
  24:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  28:	ldr	x8, [sp, #48]
  2c:	str	x0, [sp, #40]
  30:	mov	x0, x8
  34:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  38:	ldr	x8, [sp, #40]
  3c:	subs	x9, x8, x0
  40:	ldur	x10, [x29, #-16]
  44:	cmp	x9, x10
  48:	b.cs	54 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0x54>  // b.hs, b.nlast
  4c:	ldur	x0, [x29, #-24]
  50:	bl	0 <_ZSt20__throw_length_errorPKc>
  54:	ldr	x0, [sp, #48]
  58:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  5c:	ldr	x8, [sp, #48]
  60:	str	x0, [sp, #32]
  64:	mov	x0, x8
  68:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  6c:	sub	x8, x29, #0x28
  70:	stur	x0, [x29, #-40]
  74:	mov	x0, x8
  78:	sub	x1, x29, #0x10
  7c:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  80:	ldr	x8, [x0]
  84:	ldr	x9, [sp, #32]
  88:	add	x8, x9, x8
  8c:	stur	x8, [x29, #-32]
  90:	ldur	x8, [x29, #-32]
  94:	ldr	x0, [sp, #48]
  98:	str	x8, [sp, #24]
  9c:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  a0:	ldr	x8, [sp, #24]
  a4:	cmp	x8, x0
  a8:	b.cc	c8 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xc8>  // b.lo, b.ul, b.last
  ac:	ldur	x8, [x29, #-32]
  b0:	ldr	x0, [sp, #48]
  b4:	str	x8, [sp, #16]
  b8:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  bc:	ldr	x8, [sp, #16]
  c0:	cmp	x8, x0
  c4:	b.ls	d8 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xd8>  // b.plast
  c8:	ldr	x0, [sp, #48]
  cc:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc>
  d0:	str	x0, [sp, #8]
  d4:	b	e0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE12_M_check_lenEmPKc+0xe0>
  d8:	ldur	x8, [x29, #-32]
  dc:	str	x8, [sp, #8]
  e0:	ldr	x8, [sp, #8]
  e4:	mov	x0, x8
  e8:	ldp	x29, x30, [sp, #96]
  ec:	add	sp, sp, #0x70
  f0:	ret

Disassembly of section .text._ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_:

0000000000000000 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	mov	x8, #0x28                  	// #40
  10:	stur	x0, [x29, #-8]
  14:	str	x1, [sp, #16]
  18:	ldur	x0, [x29, #-8]
  1c:	str	x8, [sp, #8]
  20:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>
  24:	ldr	x8, [x0]
  28:	ldr	x0, [sp, #16]
  2c:	str	x8, [sp]
  30:	bl	0 <_ZN9__gnu_cxxmiIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEENS_17__normal_iteratorIT_T0_E15difference_typeERKSG_SJ_>
  34:	ldr	x8, [x0]
  38:	ldr	x9, [sp]
  3c:	subs	x8, x9, x8
  40:	ldr	x10, [sp, #8]
  44:	sdiv	x0, x8, x10
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	add	x8, sp, #0x8
  10:	str	x0, [sp]
  14:	ldr	x1, [sp]
  18:	mov	x0, x8
  1c:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE5beginEv>
  20:	ldr	x0, [sp, #8]
  24:	ldp	x29, x30, [sp, #16]
  28:	add	sp, sp, #0x20
  2c:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	ldur	x0, [x29, #-8]
  18:	ldr	x8, [sp, #16]
  1c:	str	x0, [sp, #8]
  20:	cbz	x8, 38 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm+0x38>
  24:	ldr	x1, [sp, #16]
  28:	ldr	x0, [sp, #8]
  2c:	bl	0 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm>
  30:	str	x0, [sp]
  34:	b	40 <_ZNSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_M_allocateEm+0x40>
  38:	mov	x8, xzr
  3c:	str	x8, [sp]
  40:	ldr	x8, [sp]
  44:	mov	x0, x8
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	str	x2, [sp, #24]
  18:	str	x3, [sp, #16]
  1c:	ldur	x0, [x29, #-8]
  20:	ldur	x1, [x29, #-16]
  24:	ldr	x2, [sp, #24]
  28:	ldr	x3, [sp, #16]
  2c:	ldrb	w4, [sp, #15]
  30:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEE4baseEv:

0000000000000000 <_ZNK9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEE4baseEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>
  18:	bl	0 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE8max_sizeEv>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE4sizeEv:

0000000000000000 <_ZNKSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE4sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x28                  	// #40
   8:	str	x0, [sp, #8]
   c:	ldr	x9, [sp, #8]
  10:	ldr	x10, [x9, #8]
  14:	ldr	x9, [x9]
  18:	subs	x9, x10, x9
  1c:	sdiv	x0, x9, x8
  20:	add	sp, sp, #0x10
  24:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  10:	movk	x8, #0x333, lsl #48
  14:	sub	x9, x29, #0x10
  18:	add	x1, sp, #0x18
  1c:	stur	x0, [x29, #-8]
  20:	stur	x8, [x29, #-16]
  24:	ldur	x0, [x29, #-8]
  28:	str	x9, [sp, #16]
  2c:	str	x1, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>
  34:	str	x0, [sp, #24]
  38:	ldr	x0, [sp, #16]
  3c:	ldr	x1, [sp, #8]
  40:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE11_S_max_sizeERKS8_>
  44:	ldr	x0, [x0]
  48:	ldp	x29, x30, [sp, #48]
  4c:	add	sp, sp, #0x40
  50:	ret

Disassembly of section .text._ZNKSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv:

0000000000000000 <_ZNKSt12_Vector_baseISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE19_M_get_Tp_allocatorEv>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	ldr	x0, [sp, #8]
  14:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8max_sizeERKS8_>
  18:	ldp	x29, x30, [sp, #16]
  1c:	add	sp, sp, #0x20
  20:	ret

Disassembly of section .text._ZNK9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv:

0000000000000000 <_ZNK9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8max_sizeEv>:
   0:	sub	sp, sp, #0x10
   4:	mov	x8, #0x3333333333333333    	// #3689348814741910323
   8:	movk	x8, #0x333, lsl #48
   c:	str	x0, [sp, #8]
  10:	mov	x0, x8
  14:	add	sp, sp, #0x10
  18:	ret

Disassembly of section .text._ZN9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEC2ERKS9_:

0000000000000000 <_ZN9__gnu_cxx17__normal_iteratorIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESt6vectorIS8_SaIS8_EEEC2ERKS9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	str	x1, [sp]
   c:	ldr	x8, [sp, #8]
  10:	ldr	x9, [sp]
  14:	ldr	x9, [x9]
  18:	str	x9, [x8]
  1c:	add	sp, sp, #0x10
  20:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x8, xzr
  10:	str	x0, [sp, #8]
  14:	str	x1, [sp]
  18:	ldr	x0, [sp, #8]
  1c:	ldr	x1, [sp]
  20:	mov	x2, x8
  24:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE8allocateERS8_m>
  28:	ldp	x29, x30, [sp, #16]
  2c:	add	sp, sp, #0x20
  30:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #32]
   8:	add	x29, sp, #0x20
   c:	stur	x0, [x29, #-8]
  10:	str	x1, [sp, #16]
  14:	str	x2, [sp, #8]
  18:	ldur	x0, [x29, #-8]
  1c:	ldr	x8, [sp, #16]
  20:	str	x8, [sp]
  24:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv>
  28:	ldr	x8, [sp]
  2c:	cmp	x8, x0
  30:	b.ls	38 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE8allocateEmPKv+0x38>  // b.plast
  34:	bl	0 <_ZSt17__throw_bad_allocv>
  38:	ldr	x8, [sp, #16]
  3c:	mov	x9, #0x28                  	// #40
  40:	mul	x0, x8, x9
  44:	bl	0 <_Znwm>
  48:	ldp	x29, x30, [sp, #32]
  4c:	add	sp, sp, #0x30
  50:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE:

0000000000000000 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #48]
   8:	add	x29, sp, #0x30
   c:	sturb	w4, [x29, #-1]
  10:	stur	x0, [x29, #-16]
  14:	str	x1, [sp, #24]
  18:	str	x2, [sp, #16]
  1c:	str	x3, [sp, #8]
  20:	ldur	x0, [x29, #-16]
  24:	ldr	x1, [sp, #24]
  28:	ldr	x2, [sp, #16]
  2c:	ldr	x3, [sp, #8]
  30:	bl	0 <_ZNSt6vectorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEESaIS7_EE14_S_do_relocateEPS7_SA_SA_RS8_St17integral_constantIbLb1EE>
  34:	ldp	x29, x30, [sp, #48]
  38:	add	sp, sp, #0x40
  3c:	ret

Disassembly of section .text._ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_:

0000000000000000 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x0, [x29, #-8]
  20:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  24:	ldur	x8, [x29, #-16]
  28:	str	x0, [sp, #24]
  2c:	mov	x0, x8
  30:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  34:	ldur	x8, [x29, #-24]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  44:	ldr	x3, [sp, #32]
  48:	ldr	x1, [sp, #24]
  4c:	str	x0, [sp, #8]
  50:	mov	x0, x1
  54:	ldr	x1, [sp, #16]
  58:	ldr	x2, [sp, #8]
  5c:	bl	0 <_ZSt12__relocate_aIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  60:	ldp	x29, x30, [sp, #64]
  64:	add	sp, sp, #0x50
  68:	ret

Disassembly of section .text._ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_:

0000000000000000 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	str	x3, [sp, #32]
  1c:	ldur	x8, [x29, #-24]
  20:	str	x8, [sp, #24]
  24:	ldur	x8, [x29, #-8]
  28:	ldur	x9, [x29, #-16]
  2c:	cmp	x8, x9
  30:	b.eq	80 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_+0x80>  // b.none
  34:	ldr	x0, [sp, #24]
  38:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  3c:	ldur	x8, [x29, #-8]
  40:	str	x0, [sp, #16]
  44:	mov	x0, x8
  48:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  4c:	ldr	x2, [sp, #32]
  50:	ldr	x1, [sp, #16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x1
  5c:	ldr	x1, [sp, #8]
  60:	bl	0 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_>
  64:	ldur	x8, [x29, #-8]
  68:	add	x8, x8, #0x28
  6c:	stur	x8, [x29, #-8]
  70:	ldr	x8, [sp, #24]
  74:	add	x8, x8, #0x28
  78:	str	x8, [sp, #24]
  7c:	b	24 <_ZSt14__relocate_a_1IPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES8_SaIS7_EET0_T_SB_SA_RT1_+0x24>
  80:	ldr	x0, [sp, #24]
  84:	ldp	x29, x30, [sp, #64]
  88:	add	sp, sp, #0x50
  8c:	ret

Disassembly of section .text._ZSt12__niter_baseIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET_S9_:

0000000000000000 <_ZSt12__niter_baseIPSt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEET_S9_>:
   0:	sub	sp, sp, #0x10
   4:	str	x0, [sp, #8]
   8:	ldr	x0, [sp, #8]
   c:	add	sp, sp, #0x10
  10:	ret

Disassembly of section .text._ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_:

0000000000000000 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #64]
   8:	add	x29, sp, #0x40
   c:	stur	x0, [x29, #-8]
  10:	stur	x1, [x29, #-16]
  14:	stur	x2, [x29, #-24]
  18:	ldur	x0, [x29, #-24]
  1c:	ldur	x1, [x29, #-8]
  20:	ldur	x8, [x29, #-16]
  24:	str	x0, [sp, #32]
  28:	mov	x0, x8
  2c:	str	x1, [sp, #24]
  30:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  34:	ldr	x8, [sp, #32]
  38:	str	x0, [sp, #16]
  3c:	mov	x0, x8
  40:	ldr	x1, [sp, #24]
  44:	ldr	x2, [sp, #16]
  48:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  4c:	ldur	x0, [x29, #-24]
  50:	ldur	x8, [x29, #-16]
  54:	str	x0, [sp, #8]
  58:	mov	x0, x8
  5c:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  60:	ldr	x8, [sp, #8]
  64:	str	x0, [sp]
  68:	mov	x0, x8
  6c:	ldr	x1, [sp]
  70:	bl	0 <_ZSt19__relocate_object_aISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEES7_SaIS7_EEvPT_PT0_RT1_>
  74:	ldp	x29, x30, [sp, #64]
  78:	add	sp, sp, #0x50
  7c:	ret

Disassembly of section .text._ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_:

0000000000000000 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp, #8]
  18:	ldr	x1, [sp]
  1c:	bl	0 <_ZNSt16allocator_traitsISaISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEE7destroyIS7_EEvRS8_PT_>
  20:	ldp	x29, x30, [sp, #16]
  24:	add	sp, sp, #0x20
  28:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	str	x0, [sp, #8]
  10:	str	x1, [sp]
  14:	ldr	x0, [sp]
  18:	bl	0 <_ZN9__gnu_cxx13new_allocatorISt4pairIjNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE7destroyIS8_EEvPT_>
  1c:	ldp	x29, x30, [sp, #16]
  20:	add	sp, sp, #0x20
  24:	ret
