{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697447137829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697447137829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 16 11:05:37 2023 " "Processing started: Mon Oct 16 11:05:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697447137829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1697447137829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off constantkey -c constantkey --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off constantkey -c constantkey --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1697447137829 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1697447138643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1697447138643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_simple_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_simple_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_simple_test-test " "Found design unit 1: constant_simple_test-test" {  } { { "constant_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_simple_test.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697447150770 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_simple_test " "Found entity 1: constant_simple_test" {  } { { "constant_simple_test.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_simple_test.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697447150770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697447150770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_key_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_key_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantkey-bhv " "Found design unit 1: constantkey-bhv" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_key_entity.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697447150777 ""} { "Info" "ISGN_ENTITY_NAME" "1 constantkey " "Found entity 1: constantkey" {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_key_entity.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697447150777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1697447150777 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "constantkey " "Elaborating entity \"constantkey\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1697447150824 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dig2 constant_key_entity.vhd(9) " "VHDL Signal Declaration warning at constant_key_entity.vhd(9): used implicit default value for signal \"dig2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_key_entity.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1697447150826 "|constantkey"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dig3 constant_key_entity.vhd(9) " "VHDL Signal Declaration warning at constant_key_entity.vhd(9): used implicit default value for signal \"dig3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_key_entity.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1697447150826 "|constantkey"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "key constant_key_entity.vhd(10) " "VHDL Signal Declaration warning at constant_key_entity.vhd(10): used implicit default value for signal \"key\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "constant_key_entity.vhd" "" { Text "C:/intelFPGA_lite/18.1/projects/constantkey/constant_key_entity.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Design Software" 0 -1 1697447150826 "|constantkey"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4841 " "Peak virtual memory: 4841 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697447151004 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 16 11:05:51 2023 " "Processing ended: Mon Oct 16 11:05:51 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697447151004 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697447151004 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697447151004 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1697447151004 ""}
