#! /usr/bin/vvp
:ivl_version "10.2 (stable)" "(v10_2)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56548a4ac560 .scope module, "nand_ti" "nand_ti" 2 7;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNand"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
P_0x56548a450500 .param/l "PwrC" 0 2 13, +C4<00000000000000000000000000000000>;
o0x7ff0c5319018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7ff0c5319048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56548a4fd5f0/d .functor NAND 1, o0x7ff0c5319018, o0x7ff0c5319048, C4<1>, C4<1>;
L_0x56548a4fd5f0 .delay 1 (80,80,80) L_0x56548a4fd5f0/d;
v0x56548a498a80_0 .net "iA", 0 0, o0x7ff0c5319018;  0 drivers
v0x56548a4990a0_0 .net "iB", 0 0, o0x7ff0c5319048;  0 drivers
v0x56548a4995c0_0 .net "oNand", 0 0, L_0x56548a4fd5f0;  1 drivers
S_0x56548a47b4e0 .scope module, "nor_ti" "nor_ti" 2 25;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNor"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
P_0x56548a449750 .param/l "PwrC" 0 2 31, +C4<00000000000000000000000000000000>;
o0x7ff0c5319138 .functor BUFZ 1, C4<z>; HiZ drive
o0x7ff0c5319168 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56548a4fd970/d .functor NOR 1, o0x7ff0c5319138, o0x7ff0c5319168, C4<0>, C4<0>;
L_0x56548a4fd970 .delay 1 (80,80,80) L_0x56548a4fd970/d;
v0x56548a499ae0_0 .net "iA", 0 0, o0x7ff0c5319138;  0 drivers
v0x56548a49a000_0 .net "iB", 0 0, o0x7ff0c5319168;  0 drivers
v0x56548a492bb0_0 .net "oNor", 0 0, L_0x56548a4fd970;  1 drivers
S_0x56548a4c4ea0 .scope module, "not_ti" "not_ti" 2 43;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oNot"
    .port_info 1 /INPUT 1 "iA"
P_0x56548a44cc50 .param/l "PwrC" 0 2 48, +C4<00000000000000000000000000000000>;
o0x7ff0c5319258 .functor BUFZ 1, C4<z>; HiZ drive
L_0x56548a4fdbc0/d .functor NOT 1, o0x7ff0c5319258, C4<0>, C4<0>, C4<0>;
L_0x56548a4fdbc0 .delay 1 (80,80,80) L_0x56548a4fdbc0/d;
v0x56548a491a00_0 .net "iA", 0 0, o0x7ff0c5319258;  0 drivers
v0x56548a4ef9b0_0 .net "oNot", 0 0, L_0x56548a4fdbc0;  1 drivers
S_0x56548a4c4b40 .scope module, "testbench" "testbench" 3 9;
 .timescale -9 -10;
P_0x56548a4d8e60 .param/l "PwrC" 0 3 23, +C4<00000000000000000000000000000000>;
v0x56548a4fcd10_0 .net "CLK_tb", 0 0, v0x56548a4f0860_0;  1 drivers
v0x56548a4fcdd0_0 .net "DIR_tb", 0 0, v0x56548a4f0ac0_0;  1 drivers
v0x56548a4fce90_0 .net "D_tb", 3 0, v0x56548a4f0a00_0;  1 drivers
v0x56548a4fcf30_0 .net "ENB_tb", 0 0, v0x56548a4f0b80_0;  1 drivers
v0x56548a4fcfd0_0 .net "MODO_tb", 1 0, v0x56548a4f0d30_0;  1 drivers
v0x56548a4fd070_0 .net "Qcond_tb", 3 0, v0x56548a4f1ef0_0;  1 drivers
v0x56548a4fd180_0 .net "Qnstruct_tb", 3 0, L_0x56548a4fe520;  1 drivers
v0x56548a4fd240_0 .net "Qstruct_tb", 3 0, L_0x56548a4fe3f0;  1 drivers
v0x56548a4fd330_0 .net "S_IN_tb", 0 0, v0x56548a4f0fb0_0;  1 drivers
v0x56548a4fd460_0 .net "S_OUTcond_tb", 0 0, v0x56548a4f2090_0;  1 drivers
o0x7ff0c53196d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56548a4fd500_0 .net "S_OUTstruct_tb", 0 0, o0x7ff0c53196d8;  0 drivers
S_0x56548a4efad0 .scope module, "letest" "tester" 3 25, 4 2 0, S_0x56548a4c4b40;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "Qcond"
    .port_info 1 /INPUT 4 "Qstruct"
    .port_info 2 /INPUT 1 "S_OUTcond"
    .port_info 3 /INPUT 1 "S_OUTstruct"
    .port_info 4 /OUTPUT 2 "MODO"
    .port_info 5 /OUTPUT 1 "DIR"
    .port_info 6 /OUTPUT 4 "D"
    .port_info 7 /OUTPUT 1 "S_IN"
    .port_info 8 /OUTPUT 1 "ENB"
    .port_info 9 /OUTPUT 1 "CLK"
L_0x56548a4fe290 .functor NOT 1, v0x56548a4f0c90_0, C4<0>, C4<0>, C4<0>;
v0x56548a4f0860_0 .var "CLK", 0 0;
v0x56548a4f0920_0 .var "Contador", 31 0;
v0x56548a4f0a00_0 .var "D", 3 0;
v0x56548a4f0ac0_0 .var "DIR", 0 0;
v0x56548a4f0b80_0 .var "ENB", 0 0;
v0x56548a4f0c90_0 .var "LE", 0 0;
v0x56548a4f0d30_0 .var "MODO", 1 0;
v0x56548a4f0df0_0 .net "Qcond", 3 0, v0x56548a4f1ef0_0;  alias, 1 drivers
v0x56548a4f0ed0_0 .net "Qstruct", 3 0, L_0x56548a4fe3f0;  alias, 1 drivers
v0x56548a4f0fb0_0 .var "S_IN", 0 0;
v0x56548a4f1070_0 .net "S_OUTcond", 0 0, v0x56548a4f2090_0;  alias, 1 drivers
v0x56548a4f1130_0 .net "S_OUTstruct", 0 0, o0x7ff0c53196d8;  alias, 0 drivers
v0x56548a4f11f0_0 .net *"_s0", 0 0, L_0x56548a4fe290;  1 drivers
o0x7ff0c5319738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56548a4f12d0_0 name=_s2
RS_0x7ff0c5319408 .resolv tri, L_0x56548a4fe100, L_0x56548a4fe300;
v0x56548a4f13b0_0 .net8 "dato", 31 0, RS_0x7ff0c5319408;  2 drivers
v0x56548a4f14a0_0 .var "dir", 1 0;
E_0x56548a4dbfd0 .event posedge, v0x56548a4f0860_0;
E_0x56548a4dc480 .event posedge, v0x56548a4f0b80_0;
L_0x56548a4fe300 .functor MUXZ 32, o0x7ff0c5319738, v0x56548a4f0920_0, L_0x56548a4fe290, C4<>;
S_0x56548a4efe00 .scope module, "m1" "memTrans" 4 21, 2 164 0, S_0x56548a4efad0;
 .timescale -9 -10;
    .port_info 0 /INPUT 2 "dir"
    .port_info 1 /INPUT 1 "LE"
    .port_info 2 /INOUT 32 "dato"
v0x56548a4f00a0_0 .net "LE", 0 0, v0x56548a4f0c90_0;  1 drivers
v0x56548a4f0180 .array "PwrCntr", 0 2, 31 0;
v0x56548a4f0240_0 .net *"_s0", 31 0, L_0x56548a4fde70;  1 drivers
v0x56548a4f0330_0 .net *"_s2", 3 0, L_0x56548a4fdf70;  1 drivers
L_0x7ff0c52bb018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56548a4f0410_0 .net *"_s5", 1 0, L_0x7ff0c52bb018;  1 drivers
o0x7ff0c53193d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x56548a4f0540_0 name=_s6
v0x56548a4f0620_0 .net8 "dato", 31 0, RS_0x7ff0c5319408;  alias, 2 drivers
v0x56548a4f0700_0 .net "dir", 1 0, v0x56548a4f14a0_0;  1 drivers
E_0x56548a4dc4c0/0 .event edge, v0x56548a4f0620_0, v0x56548a4f0700_0;
E_0x56548a4dc4c0/1 .event negedge, v0x56548a4f00a0_0;
E_0x56548a4dc4c0 .event/or E_0x56548a4dc4c0/0, E_0x56548a4dc4c0/1;
L_0x56548a4fde70 .array/port v0x56548a4f0180, L_0x56548a4fdf70;
L_0x56548a4fdf70 .concat [ 2 2 0 0], v0x56548a4f14a0_0, L_0x7ff0c52bb018;
L_0x56548a4fe100 .functor MUXZ 32, o0x7ff0c53193d8, L_0x56548a4fde70, v0x56548a4f0c90_0, C4<>;
S_0x56548a4f1690 .scope module, "r_cond" "registro_cond" 3 48, 5 3 0, S_0x56548a4c4b40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 4 "Q"
    .port_info 1 /OUTPUT 1 "S_OUT"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /INPUT 2 "MODO"
    .port_info 4 /INPUT 1 "CLK"
    .port_info 5 /INPUT 1 "ENB"
    .port_info 6 /INPUT 1 "DIR"
    .port_info 7 /INPUT 1 "S_IN"
P_0x56548a478070 .param/l "PwrC" 0 5 3, +C4<00000000000000000000000000000000>;
P_0x56548a4780b0 .param/l "WIDTH" 0 5 3, +C4<00000000000000000000000000000100>;
v0x56548a4f1a70_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4f1b60_0 .net "D", 3 0, v0x56548a4f0a00_0;  alias, 1 drivers
v0x56548a4f1c30_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4f1d30_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4f1e00_0 .net "MODO", 1 0, v0x56548a4f0d30_0;  alias, 1 drivers
v0x56548a4f1ef0_0 .var "Q", 3 0;
v0x56548a4f1fc0_0 .net "S_IN", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4f2090_0 .var "S_OUT", 0 0;
E_0x56548a4dc500/0 .event negedge, v0x56548a4f0df0_0;
E_0x56548a4dc500/1 .event posedge, v0x56548a4f0df0_0;
E_0x56548a4dc500 .event/or E_0x56548a4dc500/0, E_0x56548a4dc500/1;
S_0x56548a4f21f0 .scope module, "r_struct" "registro_struct" 3 37, 6 6 0, S_0x56548a4c4b40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 4 "Q"
    .port_info 1 /OUTPUT 4 "Qn"
    .port_info 2 /OUTPUT 1 "S_OUT"
    .port_info 3 /INPUT 4 "D"
    .port_info 4 /INPUT 2 "MODO"
    .port_info 5 /INPUT 1 "CLK"
    .port_info 6 /INPUT 1 "ENB"
    .port_info 7 /INPUT 1 "DIR"
    .port_info 8 /INPUT 1 "S_IN"
P_0x56548a4f23a0 .param/l "PwrC" 0 6 14, +C4<00000000000000000000000000000001>;
v0x56548a4fc240_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4fc300_0 .net "D", 3 0, v0x56548a4f0a00_0;  alias, 1 drivers
v0x56548a4fc3c0_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4fc460_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4fc500_0 .net "MODO", 1 0, v0x56548a4f0d30_0;  alias, 1 drivers
v0x56548a4fc640_0 .net "Q", 3 0, L_0x56548a4fe3f0;  alias, 1 drivers
v0x56548a4fc700_0 .net "Qn", 3 0, L_0x56548a4fe520;  alias, 1 drivers
v0x56548a4fc7c0_0 .net "S_IN", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4fc860_0 .net "S_OUT", 0 0, o0x7ff0c53196d8;  alias, 0 drivers
v0x56548a4fc990_0 .net "oD_Q0", 0 0, L_0x56548a5010f0;  1 drivers
v0x56548a4fca30_0 .net "oD_Q1", 0 0, L_0x56548a500270;  1 drivers
v0x56548a4fcad0_0 .net "oD_Q2", 0 0, L_0x56548a4ff890;  1 drivers
v0x56548a4fcb70_0 .net "oD_Q3", 0 0, L_0x56548a4fedd0;  1 drivers
L_0x56548a4fe3f0 .concat8 [ 1 1 1 1], v0x56548a4f2bd0_0, v0x56548a4f36a0_0, v0x56548a4f4240_0, v0x56548a4f4d30_0;
L_0x56548a4fe520 .concat8 [ 1 1 1 1], v0x56548a4f2c70_0, v0x56548a4f3740_0, v0x56548a4f42e0_0, v0x56548a4f4dd0_0;
L_0x56548a4ff120 .part L_0x56548a4fe3f0, 0, 1;
L_0x56548a4ff250 .part L_0x56548a4fe3f0, 2, 1;
L_0x56548a4ff320 .part v0x56548a4f0a00_0, 3, 1;
L_0x56548a4ff450 .part v0x56548a4f0d30_0, 1, 1;
L_0x56548a4ff5c0 .part v0x56548a4f0d30_0, 0, 1;
L_0x56548a4ffc30 .part L_0x56548a4fe3f0, 3, 1;
L_0x56548a4ffd20 .part L_0x56548a4fe3f0, 1, 1;
L_0x56548a4ffdc0 .part v0x56548a4f0a00_0, 2, 1;
L_0x56548a4ffec0 .part v0x56548a4f0d30_0, 1, 1;
L_0x56548a500650 .part L_0x56548a4fe3f0, 2, 1;
L_0x56548a500760 .part L_0x56548a4fe3f0, 0, 1;
L_0x56548a500800 .part v0x56548a4f0a00_0, 1, 1;
L_0x56548a500920 .part v0x56548a4f0d30_0, 1, 1;
L_0x56548a5014d0 .part L_0x56548a4fe3f0, 3, 1;
L_0x56548a501600 .part L_0x56548a4fe3f0, 1, 1;
L_0x56548a5016a0 .part v0x56548a4f0a00_0, 0, 1;
L_0x56548a5017e0 .part v0x56548a4f0d30_0, 1, 1;
L_0x56548a501880 .part v0x56548a4f0d30_0, 0, 1;
S_0x56548a4f25a0 .scope module, "Q0" "ff_d" 6 40, 2 98 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "ENB"
P_0x56548a4f2770 .param/l "PwrC" 0 2 105, +C4<00000000000000000000000000000001>;
v0x56548a4f2910_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4f2a20_0 .net "D", 0 0, L_0x56548a5010f0;  alias, 1 drivers
v0x56548a4f2ae0_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4f2bd0_0 .var "Q", 0 0;
v0x56548a4f2c70_0 .var "Qn", 0 0;
v0x56548a4f2d80_0 .var/i "exep", 31 0;
v0x56548a4f2e60_0 .var/real "time_a", 0 0;
v0x56548a4f2f20_0 .var/real "time_b", 0 0;
E_0x56548a4dc540/0 .event negedge, v0x56548a4f2a20_0;
E_0x56548a4dc540/1 .event posedge, v0x56548a4f2a20_0;
E_0x56548a4dc540 .event/or E_0x56548a4dc540/0, E_0x56548a4dc540/1;
E_0x56548a4f28b0/0 .event negedge, v0x56548a4f2bd0_0;
E_0x56548a4f28b0/1 .event posedge, v0x56548a4f2bd0_0;
E_0x56548a4f28b0 .event/or E_0x56548a4f28b0/0, E_0x56548a4f28b0/1;
S_0x56548a4f3080 .scope module, "Q1" "ff_d" 6 33, 2 98 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "ENB"
P_0x56548a4f3270 .param/l "PwrC" 0 2 105, +C4<00000000000000000000000000000001>;
v0x56548a4f3450_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4f3510_0 .net "D", 0 0, L_0x56548a500270;  alias, 1 drivers
v0x56548a4f35d0_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4f36a0_0 .var "Q", 0 0;
v0x56548a4f3740_0 .var "Qn", 0 0;
v0x56548a4f3850_0 .var/i "exep", 31 0;
v0x56548a4f3930_0 .var/real "time_a", 0 0;
v0x56548a4f39f0_0 .var/real "time_b", 0 0;
E_0x56548a4f3390/0 .event negedge, v0x56548a4f3510_0;
E_0x56548a4f3390/1 .event posedge, v0x56548a4f3510_0;
E_0x56548a4f3390 .event/or E_0x56548a4f3390/0, E_0x56548a4f3390/1;
E_0x56548a4f33f0/0 .event negedge, v0x56548a4f36a0_0;
E_0x56548a4f33f0/1 .event posedge, v0x56548a4f36a0_0;
E_0x56548a4f33f0 .event/or E_0x56548a4f33f0/0, E_0x56548a4f33f0/1;
S_0x56548a4f3b50 .scope module, "Q2" "ff_d" 6 26, 2 98 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "ENB"
P_0x56548a4f3d20 .param/l "PwrC" 0 2 105, +C4<00000000000000000000000000000001>;
v0x56548a4f3f60_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4f4020_0 .net "D", 0 0, L_0x56548a4ff890;  alias, 1 drivers
v0x56548a4f40e0_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4f4240_0 .var "Q", 0 0;
v0x56548a4f42e0_0 .var "Qn", 0 0;
v0x56548a4f43a0_0 .var/i "exep", 31 0;
v0x56548a4f4480_0 .var/real "time_a", 0 0;
v0x56548a4f4540_0 .var/real "time_b", 0 0;
E_0x56548a4f3ea0/0 .event negedge, v0x56548a4f4020_0;
E_0x56548a4f3ea0/1 .event posedge, v0x56548a4f4020_0;
E_0x56548a4f3ea0 .event/or E_0x56548a4f3ea0/0, E_0x56548a4f3ea0/1;
E_0x56548a4f3f00/0 .event negedge, v0x56548a4f4240_0;
E_0x56548a4f3f00/1 .event posedge, v0x56548a4f4240_0;
E_0x56548a4f3f00 .event/or E_0x56548a4f3f00/0, E_0x56548a4f3f00/1;
S_0x56548a4f46a0 .scope module, "Q3" "ff_d" 6 19, 2 98 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "Q"
    .port_info 1 /OUTPUT 1 "Qn"
    .port_info 2 /INPUT 1 "D"
    .port_info 3 /INPUT 1 "CLK"
    .port_info 4 /INPUT 1 "ENB"
P_0x56548a4f4820 .param/l "PwrC" 0 2 105, +C4<00000000000000000000000000000001>;
v0x56548a4f4ae0_0 .net "CLK", 0 0, v0x56548a4f0860_0;  alias, 1 drivers
v0x56548a4f4ba0_0 .net "D", 0 0, L_0x56548a4fedd0;  alias, 1 drivers
v0x56548a4f4c60_0 .net "ENB", 0 0, v0x56548a4f0b80_0;  alias, 1 drivers
v0x56548a4f4d30_0 .var "Q", 0 0;
v0x56548a4f4dd0_0 .var "Qn", 0 0;
v0x56548a4f4ee0_0 .var/i "exep", 31 0;
v0x56548a4f4fc0_0 .var/real "time_a", 0 0;
v0x56548a4f5080_0 .var/real "time_b", 0 0;
E_0x56548a4f4a00/0 .event negedge, v0x56548a4f4ba0_0;
E_0x56548a4f4a00/1 .event posedge, v0x56548a4f4ba0_0;
E_0x56548a4f4a00 .event/or E_0x56548a4f4a00/0, E_0x56548a4f4a00/1;
E_0x56548a4f4a80/0 .event negedge, v0x56548a4f4d30_0;
E_0x56548a4f4a80/1 .event posedge, v0x56548a4f4d30_0;
E_0x56548a4f4a80 .event/or E_0x56548a4f4a80/0, E_0x56548a4f4a80/1;
S_0x56548a4f51e0 .scope module, "left" "left_mux" 6 47, 2 211 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oD"
    .port_info 1 /INPUT 1 "S_IN"
    .port_info 2 /INPUT 1 "Qcirc"
    .port_info 3 /INPUT 1 "Qright"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 1 "DIR"
    .port_info 6 /INPUT 1 "MODO1"
    .port_info 7 /INPUT 1 "MODO0"
P_0x56548a4f5400 .param/l "PwrC" 0 2 221, +C4<00000000000000000000000000000001>;
v0x56548a4f6a40_0 .net "D", 0 0, L_0x56548a4ff320;  1 drivers
v0x56548a4f6b00_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4f6ba0_0 .net "MODO0", 0 0, L_0x56548a4ff5c0;  1 drivers
v0x56548a4f6ca0_0 .net "MODO1", 0 0, L_0x56548a4ff450;  1 drivers
v0x56548a4f6d70_0 .net "Qcirc", 0 0, L_0x56548a4ff120;  1 drivers
v0x56548a4f6e60_0 .net "Qright", 0 0, L_0x56548a4ff250;  1 drivers
v0x56548a4f6f30_0 .net "S_IN", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4f6fd0_0 .net "mDIR_o__mMODO1_A", 0 0, L_0x56548a4fe9f0;  1 drivers
v0x56548a4f70c0_0 .net "mMODO0_o__mDIR_A", 0 0, L_0x56548a4fe6d0;  1 drivers
v0x56548a4f7160_0 .net "oD", 0 0, L_0x56548a4fedd0;  alias, 1 drivers
S_0x56548a4f55c0 .scope module, "mDIR" "mux_2a1" 2 231, 2 60 0, S_0x56548a4f51e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f57b0 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f5900_0 .net "iA", 0 0, L_0x56548a4ff250;  alias, 1 drivers
v0x56548a4f59e0_0 .net "iB", 0 0, L_0x56548a4fe6d0;  alias, 1 drivers
v0x56548a4f5aa0_0 .net "oMux", 0 0, L_0x56548a4fe9f0;  alias, 1 drivers
v0x56548a4f5b70_0 .net "s0", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
E_0x56548a4f5880/0 .event negedge, v0x56548a4f5aa0_0;
E_0x56548a4f5880/1 .event posedge, v0x56548a4f5aa0_0;
E_0x56548a4f5880 .event/or E_0x56548a4f5880/0, E_0x56548a4f5880/1;
L_0x56548a4fe9f0 .delay 1 (110,110,110) L_0x56548a4fe9f0/d;
L_0x56548a4fe9f0/d .functor MUXZ 1, L_0x56548a4ff250, L_0x56548a4fe6d0, v0x56548a4f0ac0_0, C4<>;
S_0x56548a4f5ce0 .scope module, "mMODO0" "mux_2a1" 2 225, 2 60 0, S_0x56548a4f51e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f5ed0 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f6000_0 .net "iA", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4f6110_0 .net "iB", 0 0, L_0x56548a4ff120;  alias, 1 drivers
v0x56548a4f61d0_0 .net "oMux", 0 0, L_0x56548a4fe6d0;  alias, 1 drivers
v0x56548a4f62a0_0 .net "s0", 0 0, L_0x56548a4ff5c0;  alias, 1 drivers
E_0x56548a4f5fa0/0 .event negedge, v0x56548a4f59e0_0;
E_0x56548a4f5fa0/1 .event posedge, v0x56548a4f59e0_0;
E_0x56548a4f5fa0 .event/or E_0x56548a4f5fa0/0, E_0x56548a4f5fa0/1;
L_0x56548a4fe6d0 .delay 1 (110,110,110) L_0x56548a4fe6d0/d;
L_0x56548a4fe6d0/d .functor MUXZ 1, v0x56548a4f0fb0_0, L_0x56548a4ff120, L_0x56548a4ff5c0, C4<>;
S_0x56548a4f63d0 .scope module, "mMODO1" "mux_2a1" 2 237, 2 60 0, S_0x56548a4f51e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f65a0 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f66a0_0 .net "iA", 0 0, L_0x56548a4fe9f0;  alias, 1 drivers
v0x56548a4f6770_0 .net "iB", 0 0, L_0x56548a4ff320;  alias, 1 drivers
v0x56548a4f6810_0 .net "oMux", 0 0, L_0x56548a4fedd0;  alias, 1 drivers
v0x56548a4f6910_0 .net "s0", 0 0, L_0x56548a4ff450;  alias, 1 drivers
L_0x56548a4fedd0 .delay 1 (110,110,110) L_0x56548a4fedd0/d;
L_0x56548a4fedd0/d .functor MUXZ 1, L_0x56548a4fe9f0, L_0x56548a4ff320, L_0x56548a4ff450, C4<>;
S_0x56548a4f72e0 .scope module, "q2_q1" "mid_mux" 6 65, 2 179 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oD"
    .port_info 1 /INPUT 1 "Qleft"
    .port_info 2 /INPUT 1 "Qright"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /INPUT 1 "DIR"
    .port_info 5 /INPUT 1 "MODO1"
P_0x56548a4f7460 .param/l "PwrC" 0 2 187, +C4<00000000000000000000000000000001>;
v0x56548a4f83e0_0 .net "D", 0 0, L_0x56548a500800;  1 drivers
v0x56548a4f84a0_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4f8540_0 .net "MODO1", 0 0, L_0x56548a500920;  1 drivers
v0x56548a4f8640_0 .net "Qleft", 0 0, L_0x56548a500650;  1 drivers
v0x56548a4f8710_0 .net "Qright", 0 0, L_0x56548a500760;  1 drivers
v0x56548a4f8800_0 .net "mDIR_o__mMODO1_A", 0 0, L_0x56548a4fff60;  1 drivers
v0x56548a4f88f0_0 .net "oD", 0 0, L_0x56548a500270;  alias, 1 drivers
S_0x56548a4f7670 .scope module, "mDIR" "mux_2a1" 2 191, 2 60 0, S_0x56548a4f72e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f7860 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f7980_0 .net "iA", 0 0, L_0x56548a500760;  alias, 1 drivers
v0x56548a4f7a60_0 .net "iB", 0 0, L_0x56548a500650;  alias, 1 drivers
v0x56548a4f7b20_0 .net "oMux", 0 0, L_0x56548a4fff60;  alias, 1 drivers
v0x56548a4f7bf0_0 .net "s0", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
E_0x56548a4f7900/0 .event negedge, v0x56548a4f7b20_0;
E_0x56548a4f7900/1 .event posedge, v0x56548a4f7b20_0;
E_0x56548a4f7900 .event/or E_0x56548a4f7900/0, E_0x56548a4f7900/1;
L_0x56548a4fff60 .delay 1 (110,110,110) L_0x56548a4fff60/d;
L_0x56548a4fff60/d .functor MUXZ 1, L_0x56548a500760, L_0x56548a500650, v0x56548a4f0ac0_0, C4<>;
S_0x56548a4f7d40 .scope module, "mMODO1" "mux_2a1" 2 197, 2 60 0, S_0x56548a4f72e0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f7ee0 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f8040_0 .net "iA", 0 0, L_0x56548a4fff60;  alias, 1 drivers
v0x56548a4f8110_0 .net "iB", 0 0, L_0x56548a500800;  alias, 1 drivers
v0x56548a4f81b0_0 .net "oMux", 0 0, L_0x56548a500270;  alias, 1 drivers
v0x56548a4f82b0_0 .net "s0", 0 0, L_0x56548a500920;  alias, 1 drivers
L_0x56548a500270 .delay 1 (110,110,110) L_0x56548a500270/d;
L_0x56548a500270/d .functor MUXZ 1, L_0x56548a4fff60, L_0x56548a500800, L_0x56548a500920, C4<>;
S_0x56548a4f8a40 .scope module, "q3_q2" "mid_mux" 6 57, 2 179 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oD"
    .port_info 1 /INPUT 1 "Qleft"
    .port_info 2 /INPUT 1 "Qright"
    .port_info 3 /INPUT 1 "D"
    .port_info 4 /INPUT 1 "DIR"
    .port_info 5 /INPUT 1 "MODO1"
P_0x56548a4f8c10 .param/l "PwrC" 0 2 187, +C4<00000000000000000000000000000001>;
v0x56548a4f9ab0_0 .net "D", 0 0, L_0x56548a4ffdc0;  1 drivers
v0x56548a4f9b70_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4f9c10_0 .net "MODO1", 0 0, L_0x56548a4ffec0;  1 drivers
v0x56548a4f9d10_0 .net "Qleft", 0 0, L_0x56548a4ffc30;  1 drivers
v0x56548a4f9de0_0 .net "Qright", 0 0, L_0x56548a4ffd20;  1 drivers
v0x56548a4f9ed0_0 .net "mDIR_o__mMODO1_A", 0 0, L_0x56548a4ff660;  1 drivers
v0x56548a4f9fc0_0 .net "oD", 0 0, L_0x56548a4ff890;  alias, 1 drivers
S_0x56548a4f8d50 .scope module, "mDIR" "mux_2a1" 2 191, 2 60 0, S_0x56548a4f8a40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f8f40 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f9090_0 .net "iA", 0 0, L_0x56548a4ffd20;  alias, 1 drivers
v0x56548a4f9170_0 .net "iB", 0 0, L_0x56548a4ffc30;  alias, 1 drivers
v0x56548a4f9230_0 .net "oMux", 0 0, L_0x56548a4ff660;  alias, 1 drivers
v0x56548a4f9300_0 .net "s0", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
E_0x56548a4f9010/0 .event negedge, v0x56548a4f9230_0;
E_0x56548a4f9010/1 .event posedge, v0x56548a4f9230_0;
E_0x56548a4f9010 .event/or E_0x56548a4f9010/0, E_0x56548a4f9010/1;
L_0x56548a4ff660 .delay 1 (110,110,110) L_0x56548a4ff660/d;
L_0x56548a4ff660/d .functor MUXZ 1, L_0x56548a4ffd20, L_0x56548a4ffc30, v0x56548a4f0ac0_0, C4<>;
S_0x56548a4f9450 .scope module, "mMODO1" "mux_2a1" 2 197, 2 60 0, S_0x56548a4f8a40;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4f9640 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4f9710_0 .net "iA", 0 0, L_0x56548a4ff660;  alias, 1 drivers
v0x56548a4f97e0_0 .net "iB", 0 0, L_0x56548a4ffdc0;  alias, 1 drivers
v0x56548a4f9880_0 .net "oMux", 0 0, L_0x56548a4ff890;  alias, 1 drivers
v0x56548a4f9980_0 .net "s0", 0 0, L_0x56548a4ffec0;  alias, 1 drivers
L_0x56548a4ff890 .delay 1 (110,110,110) L_0x56548a4ff890/d;
L_0x56548a4ff890/d .functor MUXZ 1, L_0x56548a4ff660, L_0x56548a4ffdc0, L_0x56548a4ffec0, C4<>;
S_0x56548a4fa110 .scope module, "right" "right_mux" 6 73, 2 251 0, S_0x56548a4f21f0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oD"
    .port_info 1 /INPUT 1 "S_IN"
    .port_info 2 /INPUT 1 "Qcirc"
    .port_info 3 /INPUT 1 "Qleft"
    .port_info 4 /INPUT 1 "D"
    .port_info 5 /INPUT 1 "DIR"
    .port_info 6 /INPUT 1 "MODO1"
    .port_info 7 /INPUT 1 "MODO0"
P_0x56548a4fa2e0 .param/l "PwrC" 0 2 261, +C4<00000000000000000000000000000001>;
v0x56548a4fb9a0_0 .net "D", 0 0, L_0x56548a5016a0;  1 drivers
v0x56548a4fba60_0 .net "DIR", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
v0x56548a4fbb00_0 .net "MODO0", 0 0, L_0x56548a501880;  1 drivers
v0x56548a4fbc00_0 .net "MODO1", 0 0, L_0x56548a5017e0;  1 drivers
v0x56548a4fbcd0_0 .net "Qcirc", 0 0, L_0x56548a5014d0;  1 drivers
v0x56548a4fbdc0_0 .net "Qleft", 0 0, L_0x56548a501600;  1 drivers
v0x56548a4fbe90_0 .net "S_IN", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4fbf30_0 .net "mDIR_o__mMODO1_A", 0 0, L_0x56548a500e30;  1 drivers
v0x56548a4fc020_0 .net "mMODO0_o__mDIR_A", 0 0, L_0x56548a5009c0;  1 drivers
v0x56548a4fc0c0_0 .net "oD", 0 0, L_0x56548a5010f0;  alias, 1 drivers
S_0x56548a4fa4a0 .scope module, "mDIR" "mux_2a1" 2 271, 2 60 0, S_0x56548a4fa110;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4fa690 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4fa810_0 .net "iA", 0 0, L_0x56548a5009c0;  alias, 1 drivers
v0x56548a4fa8f0_0 .net "iB", 0 0, L_0x56548a501600;  alias, 1 drivers
v0x56548a4fa9b0_0 .net "oMux", 0 0, L_0x56548a500e30;  alias, 1 drivers
v0x56548a4faa80_0 .net "s0", 0 0, v0x56548a4f0ac0_0;  alias, 1 drivers
E_0x56548a4f7590/0 .event negedge, v0x56548a4fa9b0_0;
E_0x56548a4f7590/1 .event posedge, v0x56548a4fa9b0_0;
E_0x56548a4f7590 .event/or E_0x56548a4f7590/0, E_0x56548a4f7590/1;
L_0x56548a500e30 .delay 1 (110,110,110) L_0x56548a500e30/d;
L_0x56548a500e30/d .functor MUXZ 1, L_0x56548a5009c0, L_0x56548a501600, v0x56548a4f0ac0_0, C4<>;
S_0x56548a4fabd0 .scope module, "mMODO0" "mux_2a1" 2 265, 2 60 0, S_0x56548a4fa110;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4fadc0 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4faf60_0 .net "iA", 0 0, v0x56548a4f0fb0_0;  alias, 1 drivers
v0x56548a4fb020_0 .net "iB", 0 0, L_0x56548a5014d0;  alias, 1 drivers
v0x56548a4fb0e0_0 .net "oMux", 0 0, L_0x56548a5009c0;  alias, 1 drivers
v0x56548a4fb1e0_0 .net "s0", 0 0, L_0x56548a501880;  alias, 1 drivers
E_0x56548a4faf00/0 .event negedge, v0x56548a4fa810_0;
E_0x56548a4faf00/1 .event posedge, v0x56548a4fa810_0;
E_0x56548a4faf00 .event/or E_0x56548a4faf00/0, E_0x56548a4faf00/1;
L_0x56548a5009c0 .delay 1 (110,110,110) L_0x56548a5009c0/d;
L_0x56548a5009c0/d .functor MUXZ 1, v0x56548a4f0fb0_0, L_0x56548a5014d0, L_0x56548a501880, C4<>;
S_0x56548a4fb310 .scope module, "mMODO1" "mux_2a1" 2 277, 2 60 0, S_0x56548a4fa110;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "oMux"
    .port_info 1 /INPUT 1 "iA"
    .port_info 2 /INPUT 1 "iB"
    .port_info 3 /INPUT 1 "s0"
P_0x56548a4fb490 .param/l "PwrC" 0 2 67, +C4<00000000000000000000000000000001>;
v0x56548a4fb600_0 .net "iA", 0 0, L_0x56548a500e30;  alias, 1 drivers
v0x56548a4fb6d0_0 .net "iB", 0 0, L_0x56548a5016a0;  alias, 1 drivers
v0x56548a4fb770_0 .net "oMux", 0 0, L_0x56548a5010f0;  alias, 1 drivers
v0x56548a4fb870_0 .net "s0", 0 0, L_0x56548a5017e0;  alias, 1 drivers
L_0x56548a5010f0 .delay 1 (110,110,110) L_0x56548a5010f0/d;
L_0x56548a5010f0/d .functor MUXZ 1, L_0x56548a500e30, L_0x56548a5016a0, L_0x56548a5017e0, C4<>;
    .scope S_0x56548a4efe00;
T_0 ;
    %wait E_0x56548a4dc4c0;
    %load/vec4 v0x56548a4f00a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x56548a4f0620_0;
    %load/vec4 v0x56548a4f0700_0;
    %pad/u 4;
    %ix/vec4 4;
    %store/vec4a v0x56548a4f0180, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x56548a4efad0;
T_1 ;
    %vpi_call 4 29 "$dumpfile", "registros.vcd" {0 0 0};
    %vpi_call 4 30 "$dumpvars", 32'sb00000000000000000000000000000001, S_0x56548a4efad0 {0 0 0};
    %vpi_call 4 31 "$monitor", "At time %t, Qcond = %h (%0d), S_OUTcond = %h (%0d), Qstruct = %h (%0d), S_OUTstruct = %h (%0d)", $time, v0x56548a4f0df0_0, v0x56548a4f0df0_0, v0x56548a4f1070_0, v0x56548a4f1070_0, v0x56548a4f0ed0_0, v0x56548a4f0ed0_0, v0x56548a4f1130_0, v0x56548a4f1130_0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x56548a4efad0;
T_2 ;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0b80_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x56548a4f0a00_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0fb0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f0920_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56548a4f14a0_0, 0, 2;
T_2.0 ;
    %load/vec4 v0x56548a4f14a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %vpi_call 4 46 "$display", "Inicializando contador %d", v0x56548a4f14a0_0 {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f0920_0, 0, 32;
    %vpi_call 4 48 "$display", "Contador %d: %d ", v0x56548a4f14a0_0, v0x56548a4f0920_0 {0 0 0};
    %load/vec4 v0x56548a4f14a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x56548a4f14a0_0, 0, 2;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 2, 0, 32;
T_2.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.3, 5;
    %jmp/1 T_2.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 200, 0;
    %load/vec4 v0x56548a4f0860_0;
    %inv;
    %store/vec4 v0x56548a4f0860_0, 0, 1;
    %jmp T_2.2;
T_2.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56548a4f0b80_0, 0, 1;
T_2.4 ;
    %delay 200, 0;
    %load/vec4 v0x56548a4f0860_0;
    %inv;
    %store/vec4 v0x56548a4f0860_0, 0, 1;
    %jmp T_2.4;
    %end;
    .thread T_2;
    .scope S_0x56548a4efad0;
T_3 ;
    %wait E_0x56548a4dc480;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x56548a4f0a00_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 6, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56548a4f0fb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.5, 5;
    %jmp/1 T_3.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.4;
T_3.5 ;
    %pop/vec4 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x56548a4f0a00_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.7, 5;
    %jmp/1 T_3.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.6;
T_3.7 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.9, 5;
    %jmp/1 T_3.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.8;
T_3.9 ;
    %pop/vec4 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x56548a4f0a00_0, 0, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56548a4f0ac0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x56548a4f0d30_0, 0, 2;
    %pushi/vec4 6, 0, 32;
T_3.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.13, 5;
    %jmp/1 T_3.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56548a4dbfd0;
    %jmp T_3.12;
T_3.13 ;
    %pop/vec4 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56548a4f0c90_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x56548a4f14a0_0, 0, 2;
T_3.14 ;
    %load/vec4 v0x56548a4f14a0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_3.15, 5;
    %delay 10, 0;
    %load/vec4 v0x56548a4f13b0_0;
    %store/vec4 v0x56548a4f0920_0, 0, 32;
    %vpi_call 4 95 "$display", " ", " ", "PwrCntr[%d]: %d", v0x56548a4f14a0_0, v0x56548a4f0920_0 {0 0 0};
    %load/vec4 v0x56548a4f14a0_0;
    %addi 1, 0, 2;
    %store/vec4 v0x56548a4f14a0_0, 0, 2;
    %jmp T_3.14;
T_3.15 ;
    %delay 10, 0;
    %vpi_call 4 97 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x56548a4f46a0;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f4ee0_0, 0, 32;
    %end;
    .thread T_4;
    .scope S_0x56548a4f46a0;
T_5 ;
    %wait E_0x56548a4dbfd0;
    %load/vec4 v0x56548a4f4c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x56548a4f4d30_0;
    %assign/vec4 v0x56548a4f4d30_0, 50;
    %load/vec4 v0x56548a4f4dd0_0;
    %assign/vec4 v0x56548a4f4dd0_0, 50;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56548a4f4ba0_0;
    %assign/vec4 v0x56548a4f4d30_0, 50;
    %load/vec4 v0x56548a4f4ba0_0;
    %inv;
    %assign/vec4 v0x56548a4f4dd0_0, 50;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56548a4f46a0;
T_6 ;
    %wait E_0x56548a4f4a80;
    %vpi_call 2 125 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f4820, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 127 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f4820, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56548a4f46a0;
T_7 ;
    %wait E_0x56548a4f4a00;
    %vpi_func/r 2 131 "$realtime" {0 0 0};
    %store/real v0x56548a4f4fc0_0;
    %vpi_call 2 132 "$display", "flanco: %d", v0x56548a4f5080_0 {0 0 0};
    %vpi_call 2 133 "$display", "cambio: %d", v0x56548a4f4fc0_0 {0 0 0};
    %load/real v0x56548a4f4fc0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f5080_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f4ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %vpi_call 2 137 "$display", "D. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4fc0_0, v0x56548a4f5080_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f4ee0_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f4ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %vpi_call 2 140 "$display", "D. Violaci\303\263n en thold en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4fc0_0, v0x56548a4f5080_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f4ee0_0, 0;
T_7.4 ;
T_7.3 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x56548a4f46a0;
T_8 ;
    %wait E_0x56548a4dbfd0;
    %vpi_func/r 2 147 "$realtime" {0 0 0};
    %store/real v0x56548a4f5080_0;
    %vpi_call 2 148 "$display", "flanco: %d", v0x56548a4f5080_0 {0 0 0};
    %vpi_call 2 149 "$display", "cambio: %d", v0x56548a4f4fc0_0 {0 0 0};
    %load/real v0x56548a4f4fc0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f5080_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f4ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %vpi_call 2 153 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4fc0_0, v0x56548a4f5080_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f4ee0_0, 0;
    %jmp T_8.3;
T_8.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f5080_0;
    %load/real v0x56548a4f4fc0_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f4ee0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %vpi_call 2 156 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4fc0_0, v0x56548a4f5080_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f4ee0_0, 0;
T_8.4 ;
T_8.3 ;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56548a4f3b50;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f43a0_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_0x56548a4f3b50;
T_10 ;
    %wait E_0x56548a4dbfd0;
    %load/vec4 v0x56548a4f40e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x56548a4f4240_0;
    %assign/vec4 v0x56548a4f4240_0, 50;
    %load/vec4 v0x56548a4f42e0_0;
    %assign/vec4 v0x56548a4f42e0_0, 50;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x56548a4f4020_0;
    %assign/vec4 v0x56548a4f4240_0, 50;
    %load/vec4 v0x56548a4f4020_0;
    %inv;
    %assign/vec4 v0x56548a4f42e0_0, 50;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x56548a4f3b50;
T_11 ;
    %wait E_0x56548a4f3f00;
    %vpi_call 2 125 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f3d20, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 127 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f3d20, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_11;
    .thread T_11;
    .scope S_0x56548a4f3b50;
T_12 ;
    %wait E_0x56548a4f3ea0;
    %vpi_func/r 2 131 "$realtime" {0 0 0};
    %store/real v0x56548a4f4480_0;
    %vpi_call 2 132 "$display", "flanco: %d", v0x56548a4f4540_0 {0 0 0};
    %vpi_call 2 133 "$display", "cambio: %d", v0x56548a4f4480_0 {0 0 0};
    %load/real v0x56548a4f4480_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f4540_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f43a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call 2 137 "$display", "D. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4480_0, v0x56548a4f4540_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f43a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f43a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %vpi_call 2 140 "$display", "D. Violaci\303\263n en thold en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4480_0, v0x56548a4f4540_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f43a0_0, 0;
T_12.4 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x56548a4f3b50;
T_13 ;
    %wait E_0x56548a4dbfd0;
    %vpi_func/r 2 147 "$realtime" {0 0 0};
    %store/real v0x56548a4f4540_0;
    %vpi_call 2 148 "$display", "flanco: %d", v0x56548a4f4540_0 {0 0 0};
    %vpi_call 2 149 "$display", "cambio: %d", v0x56548a4f4480_0 {0 0 0};
    %load/real v0x56548a4f4480_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f4540_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f43a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call 2 153 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4480_0, v0x56548a4f4540_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f43a0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f4540_0;
    %load/real v0x56548a4f4480_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f43a0_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call 2 156 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f4480_0, v0x56548a4f4540_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f43a0_0, 0;
T_13.4 ;
T_13.3 ;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x56548a4f3080;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f3850_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x56548a4f3080;
T_15 ;
    %wait E_0x56548a4dbfd0;
    %load/vec4 v0x56548a4f35d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x56548a4f36a0_0;
    %assign/vec4 v0x56548a4f36a0_0, 50;
    %load/vec4 v0x56548a4f3740_0;
    %assign/vec4 v0x56548a4f3740_0, 50;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x56548a4f3510_0;
    %assign/vec4 v0x56548a4f36a0_0, 50;
    %load/vec4 v0x56548a4f3510_0;
    %inv;
    %assign/vec4 v0x56548a4f3740_0, 50;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x56548a4f3080;
T_16 ;
    %wait E_0x56548a4f33f0;
    %vpi_call 2 125 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f3270, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 127 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f3270, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_16;
    .thread T_16;
    .scope S_0x56548a4f3080;
T_17 ;
    %wait E_0x56548a4f3390;
    %vpi_func/r 2 131 "$realtime" {0 0 0};
    %store/real v0x56548a4f3930_0;
    %vpi_call 2 132 "$display", "flanco: %d", v0x56548a4f39f0_0 {0 0 0};
    %vpi_call 2 133 "$display", "cambio: %d", v0x56548a4f3930_0 {0 0 0};
    %load/real v0x56548a4f3930_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f39f0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f3850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %vpi_call 2 137 "$display", "D. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f3930_0, v0x56548a4f39f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f3850_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f3850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %vpi_call 2 140 "$display", "D. Violaci\303\263n en thold en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f3930_0, v0x56548a4f39f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f3850_0, 0;
T_17.4 ;
T_17.3 ;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x56548a4f3080;
T_18 ;
    %wait E_0x56548a4dbfd0;
    %vpi_func/r 2 147 "$realtime" {0 0 0};
    %store/real v0x56548a4f39f0_0;
    %vpi_call 2 148 "$display", "flanco: %d", v0x56548a4f39f0_0 {0 0 0};
    %vpi_call 2 149 "$display", "cambio: %d", v0x56548a4f3930_0 {0 0 0};
    %load/real v0x56548a4f3930_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f39f0_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f3850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call 2 153 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f3930_0, v0x56548a4f39f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f3850_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f39f0_0;
    %load/real v0x56548a4f3930_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f3850_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %vpi_call 2 156 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f3930_0, v0x56548a4f39f0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f3850_0, 0;
T_18.4 ;
T_18.3 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x56548a4f25a0;
T_19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56548a4f2d80_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_0x56548a4f25a0;
T_20 ;
    %wait E_0x56548a4dbfd0;
    %load/vec4 v0x56548a4f2ae0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0x56548a4f2bd0_0;
    %assign/vec4 v0x56548a4f2bd0_0, 50;
    %load/vec4 v0x56548a4f2c70_0;
    %assign/vec4 v0x56548a4f2c70_0, 50;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x56548a4f2a20_0;
    %assign/vec4 v0x56548a4f2bd0_0, 50;
    %load/vec4 v0x56548a4f2a20_0;
    %inv;
    %assign/vec4 v0x56548a4f2c70_0, 50;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x56548a4f25a0;
T_21 ;
    %wait E_0x56548a4f28b0;
    %vpi_call 2 125 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f2770, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 127 "$display", "FFD PwrCntr[%d]: %d", P_0x56548a4f2770, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_21;
    .thread T_21;
    .scope S_0x56548a4f25a0;
T_22 ;
    %wait E_0x56548a4dc540;
    %vpi_func/r 2 131 "$realtime" {0 0 0};
    %store/real v0x56548a4f2e60_0;
    %vpi_call 2 132 "$display", "flanco: %d", v0x56548a4f2f20_0 {0 0 0};
    %vpi_call 2 133 "$display", "cambio: %d", v0x56548a4f2e60_0 {0 0 0};
    %load/real v0x56548a4f2e60_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f2f20_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f2d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %vpi_call 2 137 "$display", "D. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f2e60_0, v0x56548a4f2f20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f2d80_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f2d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %vpi_call 2 140 "$display", "D. Violaci\303\263n en thold en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f2e60_0, v0x56548a4f2f20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f2d80_0, 0;
T_22.4 ;
T_22.3 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x56548a4f25a0;
T_23 ;
    %wait E_0x56548a4dbfd0;
    %vpi_func/r 2 147 "$realtime" {0 0 0};
    %store/real v0x56548a4f2f20_0;
    %vpi_call 2 148 "$display", "flanco: %d", v0x56548a4f2f20_0 {0 0 0};
    %vpi_call 2 149 "$display", "cambio: %d", v0x56548a4f2e60_0 {0 0 0};
    %load/real v0x56548a4f2e60_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %load/real v0x56548a4f2f20_0;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %pushi/vec4 20, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f2d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 2 153 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f2e60_0, v0x56548a4f2f20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f2d80_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/real 2013265920, 20453; load=-15.0000
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %cmp/wr;
    %flag_get/vec4 5;
    %load/real v0x56548a4f2f20_0;
    %load/real v0x56548a4f2e60_0;
    %sub/wr;
    %pushi/vec4 0, 0, 32;
    %ix/vec4/s 4;
    %cvt/rs 4;
    %cmp/wr;
    %flag_get/vec4 5;
    %and;
    %load/vec4 v0x56548a4f2d80_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %vpi_call 2 156 "$display", "CLK. Violaci\303\263n en tsetup en %d, con flanco %d. Captura de excepci\303\263n.", v0x56548a4f2e60_0, v0x56548a4f2f20_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %assign/vec4 v0x56548a4f2d80_0, 0;
T_23.4 ;
T_23.3 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x56548a4f5ce0;
T_24 ;
    %wait E_0x56548a4f5fa0;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f5ed0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f5ed0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_24;
    .thread T_24;
    .scope S_0x56548a4f55c0;
T_25 ;
    %wait E_0x56548a4f5880;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f57b0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f57b0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_25;
    .thread T_25;
    .scope S_0x56548a4f63d0;
T_26 ;
    %wait E_0x56548a4f4a00;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f65a0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f65a0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_26;
    .thread T_26;
    .scope S_0x56548a4f51e0;
T_27 ;
    %wait E_0x56548a4f4a00;
    %vpi_call 2 244 "$display", "left_mux PwrCntr[%d]: %d", P_0x56548a4f5400, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 246 "$display", "left_mux PwrCntr[%d]: %d", P_0x56548a4f5400, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_27;
    .thread T_27;
    .scope S_0x56548a4f8d50;
T_28 ;
    %wait E_0x56548a4f9010;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f8f40, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f8f40, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_28;
    .thread T_28;
    .scope S_0x56548a4f9450;
T_29 ;
    %wait E_0x56548a4f3ea0;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f9640, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f9640, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_29;
    .thread T_29;
    .scope S_0x56548a4f8a40;
T_30 ;
    %wait E_0x56548a4f3ea0;
    %vpi_call 2 204 "$display", "mid_mux PwrCntr[%d]: %d", P_0x56548a4f8c10, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 206 "$display", "mid_mux PwrCntr[%d]: %d", P_0x56548a4f8c10, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_30;
    .thread T_30;
    .scope S_0x56548a4f7670;
T_31 ;
    %wait E_0x56548a4f7900;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f7860, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f7860, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_31;
    .thread T_31;
    .scope S_0x56548a4f7d40;
T_32 ;
    %wait E_0x56548a4f3390;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f7ee0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4f7ee0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_32;
    .thread T_32;
    .scope S_0x56548a4f72e0;
T_33 ;
    %wait E_0x56548a4f3390;
    %vpi_call 2 204 "$display", "mid_mux PwrCntr[%d]: %d", P_0x56548a4f7460, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 206 "$display", "mid_mux PwrCntr[%d]: %d", P_0x56548a4f7460, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_33;
    .thread T_33;
    .scope S_0x56548a4fabd0;
T_34 ;
    %wait E_0x56548a4faf00;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fadc0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fadc0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_34;
    .thread T_34;
    .scope S_0x56548a4fa4a0;
T_35 ;
    %wait E_0x56548a4f7590;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fa690, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fa690, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_35;
    .thread T_35;
    .scope S_0x56548a4fb310;
T_36 ;
    %wait E_0x56548a4dc540;
    %vpi_call 2 91 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fb490, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 93 "$display", "MUX PwrCntr[%d]: %d", P_0x56548a4fb490, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_36;
    .thread T_36;
    .scope S_0x56548a4fa110;
T_37 ;
    %wait E_0x56548a4dc540;
    %vpi_call 2 284 "$display", "right_mux PwrCntr[%d]: %d", P_0x56548a4fa2e0, &A<v0x56548a4f0180, 1> {0 0 0};
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 2 286 "$display", "right_mux PwrCntr[%d]: %d", P_0x56548a4fa2e0, &A<v0x56548a4f0180, 1> {0 0 0};
    %jmp T_37;
    .thread T_37;
    .scope S_0x56548a4f1690;
T_38 ;
    %wait E_0x56548a4dbfd0;
    %load/vec4 v0x56548a4f1d30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x56548a4f1ef0_0;
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x56548a4f1e00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %load/vec4 v0x56548a4f1b60_0;
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56548a4f2090_0, 0;
    %jmp T_38.6;
T_38.2 ;
    %load/vec4 v0x56548a4f1c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.7, 4;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x56548a4f2090_0, 0;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x56548a4f1fc0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %jmp T_38.8;
T_38.7 ;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x56548a4f2090_0, 0;
    %load/vec4 v0x56548a4f1fc0_0;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56548a4f1ef0_0, 0;
T_38.8 ;
    %jmp T_38.6;
T_38.3 ;
    %load/vec4 v0x56548a4f1c30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.9, 4;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 3, 0, 2;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56548a4f2090_0, 0;
    %jmp T_38.10;
T_38.9 ;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x56548a4f1ef0_0;
    %parti/s 3, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56548a4f2090_0, 0;
T_38.10 ;
    %jmp T_38.6;
T_38.4 ;
    %load/vec4 v0x56548a4f1b60_0;
    %assign/vec4 v0x56548a4f1ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x56548a4f2090_0, 0;
    %jmp T_38.6;
T_38.6 ;
    %pop/vec4 1;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x56548a4f1690;
T_39 ;
    %wait E_0x56548a4dc500;
    %vpi_call 5 61 "$display", "Reg_cond PwrCntr[%d]: %d", P_0x56548a478070, &A<v0x56548a4f0180, 0> {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x56548a4f0180, 4;
    %addi 1, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56548a4f0180, 4, 0;
    %vpi_call 5 63 "$display", "Reg_cond PwrCntr[%d]: %d", P_0x56548a478070, &A<v0x56548a4f0180, 0> {0 0 0};
    %jmp T_39;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./library.v";
    "registro_tb.v";
    "./tester.v";
    "./registro_cond.v";
    "./registro_struct.v";
