Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o /home/ise/FPGA/sangdantathet/testbench_isim_beh.exe -prj /home/ise/FPGA/sangdantathet/testbench_beh.prj work.testbench work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "/home/ise/FPGA/sangdantathet/SANGDAN_TATDAN.v" into library work
Analyzing Verilog file "/home/ise/FPGA/sangdantathet/../chiaxung/sw1_2.v" into library work
Analyzing Verilog file "/home/ise/FPGA/sangdantathet/../sangdantatdan/main.v" into library work
Analyzing Verilog file "/home/ise/FPGA/sangdantathet/testbench.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "/home/ise/FPGA/sangdantathet/../sangdantatdan/main.v" Line 30: Size mismatch in connection of port <Mode>. Formal port size is 1-bit while actual signal size is 32-bit.
Completed static elaboration
Fuse Memory Usage: 94912 KB
Fuse CPU Usage: 1070 ms
Compiling module sw1_2
Compiling module SANGDAN_TATHET
Compiling module main
Compiling module testbench
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/ise/FPGA/sangdantathet/testbench_isim_beh.exe
Fuse Memory Usage: 1177360 KB
Fuse CPU Usage: 1100 ms
GCC CPU Usage: 180 ms
