#! /usr/share/iverilog-0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_6)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xad1be0 .scope module, "testbench" "testbench" 2 7;
 .timescale 0 0;
v0xae64d0_0 .net "O", 3 0, L_0xae66a0; 1 drivers
v0xae6550_0 .var "a", 0 0;
v0xae6620_0 .var "clk", 0 0;
S_0xad1cd0 .scope module, "Ichip1" "registru2" 2 13, 3 23, S_0xad1be0;
 .timescale 0 0;
v0xae5f60_0 .net "a", 0 0, v0xae6550_0; 1 drivers
v0xae6030_0 .net "clk", 0 0, v0xae6620_0; 1 drivers
v0xae6140_0 .alias "out", 3 0, v0xae64d0_0;
v0xae61c0_0 .net "out1", 0 0, v0xae5dc0_0; 1 drivers
v0xae6270_0 .net "out2", 0 0, v0xae5ad0_0; 1 drivers
v0xae6340_0 .net "out3", 0 0, v0xae57e0_0; 1 drivers
v0xae6450_0 .net "out4", 0 0, v0xad1320_0; 1 drivers
L_0xae66a0 .concat [ 1 1 1 1], v0xad1320_0, v0xae57e0_0, v0xae5ad0_0, v0xae5dc0_0;
S_0xae5cd0 .scope module, "b1" "bistabil_D" 3 26, 3 7, S_0xad1cd0;
 .timescale 0 0;
v0xae5dc0_0 .var "O", 0 0;
v0xae5e60_0 .alias "a", 0 0, v0xae5f60_0;
v0xae5ee0_0 .alias "clk", 0 0, v0xae6030_0;
S_0xae59e0 .scope module, "b2" "bistabil_D" 3 27, 3 7, S_0xad1cd0;
 .timescale 0 0;
v0xae5ad0_0 .var "O", 0 0;
v0xae5b80_0 .alias "a", 0 0, v0xae61c0_0;
v0xae5c00_0 .alias "clk", 0 0, v0xae6030_0;
S_0xae56f0 .scope module, "b3" "bistabil_D" 3 28, 3 7, S_0xad1cd0;
 .timescale 0 0;
v0xae57e0_0 .var "O", 0 0;
v0xae58b0_0 .alias "a", 0 0, v0xae6270_0;
v0xae5930_0 .alias "clk", 0 0, v0xae6030_0;
S_0xad36e0 .scope module, "b4" "bistabil_D" 3 29, 3 7, S_0xad1cd0;
 .timescale 0 0;
v0xad1320_0 .var "O", 0 0;
v0xae55b0_0 .alias "a", 0 0, v0xae6340_0;
v0xae5650_0 .alias "clk", 0 0, v0xae6030_0;
E_0xaaf9c0 .event posedge, v0xae5650_0;
    .scope S_0xae5cd0;
T_0 ;
    %wait E_0xaaf9c0;
    %load/v 8, v0xae5e60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xae5dc0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0xae59e0;
T_1 ;
    %wait E_0xaaf9c0;
    %load/v 8, v0xae5b80_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xae5ad0_0, 0, 8;
    %jmp T_1;
    .thread T_1;
    .scope S_0xae56f0;
T_2 ;
    %wait E_0xaaf9c0;
    %load/v 8, v0xae58b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xae57e0_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0xad36e0;
T_3 ;
    %wait E_0xaaf9c0;
    %load/v 8, v0xae55b0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0xad1320_0, 0, 8;
    %jmp T_3;
    .thread T_3;
    .scope S_0xad1be0;
T_4 ;
    %set/v v0xae6620_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0xad1be0;
T_5 ;
    %set/v v0xae6550_0, 1, 1;
    %end;
    .thread T_5;
    .scope S_0xad1be0;
T_6 ;
T_6.0 ;
    %delay 250, 0;
    %load/v 8, v0xae6620_0, 1;
    %inv 8, 1;
    %set/v v0xae6620_0, 8, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0xad1be0;
T_7 ;
T_7.0 ;
    %delay 1000, 0;
    %load/v 8, v0xae6550_0, 1;
    %inv 8, 1;
    %set/v v0xae6550_0, 8, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0xad1be0;
T_8 ;
    %vpi_call 2 24 "$dumpfile", "dump.vcd";
    %vpi_call 2 25 "$dumpvars";
    %delay 9000, 0;
    %vpi_call 2 28 "$finish", 2'sb01;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
