# Advanced-Physical-Design-using-OPENLANE-Sky-130
This is a workshop which is about ASIC design using OPEN source tools.
<br>
## Advanced Physical Design- OpenLANE\Sky130
![Screenshot 2024-03-19 195759](https://github.com/VAANYA-SHARMA/Advanced-Physical-Design-using-OPENLANE-Sky-130/assets/163661889/9e3eb63d-d8ec-4051-96e3-3a3a06a7a540)
<br>
# ABOUT THE PROJECT...............
## Workshop Day wise Content :
### Day1 – Inception of open-source EDA, OpenLANE and Sky130 PDK

How to talk to computers

SoC design and OpenLANE

Starting RISC-V SoC Reference design

Get familiar to open-source EDA toolsDay 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells

Chip Floor planning considerations
Library Binding and Placement
Cell design and characterization flows
General timing characterization parameters
Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice

Labs for CMOS inverter ngspice simulations
Inception of Layout – CMOS fabrication process
Sky130 Tech File Labs
Day 4 - Pre-layout timing analysis and importance of good clock tree

Timing modelling using delay tables
Timing analysis with ideal clocks using openSTA
Clock tree synthesis TritonCTS and signal integrity
Timing analysis with real clocks using openSTA
Day 5 - Final steps for RTL2GDS

Routing and design rule check (DRC)
PNR interactive flow tutorial

