.chipsets:
input i0
clock c1
input i2
4081 and0
output out
.links:
i0:1 and0:1
c1:1 and0:2
and0:3 and0:5
i9:1 and0:6 #here
and0:4 out:1
