# Arithmetic-Mean-VHDL
It was implemented in FPGA through description in VHDL language, using the VIVADO program, a module to determine the arithmetic mean of the input signals a1, a2, a3 and a4, the result being displayed on the BASYS3 development board.
