// Seed: 1998948072
module module_0 (
    id_1
);
  inout wire id_1;
  assign id_1 = id_1;
  assign id_1#(
      .id_1(1),
      .id_1(1)
  ) = id_1;
  assign id_1 = id_1;
endmodule
module module_1 (
    input tri0 id_0,
    output wor id_1,
    input supply1 id_2#(
        .id_6 (1),
        .id_7 (1),
        .id_8 (1),
        .id_9 (-1'b0),
        .id_10(-1),
        .id_11(1),
        .id_12(1 % -1),
        .id_13(~1 - 1)
    ),
    input logic id_3,
    output tri id_4
);
  logic id_14 = id_11.id_3;
  assign id_1 = id_14;
  module_0 modCall_1 (id_14);
  wire id_15;
  ;
  initial id_11 <= id_10;
  id_16 :
  assert property (@* 1) id_11 <= id_7;
  logic id_17;
  ;
endmodule
