// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
// Date        : Sun Dec 27 08:57:55 2020
// Host        : jht running 64-bit major release  (build 9200)
// Command     : write_verilog -mode timesim -nolib -sdf_anno true -force -file
//               D:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.sim/sim_1/impl/timing/xsim/tb_SOC_IO_time_impl.v
// Design      : SOC_IO
// Purpose     : This verilog netlist is a timing simulation representation of the design and should not be modified or
//               synthesized. Please ensure that this netlist is used with the corresponding SDF file.
// Device      : xc7a100tfgg484-1
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps
`define XIL_TIMING

module RAM32M_UNIQ_BASE_
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'hAAAAAAAA),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hCCCCCCCC),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hF0F0F0F0),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hFF00FF00),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hFFFF0000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD1
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD10
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD11
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD2
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD3
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD4
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD5
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD6
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'hAAAAAAAA),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hCCCCCCCC),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hF0F0F0F0),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hFF00FF00),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'hFFFF0000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD7
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD8
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module RAM32M_HD9
   (DOA,
    DOB,
    DOC,
    DOD,
    ADDRA,
    ADDRB,
    ADDRC,
    ADDRD,
    DIA,
    DIB,
    DIC,
    DID,
    WCLK,
    WE);
  output [1:0]DOA;
  output [1:0]DOB;
  output [1:0]DOC;
  output [1:0]DOD;
  input [4:0]ADDRA;
  input [4:0]ADDRB;
  input [4:0]ADDRC;
  input [4:0]ADDRD;
  input [1:0]DIA;
  input [1:0]DIB;
  input [1:0]DIC;
  input [1:0]DID;
  input WCLK;
  input WE;

  wire ADDRA0;
  wire ADDRA1;
  wire ADDRA2;
  wire ADDRA3;
  wire ADDRA4;
  wire ADDRB0;
  wire ADDRB1;
  wire ADDRB2;
  wire ADDRB3;
  wire ADDRB4;
  wire ADDRC0;
  wire ADDRC1;
  wire ADDRC2;
  wire ADDRC3;
  wire ADDRC4;
  wire ADDRD0;
  wire ADDRD1;
  wire ADDRD2;
  wire ADDRD3;
  wire ADDRD4;
  wire DIA0;
  wire DIA1;
  wire DIB0;
  wire DIB1;
  wire DIC0;
  wire DIC1;
  wire DID0;
  wire DID1;
  wire DOA0;
  wire DOA1;
  wire DOB0;
  wire DOB1;
  wire DOC0;
  wire DOC1;
  wire DOD0;
  wire DOD1;
  wire WCLK;
  wire WE;

  assign ADDRA0 = ADDRA[0];
  assign ADDRA1 = ADDRA[1];
  assign ADDRA2 = ADDRA[2];
  assign ADDRA3 = ADDRA[3];
  assign ADDRA4 = ADDRA[4];
  assign ADDRB0 = ADDRB[0];
  assign ADDRB1 = ADDRB[1];
  assign ADDRB2 = ADDRB[2];
  assign ADDRB3 = ADDRB[3];
  assign ADDRB4 = ADDRB[4];
  assign ADDRC0 = ADDRC[0];
  assign ADDRC1 = ADDRC[1];
  assign ADDRC2 = ADDRC[2];
  assign ADDRC3 = ADDRC[3];
  assign ADDRC4 = ADDRC[4];
  assign ADDRD0 = ADDRD[0];
  assign ADDRD1 = ADDRD[1];
  assign ADDRD2 = ADDRD[2];
  assign ADDRD3 = ADDRD[3];
  assign ADDRD4 = ADDRD[4];
  assign DIA0 = DIA[0];
  assign DIA1 = DIA[1];
  assign DIB0 = DIB[0];
  assign DIB1 = DIB[1];
  assign DIC0 = DIC[0];
  assign DIC1 = DIC[1];
  assign DID0 = DID[0];
  assign DID1 = DID[1];
  assign DOA[1] = DOA1;
  assign DOA[0] = DOA0;
  assign DOB[1] = DOB1;
  assign DOB[0] = DOB0;
  assign DOC[1] = DOC1;
  assign DOC[0] = DOC0;
  assign DOD[1] = DOD1;
  assign DOD[0] = DOD0;
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA
       (.CLK(WCLK),
        .I(DIA0),
        .O(DOA0),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMA_D1
       (.CLK(WCLK),
        .I(DIA1),
        .O(DOA1),
        .RADR0(ADDRA0),
        .RADR1(ADDRA1),
        .RADR2(ADDRA2),
        .RADR3(ADDRA3),
        .RADR4(ADDRA4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB
       (.CLK(WCLK),
        .I(DIB0),
        .O(DOB0),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMB_D1
       (.CLK(WCLK),
        .I(DIB1),
        .O(DOB1),
        .RADR0(ADDRB0),
        .RADR1(ADDRB1),
        .RADR2(ADDRB2),
        .RADR3(ADDRB3),
        .RADR4(ADDRB4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC
       (.CLK(WCLK),
        .I(DIC0),
        .O(DOC0),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMD32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMC_D1
       (.CLK(WCLK),
        .I(DIC1),
        .O(DOC1),
        .RADR0(ADDRC0),
        .RADR1(ADDRC1),
        .RADR2(ADDRC2),
        .RADR3(ADDRC3),
        .RADR4(ADDRC4),
        .WADR0(ADDRD0),
        .WADR1(ADDRD1),
        .WADR2(ADDRD2),
        .WADR3(ADDRD3),
        .WADR4(ADDRD4),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID0),
        .O(DOD0),
        .WE(WE));
  RAMS32 #(
    .INIT(32'h00000000),
    .IS_CLK_INVERTED(1'b0)) 
    RAMD_D1
       (.ADR0(ADDRD0),
        .ADR1(ADDRD1),
        .ADR2(ADDRD2),
        .ADR3(ADDRD3),
        .ADR4(ADDRD4),
        .CLK(WCLK),
        .I(DID1),
        .O(DOD1),
        .WE(WE));
endmodule

module ALU_1
   (ALUresult0_carry__2_i_8,
    i__carry__2_i_8__1,
    CO,
    i__carry__2_i_8,
    writeData,
    \mem_addr_o_reg[14]_i_6 ,
    ALUresult0_carry__2_0,
    cpu_addr_i,
    \ALUresult0_inferred__0/i__carry_0 ,
    \mem_addr_o_reg[15]_i_4 ,
    \mem_addr_o_reg[15]_i_5 ,
    \mem_addr_o_reg[15]_i_4_0 ,
    \mem_addr_o_reg[15]_i_4_1 ,
    \mem_addr_o_reg[15]_i_4_2 ,
    \mem_addr_o_reg[15]_i_4_3 ,
    \mem_addr_o_reg[15]_i_4_4 ,
    \mem_addr_o_reg[15]_i_5_0 ,
    \mem_addr_o_reg[15]_i_4_5 ,
    \mem_addr_o_reg[15]_i_5_1 ,
    \mem_addr_o_reg[15]_i_4_6 ,
    \mem_addr_o_reg[15]_i_5_2 ,
    \mem_addr_o_reg[15]_i_5_3 ,
    \mem_addr_o_reg[15]_i_5_4 ,
    \mem_addr_o_reg[15]_i_4_7 ,
    \mem_addr_o_reg[15]_i_5_5 ,
    \mem_addr_o_reg[15]_i_4_8 ,
    \ALUresult0_inferred__0/i__carry_1 ,
    \mem_addr_o_reg[15]_i_10 ,
    \mem_addr_o_reg[15]_i_10_0 ,
    \ALUresult0_inferred__0/i__carry__0_0 ,
    \ALUresult0_inferred__0/i__carry__0_1 ,
    \mem_addr_o_reg[15]_i_10_1 ,
    \mem_addr_o_reg[15]_i_10_2 ,
    \ALUresult0_inferred__0/i__carry__2_0 ,
    \bbstub_douta[30] ,
    rst_n,
    rst_n_0,
    rst_n_1,
    \bbstub_douta[27] ,
    JrPC,
    S,
    \mem_addr_o_reg[4]_i_4_0 ,
    \mem_addr_o_reg[8]_i_1 ,
    \mem_addr_o_reg[12]_i_2_0 ,
    n_0_131_BUFG_inst_i_18_0,
    register_reg_r1_0_31_18_23_i_30_0,
    register_reg_r1_0_31_24_29_i_26_0,
    register_reg_r1_0_31_24_29_i_39_0,
    DI,
    \switch_data_o[15]_i_20_0 ,
    \mem_addr_o_reg[4]_i_4_1 ,
    \mem_addr_o_reg[4]_i_4_2 ,
    \mem_addr_o_reg[8]_i_1_0 ,
    \mem_addr_o_reg[8]_i_1_1 ,
    \mem_addr_o_reg[12]_i_2_1 ,
    \mem_addr_o_reg[12]_i_2_2 ,
    n_0_131_BUFG_inst_i_18_1,
    n_0_131_BUFG_inst_i_18_2,
    register_reg_r1_0_31_18_23_i_30_1,
    register_reg_r1_0_31_18_23_i_30_2,
    register_reg_r1_0_31_24_29_i_26_1,
    register_reg_r1_0_31_24_29_i_26_2,
    register_reg_r1_0_31_24_29_i_39_1,
    register_reg_r1_0_31_24_29_i_39_2,
    \ALUresult0_inferred__5/i__carry__0_0 ,
    \ALUresult0_inferred__5/i__carry__0_1 ,
    \ALUresult0_inferred__5/i__carry__1_0 ,
    \ALUresult0_inferred__5/i__carry__1_1 ,
    \ALUresult0_inferred__5/i__carry__2_0 ,
    \ALUresult0_inferred__5/i__carry__2_1 ,
    \switch_data_o[15]_i_9 ,
    \switch_data_o[15]_i_9_0 ,
    \ALUresult0_inferred__6/i__carry__0_0 ,
    \ALUresult0_inferred__6/i__carry__1_0 ,
    \ALUresult0_inferred__6/i__carry__2_0 ,
    \ALUresult0_inferred__6/i__carry__2_1 ,
    \switch_data_o[15]_i_9_1 ,
    \switch_data_o[15]_i_9_2 ,
    register_reg_r1_0_31_12_17,
    register_reg_r1_0_31_6_11,
    Q,
    register_reg_r1_0_31_6_11_0,
    register_reg_r1_0_31_12_17_0,
    register_reg_r1_0_31_12_17_1,
    register_reg_r1_0_31_6_11_1,
    douta,
    n_0_131_BUFG_inst_i_7,
    \mem_addr_o_reg[10] ,
    \mem_addr_o_reg[10]_0 ,
    \mem_addr_o_reg[13] ,
    n_0_131_BUFG_inst_i_7_0,
    n_0_131_BUFG_inst_i_7_1,
    \mem_addr_o_reg[13]_0 ,
    \mem_addr_o_reg[13]_1 ,
    \mem_addr_o_reg[13]_2 ,
    \mem_addr_o_reg[13]_3 ,
    \mem_addr_o_reg[14]_i_1 ,
    \mem_addr_o_reg[14]_i_1_0 ,
    \switch_data_o[15]_i_11 ,
    register_reg_r1_0_31_24_29_i_17,
    register_reg_r1_0_31_24_29_i_16,
    n_0_131_BUFG_inst_i_6,
    \mem_addr_o_reg[11]_i_1 ,
    n_0_131_BUFG_inst_i_4,
    n_0_131_BUFG_inst_i_5,
    register_reg_r1_0_31_24_29_i_15,
    register_reg_r1_0_31_30_31_i_6,
    register_reg_r1_0_31_30_31_i_5,
    register_reg_r1_0_31_24_29_i_19,
    register_reg_r1_0_31_24_29_i_20,
    register_reg_r1_0_31_18_23_i_18,
    register_reg_r1_0_31_24_29_i_18,
    register_reg_r1_0_31_18_23_i_17,
    register_reg_r1_0_31_18_23_i_14,
    register_reg_r1_0_31_18_23_i_16,
    register_reg_r1_0_31_18_23_i_15,
    \mem_addr_o_reg[3]_i_1 ,
    \mem_addr_o_reg[4]_i_1 ,
    \mem_addr_o_reg[7]_i_1 ,
    \mem_addr_o_reg[11]_i_1_0 ,
    rst_n_IBUF);
  output [2:0]ALUresult0_carry__2_i_8;
  output [2:0]i__carry__2_i_8__1;
  output [0:0]CO;
  output [0:0]i__carry__2_i_8;
  output [2:0]writeData;
  output \mem_addr_o_reg[14]_i_6 ;
  output ALUresult0_carry__2_0;
  output [1:0]cpu_addr_i;
  output \ALUresult0_inferred__0/i__carry_0 ;
  output \mem_addr_o_reg[15]_i_4 ;
  output \mem_addr_o_reg[15]_i_5 ;
  output \mem_addr_o_reg[15]_i_4_0 ;
  output \mem_addr_o_reg[15]_i_4_1 ;
  output \mem_addr_o_reg[15]_i_4_2 ;
  output \mem_addr_o_reg[15]_i_4_3 ;
  output \mem_addr_o_reg[15]_i_4_4 ;
  output \mem_addr_o_reg[15]_i_5_0 ;
  output \mem_addr_o_reg[15]_i_4_5 ;
  output \mem_addr_o_reg[15]_i_5_1 ;
  output \mem_addr_o_reg[15]_i_4_6 ;
  output \mem_addr_o_reg[15]_i_5_2 ;
  output \mem_addr_o_reg[15]_i_5_3 ;
  output \mem_addr_o_reg[15]_i_5_4 ;
  output \mem_addr_o_reg[15]_i_4_7 ;
  output \mem_addr_o_reg[15]_i_5_5 ;
  output \mem_addr_o_reg[15]_i_4_8 ;
  output \ALUresult0_inferred__0/i__carry_1 ;
  output \mem_addr_o_reg[15]_i_10 ;
  output \mem_addr_o_reg[15]_i_10_0 ;
  output \ALUresult0_inferred__0/i__carry__0_0 ;
  output \ALUresult0_inferred__0/i__carry__0_1 ;
  output \mem_addr_o_reg[15]_i_10_1 ;
  output \mem_addr_o_reg[15]_i_10_2 ;
  output \ALUresult0_inferred__0/i__carry__2_0 ;
  output \bbstub_douta[30] ;
  output rst_n;
  output rst_n_0;
  output rst_n_1;
  output \bbstub_douta[27] ;
  input [30:0]JrPC;
  input [3:0]S;
  input [3:0]\mem_addr_o_reg[4]_i_4_0 ;
  input [3:0]\mem_addr_o_reg[8]_i_1 ;
  input [3:0]\mem_addr_o_reg[12]_i_2_0 ;
  input [3:0]n_0_131_BUFG_inst_i_18_0;
  input [3:0]register_reg_r1_0_31_18_23_i_30_0;
  input [3:0]register_reg_r1_0_31_24_29_i_26_0;
  input [3:0]register_reg_r1_0_31_24_29_i_39_0;
  input [3:0]DI;
  input [3:0]\switch_data_o[15]_i_20_0 ;
  input [3:0]\mem_addr_o_reg[4]_i_4_1 ;
  input [3:0]\mem_addr_o_reg[4]_i_4_2 ;
  input [3:0]\mem_addr_o_reg[8]_i_1_0 ;
  input [3:0]\mem_addr_o_reg[8]_i_1_1 ;
  input [3:0]\mem_addr_o_reg[12]_i_2_1 ;
  input [3:0]\mem_addr_o_reg[12]_i_2_2 ;
  input [3:0]n_0_131_BUFG_inst_i_18_1;
  input [3:0]n_0_131_BUFG_inst_i_18_2;
  input [3:0]register_reg_r1_0_31_18_23_i_30_1;
  input [3:0]register_reg_r1_0_31_18_23_i_30_2;
  input [3:0]register_reg_r1_0_31_24_29_i_26_1;
  input [3:0]register_reg_r1_0_31_24_29_i_26_2;
  input [2:0]register_reg_r1_0_31_24_29_i_39_1;
  input [3:0]register_reg_r1_0_31_24_29_i_39_2;
  input [3:0]\ALUresult0_inferred__5/i__carry__0_0 ;
  input [3:0]\ALUresult0_inferred__5/i__carry__0_1 ;
  input [3:0]\ALUresult0_inferred__5/i__carry__1_0 ;
  input [3:0]\ALUresult0_inferred__5/i__carry__1_1 ;
  input [3:0]\ALUresult0_inferred__5/i__carry__2_0 ;
  input [3:0]\ALUresult0_inferred__5/i__carry__2_1 ;
  input [3:0]\switch_data_o[15]_i_9 ;
  input [3:0]\switch_data_o[15]_i_9_0 ;
  input [3:0]\ALUresult0_inferred__6/i__carry__0_0 ;
  input [3:0]\ALUresult0_inferred__6/i__carry__1_0 ;
  input [3:0]\ALUresult0_inferred__6/i__carry__2_0 ;
  input [3:0]\ALUresult0_inferred__6/i__carry__2_1 ;
  input [3:0]\switch_data_o[15]_i_9_1 ;
  input [3:0]\switch_data_o[15]_i_9_2 ;
  input [2:0]register_reg_r1_0_31_12_17;
  input register_reg_r1_0_31_6_11;
  input [2:0]Q;
  input register_reg_r1_0_31_6_11_0;
  input register_reg_r1_0_31_12_17_0;
  input register_reg_r1_0_31_12_17_1;
  input register_reg_r1_0_31_6_11_1;
  input [16:0]douta;
  input n_0_131_BUFG_inst_i_7;
  input \mem_addr_o_reg[10] ;
  input \mem_addr_o_reg[10]_0 ;
  input \mem_addr_o_reg[13] ;
  input n_0_131_BUFG_inst_i_7_0;
  input n_0_131_BUFG_inst_i_7_1;
  input \mem_addr_o_reg[13]_0 ;
  input \mem_addr_o_reg[13]_1 ;
  input \mem_addr_o_reg[13]_2 ;
  input \mem_addr_o_reg[13]_3 ;
  input \mem_addr_o_reg[14]_i_1 ;
  input \mem_addr_o_reg[14]_i_1_0 ;
  input \switch_data_o[15]_i_11 ;
  input register_reg_r1_0_31_24_29_i_17;
  input register_reg_r1_0_31_24_29_i_16;
  input n_0_131_BUFG_inst_i_6;
  input \mem_addr_o_reg[11]_i_1 ;
  input n_0_131_BUFG_inst_i_4;
  input n_0_131_BUFG_inst_i_5;
  input register_reg_r1_0_31_24_29_i_15;
  input register_reg_r1_0_31_30_31_i_6;
  input register_reg_r1_0_31_30_31_i_5;
  input register_reg_r1_0_31_24_29_i_19;
  input register_reg_r1_0_31_24_29_i_20;
  input register_reg_r1_0_31_18_23_i_18;
  input register_reg_r1_0_31_24_29_i_18;
  input register_reg_r1_0_31_18_23_i_17;
  input register_reg_r1_0_31_18_23_i_14;
  input register_reg_r1_0_31_18_23_i_16;
  input register_reg_r1_0_31_18_23_i_15;
  input \mem_addr_o_reg[3]_i_1 ;
  input \mem_addr_o_reg[4]_i_1 ;
  input \mem_addr_o_reg[7]_i_1 ;
  input \mem_addr_o_reg[11]_i_1_0 ;
  input rst_n_IBUF;

  wire ALUresult0_carry__0_n_1;
  wire ALUresult0_carry__1_n_1;
  wire [2:0]ALUresult0_carry__2_i_8;
  wire ALUresult0_carry__2_n_1;
  wire ALUresult0_carry__3_n_1;
  wire ALUresult0_carry__4_n_1;
  wire ALUresult0_carry__5_n_1;
  wire ALUresult0_carry_n_1;
  wire \ALUresult0_inferred__0/i__carry_0 ;
  wire \ALUresult0_inferred__0/i__carry_1 ;
  wire \ALUresult0_inferred__0/i__carry__0_0 ;
  wire \ALUresult0_inferred__0/i__carry__0_1 ;
  wire \ALUresult0_inferred__0/i__carry__0_n_1 ;
  wire \ALUresult0_inferred__0/i__carry__1_n_1 ;
  wire \ALUresult0_inferred__0/i__carry__2_0 ;
  wire \ALUresult0_inferred__0/i__carry__2_n_1 ;
  wire \ALUresult0_inferred__0/i__carry__3_n_1 ;
  wire \ALUresult0_inferred__0/i__carry__4_n_1 ;
  wire \ALUresult0_inferred__0/i__carry__5_n_1 ;
  wire \ALUresult0_inferred__0/i__carry_n_1 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__0_0 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__0_1 ;
  wire \ALUresult0_inferred__5/i__carry__0_n_1 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__1_0 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__1_1 ;
  wire \ALUresult0_inferred__5/i__carry__1_n_1 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__2_0 ;
  wire [3:0]\ALUresult0_inferred__5/i__carry__2_1 ;
  wire \ALUresult0_inferred__5/i__carry_n_1 ;
  wire [3:0]\ALUresult0_inferred__6/i__carry__0_0 ;
  wire \ALUresult0_inferred__6/i__carry__0_n_1 ;
  wire [3:0]\ALUresult0_inferred__6/i__carry__1_0 ;
  wire \ALUresult0_inferred__6/i__carry__1_n_1 ;
  wire [3:0]\ALUresult0_inferred__6/i__carry__2_0 ;
  wire [3:0]\ALUresult0_inferred__6/i__carry__2_1 ;
  wire \ALUresult0_inferred__6/i__carry_n_1 ;
  wire [0:0]CO;
  wire [3:0]DI;
  wire [30:0]JrPC;
  wire [2:0]Q;
  wire [3:0]S;
  wire \bbstub_douta[27] ;
  wire \bbstub_douta[30] ;
  wire [1:0]cpu_addr_i;
  wire [31:0]data0;
  wire [31:0]data1;
  wire [16:0]douta;
  wire [0:0]i__carry__2_i_8;
  wire [2:0]i__carry__2_i_8__1;
  wire \mem_addr_o_reg[10] ;
  wire \mem_addr_o_reg[10]_0 ;
  wire \mem_addr_o_reg[11]_i_1 ;
  wire \mem_addr_o_reg[11]_i_1_0 ;
  wire [3:0]\mem_addr_o_reg[12]_i_2_0 ;
  wire [3:0]\mem_addr_o_reg[12]_i_2_1 ;
  wire [3:0]\mem_addr_o_reg[12]_i_2_2 ;
  wire \mem_addr_o_reg[13] ;
  wire \mem_addr_o_reg[13]_0 ;
  wire \mem_addr_o_reg[13]_1 ;
  wire \mem_addr_o_reg[13]_2 ;
  wire \mem_addr_o_reg[13]_3 ;
  wire \mem_addr_o_reg[13]_i_2_n_1 ;
  wire \mem_addr_o_reg[14]_i_1 ;
  wire \mem_addr_o_reg[14]_i_1_0 ;
  wire \mem_addr_o_reg[14]_i_6 ;
  wire \mem_addr_o_reg[15]_i_10 ;
  wire \mem_addr_o_reg[15]_i_10_0 ;
  wire \mem_addr_o_reg[15]_i_10_1 ;
  wire \mem_addr_o_reg[15]_i_10_2 ;
  wire \mem_addr_o_reg[15]_i_4 ;
  wire \mem_addr_o_reg[15]_i_4_0 ;
  wire \mem_addr_o_reg[15]_i_4_1 ;
  wire \mem_addr_o_reg[15]_i_4_2 ;
  wire \mem_addr_o_reg[15]_i_4_3 ;
  wire \mem_addr_o_reg[15]_i_4_4 ;
  wire \mem_addr_o_reg[15]_i_4_5 ;
  wire \mem_addr_o_reg[15]_i_4_6 ;
  wire \mem_addr_o_reg[15]_i_4_7 ;
  wire \mem_addr_o_reg[15]_i_4_8 ;
  wire \mem_addr_o_reg[15]_i_5 ;
  wire \mem_addr_o_reg[15]_i_5_0 ;
  wire \mem_addr_o_reg[15]_i_5_1 ;
  wire \mem_addr_o_reg[15]_i_5_2 ;
  wire \mem_addr_o_reg[15]_i_5_3 ;
  wire \mem_addr_o_reg[15]_i_5_4 ;
  wire \mem_addr_o_reg[15]_i_5_5 ;
  wire \mem_addr_o_reg[3]_i_1 ;
  wire \mem_addr_o_reg[4]_i_1 ;
  wire [3:0]\mem_addr_o_reg[4]_i_4_0 ;
  wire [3:0]\mem_addr_o_reg[4]_i_4_1 ;
  wire [3:0]\mem_addr_o_reg[4]_i_4_2 ;
  wire \mem_addr_o_reg[7]_i_1 ;
  wire [3:0]\mem_addr_o_reg[8]_i_1 ;
  wire [3:0]\mem_addr_o_reg[8]_i_1_0 ;
  wire [3:0]\mem_addr_o_reg[8]_i_1_1 ;
  wire [3:0]n_0_131_BUFG_inst_i_18_0;
  wire [3:0]n_0_131_BUFG_inst_i_18_1;
  wire [3:0]n_0_131_BUFG_inst_i_18_2;
  wire n_0_131_BUFG_inst_i_4;
  wire n_0_131_BUFG_inst_i_5;
  wire n_0_131_BUFG_inst_i_6;
  wire n_0_131_BUFG_inst_i_7;
  wire n_0_131_BUFG_inst_i_7_0;
  wire n_0_131_BUFG_inst_i_7_1;
  wire pcSelect0_carry__3_i_7_n_1;
  wire [2:0]register_reg_r1_0_31_12_17;
  wire register_reg_r1_0_31_12_17_0;
  wire register_reg_r1_0_31_12_17_1;
  wire register_reg_r1_0_31_12_17_i_7_n_1;
  wire register_reg_r1_0_31_12_17_i_9_n_1;
  wire register_reg_r1_0_31_18_23_i_14;
  wire register_reg_r1_0_31_18_23_i_15;
  wire register_reg_r1_0_31_18_23_i_16;
  wire register_reg_r1_0_31_18_23_i_17;
  wire register_reg_r1_0_31_18_23_i_18;
  wire [3:0]register_reg_r1_0_31_18_23_i_30_0;
  wire [3:0]register_reg_r1_0_31_18_23_i_30_1;
  wire [3:0]register_reg_r1_0_31_18_23_i_30_2;
  wire register_reg_r1_0_31_24_29_i_15;
  wire register_reg_r1_0_31_24_29_i_16;
  wire register_reg_r1_0_31_24_29_i_17;
  wire register_reg_r1_0_31_24_29_i_18;
  wire register_reg_r1_0_31_24_29_i_19;
  wire register_reg_r1_0_31_24_29_i_20;
  wire [3:0]register_reg_r1_0_31_24_29_i_26_0;
  wire [3:0]register_reg_r1_0_31_24_29_i_26_1;
  wire [3:0]register_reg_r1_0_31_24_29_i_26_2;
  wire [3:0]register_reg_r1_0_31_24_29_i_39_0;
  wire [2:0]register_reg_r1_0_31_24_29_i_39_1;
  wire [3:0]register_reg_r1_0_31_24_29_i_39_2;
  wire register_reg_r1_0_31_30_31_i_5;
  wire register_reg_r1_0_31_30_31_i_6;
  wire register_reg_r1_0_31_6_11;
  wire register_reg_r1_0_31_6_11_0;
  wire register_reg_r1_0_31_6_11_1;
  wire register_reg_r1_0_31_6_11_i_17_n_1;
  wire rst_n;
  wire rst_n_0;
  wire rst_n_1;
  wire rst_n_IBUF;
  wire \switch_data_o[15]_i_11 ;
  wire [3:0]\switch_data_o[15]_i_20_0 ;
  wire [3:0]\switch_data_o[15]_i_9 ;
  wire [3:0]\switch_data_o[15]_i_9_0 ;
  wire [3:0]\switch_data_o[15]_i_9_1 ;
  wire [3:0]\switch_data_o[15]_i_9_2 ;
  wire [2:0]writeData;
  wire [2:0]NLW_ALUresult0_carry_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_ALUresult0_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_ALUresult0_carry__6_CO_UNCONNECTED;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__1_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__2_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__3_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__4_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__0/i__carry__5_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__0/i__carry__6_CO_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__5/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__5/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__5/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__5/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__5/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__5/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__5/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__5/i__carry__2_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__6/i__carry_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__6/i__carry_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__6/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__6/i__carry__0_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__6/i__carry__1_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__6/i__carry__1_O_UNCONNECTED ;
  wire [2:0]\NLW_ALUresult0_inferred__6/i__carry__2_CO_UNCONNECTED ;
  wire [3:0]\NLW_ALUresult0_inferred__6/i__carry__2_O_UNCONNECTED ;

  assign ALUresult0_carry__2_0 = cpu_addr_i[0];
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry
       (.CI(1'b0),
        .CO({ALUresult0_carry_n_1,NLW_ALUresult0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[3:0]),
        .O(data0[3:0]),
        .S(S));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__0
       (.CI(ALUresult0_carry_n_1),
        .CO({ALUresult0_carry__0_n_1,NLW_ALUresult0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[7:4]),
        .O(data0[7:4]),
        .S(\mem_addr_o_reg[4]_i_4_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__1
       (.CI(ALUresult0_carry__0_n_1),
        .CO({ALUresult0_carry__1_n_1,NLW_ALUresult0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[11:8]),
        .O({data0[11:10],ALUresult0_carry__2_i_8[1:0]}),
        .S(\mem_addr_o_reg[8]_i_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__2
       (.CI(ALUresult0_carry__1_n_1),
        .CO({ALUresult0_carry__2_n_1,NLW_ALUresult0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[15:12]),
        .O({ALUresult0_carry__2_i_8[2],data0[14:12]}),
        .S(\mem_addr_o_reg[12]_i_2_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__3
       (.CI(ALUresult0_carry__2_n_1),
        .CO({ALUresult0_carry__3_n_1,NLW_ALUresult0_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[19:16]),
        .O(data0[19:16]),
        .S(n_0_131_BUFG_inst_i_18_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__4
       (.CI(ALUresult0_carry__3_n_1),
        .CO({ALUresult0_carry__4_n_1,NLW_ALUresult0_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[23:20]),
        .O(data0[23:20]),
        .S(register_reg_r1_0_31_18_23_i_30_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__5
       (.CI(ALUresult0_carry__4_n_1),
        .CO({ALUresult0_carry__5_n_1,NLW_ALUresult0_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI(JrPC[27:24]),
        .O(data0[27:24]),
        .S(register_reg_r1_0_31_24_29_i_26_0));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 ALUresult0_carry__6
       (.CI(ALUresult0_carry__5_n_1),
        .CO(NLW_ALUresult0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,JrPC[30:28]}),
        .O(data0[31:28]),
        .S(register_reg_r1_0_31_24_29_i_39_0));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    ALUresult0_carry_i_10
       (.I0(rst_n_IBUF),
        .I1(douta[3]),
        .I2(douta[5]),
        .I3(douta[2]),
        .I4(douta[1]),
        .I5(douta[4]),
        .O(rst_n_1));
  LUT6 #(
    .INIT(64'hFCDDFFDDFFDDFFDD)) 
    ALUresult0_carry_i_9
       (.I0(douta[14]),
        .I1(douta[15]),
        .I2(douta[13]),
        .I3(douta[16]),
        .I4(douta[11]),
        .I5(douta[12]),
        .O(\bbstub_douta[27] ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\ALUresult0_inferred__0/i__carry_n_1 ,\NLW_ALUresult0_inferred__0/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b1),
        .DI(DI),
        .O(data1[3:0]),
        .S(\switch_data_o[15]_i_20_0 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__0 
       (.CI(\ALUresult0_inferred__0/i__carry_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__0_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_addr_o_reg[4]_i_4_1 ),
        .O(data1[7:4]),
        .S(\mem_addr_o_reg[4]_i_4_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__1 
       (.CI(\ALUresult0_inferred__0/i__carry__0_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__1_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_addr_o_reg[8]_i_1_0 ),
        .O({data1[11:10],i__carry__2_i_8__1[1:0]}),
        .S(\mem_addr_o_reg[8]_i_1_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__2 
       (.CI(\ALUresult0_inferred__0/i__carry__1_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__2_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\mem_addr_o_reg[12]_i_2_1 ),
        .O({i__carry__2_i_8__1[2],data1[14:12]}),
        .S(\mem_addr_o_reg[12]_i_2_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__3 
       (.CI(\ALUresult0_inferred__0/i__carry__2_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__3_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__3_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(n_0_131_BUFG_inst_i_18_1),
        .O(data1[19:16]),
        .S(n_0_131_BUFG_inst_i_18_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__4 
       (.CI(\ALUresult0_inferred__0/i__carry__3_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__4_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__4_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(register_reg_r1_0_31_18_23_i_30_1),
        .O(data1[23:20]),
        .S(register_reg_r1_0_31_18_23_i_30_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__5 
       (.CI(\ALUresult0_inferred__0/i__carry__4_n_1 ),
        .CO({\ALUresult0_inferred__0/i__carry__5_n_1 ,\NLW_ALUresult0_inferred__0/i__carry__5_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(register_reg_r1_0_31_24_29_i_26_1),
        .O(data1[27:24]),
        .S(register_reg_r1_0_31_24_29_i_26_2));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__0/i__carry__6 
       (.CI(\ALUresult0_inferred__0/i__carry__5_n_1 ),
        .CO(\NLW_ALUresult0_inferred__0/i__carry__6_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,register_reg_r1_0_31_24_29_i_39_1}),
        .O(data1[31:28]),
        .S(register_reg_r1_0_31_24_29_i_39_2));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__5/i__carry 
       (.CI(1'b0),
        .CO({\ALUresult0_inferred__5/i__carry_n_1 ,\NLW_ALUresult0_inferred__5/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__5/i__carry__0_0 ),
        .O(\NLW_ALUresult0_inferred__5/i__carry_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__5/i__carry__0_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__5/i__carry__0 
       (.CI(\ALUresult0_inferred__5/i__carry_n_1 ),
        .CO({\ALUresult0_inferred__5/i__carry__0_n_1 ,\NLW_ALUresult0_inferred__5/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__5/i__carry__1_0 ),
        .O(\NLW_ALUresult0_inferred__5/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__5/i__carry__1_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__5/i__carry__1 
       (.CI(\ALUresult0_inferred__5/i__carry__0_n_1 ),
        .CO({\ALUresult0_inferred__5/i__carry__1_n_1 ,\NLW_ALUresult0_inferred__5/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__5/i__carry__2_0 ),
        .O(\NLW_ALUresult0_inferred__5/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__5/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__5/i__carry__2 
       (.CI(\ALUresult0_inferred__5/i__carry__1_n_1 ),
        .CO({CO,\NLW_ALUresult0_inferred__5/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\switch_data_o[15]_i_9 ),
        .O(\NLW_ALUresult0_inferred__5/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\switch_data_o[15]_i_9_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__6/i__carry 
       (.CI(1'b0),
        .CO({\ALUresult0_inferred__6/i__carry_n_1 ,\NLW_ALUresult0_inferred__6/i__carry_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__5/i__carry__0_0 ),
        .O(\NLW_ALUresult0_inferred__6/i__carry_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__6/i__carry__0_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__6/i__carry__0 
       (.CI(\ALUresult0_inferred__6/i__carry_n_1 ),
        .CO({\ALUresult0_inferred__6/i__carry__0_n_1 ,\NLW_ALUresult0_inferred__6/i__carry__0_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__5/i__carry__1_0 ),
        .O(\NLW_ALUresult0_inferred__6/i__carry__0_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__6/i__carry__1_0 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__6/i__carry__1 
       (.CI(\ALUresult0_inferred__6/i__carry__0_n_1 ),
        .CO({\ALUresult0_inferred__6/i__carry__1_n_1 ,\NLW_ALUresult0_inferred__6/i__carry__1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\ALUresult0_inferred__6/i__carry__2_0 ),
        .O(\NLW_ALUresult0_inferred__6/i__carry__1_O_UNCONNECTED [3:0]),
        .S(\ALUresult0_inferred__6/i__carry__2_1 ));
  (* COMPARATOR_THRESHOLD = "11" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \ALUresult0_inferred__6/i__carry__2 
       (.CI(\ALUresult0_inferred__6/i__carry__1_n_1 ),
        .CO({i__carry__2_i_8,\NLW_ALUresult0_inferred__6/i__carry__2_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI(\switch_data_o[15]_i_9_1 ),
        .O(\NLW_ALUresult0_inferred__6/i__carry__2_O_UNCONNECTED [3:0]),
        .S(\switch_data_o[15]_i_9_2 ));
  LUT6 #(
    .INIT(64'hFFFF00FFE2E2E2E2)) 
    \mem_addr_o_reg[10]_i_1 
       (.I0(data0[10]),
        .I1(n_0_131_BUFG_inst_i_7),
        .I2(data1[10]),
        .I3(\mem_addr_o_reg[10] ),
        .I4(\mem_addr_o_reg[10]_0 ),
        .I5(\mem_addr_o_reg[13] ),
        .O(\mem_addr_o_reg[14]_i_6 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \mem_addr_o_reg[11]_i_5 
       (.I0(data1[11]),
        .I1(\mem_addr_o_reg[14]_i_1_0 ),
        .I2(data0[11]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(\mem_addr_o_reg[11]_i_1_0 ),
        .I5(\mem_addr_o_reg[11]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_10_2 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hDDDDF0FFDDDDF000)) 
    \mem_addr_o_reg[12]_i_2 
       (.I0(n_0_131_BUFG_inst_i_7_0),
        .I1(n_0_131_BUFG_inst_i_7_1),
        .I2(data1[12]),
        .I3(n_0_131_BUFG_inst_i_7),
        .I4(\mem_addr_o_reg[13] ),
        .I5(data0[12]),
        .O(cpu_addr_i[0]));
  LUT6 #(
    .INIT(64'hEEEEEEEEAEAEEEAE)) 
    \mem_addr_o_reg[13]_i_1 
       (.I0(\mem_addr_o_reg[13]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[13] ),
        .I2(\mem_addr_o_reg[13]_0 ),
        .I3(\mem_addr_o_reg[13]_1 ),
        .I4(\mem_addr_o_reg[13]_2 ),
        .I5(\mem_addr_o_reg[13]_3 ),
        .O(cpu_addr_i[1]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mem_addr_o_reg[13]_i_2 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[13]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[13]),
        .O(\mem_addr_o_reg[13]_i_2_n_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mem_addr_o_reg[14]_i_7 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[14]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[14]),
        .O(\ALUresult0_inferred__0/i__carry__2_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mem_addr_o_reg[2]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[2]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[2]),
        .O(\ALUresult0_inferred__0/i__carry_1 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \mem_addr_o_reg[3]_i_4 
       (.I0(data1[3]),
        .I1(\mem_addr_o_reg[14]_i_1_0 ),
        .I2(data0[3]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(\mem_addr_o_reg[3]_i_1 ),
        .I5(\mem_addr_o_reg[11]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_10 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \mem_addr_o_reg[4]_i_4 
       (.I0(data1[4]),
        .I1(\mem_addr_o_reg[14]_i_1_0 ),
        .I2(data0[4]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(\mem_addr_o_reg[4]_i_1 ),
        .I5(\mem_addr_o_reg[11]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_10_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mem_addr_o_reg[5]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[5]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[5]),
        .O(\ALUresult0_inferred__0/i__carry__0_0 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \mem_addr_o_reg[6]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[6]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[6]),
        .O(\ALUresult0_inferred__0/i__carry__0_1 ));
  LUT6 #(
    .INIT(64'h22F2FFFF22F222F2)) 
    \mem_addr_o_reg[7]_i_4 
       (.I0(data1[7]),
        .I1(\mem_addr_o_reg[14]_i_1_0 ),
        .I2(data0[7]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(\mem_addr_o_reg[7]_i_1 ),
        .I5(\mem_addr_o_reg[11]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_10_1 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \mem_data_o_reg[31]_i_3 
       (.I0(rst_n_IBUF),
        .I1(douta[3]),
        .I2(douta[5]),
        .I3(douta[2]),
        .I4(douta[1]),
        .I5(douta[4]),
        .O(rst_n));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    n_0_131_BUFG_inst_i_12
       (.I0(n_0_131_BUFG_inst_i_4),
        .I1(data0[23]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[23]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_2 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    n_0_131_BUFG_inst_i_15
       (.I0(n_0_131_BUFG_inst_i_5),
        .I1(data0[17]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[17]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_3 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    n_0_131_BUFG_inst_i_18
       (.I0(n_0_131_BUFG_inst_i_6),
        .I1(\mem_addr_o_reg[11]_i_1 ),
        .I2(data0[16]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(data1[16]),
        .I5(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_1 ));
  LUT6 #(
    .INIT(64'h0000000001980000)) 
    pcSelect0_carry__3_i_6
       (.I0(pcSelect0_carry__3_i_7_n_1),
        .I1(douta[16]),
        .I2(douta[14]),
        .I3(douta[13]),
        .I4(douta[0]),
        .I5(douta[15]),
        .O(\bbstub_douta[30] ));
  LUT3 #(
    .INIT(8'hE0)) 
    pcSelect0_carry__3_i_7
       (.I0(douta[11]),
        .I1(douta[13]),
        .I2(douta[12]),
        .O(pcSelect0_carry__3_i_7_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \pc[1]_i_2 
       (.I0(rst_n_IBUF),
        .I1(douta[8]),
        .I2(douta[10]),
        .I3(douta[7]),
        .I4(douta[6]),
        .I5(douta[9]),
        .O(rst_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_12_17_i_1
       (.I0(register_reg_r1_0_31_12_17_i_7_n_1),
        .I1(register_reg_r1_0_31_12_17[2]),
        .I2(register_reg_r1_0_31_6_11),
        .I3(Q[2]),
        .I4(register_reg_r1_0_31_6_11_0),
        .I5(register_reg_r1_0_31_12_17_0),
        .O(writeData[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_12_17_i_2
       (.I0(register_reg_r1_0_31_12_17_i_9_n_1),
        .I1(register_reg_r1_0_31_12_17[1]),
        .I2(register_reg_r1_0_31_6_11),
        .I3(Q[1]),
        .I4(register_reg_r1_0_31_6_11_0),
        .I5(register_reg_r1_0_31_12_17_1),
        .O(writeData[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_7
       (.I0(cpu_addr_i[1]),
        .I1(douta[14]),
        .I2(douta[12]),
        .I3(douta[11]),
        .I4(douta[15]),
        .I5(douta[13]),
        .O(register_reg_r1_0_31_12_17_i_7_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_9
       (.I0(cpu_addr_i[0]),
        .I1(douta[14]),
        .I2(douta[12]),
        .I3(douta[11]),
        .I4(douta[15]),
        .I5(douta[13]),
        .O(register_reg_r1_0_31_12_17_i_9_n_1));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_18_23_i_21
       (.I0(register_reg_r1_0_31_18_23_i_14),
        .I1(data0[19]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[19]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_7 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_18_23_i_24
       (.I0(register_reg_r1_0_31_18_23_i_15),
        .I1(\mem_addr_o_reg[11]_i_1 ),
        .I2(data0[18]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(data1[18]),
        .I5(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_8 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_18_23_i_27
       (.I0(register_reg_r1_0_31_18_23_i_16),
        .I1(data1[21]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data0[21]),
        .I4(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_5 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_18_23_i_30
       (.I0(register_reg_r1_0_31_18_23_i_17),
        .I1(\mem_addr_o_reg[11]_i_1 ),
        .I2(data1[20]),
        .I3(\mem_addr_o_reg[14]_i_1_0 ),
        .I4(data0[20]),
        .I5(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_4 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_18_23_i_33
       (.I0(register_reg_r1_0_31_18_23_i_18),
        .I1(\mem_addr_o_reg[11]_i_1 ),
        .I2(data1[22]),
        .I3(\mem_addr_o_reg[14]_i_1_0 ),
        .I4(data0[22]),
        .I5(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_2 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_23
       (.I0(register_reg_r1_0_31_24_29_i_15),
        .I1(data0[25]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[25]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_4 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_26
       (.I0(register_reg_r1_0_31_24_29_i_16),
        .I1(data0[24]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[24]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_29
       (.I0(register_reg_r1_0_31_24_29_i_17),
        .I1(data1[27]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data0[27]),
        .I4(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_32
       (.I0(register_reg_r1_0_31_24_29_i_18),
        .I1(data1[26]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data0[26]),
        .I4(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_3 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_36
       (.I0(register_reg_r1_0_31_24_29_i_19),
        .I1(data1[29]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data0[29]),
        .I4(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_1 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_24_29_i_39
       (.I0(register_reg_r1_0_31_24_29_i_20),
        .I1(data0[28]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[28]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_6 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_30_31_i_10
       (.I0(register_reg_r1_0_31_30_31_i_5),
        .I1(\mem_addr_o_reg[11]_i_1 ),
        .I2(data0[31]),
        .I3(\mem_addr_o_reg[14]_i_1 ),
        .I4(data1[31]),
        .I5(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4_5 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    register_reg_r1_0_31_30_31_i_14
       (.I0(register_reg_r1_0_31_30_31_i_6),
        .I1(data1[30]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data0[30]),
        .I4(\mem_addr_o_reg[14]_i_1 ),
        .O(\mem_addr_o_reg[15]_i_5_0 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_17
       (.I0(\mem_addr_o_reg[14]_i_6 ),
        .I1(douta[14]),
        .I2(douta[12]),
        .I3(douta[11]),
        .I4(douta[15]),
        .I5(douta[13]),
        .O(register_reg_r1_0_31_6_11_i_17_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_6
       (.I0(register_reg_r1_0_31_6_11_i_17_n_1),
        .I1(register_reg_r1_0_31_12_17[0]),
        .I2(register_reg_r1_0_31_6_11),
        .I3(Q[0]),
        .I4(register_reg_r1_0_31_6_11_0),
        .I5(register_reg_r1_0_31_6_11_1),
        .O(writeData[0]));
  LUT4 #(
    .INIT(16'h4F44)) 
    \switch_data_o[15]_i_15 
       (.I0(\mem_addr_o_reg[14]_i_1 ),
        .I1(data0[1]),
        .I2(\mem_addr_o_reg[14]_i_1_0 ),
        .I3(data1[1]),
        .O(\ALUresult0_inferred__0/i__carry_0 ));
  LUT5 #(
    .INIT(32'hAEAEFFAE)) 
    \switch_data_o[15]_i_20 
       (.I0(\switch_data_o[15]_i_11 ),
        .I1(data0[0]),
        .I2(\mem_addr_o_reg[14]_i_1 ),
        .I3(data1[0]),
        .I4(\mem_addr_o_reg[14]_i_1_0 ),
        .O(\mem_addr_o_reg[15]_i_4 ));
endmodule

module CPU_only
   (cpu_data_i,
    n_0_131_BUFG_inst_n_1,
    E,
    cpu_addr_i,
    led_port,
    rst_n,
    \pc_reg[14] ,
    S,
    \pc_reg[14]_0 ,
    D,
    n_0_131_BUFG_inst_i_1,
    n_0_131_BUFG_inst_i_1_0,
    clk,
    douta,
    register_reg_r2_0_31_30_31,
    Q,
    rst_n_IBUF,
    \led_port_reg[0][15] ,
    toggle_switch_IBUF);
  output [31:0]cpu_data_i;
  output n_0_131_BUFG_inst_n_1;
  output [0:0]E;
  output [13:0]cpu_addr_i;
  output led_port;
  output rst_n;
  output [12:0]\pc_reg[14] ;
  output [0:0]S;
  output [1:0]\pc_reg[14]_0 ;
  output [15:0]D;
  output n_0_131_BUFG_inst_i_1;
  output n_0_131_BUFG_inst_i_1_0;
  input clk;
  input [31:0]douta;
  input [31:0]register_reg_r2_0_31_30_31;
  input [15:0]Q;
  input rst_n_IBUF;
  input \led_port_reg[0][15] ;
  input [23:0]toggle_switch_IBUF;

  wire [13:10]ALUorMemData;
  wire [31:16]ALUorMemData0;
  wire [15:0]D;
  wire [0:0]E;
  wire [30:0]JrPC;
  wire [15:0]Q;
  wire [0:0]S;
  wire clk;
  wire clk_div;
  wire [13:0]cpu_addr_i;
  wire [31:0]cpu_data_i;
  wire [15:8]data0;
  wire [15:8]data1;
  wire [31:3]data2;
  wire data6;
  wire data7;
  wire [31:0]douta;
  wire led_port;
  wire \led_port_reg[0][15] ;
  wire n_0_131_BUFG_inst_i_1;
  wire n_0_131_BUFG_inst_i_1_0;
  wire n_0_131_BUFG_inst_n_1;
  wire [31:0]pcSelect;
  wire [12:0]\pc_reg[14] ;
  wire [1:0]\pc_reg[14]_0 ;
  wire [31:0]register_reg_r2_0_31_30_31;
  wire rst_n;
  wire rst_n_IBUF;
  wire [23:0]toggle_switch_IBUF;
  wire u_ALU_1_n_13;
  wire u_ALU_1_n_16;
  wire u_ALU_1_n_17;
  wire u_ALU_1_n_18;
  wire u_ALU_1_n_19;
  wire u_ALU_1_n_20;
  wire u_ALU_1_n_21;
  wire u_ALU_1_n_22;
  wire u_ALU_1_n_23;
  wire u_ALU_1_n_24;
  wire u_ALU_1_n_25;
  wire u_ALU_1_n_26;
  wire u_ALU_1_n_27;
  wire u_ALU_1_n_28;
  wire u_ALU_1_n_29;
  wire u_ALU_1_n_30;
  wire u_ALU_1_n_31;
  wire u_ALU_1_n_32;
  wire u_ALU_1_n_33;
  wire u_ALU_1_n_34;
  wire u_ALU_1_n_35;
  wire u_ALU_1_n_36;
  wire u_ALU_1_n_37;
  wire u_ALU_1_n_38;
  wire u_ALU_1_n_39;
  wire u_ALU_1_n_40;
  wire u_ALU_1_n_41;
  wire u_ALU_1_n_42;
  wire u_ALU_1_n_43;
  wire u_ALU_1_n_44;
  wire u_ALU_1_n_45;
  wire u_ALU_1_n_46;
  wire u_pc_1_n_109;
  wire u_pc_1_n_110;
  wire u_pc_1_n_111;
  wire u_pc_1_n_112;
  wire u_pc_1_n_113;
  wire u_pc_1_n_114;
  wire u_pc_1_n_115;
  wire u_pc_1_n_116;
  wire u_pc_1_n_117;
  wire u_pc_1_n_118;
  wire u_pc_1_n_119;
  wire u_pc_1_n_120;
  wire u_pc_1_n_121;
  wire u_pc_1_n_122;
  wire u_pc_1_n_123;
  wire u_pc_1_n_124;
  wire u_pc_1_n_125;
  wire u_pc_1_n_126;
  wire u_pc_1_n_127;
  wire u_pc_1_n_128;
  wire u_pc_1_n_129;
  wire u_pc_1_n_130;
  wire u_pc_1_n_131;
  wire u_pc_1_n_135;
  wire u_pc_1_n_136;
  wire u_pc_1_n_137;
  wire u_pc_1_n_138;
  wire u_pc_1_n_139;
  wire u_pc_1_n_140;
  wire u_pc_1_n_141;
  wire u_pc_1_n_142;
  wire u_pc_1_n_143;
  wire u_pc_1_n_30;
  wire u_pc_1_n_31;
  wire u_pc_1_n_32;
  wire u_pc_1_n_33;
  wire u_pc_1_n_34;
  wire u_pc_1_n_35;
  wire u_pc_1_n_36;
  wire u_pc_1_n_37;
  wire u_pc_1_n_38;
  wire u_pc_1_n_39;
  wire u_pc_1_n_40;
  wire u_pc_1_n_41;
  wire u_pc_1_n_42;
  wire u_pc_1_n_43;
  wire u_pc_1_n_44;
  wire u_pc_1_n_45;
  wire u_pc_1_n_46;
  wire u_pc_1_n_47;
  wire u_pc_1_n_48;
  wire u_pc_1_n_49;
  wire u_pc_1_n_50;
  wire u_pc_1_n_51;
  wire u_pc_1_n_52;
  wire u_pc_1_n_53;
  wire u_pc_1_n_54;
  wire u_pc_1_n_55;
  wire u_pc_1_n_56;
  wire u_pc_1_n_57;
  wire u_pc_1_n_58;
  wire u_pc_1_n_59;
  wire u_pc_1_n_60;
  wire u_pc_1_n_61;
  wire u_pc_1_n_62;
  wire u_pc_1_n_79;
  wire u_pc_1_n_80;
  wire u_pc_1_n_81;
  wire u_pc_1_n_82;
  wire u_pc_1_n_83;
  wire u_pc_1_n_84;
  wire u_pc_1_n_85;
  wire u_pc_1_n_86;
  wire u_pc_1_n_87;
  wire u_pc_1_n_88;
  wire u_pc_1_n_89;
  wire u_pc_1_n_90;
  wire u_pc_1_n_91;
  wire u_pc_1_n_92;
  wire u_pc_1_n_93;
  wire u_reg_files_1_n_107;
  wire u_reg_files_1_n_108;
  wire u_reg_files_1_n_109;
  wire u_reg_files_1_n_110;
  wire u_reg_files_1_n_111;
  wire u_reg_files_1_n_112;
  wire u_reg_files_1_n_113;
  wire u_reg_files_1_n_114;
  wire u_reg_files_1_n_115;
  wire u_reg_files_1_n_116;
  wire u_reg_files_1_n_117;
  wire u_reg_files_1_n_118;
  wire u_reg_files_1_n_119;
  wire u_reg_files_1_n_120;
  wire u_reg_files_1_n_121;
  wire u_reg_files_1_n_122;
  wire u_reg_files_1_n_123;
  wire u_reg_files_1_n_124;
  wire u_reg_files_1_n_125;
  wire u_reg_files_1_n_126;
  wire u_reg_files_1_n_127;
  wire u_reg_files_1_n_128;
  wire u_reg_files_1_n_129;
  wire u_reg_files_1_n_130;
  wire u_reg_files_1_n_131;
  wire u_reg_files_1_n_132;
  wire u_reg_files_1_n_133;
  wire u_reg_files_1_n_134;
  wire u_reg_files_1_n_136;
  wire u_reg_files_1_n_137;
  wire u_reg_files_1_n_139;
  wire u_reg_files_1_n_140;
  wire u_reg_files_1_n_142;
  wire u_reg_files_1_n_144;
  wire u_reg_files_1_n_145;
  wire u_reg_files_1_n_146;
  wire u_reg_files_1_n_147;
  wire u_reg_files_1_n_148;
  wire u_reg_files_1_n_149;
  wire u_reg_files_1_n_150;
  wire u_reg_files_1_n_151;
  wire u_reg_files_1_n_178;
  wire u_reg_files_1_n_195;
  wire u_reg_files_1_n_196;
  wire u_reg_files_1_n_197;
  wire u_reg_files_1_n_198;
  wire u_reg_files_1_n_199;
  wire u_reg_files_1_n_200;
  wire u_reg_files_1_n_201;
  wire u_reg_files_1_n_202;
  wire u_reg_files_1_n_203;
  wire u_reg_files_1_n_204;
  wire u_reg_files_1_n_205;
  wire u_reg_files_1_n_206;
  wire u_reg_files_1_n_207;
  wire u_reg_files_1_n_208;
  wire u_reg_files_1_n_209;
  wire u_reg_files_1_n_210;
  wire u_reg_files_1_n_211;
  wire u_reg_files_1_n_212;
  wire u_reg_files_1_n_213;
  wire u_reg_files_1_n_214;
  wire u_reg_files_1_n_215;
  wire u_reg_files_1_n_216;
  wire u_reg_files_1_n_217;
  wire u_reg_files_1_n_218;
  wire u_reg_files_1_n_219;
  wire u_reg_files_1_n_220;
  wire u_reg_files_1_n_221;
  wire u_reg_files_1_n_222;
  wire u_reg_files_1_n_223;
  wire u_reg_files_1_n_224;
  wire u_reg_files_1_n_225;
  wire u_reg_files_1_n_226;
  wire u_reg_files_1_n_227;
  wire u_reg_files_1_n_228;
  wire u_reg_files_1_n_229;
  wire u_reg_files_1_n_230;
  wire u_reg_files_1_n_231;
  wire u_reg_files_1_n_232;
  wire u_reg_files_1_n_233;
  wire u_reg_files_1_n_234;
  wire u_reg_files_1_n_235;
  wire u_reg_files_1_n_236;
  wire u_reg_files_1_n_237;
  wire u_reg_files_1_n_238;
  wire u_reg_files_1_n_239;
  wire u_reg_files_1_n_240;
  wire u_reg_files_1_n_241;
  wire u_reg_files_1_n_242;
  wire u_reg_files_1_n_243;
  wire u_reg_files_1_n_244;
  wire u_reg_files_1_n_245;
  wire u_reg_files_1_n_246;
  wire u_reg_files_1_n_247;
  wire u_reg_files_1_n_248;
  wire u_reg_files_1_n_249;
  wire u_reg_files_1_n_250;
  wire u_reg_files_1_n_251;
  wire u_reg_files_1_n_252;
  wire u_reg_files_1_n_253;
  wire u_reg_files_1_n_254;
  wire u_reg_files_1_n_255;
  wire u_reg_files_1_n_256;
  wire u_reg_files_1_n_257;
  wire u_reg_files_1_n_258;
  wire u_reg_files_1_n_259;
  wire u_reg_files_1_n_260;
  wire u_reg_files_1_n_261;
  wire u_reg_files_1_n_262;
  wire u_reg_files_1_n_263;
  wire u_reg_files_1_n_264;
  wire u_reg_files_1_n_265;
  wire u_reg_files_1_n_266;
  wire u_reg_files_1_n_267;
  wire u_reg_files_1_n_268;
  wire u_reg_files_1_n_269;
  wire u_reg_files_1_n_270;
  wire u_reg_files_1_n_271;
  wire u_reg_files_1_n_272;
  wire u_reg_files_1_n_273;
  wire u_reg_files_1_n_274;
  wire u_reg_files_1_n_275;
  wire u_reg_files_1_n_276;
  wire u_reg_files_1_n_277;
  wire u_reg_files_1_n_278;
  wire u_reg_files_1_n_279;
  wire u_reg_files_1_n_280;
  wire u_reg_files_1_n_281;
  wire u_reg_files_1_n_284;
  wire u_reg_files_1_n_285;
  wire u_reg_files_1_n_286;
  wire u_reg_files_1_n_287;
  wire u_reg_files_1_n_288;
  wire u_reg_files_1_n_289;
  wire u_reg_files_1_n_290;
  wire u_reg_files_1_n_291;
  wire u_reg_files_1_n_292;
  wire u_reg_files_1_n_293;
  wire u_reg_files_1_n_294;
  wire u_reg_files_1_n_295;
  wire u_reg_files_1_n_296;
  wire u_reg_files_1_n_297;
  wire u_reg_files_1_n_298;
  wire u_reg_files_1_n_299;
  wire u_reg_files_1_n_300;
  wire u_reg_files_1_n_301;
  wire u_reg_files_1_n_302;
  wire u_reg_files_1_n_303;
  wire u_reg_files_1_n_304;
  wire u_reg_files_1_n_305;
  wire u_reg_files_1_n_306;
  wire u_reg_files_1_n_307;
  wire u_reg_files_1_n_308;
  wire u_reg_files_1_n_309;
  wire u_reg_files_1_n_310;
  wire u_reg_files_1_n_311;
  wire u_reg_files_1_n_312;
  wire u_reg_files_1_n_313;
  wire u_reg_files_1_n_314;
  wire u_reg_files_1_n_315;
  wire u_reg_files_1_n_316;
  wire u_reg_files_1_n_317;
  wire u_reg_files_1_n_318;
  wire u_reg_files_1_n_319;
  wire u_reg_files_1_n_64;
  wire u_reg_files_1_n_65;
  wire u_reg_files_1_n_66;
  wire u_reg_files_1_n_67;
  wire u_reg_files_1_n_68;
  wire u_reg_files_1_n_69;
  wire u_reg_files_1_n_70;
  wire u_reg_files_1_n_71;
  wire u_reg_files_1_n_72;
  wire u_reg_files_1_n_73;
  wire u_reg_files_1_n_74;
  wire u_reg_files_1_n_75;
  wire u_reg_files_1_n_78;
  wire u_reg_files_1_n_79;
  wire u_reg_files_1_n_80;
  wire u_reg_files_1_n_81;
  wire u_reg_files_1_n_82;
  wire u_reg_files_1_n_83;
  wire u_reg_files_1_n_84;
  wire u_reg_files_1_n_85;
  wire u_reg_files_1_n_86;
  wire u_reg_files_1_n_87;
  wire u_reg_files_1_n_88;
  wire u_reg_files_1_n_89;
  wire u_reg_files_1_n_91;
  wire u_reg_files_1_n_97;
  wire [1:0]virtual_addr;

  ALU_1 u_ALU_1
       (.ALUresult0_carry__2_0(u_ALU_1_n_13),
        .ALUresult0_carry__2_i_8({data0[15],data0[9:8]}),
        .\ALUresult0_inferred__0/i__carry_0 (u_ALU_1_n_16),
        .\ALUresult0_inferred__0/i__carry_1 (u_ALU_1_n_34),
        .\ALUresult0_inferred__0/i__carry__0_0 (u_ALU_1_n_37),
        .\ALUresult0_inferred__0/i__carry__0_1 (u_ALU_1_n_38),
        .\ALUresult0_inferred__0/i__carry__2_0 (u_ALU_1_n_41),
        .\ALUresult0_inferred__5/i__carry__0_0 ({u_reg_files_1_n_148,u_reg_files_1_n_149,u_reg_files_1_n_150,u_reg_files_1_n_151}),
        .\ALUresult0_inferred__5/i__carry__0_1 ({u_reg_files_1_n_226,u_reg_files_1_n_227,u_reg_files_1_n_228,u_reg_files_1_n_229}),
        .\ALUresult0_inferred__5/i__carry__1_0 ({u_reg_files_1_n_68,u_reg_files_1_n_69,u_reg_files_1_n_70,u_reg_files_1_n_71}),
        .\ALUresult0_inferred__5/i__carry__1_1 ({u_reg_files_1_n_230,u_reg_files_1_n_231,u_reg_files_1_n_232,u_reg_files_1_n_233}),
        .\ALUresult0_inferred__5/i__carry__2_0 ({u_reg_files_1_n_238,u_reg_files_1_n_239,u_reg_files_1_n_240,u_reg_files_1_n_241}),
        .\ALUresult0_inferred__5/i__carry__2_1 ({u_reg_files_1_n_234,u_reg_files_1_n_235,u_reg_files_1_n_236,u_reg_files_1_n_237}),
        .\ALUresult0_inferred__6/i__carry__0_0 ({u_reg_files_1_n_64,u_reg_files_1_n_65,u_reg_files_1_n_66,u_reg_files_1_n_67}),
        .\ALUresult0_inferred__6/i__carry__1_0 ({u_reg_files_1_n_72,u_reg_files_1_n_73,u_reg_files_1_n_74,u_reg_files_1_n_75}),
        .\ALUresult0_inferred__6/i__carry__2_0 ({u_reg_files_1_n_144,u_reg_files_1_n_145,u_reg_files_1_n_146,u_reg_files_1_n_147}),
        .\ALUresult0_inferred__6/i__carry__2_1 ({u_reg_files_1_n_78,u_reg_files_1_n_79,u_reg_files_1_n_80,u_reg_files_1_n_81}),
        .CO(data6),
        .DI({u_reg_files_1_n_195,u_reg_files_1_n_196,u_reg_files_1_n_197,u_reg_files_1_n_198}),
        .JrPC(JrPC),
        .Q({Q[13:12],Q[10]}),
        .S({u_reg_files_1_n_250,u_reg_files_1_n_251,u_reg_files_1_n_252,u_reg_files_1_n_253}),
        .\bbstub_douta[27] (u_ALU_1_n_46),
        .\bbstub_douta[30] (u_ALU_1_n_42),
        .cpu_addr_i(cpu_addr_i[11:10]),
        .douta(douta[31:15]),
        .i__carry__2_i_8(data7),
        .i__carry__2_i_8__1({data1[15],data1[9:8]}),
        .\mem_addr_o_reg[10] (u_reg_files_1_n_286),
        .\mem_addr_o_reg[10]_0 (u_reg_files_1_n_112),
        .\mem_addr_o_reg[11]_i_1 (u_reg_files_1_n_120),
        .\mem_addr_o_reg[11]_i_1_0 (u_reg_files_1_n_140),
        .\mem_addr_o_reg[12]_i_2_0 ({u_reg_files_1_n_258,u_reg_files_1_n_259,u_reg_files_1_n_260,u_reg_files_1_n_261}),
        .\mem_addr_o_reg[12]_i_2_1 ({u_reg_files_1_n_207,u_reg_files_1_n_208,u_reg_files_1_n_209,u_reg_files_1_n_210}),
        .\mem_addr_o_reg[12]_i_2_2 ({u_reg_files_1_n_307,u_reg_files_1_n_308,u_reg_files_1_n_309,u_reg_files_1_n_310}),
        .\mem_addr_o_reg[13] (u_reg_files_1_n_107),
        .\mem_addr_o_reg[13]_0 (u_reg_files_1_n_284),
        .\mem_addr_o_reg[13]_1 (u_reg_files_1_n_108),
        .\mem_addr_o_reg[13]_2 (u_reg_files_1_n_142),
        .\mem_addr_o_reg[13]_3 (u_reg_files_1_n_114),
        .\mem_addr_o_reg[14]_i_1 (u_reg_files_1_n_116),
        .\mem_addr_o_reg[14]_i_1_0 (u_reg_files_1_n_115),
        .\mem_addr_o_reg[14]_i_6 (cpu_addr_i[8]),
        .\mem_addr_o_reg[15]_i_10 (u_ALU_1_n_35),
        .\mem_addr_o_reg[15]_i_10_0 (u_ALU_1_n_36),
        .\mem_addr_o_reg[15]_i_10_1 (u_ALU_1_n_39),
        .\mem_addr_o_reg[15]_i_10_2 (u_ALU_1_n_40),
        .\mem_addr_o_reg[15]_i_4 (u_ALU_1_n_17),
        .\mem_addr_o_reg[15]_i_4_0 (u_ALU_1_n_19),
        .\mem_addr_o_reg[15]_i_4_1 (u_ALU_1_n_20),
        .\mem_addr_o_reg[15]_i_4_2 (u_ALU_1_n_21),
        .\mem_addr_o_reg[15]_i_4_3 (u_ALU_1_n_22),
        .\mem_addr_o_reg[15]_i_4_4 (u_ALU_1_n_23),
        .\mem_addr_o_reg[15]_i_4_5 (u_ALU_1_n_25),
        .\mem_addr_o_reg[15]_i_4_6 (u_ALU_1_n_27),
        .\mem_addr_o_reg[15]_i_4_7 (u_ALU_1_n_31),
        .\mem_addr_o_reg[15]_i_4_8 (u_ALU_1_n_33),
        .\mem_addr_o_reg[15]_i_5 (u_ALU_1_n_18),
        .\mem_addr_o_reg[15]_i_5_0 (u_ALU_1_n_24),
        .\mem_addr_o_reg[15]_i_5_1 (u_ALU_1_n_26),
        .\mem_addr_o_reg[15]_i_5_2 (u_ALU_1_n_28),
        .\mem_addr_o_reg[15]_i_5_3 (u_ALU_1_n_29),
        .\mem_addr_o_reg[15]_i_5_4 (u_ALU_1_n_30),
        .\mem_addr_o_reg[15]_i_5_5 (u_ALU_1_n_32),
        .\mem_addr_o_reg[3]_i_1 (u_reg_files_1_n_136),
        .\mem_addr_o_reg[4]_i_1 (u_reg_files_1_n_137),
        .\mem_addr_o_reg[4]_i_4_0 ({u_reg_files_1_n_254,u_reg_files_1_n_255,u_reg_files_1_n_256,u_reg_files_1_n_257}),
        .\mem_addr_o_reg[4]_i_4_1 ({u_reg_files_1_n_199,u_reg_files_1_n_200,u_reg_files_1_n_201,u_reg_files_1_n_202}),
        .\mem_addr_o_reg[4]_i_4_2 ({u_reg_files_1_n_299,u_reg_files_1_n_300,u_reg_files_1_n_301,u_reg_files_1_n_302}),
        .\mem_addr_o_reg[7]_i_1 (u_reg_files_1_n_139),
        .\mem_addr_o_reg[8]_i_1 ({u_reg_files_1_n_278,u_reg_files_1_n_279,u_reg_files_1_n_280,u_reg_files_1_n_281}),
        .\mem_addr_o_reg[8]_i_1_0 ({u_reg_files_1_n_203,u_reg_files_1_n_204,u_reg_files_1_n_205,u_reg_files_1_n_206}),
        .\mem_addr_o_reg[8]_i_1_1 ({u_reg_files_1_n_303,u_reg_files_1_n_304,u_reg_files_1_n_305,u_reg_files_1_n_306}),
        .n_0_131_BUFG_inst_i_18_0({u_reg_files_1_n_262,u_reg_files_1_n_263,u_reg_files_1_n_264,u_reg_files_1_n_265}),
        .n_0_131_BUFG_inst_i_18_1({u_reg_files_1_n_211,u_reg_files_1_n_212,u_reg_files_1_n_213,u_reg_files_1_n_214}),
        .n_0_131_BUFG_inst_i_18_2({u_reg_files_1_n_291,u_reg_files_1_n_292,u_reg_files_1_n_293,u_reg_files_1_n_294}),
        .n_0_131_BUFG_inst_i_4(u_reg_files_1_n_122),
        .n_0_131_BUFG_inst_i_5(u_reg_files_1_n_123),
        .n_0_131_BUFG_inst_i_6(u_reg_files_1_n_131),
        .n_0_131_BUFG_inst_i_7(u_reg_files_1_n_111),
        .n_0_131_BUFG_inst_i_7_0(u_reg_files_1_n_285),
        .n_0_131_BUFG_inst_i_7_1(u_reg_files_1_n_113),
        .register_reg_r1_0_31_12_17({register_reg_r2_0_31_30_31[13:12],register_reg_r2_0_31_30_31[10]}),
        .register_reg_r1_0_31_12_17_0(u_pc_1_n_80),
        .register_reg_r1_0_31_12_17_1(u_pc_1_n_81),
        .register_reg_r1_0_31_18_23_i_14(u_reg_files_1_n_129),
        .register_reg_r1_0_31_18_23_i_15(u_reg_files_1_n_134),
        .register_reg_r1_0_31_18_23_i_16(u_reg_files_1_n_130),
        .register_reg_r1_0_31_18_23_i_17(u_reg_files_1_n_133),
        .register_reg_r1_0_31_18_23_i_18(u_reg_files_1_n_132),
        .register_reg_r1_0_31_18_23_i_30_0({u_reg_files_1_n_266,u_reg_files_1_n_267,u_reg_files_1_n_268,u_reg_files_1_n_269}),
        .register_reg_r1_0_31_18_23_i_30_1({u_reg_files_1_n_215,u_reg_files_1_n_216,u_reg_files_1_n_217,u_reg_files_1_n_218}),
        .register_reg_r1_0_31_18_23_i_30_2({u_reg_files_1_n_295,u_reg_files_1_n_296,u_reg_files_1_n_297,u_reg_files_1_n_298}),
        .register_reg_r1_0_31_24_29_i_15(u_reg_files_1_n_124),
        .register_reg_r1_0_31_24_29_i_16(u_reg_files_1_n_121),
        .register_reg_r1_0_31_24_29_i_17(u_reg_files_1_n_119),
        .register_reg_r1_0_31_24_29_i_18(u_reg_files_1_n_128),
        .register_reg_r1_0_31_24_29_i_19(u_reg_files_1_n_126),
        .register_reg_r1_0_31_24_29_i_20(u_reg_files_1_n_127),
        .register_reg_r1_0_31_24_29_i_26_0({u_reg_files_1_n_315,u_reg_files_1_n_316,u_reg_files_1_n_317,u_reg_files_1_n_318}),
        .register_reg_r1_0_31_24_29_i_26_1({u_reg_files_1_n_219,u_reg_files_1_n_220,u_reg_files_1_n_221,u_reg_files_1_n_222}),
        .register_reg_r1_0_31_24_29_i_26_2({u_reg_files_1_n_270,u_reg_files_1_n_271,u_reg_files_1_n_272,u_reg_files_1_n_273}),
        .register_reg_r1_0_31_24_29_i_39_0({u_reg_files_1_n_311,u_reg_files_1_n_312,u_reg_files_1_n_313,u_reg_files_1_n_314}),
        .register_reg_r1_0_31_24_29_i_39_1({u_reg_files_1_n_223,u_reg_files_1_n_224,u_reg_files_1_n_225}),
        .register_reg_r1_0_31_24_29_i_39_2({u_reg_files_1_n_274,u_reg_files_1_n_275,u_reg_files_1_n_276,u_reg_files_1_n_277}),
        .register_reg_r1_0_31_30_31_i_5(u_reg_files_1_n_319),
        .register_reg_r1_0_31_30_31_i_6(u_reg_files_1_n_125),
        .register_reg_r1_0_31_6_11(n_0_131_BUFG_inst_n_1),
        .register_reg_r1_0_31_6_11_0(u_reg_files_1_n_91),
        .register_reg_r1_0_31_6_11_1(u_pc_1_n_83),
        .rst_n(u_ALU_1_n_43),
        .rst_n_0(u_ALU_1_n_44),
        .rst_n_1(u_ALU_1_n_45),
        .rst_n_IBUF(rst_n_IBUF),
        .\switch_data_o[15]_i_11 (u_reg_files_1_n_118),
        .\switch_data_o[15]_i_20_0 ({u_reg_files_1_n_287,u_reg_files_1_n_288,u_reg_files_1_n_289,u_reg_files_1_n_290}),
        .\switch_data_o[15]_i_9 ({u_reg_files_1_n_246,u_reg_files_1_n_247,u_reg_files_1_n_248,u_reg_files_1_n_249}),
        .\switch_data_o[15]_i_9_0 ({u_reg_files_1_n_242,u_reg_files_1_n_243,u_reg_files_1_n_244,u_reg_files_1_n_245}),
        .\switch_data_o[15]_i_9_1 ({u_reg_files_1_n_86,u_reg_files_1_n_87,u_reg_files_1_n_88,u_reg_files_1_n_89}),
        .\switch_data_o[15]_i_9_2 ({u_reg_files_1_n_82,u_reg_files_1_n_83,u_reg_files_1_n_84,u_reg_files_1_n_85}),
        .writeData({ALUorMemData[13:12],ALUorMemData[10]}));
  (* IMPORTED_FROM = "d:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/cpu_clk/cpu_clk.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  cpu_clk u_cpu_clk
       (.clk_in1(clk),
        .clk_out1(clk_div));
  pc_1 u_pc_1
       (.D({u_pc_1_n_57,u_pc_1_n_58,u_pc_1_n_59}),
        .O({u_pc_1_n_30,u_pc_1_n_31,u_pc_1_n_32,u_pc_1_n_33}),
        .Q({\pc_reg[14] ,virtual_addr}),
        .S(S),
        .\bbstub_douta[10] (u_pc_1_n_143),
        .\bbstub_douta[1] (u_pc_1_n_131),
        .\bbstub_douta[1]_0 (u_pc_1_n_136),
        .\bbstub_douta[27] (u_pc_1_n_109),
        .\bbstub_douta[27]_0 (u_pc_1_n_110),
        .\bbstub_douta[27]_1 (u_pc_1_n_111),
        .\bbstub_douta[27]_10 (u_pc_1_n_120),
        .\bbstub_douta[27]_11 (u_pc_1_n_121),
        .\bbstub_douta[27]_12 (u_pc_1_n_122),
        .\bbstub_douta[27]_13 (u_pc_1_n_123),
        .\bbstub_douta[27]_14 (u_pc_1_n_124),
        .\bbstub_douta[27]_15 (u_pc_1_n_125),
        .\bbstub_douta[27]_16 (u_pc_1_n_126),
        .\bbstub_douta[27]_17 (u_pc_1_n_127),
        .\bbstub_douta[27]_18 (u_pc_1_n_128),
        .\bbstub_douta[27]_19 (u_pc_1_n_129),
        .\bbstub_douta[27]_2 (u_pc_1_n_112),
        .\bbstub_douta[27]_3 (u_pc_1_n_113),
        .\bbstub_douta[27]_4 (u_pc_1_n_114),
        .\bbstub_douta[27]_5 (u_pc_1_n_115),
        .\bbstub_douta[27]_6 (u_pc_1_n_116),
        .\bbstub_douta[27]_7 (u_pc_1_n_117),
        .\bbstub_douta[27]_8 (u_pc_1_n_118),
        .\bbstub_douta[27]_9 (u_pc_1_n_119),
        .\bbstub_douta[28] (u_pc_1_n_60),
        .\bbstub_douta[28]_0 (u_pc_1_n_135),
        .\bbstub_douta[30] (u_pc_1_n_130),
        .\bbstub_douta[3] (u_pc_1_n_137),
        .\bbstub_douta[5] (u_pc_1_n_138),
        .\bbstub_douta[6] (u_pc_1_n_139),
        .\bbstub_douta[7] (u_pc_1_n_140),
        .\bbstub_douta[8] (u_pc_1_n_141),
        .\bbstub_douta[9] (u_pc_1_n_142),
        .clk_out1(clk_div),
        .douta(douta),
        .\mem_addr_o_reg[15]_i_23 (u_pc_1_n_61),
        .pcSelect0_carry__6_0(u_ALU_1_n_42),
        .\pc_reg[0]_0 (u_pc_1_n_93),
        .\pc_reg[12]_0 ({u_pc_1_n_37,u_pc_1_n_38,u_pc_1_n_39,u_pc_1_n_40}),
        .\pc_reg[12]_1 (u_pc_1_n_81),
        .\pc_reg[12]_2 (u_pc_1_n_82),
        .\pc_reg[12]_3 (u_pc_1_n_83),
        .\pc_reg[12]_4 (u_pc_1_n_84),
        .\pc_reg[14]_0 (\pc_reg[14]_0 ),
        .\pc_reg[16]_0 ({u_pc_1_n_41,u_pc_1_n_42,u_pc_1_n_43,u_pc_1_n_44}),
        .\pc_reg[16]_1 (u_pc_1_n_62),
        .\pc_reg[16]_2 (u_pc_1_n_79),
        .\pc_reg[16]_3 (u_pc_1_n_80),
        .\pc_reg[20]_0 ({u_pc_1_n_45,u_pc_1_n_46,u_pc_1_n_47,u_pc_1_n_48}),
        .\pc_reg[24]_0 ({u_pc_1_n_49,u_pc_1_n_50,u_pc_1_n_51,u_pc_1_n_52}),
        .\pc_reg[28]_0 ({u_pc_1_n_53,u_pc_1_n_54,u_pc_1_n_55,u_pc_1_n_56}),
        .\pc_reg[2]_0 ({u_pc_1_n_34,u_pc_1_n_35,u_pc_1_n_36}),
        .\pc_reg[2]_1 (u_pc_1_n_89),
        .\pc_reg[2]_2 (u_pc_1_n_90),
        .\pc_reg[2]_3 (u_pc_1_n_91),
        .\pc_reg[2]_4 (u_pc_1_n_92),
        .\pc_reg[2]_5 (u_reg_files_1_n_178),
        .\pc_reg[31]_0 (data2),
        .\pc_reg[31]_1 (ALUorMemData0),
        .\pc_reg[31]_2 (pcSelect),
        .\pc_reg[8]_0 (u_pc_1_n_85),
        .\pc_reg[8]_1 (u_pc_1_n_86),
        .\pc_reg[8]_2 (u_pc_1_n_87),
        .\pc_reg[8]_3 (u_pc_1_n_88),
        .register_reg_r1_0_31_0_5_i_3(u_reg_files_1_n_97),
        .register_reg_r1_0_31_18_23_i_26(u_reg_files_1_n_110),
        .register_reg_r1_0_31_18_23_i_26_0(u_reg_files_1_n_109),
        .register_reg_r1_0_31_18_23_i_26_1(u_reg_files_1_n_117),
        .rst_n_IBUF(rst_n_IBUF));
  reg_files_1 u_reg_files_1
       (.ALUresult0_carry__1(cpu_addr_i[6]),
        .ALUresult0_carry__1_0(cpu_addr_i[7]),
        .ALUresult0_carry__2(cpu_addr_i[13]),
        .ALUresult0_carry__5(u_ALU_1_n_46),
        .ALUresult0_carry__5_0(u_ALU_1_n_43),
        .ALUresult0_carry__5_1(u_ALU_1_n_42),
        .ALUresult0_carry_i_10({u_reg_files_1_n_254,u_reg_files_1_n_255,u_reg_files_1_n_256,u_reg_files_1_n_257}),
        .\ALUresult0_inferred__0/i__carry__3 (u_ALU_1_n_45),
        .CO(data6),
        .D({u_pc_1_n_57,u_pc_1_n_58,u_pc_1_n_59}),
        .DI({u_reg_files_1_n_195,u_reg_files_1_n_196,u_reg_files_1_n_197,u_reg_files_1_n_198}),
        .E(E),
        .JrPC(JrPC),
        .O({u_pc_1_n_30,u_pc_1_n_31,u_pc_1_n_32,u_pc_1_n_33}),
        .Q({Q[15:14],Q[11],Q[9:0]}),
        .S({u_reg_files_1_n_250,u_reg_files_1_n_251,u_reg_files_1_n_252,u_reg_files_1_n_253}),
        .\bbstub_douta[27] (u_reg_files_1_n_91),
        .\bbstub_douta[27]_0 (u_reg_files_1_n_117),
        .\bbstub_douta[27]_1 (u_reg_files_1_n_178),
        .\bbstub_douta[28] (u_reg_files_1_n_111),
        .\bbstub_douta[30] (u_reg_files_1_n_110),
        .\bbstub_douta[31] (u_reg_files_1_n_97),
        .clk_out1(clk_div),
        .cpu_addr_i(cpu_addr_i[11]),
        .cpu_data_i({cpu_data_i[31:24],cpu_data_i[22:19],cpu_data_i[15],cpu_data_i[7:5],cpu_data_i[3]}),
        .douta(douta),
        .i__carry__0_i_10_0({u_reg_files_1_n_68,u_reg_files_1_n_69,u_reg_files_1_n_70,u_reg_files_1_n_71}),
        .i__carry__0_i_17_0({u_reg_files_1_n_72,u_reg_files_1_n_73,u_reg_files_1_n_74,u_reg_files_1_n_75}),
        .i__carry__0_i_17_1({u_reg_files_1_n_230,u_reg_files_1_n_231,u_reg_files_1_n_232,u_reg_files_1_n_233}),
        .i__carry__1_i_10_0({u_reg_files_1_n_144,u_reg_files_1_n_145,u_reg_files_1_n_146,u_reg_files_1_n_147}),
        .i__carry__1_i_10_1({u_reg_files_1_n_238,u_reg_files_1_n_239,u_reg_files_1_n_240,u_reg_files_1_n_241}),
        .i__carry__2_i_10_0({u_reg_files_1_n_82,u_reg_files_1_n_83,u_reg_files_1_n_84,u_reg_files_1_n_85}),
        .i__carry__2_i_10_1({u_reg_files_1_n_242,u_reg_files_1_n_243,u_reg_files_1_n_244,u_reg_files_1_n_245}),
        .i__carry__2_i_12_0(u_reg_files_1_n_127),
        .i__carry__2_i_14_0(u_reg_files_1_n_128),
        .i__carry__2_i_16_0(u_reg_files_1_n_121),
        .i__carry_i_15_0(u_reg_files_1_n_118),
        .i__carry_i_17_0({u_reg_files_1_n_64,u_reg_files_1_n_65,u_reg_files_1_n_66,u_reg_files_1_n_67}),
        .i__carry_i_17_1({u_reg_files_1_n_226,u_reg_files_1_n_227,u_reg_files_1_n_228,u_reg_files_1_n_229}),
        .led_port(led_port),
        .\led_port_reg[0][15] (\led_port_reg[0][15] ),
        .\mem_addr_o_reg[10]_i_2_0 (u_reg_files_1_n_109),
        .\mem_addr_o_reg[10]_i_2_1 (u_reg_files_1_n_115),
        .\mem_addr_o_reg[10]_i_2_2 (u_reg_files_1_n_116),
        .\mem_addr_o_reg[11] (u_ALU_1_n_40),
        .\mem_addr_o_reg[11]_i_2_0 (u_reg_files_1_n_284),
        .\mem_addr_o_reg[11]_i_2_1 (u_reg_files_1_n_285),
        .\mem_addr_o_reg[11]_i_2_2 (u_reg_files_1_n_286),
        .\mem_addr_o_reg[11]_i_5 (cpu_addr_i[9]),
        .\mem_addr_o_reg[14] (u_ALU_1_n_41),
        .\mem_addr_o_reg[14]_i_12_0 (u_reg_files_1_n_114),
        .\mem_addr_o_reg[14]_i_3_0 (u_reg_files_1_n_112),
        .\mem_addr_o_reg[14]_i_3_1 (u_reg_files_1_n_113),
        .\mem_addr_o_reg[14]_i_7 (cpu_addr_i[12]),
        .\mem_addr_o_reg[15] ({data1[15],data1[9:8]}),
        .\mem_addr_o_reg[15]_0 ({data0[15],data0[9:8]}),
        .\mem_addr_o_reg[15]_i_11_0 (u_reg_files_1_n_119),
        .\mem_addr_o_reg[15]_i_11_1 (u_reg_files_1_n_125),
        .\mem_addr_o_reg[15]_i_11_10 (u_reg_files_1_n_140),
        .\mem_addr_o_reg[15]_i_11_11 (u_reg_files_1_n_142),
        .\mem_addr_o_reg[15]_i_11_12 (u_reg_files_1_n_319),
        .\mem_addr_o_reg[15]_i_11_2 (u_reg_files_1_n_126),
        .\mem_addr_o_reg[15]_i_11_3 (u_reg_files_1_n_131),
        .\mem_addr_o_reg[15]_i_11_4 (u_reg_files_1_n_132),
        .\mem_addr_o_reg[15]_i_11_5 (u_reg_files_1_n_133),
        .\mem_addr_o_reg[15]_i_11_6 (u_reg_files_1_n_134),
        .\mem_addr_o_reg[15]_i_11_7 (u_reg_files_1_n_136),
        .\mem_addr_o_reg[15]_i_11_8 (u_reg_files_1_n_137),
        .\mem_addr_o_reg[15]_i_11_9 (u_reg_files_1_n_139),
        .\mem_addr_o_reg[15]_i_13_0 (u_reg_files_1_n_107),
        .\mem_addr_o_reg[15]_i_13_1 (u_reg_files_1_n_108),
        .\mem_addr_o_reg[15]_i_13_2 (u_reg_files_1_n_120),
        .\mem_addr_o_reg[2]_i_5 (cpu_addr_i[0]),
        .\mem_addr_o_reg[3]_i_4 (cpu_addr_i[1]),
        .\mem_addr_o_reg[4] (u_ALU_1_n_36),
        .\mem_addr_o_reg[4]_i_4 (cpu_addr_i[2]),
        .\mem_addr_o_reg[5] (u_ALU_1_n_37),
        .\mem_addr_o_reg[5]_i_5 (cpu_addr_i[3]),
        .\mem_addr_o_reg[6]_i_5 (cpu_addr_i[4]),
        .\mem_addr_o_reg[7] (u_ALU_1_n_39),
        .\mem_addr_o_reg[7]_i_4 (cpu_addr_i[5]),
        .\mem_data_o_reg[23]_i_2_0 (cpu_data_i[12]),
        .\mem_data_o_reg[23]_i_2_1 (cpu_data_i[14]),
        .\mem_data_o_reg[23]_i_2_10 (cpu_data_i[8]),
        .\mem_data_o_reg[23]_i_2_11 (cpu_data_i[17]),
        .\mem_data_o_reg[23]_i_2_12 (cpu_data_i[9]),
        .\mem_data_o_reg[23]_i_2_13 (cpu_data_i[18]),
        .\mem_data_o_reg[23]_i_2_14 (cpu_data_i[10]),
        .\mem_data_o_reg[23]_i_2_2 (cpu_data_i[2]),
        .\mem_data_o_reg[23]_i_2_3 (cpu_data_i[4]),
        .\mem_data_o_reg[23]_i_2_4 (cpu_data_i[11]),
        .\mem_data_o_reg[23]_i_2_5 (cpu_data_i[13]),
        .\mem_data_o_reg[23]_i_2_6 (cpu_data_i[0]),
        .\mem_data_o_reg[23]_i_2_7 (cpu_data_i[1]),
        .\mem_data_o_reg[23]_i_2_8 (cpu_data_i[23]),
        .\mem_data_o_reg[23]_i_2_9 (cpu_data_i[16]),
        .\mem_data_o_reg[31]_i_3 ({u_reg_files_1_n_270,u_reg_files_1_n_271,u_reg_files_1_n_272,u_reg_files_1_n_273}),
        .\mem_data_o_reg[31]_i_3_0 ({u_reg_files_1_n_274,u_reg_files_1_n_275,u_reg_files_1_n_276,u_reg_files_1_n_277}),
        .\mem_data_o_reg[31]_i_3_1 ({u_reg_files_1_n_315,u_reg_files_1_n_316,u_reg_files_1_n_317,u_reg_files_1_n_318}),
        .n_0_131_BUFG_inst_i_1_0(n_0_131_BUFG_inst_i_1),
        .n_0_131_BUFG_inst_i_1_1(n_0_131_BUFG_inst_i_1_0),
        .n_0_131_BUFG_inst_i_1_2(u_ALU_1_n_20),
        .n_0_131_BUFG_inst_i_1_3(u_ALU_1_n_22),
        .n_0_131_BUFG_inst_i_7_0(n_0_131_BUFG_inst_n_1),
        .\pc[1]_i_2 ({u_reg_files_1_n_78,u_reg_files_1_n_79,u_reg_files_1_n_80,u_reg_files_1_n_81}),
        .\pc[1]_i_2_0 (u_reg_files_1_n_122),
        .\pc[1]_i_2_1 (u_reg_files_1_n_123),
        .\pc[1]_i_2_10 ({u_reg_files_1_n_219,u_reg_files_1_n_220,u_reg_files_1_n_221,u_reg_files_1_n_222}),
        .\pc[1]_i_2_11 ({u_reg_files_1_n_223,u_reg_files_1_n_224,u_reg_files_1_n_225}),
        .\pc[1]_i_2_12 ({u_reg_files_1_n_234,u_reg_files_1_n_235,u_reg_files_1_n_236,u_reg_files_1_n_237}),
        .\pc[1]_i_2_13 ({u_reg_files_1_n_311,u_reg_files_1_n_312,u_reg_files_1_n_313,u_reg_files_1_n_314}),
        .\pc[1]_i_2_2 (u_reg_files_1_n_124),
        .\pc[1]_i_2_3 (u_reg_files_1_n_129),
        .\pc[1]_i_2_4 (u_reg_files_1_n_130),
        .\pc[1]_i_2_5 ({u_reg_files_1_n_199,u_reg_files_1_n_200,u_reg_files_1_n_201,u_reg_files_1_n_202}),
        .\pc[1]_i_2_6 ({u_reg_files_1_n_203,u_reg_files_1_n_204,u_reg_files_1_n_205,u_reg_files_1_n_206}),
        .\pc[1]_i_2_7 ({u_reg_files_1_n_207,u_reg_files_1_n_208,u_reg_files_1_n_209,u_reg_files_1_n_210}),
        .\pc[1]_i_2_8 ({u_reg_files_1_n_211,u_reg_files_1_n_212,u_reg_files_1_n_213,u_reg_files_1_n_214}),
        .\pc[1]_i_2_9 ({u_reg_files_1_n_215,u_reg_files_1_n_216,u_reg_files_1_n_217,u_reg_files_1_n_218}),
        .\pc[2]_i_3_0 (u_ALU_1_n_25),
        .\pc[2]_i_3_1 (u_ALU_1_n_26),
        .\pc[2]_i_4_0 (u_ALU_1_n_23),
        .\pc[31]_i_10_0 (u_ALU_1_n_27),
        .\pc[31]_i_10_1 (u_ALU_1_n_29),
        .\pc[31]_i_11_0 (u_ALU_1_n_30),
        .\pc[31]_i_11_1 (u_ALU_1_n_31),
        .\pc[31]_i_13_0 (u_ALU_1_n_33),
        .\pc[31]_i_14_0 (u_ALU_1_n_24),
        .\pc[31]_i_16_0 (u_ALU_1_n_28),
        .\pc[31]_i_18_0 (u_ALU_1_n_21),
        .\pc[31]_i_19_0 (u_ALU_1_n_32),
        .\pc[31]_i_2_0 ({u_reg_files_1_n_86,u_reg_files_1_n_87,u_reg_files_1_n_88,u_reg_files_1_n_89}),
        .\pc[31]_i_2_1 ({u_reg_files_1_n_246,u_reg_files_1_n_247,u_reg_files_1_n_248,u_reg_files_1_n_249}),
        .\pc_reg[10] (u_pc_1_n_141),
        .\pc_reg[11] (u_pc_1_n_142),
        .\pc_reg[12] ({u_pc_1_n_37,u_pc_1_n_38,u_pc_1_n_39,u_pc_1_n_40}),
        .\pc_reg[12]_0 (u_pc_1_n_143),
        .\pc_reg[13] (u_pc_1_n_127),
        .\pc_reg[14] (u_pc_1_n_126),
        .\pc_reg[15] (u_pc_1_n_125),
        .\pc_reg[16] ({u_pc_1_n_41,u_pc_1_n_42,u_pc_1_n_43,u_pc_1_n_44}),
        .\pc_reg[16]_0 (u_pc_1_n_124),
        .\pc_reg[17] (u_pc_1_n_123),
        .\pc_reg[18] (u_pc_1_n_122),
        .\pc_reg[19] (u_pc_1_n_121),
        .\pc_reg[1] (u_ALU_1_n_44),
        .\pc_reg[1]_0 (virtual_addr),
        .\pc_reg[20] ({u_pc_1_n_45,u_pc_1_n_46,u_pc_1_n_47,u_pc_1_n_48}),
        .\pc_reg[20]_0 (u_pc_1_n_120),
        .\pc_reg[21] (u_pc_1_n_119),
        .\pc_reg[22] (u_pc_1_n_118),
        .\pc_reg[23] (u_pc_1_n_117),
        .\pc_reg[24] ({u_pc_1_n_49,u_pc_1_n_50,u_pc_1_n_51,u_pc_1_n_52}),
        .\pc_reg[24]_0 (u_pc_1_n_116),
        .\pc_reg[25] (u_pc_1_n_115),
        .\pc_reg[26] (u_pc_1_n_114),
        .\pc_reg[27] (u_pc_1_n_113),
        .\pc_reg[28] ({u_pc_1_n_53,u_pc_1_n_54,u_pc_1_n_55,u_pc_1_n_56}),
        .\pc_reg[28]_0 (u_pc_1_n_112),
        .\pc_reg[29] (u_pc_1_n_111),
        .\pc_reg[2] (u_pc_1_n_131),
        .\pc_reg[2]_0 (u_pc_1_n_130),
        .\pc_reg[30] (u_pc_1_n_110),
        .\pc_reg[31] (pcSelect),
        .\pc_reg[31]_0 (data2),
        .\pc_reg[31]_1 (u_pc_1_n_109),
        .\pc_reg[3] (u_pc_1_n_136),
        .\pc_reg[3]_0 (u_pc_1_n_135),
        .\pc_reg[4] ({u_pc_1_n_34,u_pc_1_n_35,u_pc_1_n_36}),
        .\pc_reg[4]_0 (u_pc_1_n_129),
        .\pc_reg[5] (u_pc_1_n_137),
        .\pc_reg[6] (u_pc_1_n_128),
        .\pc_reg[7] (u_pc_1_n_138),
        .\pc_reg[8] (u_pc_1_n_139),
        .\pc_reg[9] (u_pc_1_n_140),
        .register_reg_r1_0_31_18_23_i_16_0(u_pc_1_n_61),
        .register_reg_r1_0_31_24_29_i_10_0(u_ALU_1_n_18),
        .register_reg_r1_0_31_24_29_i_19_0(u_pc_1_n_60),
        .register_reg_r1_0_31_6_11_0({u_reg_files_1_n_148,u_reg_files_1_n_149,u_reg_files_1_n_150,u_reg_files_1_n_151}),
        .register_reg_r2_0_31_0_5_0({u_reg_files_1_n_287,u_reg_files_1_n_288,u_reg_files_1_n_289,u_reg_files_1_n_290}),
        .register_reg_r2_0_31_0_5_1(u_pc_1_n_93),
        .register_reg_r2_0_31_0_5_2(u_pc_1_n_88),
        .register_reg_r2_0_31_0_5_3(u_pc_1_n_89),
        .register_reg_r2_0_31_0_5_4(u_pc_1_n_90),
        .register_reg_r2_0_31_0_5_5(u_pc_1_n_91),
        .register_reg_r2_0_31_0_5_6(u_pc_1_n_92),
        .register_reg_r2_0_31_12_17_0({u_reg_files_1_n_258,u_reg_files_1_n_259,u_reg_files_1_n_260,u_reg_files_1_n_261}),
        .register_reg_r2_0_31_12_17_1({u_reg_files_1_n_307,u_reg_files_1_n_308,u_reg_files_1_n_309,u_reg_files_1_n_310}),
        .register_reg_r2_0_31_12_17_2(u_pc_1_n_62),
        .register_reg_r2_0_31_12_17_3(u_pc_1_n_79),
        .register_reg_r2_0_31_18_23_0({u_reg_files_1_n_262,u_reg_files_1_n_263,u_reg_files_1_n_264,u_reg_files_1_n_265}),
        .register_reg_r2_0_31_18_23_1({u_reg_files_1_n_266,u_reg_files_1_n_267,u_reg_files_1_n_268,u_reg_files_1_n_269}),
        .register_reg_r2_0_31_18_23_2({u_reg_files_1_n_291,u_reg_files_1_n_292,u_reg_files_1_n_293,u_reg_files_1_n_294}),
        .register_reg_r2_0_31_18_23_3({u_reg_files_1_n_295,u_reg_files_1_n_296,u_reg_files_1_n_297,u_reg_files_1_n_298}),
        .register_reg_r2_0_31_30_31_0({register_reg_r2_0_31_30_31[31:14],register_reg_r2_0_31_30_31[11],register_reg_r2_0_31_30_31[9:0]}),
        .register_reg_r2_0_31_30_31_1(ALUorMemData0),
        .register_reg_r2_0_31_6_11_0({u_reg_files_1_n_278,u_reg_files_1_n_279,u_reg_files_1_n_280,u_reg_files_1_n_281}),
        .register_reg_r2_0_31_6_11_1({u_reg_files_1_n_299,u_reg_files_1_n_300,u_reg_files_1_n_301,u_reg_files_1_n_302}),
        .register_reg_r2_0_31_6_11_2({u_reg_files_1_n_303,u_reg_files_1_n_304,u_reg_files_1_n_305,u_reg_files_1_n_306}),
        .register_reg_r2_0_31_6_11_3(u_pc_1_n_82),
        .register_reg_r2_0_31_6_11_4(u_pc_1_n_84),
        .register_reg_r2_0_31_6_11_5(u_pc_1_n_85),
        .register_reg_r2_0_31_6_11_6(u_pc_1_n_86),
        .register_reg_r2_0_31_6_11_7(u_pc_1_n_87),
        .rst_n(rst_n),
        .rst_n_IBUF(rst_n_IBUF),
        .\switch_data_o[15]_i_4_0 (cpu_addr_i[8]),
        .\switch_data_o[15]_i_4_1 (u_ALU_1_n_13),
        .\switch_data_o[15]_i_6_0 (u_ALU_1_n_17),
        .\switch_data_o[15]_i_6_1 (data7),
        .\switch_data_o[15]_i_8_0 (u_ALU_1_n_19),
        .\switch_data_o_reg[0] (u_ALU_1_n_16),
        .\switch_data_o_reg[15] (u_ALU_1_n_38),
        .\switch_data_o_reg[8] (u_ALU_1_n_34),
        .\switch_data_o_reg[8]_0 (u_ALU_1_n_35),
        .\toggle_switch[15] (D),
        .toggle_switch_IBUF(toggle_switch_IBUF),
        .writeData({ALUorMemData[13:12],ALUorMemData[10]}));
endmodule

(* ECO_CHECKSUM = "89902da8" *) (* POWER_OPT_BRAM_CDC = "15" *) (* POWER_OPT_BRAM_SR_ADDR = "0" *) 
(* POWER_OPT_LOOPED_NET_PERCENTAGE = "0" *) 
(* NotValidForBitStream *)
module SOC_IO
   (clk,
    rst_n,
    toggle_switch,
    led_data_out);
  input clk;
  input rst_n;
  input [23:0]toggle_switch;
  output [23:0]led_data_out;

  wire MemWrite;
  wire clk;
  wire clk_IBUF;
  wire clk_IBUF_BUFG;
  wire [15:2]cpu_addr_i;
  wire [31:0]cpu_data_i;
  wire [31:0]data_in;
  wire [31:0]instruction;
  wire [23:0]led_data_out;
  wire [23:0]led_data_out_OBUF;
  wire led_port;
  wire [15:2]mem_addr_o;
  wire [31:0]mem_data_i;
  wire n_0_131_BUFG;
  wire n_0_131_BUFG_inst_n_1;
  wire [15:0]p_0_in;
  wire [15:11]real_addr;
  wire rst_n;
  wire rst_n_IBUF;
  wire [15:0]switch_data_o;
  wire switch_data_o_0;
  wire [23:0]toggle_switch;
  wire [23:0]toggle_switch_IBUF;
  wire u_CPU_only_n_50;
  wire u_CPU_only_n_64;
  wire u_CPU_only_n_65;
  wire u_CPU_only_n_66;
  wire u_CPU_only_n_83;
  wire u_CPU_only_n_84;
  wire u_led_interface_n_1;
  wire [14:2]virtual_addr;

initial begin
 $sdf_annotate("tb_SOC_IO_time_impl.sdf",,,,"tool_control");
end
  (* LOPT_BUFG_CLOCK *) 
  (* OPT_MODIFIED = "BUFG_OPT" *) 
  BUFG clk_IBUF_BUFG_inst
       (.I(clk_IBUF),
        .O(clk_IBUF_BUFG));
  (* OPT_INSERTED *) 
  (* OPT_MODIFIED = "MLO BUFG_OPT" *) 
  IBUF clk_IBUF_inst
       (.I(clk),
        .O(clk_IBUF));
  OBUF \led_data_out_OBUF[0]_inst 
       (.I(led_data_out_OBUF[0]),
        .O(led_data_out[0]));
  OBUF \led_data_out_OBUF[10]_inst 
       (.I(led_data_out_OBUF[10]),
        .O(led_data_out[10]));
  OBUF \led_data_out_OBUF[11]_inst 
       (.I(led_data_out_OBUF[11]),
        .O(led_data_out[11]));
  OBUF \led_data_out_OBUF[12]_inst 
       (.I(led_data_out_OBUF[12]),
        .O(led_data_out[12]));
  OBUF \led_data_out_OBUF[13]_inst 
       (.I(led_data_out_OBUF[13]),
        .O(led_data_out[13]));
  OBUF \led_data_out_OBUF[14]_inst 
       (.I(led_data_out_OBUF[14]),
        .O(led_data_out[14]));
  OBUF \led_data_out_OBUF[15]_inst 
       (.I(led_data_out_OBUF[15]),
        .O(led_data_out[15]));
  OBUF \led_data_out_OBUF[16]_inst 
       (.I(led_data_out_OBUF[16]),
        .O(led_data_out[16]));
  OBUF \led_data_out_OBUF[17]_inst 
       (.I(led_data_out_OBUF[17]),
        .O(led_data_out[17]));
  OBUF \led_data_out_OBUF[18]_inst 
       (.I(led_data_out_OBUF[18]),
        .O(led_data_out[18]));
  OBUF \led_data_out_OBUF[19]_inst 
       (.I(led_data_out_OBUF[19]),
        .O(led_data_out[19]));
  OBUF \led_data_out_OBUF[1]_inst 
       (.I(led_data_out_OBUF[1]),
        .O(led_data_out[1]));
  OBUF \led_data_out_OBUF[20]_inst 
       (.I(led_data_out_OBUF[20]),
        .O(led_data_out[20]));
  OBUF \led_data_out_OBUF[21]_inst 
       (.I(led_data_out_OBUF[21]),
        .O(led_data_out[21]));
  OBUF \led_data_out_OBUF[22]_inst 
       (.I(led_data_out_OBUF[22]),
        .O(led_data_out[22]));
  OBUF \led_data_out_OBUF[23]_inst 
       (.I(led_data_out_OBUF[23]),
        .O(led_data_out[23]));
  OBUF \led_data_out_OBUF[2]_inst 
       (.I(led_data_out_OBUF[2]),
        .O(led_data_out[2]));
  OBUF \led_data_out_OBUF[3]_inst 
       (.I(led_data_out_OBUF[3]),
        .O(led_data_out[3]));
  OBUF \led_data_out_OBUF[4]_inst 
       (.I(led_data_out_OBUF[4]),
        .O(led_data_out[4]));
  OBUF \led_data_out_OBUF[5]_inst 
       (.I(led_data_out_OBUF[5]),
        .O(led_data_out[5]));
  OBUF \led_data_out_OBUF[6]_inst 
       (.I(led_data_out_OBUF[6]),
        .O(led_data_out[6]));
  OBUF \led_data_out_OBUF[7]_inst 
       (.I(led_data_out_OBUF[7]),
        .O(led_data_out[7]));
  OBUF \led_data_out_OBUF[8]_inst 
       (.I(led_data_out_OBUF[8]),
        .O(led_data_out[8]));
  OBUF \led_data_out_OBUF[9]_inst 
       (.I(led_data_out_OBUF[9]),
        .O(led_data_out[9]));
  BUFG n_0_131_BUFG_inst
       (.I(n_0_131_BUFG_inst_n_1),
        .O(n_0_131_BUFG));
  IBUF rst_n_IBUF_inst
       (.I(rst_n),
        .O(rst_n_IBUF));
  IBUF \toggle_switch_IBUF[0]_inst 
       (.I(toggle_switch[0]),
        .O(toggle_switch_IBUF[0]));
  IBUF \toggle_switch_IBUF[10]_inst 
       (.I(toggle_switch[10]),
        .O(toggle_switch_IBUF[10]));
  IBUF \toggle_switch_IBUF[11]_inst 
       (.I(toggle_switch[11]),
        .O(toggle_switch_IBUF[11]));
  IBUF \toggle_switch_IBUF[12]_inst 
       (.I(toggle_switch[12]),
        .O(toggle_switch_IBUF[12]));
  IBUF \toggle_switch_IBUF[13]_inst 
       (.I(toggle_switch[13]),
        .O(toggle_switch_IBUF[13]));
  IBUF \toggle_switch_IBUF[14]_inst 
       (.I(toggle_switch[14]),
        .O(toggle_switch_IBUF[14]));
  IBUF \toggle_switch_IBUF[15]_inst 
       (.I(toggle_switch[15]),
        .O(toggle_switch_IBUF[15]));
  IBUF \toggle_switch_IBUF[16]_inst 
       (.I(toggle_switch[16]),
        .O(toggle_switch_IBUF[16]));
  IBUF \toggle_switch_IBUF[17]_inst 
       (.I(toggle_switch[17]),
        .O(toggle_switch_IBUF[17]));
  IBUF \toggle_switch_IBUF[18]_inst 
       (.I(toggle_switch[18]),
        .O(toggle_switch_IBUF[18]));
  IBUF \toggle_switch_IBUF[19]_inst 
       (.I(toggle_switch[19]),
        .O(toggle_switch_IBUF[19]));
  IBUF \toggle_switch_IBUF[1]_inst 
       (.I(toggle_switch[1]),
        .O(toggle_switch_IBUF[1]));
  IBUF \toggle_switch_IBUF[20]_inst 
       (.I(toggle_switch[20]),
        .O(toggle_switch_IBUF[20]));
  IBUF \toggle_switch_IBUF[21]_inst 
       (.I(toggle_switch[21]),
        .O(toggle_switch_IBUF[21]));
  IBUF \toggle_switch_IBUF[22]_inst 
       (.I(toggle_switch[22]),
        .O(toggle_switch_IBUF[22]));
  IBUF \toggle_switch_IBUF[23]_inst 
       (.I(toggle_switch[23]),
        .O(toggle_switch_IBUF[23]));
  IBUF \toggle_switch_IBUF[2]_inst 
       (.I(toggle_switch[2]),
        .O(toggle_switch_IBUF[2]));
  IBUF \toggle_switch_IBUF[3]_inst 
       (.I(toggle_switch[3]),
        .O(toggle_switch_IBUF[3]));
  IBUF \toggle_switch_IBUF[4]_inst 
       (.I(toggle_switch[4]),
        .O(toggle_switch_IBUF[4]));
  IBUF \toggle_switch_IBUF[5]_inst 
       (.I(toggle_switch[5]),
        .O(toggle_switch_IBUF[5]));
  IBUF \toggle_switch_IBUF[6]_inst 
       (.I(toggle_switch[6]),
        .O(toggle_switch_IBUF[6]));
  IBUF \toggle_switch_IBUF[7]_inst 
       (.I(toggle_switch[7]),
        .O(toggle_switch_IBUF[7]));
  IBUF \toggle_switch_IBUF[8]_inst 
       (.I(toggle_switch[8]),
        .O(toggle_switch_IBUF[8]));
  IBUF \toggle_switch_IBUF[9]_inst 
       (.I(toggle_switch[9]),
        .O(toggle_switch_IBUF[9]));
  CPU_only u_CPU_only
       (.D(p_0_in),
        .E(switch_data_o_0),
        .Q(switch_data_o),
        .S(u_CPU_only_n_64),
        .clk(clk_IBUF_BUFG),
        .cpu_addr_i(cpu_addr_i),
        .cpu_data_i(cpu_data_i),
        .douta(instruction),
        .led_port(led_port),
        .\led_port_reg[0][15] (u_led_interface_n_1),
        .n_0_131_BUFG_inst_i_1(u_CPU_only_n_83),
        .n_0_131_BUFG_inst_i_1_0(u_CPU_only_n_84),
        .n_0_131_BUFG_inst_n_1(n_0_131_BUFG_inst_n_1),
        .\pc_reg[14] (virtual_addr),
        .\pc_reg[14]_0 ({u_CPU_only_n_65,u_CPU_only_n_66}),
        .register_reg_r2_0_31_30_31(mem_data_i),
        .rst_n(u_CPU_only_n_50),
        .rst_n_IBUF(rst_n_IBUF),
        .toggle_switch_IBUF(toggle_switch_IBUF));
  (* IMPORTED_FROM = "d:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/data_ram/data_ram.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  data_ram u_data_ram
       (.addra(mem_addr_o),
        .clka(clk_IBUF_BUFG),
        .dina(data_in),
        .douta(mem_data_i),
        .wea(MemWrite));
  inst_mmu u_inst_mmu
       (.S(u_CPU_only_n_64),
        .addra(real_addr),
        .u_inst_rom(virtual_addr[14:11]),
        .u_inst_rom_0({u_CPU_only_n_65,u_CPU_only_n_66}));
  (* IMPORTED_FROM = "d:/myCollege/ComputerSystem/NSCSCC/NSCSCC/NSCSCC/PersonalProgress/HaitianJiang/SingleMiniSys/mycpu_design/mycpu_design.srcs/sources_1/ip/inst_rom/inst_rom.dcp" *) 
  (* IMPORTED_TYPE = "CHECKPOINT" *) 
  (* IS_IMPORTED *) 
  (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
  inst_rom u_inst_rom
       (.addra({real_addr,virtual_addr[10:2]}),
        .clka(clk_IBUF_BUFG),
        .douta(instruction));
  led_interface u_led_interface
       (.D(cpu_data_i[15:0]),
        .\bbstub_douta[30] (u_led_interface_n_1),
        .clk(clk_IBUF_BUFG),
        .douta({instruction[31:30],instruction[28:26]}),
        .led_data_out_OBUF(led_data_out_OBUF),
        .led_port(led_port),
        .\led_port_reg[0][0]_0 (u_CPU_only_n_84),
        .\led_port_reg[0][15]_0 (u_CPU_only_n_50),
        .\led_port_reg[1][8]_0 (u_CPU_only_n_83),
        .rst_n_IBUF(rst_n_IBUF));
  mem_or_io_ctl u_mem_or_io_ctl
       (.AR(n_0_131_BUFG),
        .D(cpu_data_i),
        .Q(data_in),
        .douta(instruction[31:26]),
        .n_0_131_BUFG_inst(mem_addr_o),
        .u_data_ram(cpu_addr_i),
        .wea(MemWrite));
  toggle_switch_interface u_toggle_switch_interface
       (.D(p_0_in),
        .E(switch_data_o_0),
        .Q(switch_data_o),
        .SR(rst_n_IBUF),
        .clk(clk_IBUF_BUFG));
endmodule

module cpu_clk
   (clk_out1,
    clk_in1);
  output clk_out1;
  input clk_in1;

  (* IBUF_LOW_PWR *) wire clk_in1;
  wire clk_out1;

  cpu_clk_cpu_clk_clk_wiz inst
       (.clk_in1(clk_in1),
        .clk_out1(clk_out1));
endmodule

(* ORIG_REF_NAME = "cpu_clk_clk_wiz" *) 
module cpu_clk_cpu_clk_clk_wiz
   (clk_out1,
    clk_in1);
  output clk_out1;
  input clk_in1;

  wire clk_in1;
  wire clk_out1;
  wire clk_out1_cpu_clk;
  wire clkfbout_buf_cpu_clk;
  wire clkfbout_cpu_clk;
  wire NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED;
  wire NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED;
  wire NLW_mmcm_adv_inst_DRDY_UNCONNECTED;
  wire NLW_mmcm_adv_inst_LOCKED_UNCONNECTED;
  wire NLW_mmcm_adv_inst_PSDONE_UNCONNECTED;
  wire [15:0]NLW_mmcm_adv_inst_DO_UNCONNECTED;

  (* box_type = "PRIMITIVE" *) 
  BUFG clkf_buf
       (.I(clkfbout_cpu_clk),
        .O(clkfbout_buf_cpu_clk));
  (* box_type = "PRIMITIVE" *) 
  BUFG clkout1_buf
       (.I(clk_out1_cpu_clk),
        .O(clk_out1));
  (* OPT_MODIFIED = "MLO" *) 
  (* box_type = "PRIMITIVE" *) 
  MMCME2_ADV #(
    .BANDWIDTH("OPTIMIZED"),
    .CLKFBOUT_MULT_F(8.500000),
    .CLKFBOUT_PHASE(0.000000),
    .CLKFBOUT_USE_FINE_PS("FALSE"),
    .CLKIN1_PERIOD(10.000000),
    .CLKIN2_PERIOD(0.000000),
    .CLKOUT0_DIVIDE_F(42.500000),
    .CLKOUT0_DUTY_CYCLE(0.500000),
    .CLKOUT0_PHASE(0.000000),
    .CLKOUT0_USE_FINE_PS("FALSE"),
    .CLKOUT1_DIVIDE(1),
    .CLKOUT1_DUTY_CYCLE(0.500000),
    .CLKOUT1_PHASE(0.000000),
    .CLKOUT1_USE_FINE_PS("FALSE"),
    .CLKOUT2_DIVIDE(1),
    .CLKOUT2_DUTY_CYCLE(0.500000),
    .CLKOUT2_PHASE(0.000000),
    .CLKOUT2_USE_FINE_PS("FALSE"),
    .CLKOUT3_DIVIDE(1),
    .CLKOUT3_DUTY_CYCLE(0.500000),
    .CLKOUT3_PHASE(0.000000),
    .CLKOUT3_USE_FINE_PS("FALSE"),
    .CLKOUT4_CASCADE("FALSE"),
    .CLKOUT4_DIVIDE(1),
    .CLKOUT4_DUTY_CYCLE(0.500000),
    .CLKOUT4_PHASE(0.000000),
    .CLKOUT4_USE_FINE_PS("FALSE"),
    .CLKOUT5_DIVIDE(1),
    .CLKOUT5_DUTY_CYCLE(0.500000),
    .CLKOUT5_PHASE(0.000000),
    .CLKOUT5_USE_FINE_PS("FALSE"),
    .CLKOUT6_DIVIDE(1),
    .CLKOUT6_DUTY_CYCLE(0.500000),
    .CLKOUT6_PHASE(0.000000),
    .CLKOUT6_USE_FINE_PS("FALSE"),
    .COMPENSATION("BUF_IN"),
    .DIVCLK_DIVIDE(1),
    .IS_CLKINSEL_INVERTED(1'b0),
    .IS_PSEN_INVERTED(1'b0),
    .IS_PSINCDEC_INVERTED(1'b0),
    .IS_PWRDWN_INVERTED(1'b0),
    .IS_RST_INVERTED(1'b0),
    .REF_JITTER1(0.010000),
    .REF_JITTER2(0.010000),
    .SS_EN("FALSE"),
    .SS_MODE("CENTER_HIGH"),
    .SS_MOD_PERIOD(10000),
    .STARTUP_WAIT("FALSE")) 
    mmcm_adv_inst
       (.CLKFBIN(clkfbout_buf_cpu_clk),
        .CLKFBOUT(clkfbout_cpu_clk),
        .CLKFBOUTB(NLW_mmcm_adv_inst_CLKFBOUTB_UNCONNECTED),
        .CLKFBSTOPPED(NLW_mmcm_adv_inst_CLKFBSTOPPED_UNCONNECTED),
        .CLKIN1(clk_in1),
        .CLKIN2(1'b0),
        .CLKINSEL(1'b1),
        .CLKINSTOPPED(NLW_mmcm_adv_inst_CLKINSTOPPED_UNCONNECTED),
        .CLKOUT0(clk_out1_cpu_clk),
        .CLKOUT0B(NLW_mmcm_adv_inst_CLKOUT0B_UNCONNECTED),
        .CLKOUT1(NLW_mmcm_adv_inst_CLKOUT1_UNCONNECTED),
        .CLKOUT1B(NLW_mmcm_adv_inst_CLKOUT1B_UNCONNECTED),
        .CLKOUT2(NLW_mmcm_adv_inst_CLKOUT2_UNCONNECTED),
        .CLKOUT2B(NLW_mmcm_adv_inst_CLKOUT2B_UNCONNECTED),
        .CLKOUT3(NLW_mmcm_adv_inst_CLKOUT3_UNCONNECTED),
        .CLKOUT3B(NLW_mmcm_adv_inst_CLKOUT3B_UNCONNECTED),
        .CLKOUT4(NLW_mmcm_adv_inst_CLKOUT4_UNCONNECTED),
        .CLKOUT5(NLW_mmcm_adv_inst_CLKOUT5_UNCONNECTED),
        .CLKOUT6(NLW_mmcm_adv_inst_CLKOUT6_UNCONNECTED),
        .DADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DCLK(1'b0),
        .DEN(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DO(NLW_mmcm_adv_inst_DO_UNCONNECTED[15:0]),
        .DRDY(NLW_mmcm_adv_inst_DRDY_UNCONNECTED),
        .DWE(1'b0),
        .LOCKED(NLW_mmcm_adv_inst_LOCKED_UNCONNECTED),
        .PSCLK(1'b0),
        .PSDONE(NLW_mmcm_adv_inst_PSDONE_UNCONNECTED),
        .PSEN(1'b0),
        .PSINCDEC(1'b0),
        .PWRDWN(1'b0),
        .RST(1'b0));
endmodule

(* CHECK_LICENSE_TYPE = "data_ram,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module data_ram
   (clka,
    wea,
    addra,
    dina,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA WE" *) input [0:0]wea;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN" *) input [31:0]dina;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;
  wire NLW_U0_clkb_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_deepsleep_UNCONNECTED;
  wire NLW_U0_eccpipece_UNCONNECTED;
  wire NLW_U0_ena_UNCONNECTED;
  wire NLW_U0_enb_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_regcea_UNCONNECTED;
  wire NLW_U0_regceb_UNCONNECTED;
  wire NLW_U0_rsta_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectdbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectsbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_shutdown_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire [13:0]NLW_U0_addrb_UNCONNECTED;
  wire [31:0]NLW_U0_dinb_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_web_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "14" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     13.776802 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "data_ram.mem" *) 
  (* C_INIT_FILE_NAME = "data_ram.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "0" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  data_ram__blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(NLW_U0_addrb_UNCONNECTED[13:0]),
        .clka(clka),
        .clkb(NLW_U0_clkb_UNCONNECTED),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(NLW_U0_deepsleep_UNCONNECTED),
        .dina(dina),
        .dinb(NLW_U0_dinb_UNCONNECTED[31:0]),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(NLW_U0_eccpipece_UNCONNECTED),
        .ena(NLW_U0_ena_UNCONNECTED),
        .enb(NLW_U0_enb_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(NLW_U0_regcea_UNCONNECTED),
        .regceb(NLW_U0_regceb_UNCONNECTED),
        .rsta(NLW_U0_rsta_UNCONNECTED),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(NLW_U0_rstb_UNCONNECTED),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[3:0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[3:0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(NLW_U0_s_axi_injectdbiterr_UNCONNECTED),
        .s_axi_injectsbiterr(NLW_U0_s_axi_injectsbiterr_UNCONNECTED),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[31:0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(NLW_U0_shutdown_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .wea(wea),
        .web(NLW_U0_web_UNCONNECTED[0]));
endmodule

module inst_mmu
   (addra,
    u_inst_rom,
    u_inst_rom_0,
    S);
  output [4:0]addra;
  input [3:0]u_inst_rom;
  input [1:0]u_inst_rom_0;
  input [0:0]S;

  wire [0:0]S;
  wire [4:0]addra;
  wire real_addr_carry_n_1;
  wire [3:0]u_inst_rom;
  wire [1:0]u_inst_rom_0;
  wire [2:0]NLW_real_addr_carry_CO_UNCONNECTED;
  wire [3:0]NLW_real_addr_carry__0_CO_UNCONNECTED;
  wire [3:1]NLW_real_addr_carry__0_O_UNCONNECTED;

  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 real_addr_carry
       (.CI(1'b0),
        .CO({real_addr_carry_n_1,NLW_real_addr_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({u_inst_rom[3],1'b0,u_inst_rom[1],1'b0}),
        .O(addra[3:0]),
        .S({u_inst_rom_0[1],u_inst_rom[2],u_inst_rom_0[0],u_inst_rom[0]}));
  (* ADDER_THRESHOLD = "35" *) 
  CARRY4 real_addr_carry__0
       (.CI(real_addr_carry_n_1),
        .CO(NLW_real_addr_carry__0_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_real_addr_carry__0_O_UNCONNECTED[3:1],addra[4]}),
        .S({1'b0,1'b0,1'b0,S}));
endmodule

(* CHECK_LICENSE_TYPE = "inst_rom,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2020.1" *) 
module inst_rom
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [13:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [31:0]douta;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire NLW_U0_clkb_UNCONNECTED;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_deepsleep_UNCONNECTED;
  wire NLW_U0_eccpipece_UNCONNECTED;
  wire NLW_U0_ena_UNCONNECTED;
  wire NLW_U0_enb_UNCONNECTED;
  wire NLW_U0_injectdbiterr_UNCONNECTED;
  wire NLW_U0_injectsbiterr_UNCONNECTED;
  wire NLW_U0_regcea_UNCONNECTED;
  wire NLW_U0_regceb_UNCONNECTED;
  wire NLW_U0_rsta_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_aclk_UNCONNECTED;
  wire NLW_U0_s_aresetn_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_arvalid_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_awvalid_UNCONNECTED;
  wire NLW_U0_s_axi_bready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectdbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_injectsbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rready_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wlast_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_s_axi_wvalid_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire NLW_U0_shutdown_UNCONNECTED;
  wire NLW_U0_sleep_UNCONNECTED;
  wire [13:0]NLW_U0_addrb_UNCONNECTED;
  wire [31:0]NLW_U0_dina_UNCONNECTED;
  wire [31:0]NLW_U0_dinb_UNCONNECTED;
  wire [31:0]NLW_U0_doutb_UNCONNECTED;
  wire [13:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_araddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_arburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_arid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_arlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_arsize_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_awaddr_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_awburst_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_awid_UNCONNECTED;
  wire [7:0]NLW_U0_s_axi_awlen_UNCONNECTED;
  wire [2:0]NLW_U0_s_axi_awsize_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [13:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;
  wire [31:0]NLW_U0_s_axi_wdata_UNCONNECTED;
  wire [0:0]NLW_U0_s_axi_wstrb_UNCONNECTED;
  wire [0:0]NLW_U0_wea_UNCONNECTED;
  wire [0:0]NLW_U0_web_UNCONNECTED;

  (* C_ADDRA_WIDTH = "14" *) 
  (* C_ADDRB_WIDTH = "14" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "14" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     12.7204 mW" *) 
  (* C_FAMILY = "artix7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "inst_rom.mem" *) 
  (* C_INIT_FILE_NAME = "inst_rom.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "16384" *) 
  (* C_READ_DEPTH_B = "16384" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "32" *) 
  (* C_READ_WIDTH_B = "32" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "16384" *) 
  (* C_WRITE_DEPTH_B = "16384" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "32" *) 
  (* C_WRITE_WIDTH_B = "32" *) 
  (* C_XDEVICEFAMILY = "artix7" *) 
  (* KEEP_HIERARCHY = "soft" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  inst_rom__blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb(NLW_U0_addrb_UNCONNECTED[13:0]),
        .clka(clka),
        .clkb(NLW_U0_clkb_UNCONNECTED),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(NLW_U0_deepsleep_UNCONNECTED),
        .dina(NLW_U0_dina_UNCONNECTED[31:0]),
        .dinb(NLW_U0_dinb_UNCONNECTED[31:0]),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[31:0]),
        .eccpipece(NLW_U0_eccpipece_UNCONNECTED),
        .ena(NLW_U0_ena_UNCONNECTED),
        .enb(NLW_U0_enb_UNCONNECTED),
        .injectdbiterr(NLW_U0_injectdbiterr_UNCONNECTED),
        .injectsbiterr(NLW_U0_injectsbiterr_UNCONNECTED),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[13:0]),
        .regcea(NLW_U0_regcea_UNCONNECTED),
        .regceb(NLW_U0_regceb_UNCONNECTED),
        .rsta(NLW_U0_rsta_UNCONNECTED),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(NLW_U0_rstb_UNCONNECTED),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(NLW_U0_s_aclk_UNCONNECTED),
        .s_aresetn(NLW_U0_s_aresetn_UNCONNECTED),
        .s_axi_araddr(NLW_U0_s_axi_araddr_UNCONNECTED[31:0]),
        .s_axi_arburst(NLW_U0_s_axi_arburst_UNCONNECTED[1:0]),
        .s_axi_arid(NLW_U0_s_axi_arid_UNCONNECTED[3:0]),
        .s_axi_arlen(NLW_U0_s_axi_arlen_UNCONNECTED[7:0]),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize(NLW_U0_s_axi_arsize_UNCONNECTED[2:0]),
        .s_axi_arvalid(NLW_U0_s_axi_arvalid_UNCONNECTED),
        .s_axi_awaddr(NLW_U0_s_axi_awaddr_UNCONNECTED[31:0]),
        .s_axi_awburst(NLW_U0_s_axi_awburst_UNCONNECTED[1:0]),
        .s_axi_awid(NLW_U0_s_axi_awid_UNCONNECTED[3:0]),
        .s_axi_awlen(NLW_U0_s_axi_awlen_UNCONNECTED[7:0]),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize(NLW_U0_s_axi_awsize_UNCONNECTED[2:0]),
        .s_axi_awvalid(NLW_U0_s_axi_awvalid_UNCONNECTED),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(NLW_U0_s_axi_bready_UNCONNECTED),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(NLW_U0_s_axi_injectdbiterr_UNCONNECTED),
        .s_axi_injectsbiterr(NLW_U0_s_axi_injectsbiterr_UNCONNECTED),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[13:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[31:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(NLW_U0_s_axi_rready_UNCONNECTED),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata(NLW_U0_s_axi_wdata_UNCONNECTED[31:0]),
        .s_axi_wlast(NLW_U0_s_axi_wlast_UNCONNECTED),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(NLW_U0_s_axi_wstrb_UNCONNECTED[0]),
        .s_axi_wvalid(NLW_U0_s_axi_wvalid_UNCONNECTED),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(NLW_U0_shutdown_UNCONNECTED),
        .sleep(NLW_U0_sleep_UNCONNECTED),
        .wea(NLW_U0_wea_UNCONNECTED[0]),
        .web(NLW_U0_web_UNCONNECTED[0]));
endmodule

module led_interface
   (\bbstub_douta[30] ,
    led_data_out_OBUF,
    douta,
    rst_n_IBUF,
    \led_port_reg[1][8]_0 ,
    led_port,
    D,
    clk,
    \led_port_reg[0][0]_0 ,
    \led_port_reg[0][15]_0 );
  output \bbstub_douta[30] ;
  output [23:0]led_data_out_OBUF;
  input [4:0]douta;
  input rst_n_IBUF;
  input \led_port_reg[1][8]_0 ;
  input led_port;
  input [15:0]D;
  input clk;
  input \led_port_reg[0][0]_0 ;
  input \led_port_reg[0][15]_0 ;

  wire [15:0]D;
  wire \bbstub_douta[30] ;
  wire clk;
  wire [4:0]douta;
  wire [23:0]led_data_out_OBUF;
  wire led_port;
  wire [15:0]\led_port_reg[0] ;
  wire \led_port_reg[0][0]_0 ;
  wire \led_port_reg[0][15]_0 ;
  wire [15:8]\led_port_reg[1] ;
  wire \led_port_reg[1][8]_0 ;
  wire rst_n_IBUF;

  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[0]_inst_i_1 
       (.I0(\led_port_reg[0] [0]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[10]_inst_i_1 
       (.I0(\led_port_reg[0] [10]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[11]_inst_i_1 
       (.I0(\led_port_reg[0] [11]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[12]_inst_i_1 
       (.I0(\led_port_reg[0] [12]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[13]_inst_i_1 
       (.I0(\led_port_reg[0] [13]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[14]_inst_i_1 
       (.I0(\led_port_reg[0] [14]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[15]_inst_i_1 
       (.I0(\led_port_reg[0] [15]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[16]_inst_i_1 
       (.I0(\led_port_reg[1] [8]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[17]_inst_i_1 
       (.I0(\led_port_reg[1] [9]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[17]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[18]_inst_i_1 
       (.I0(\led_port_reg[1] [10]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[18]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[19]_inst_i_1 
       (.I0(\led_port_reg[1] [11]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[19]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[1]_inst_i_1 
       (.I0(\led_port_reg[0] [1]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[20]_inst_i_1 
       (.I0(\led_port_reg[1] [12]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[20]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[21]_inst_i_1 
       (.I0(\led_port_reg[1] [13]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[21]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[22]_inst_i_1 
       (.I0(\led_port_reg[1] [14]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[22]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[23]_inst_i_1 
       (.I0(\led_port_reg[1] [15]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[23]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[2]_inst_i_1 
       (.I0(\led_port_reg[0] [2]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[3]_inst_i_1 
       (.I0(\led_port_reg[0] [3]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[4]_inst_i_1 
       (.I0(\led_port_reg[0] [4]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[5]_inst_i_1 
       (.I0(\led_port_reg[0] [5]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[6]_inst_i_1 
       (.I0(\led_port_reg[0] [6]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[7]_inst_i_1 
       (.I0(\led_port_reg[0] [7]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[8]_inst_i_1 
       (.I0(\led_port_reg[0] [8]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \led_data_out_OBUF[9]_inst_i_1 
       (.I0(\led_port_reg[0] [9]),
        .I1(rst_n_IBUF),
        .O(led_data_out_OBUF[9]));
  LUT5 #(
    .INIT(32'h00000080)) 
    \led_port[1][15]_i_8 
       (.I0(douta[1]),
        .I1(douta[0]),
        .I2(douta[4]),
        .I3(douta[2]),
        .I4(douta[3]),
        .O(\bbstub_douta[30] ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][0] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[0]),
        .Q(\led_port_reg[0] [0]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][10] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[10]),
        .Q(\led_port_reg[0] [10]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][11] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[11]),
        .Q(\led_port_reg[0] [11]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][12] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[12]),
        .Q(\led_port_reg[0] [12]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][13] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[13]),
        .Q(\led_port_reg[0] [13]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][14] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[14]),
        .Q(\led_port_reg[0] [14]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][15] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[15]),
        .Q(\led_port_reg[0] [15]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][1] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[1]),
        .Q(\led_port_reg[0] [1]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][2] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[2]),
        .Q(\led_port_reg[0] [2]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][3] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[3]),
        .Q(\led_port_reg[0] [3]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][4] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[4]),
        .Q(\led_port_reg[0] [4]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][5] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[5]),
        .Q(\led_port_reg[0] [5]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][6] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[6]),
        .Q(\led_port_reg[0] [6]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][7] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[7]),
        .Q(\led_port_reg[0] [7]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][8] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[8]),
        .Q(\led_port_reg[0] [8]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[0][9] 
       (.C(clk),
        .CE(\led_port_reg[0][15]_0 ),
        .D(D[9]),
        .Q(\led_port_reg[0] [9]),
        .R(\led_port_reg[0][0]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][10] 
       (.C(clk),
        .CE(led_port),
        .D(D[10]),
        .Q(\led_port_reg[1] [10]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][11] 
       (.C(clk),
        .CE(led_port),
        .D(D[11]),
        .Q(\led_port_reg[1] [11]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][12] 
       (.C(clk),
        .CE(led_port),
        .D(D[12]),
        .Q(\led_port_reg[1] [12]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][13] 
       (.C(clk),
        .CE(led_port),
        .D(D[13]),
        .Q(\led_port_reg[1] [13]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][14] 
       (.C(clk),
        .CE(led_port),
        .D(D[14]),
        .Q(\led_port_reg[1] [14]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][15] 
       (.C(clk),
        .CE(led_port),
        .D(D[15]),
        .Q(\led_port_reg[1] [15]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][8] 
       (.C(clk),
        .CE(led_port),
        .D(D[8]),
        .Q(\led_port_reg[1] [8]),
        .R(\led_port_reg[1][8]_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \led_port_reg[1][9] 
       (.C(clk),
        .CE(led_port),
        .D(D[9]),
        .Q(\led_port_reg[1] [9]),
        .R(\led_port_reg[1][8]_0 ));
endmodule

module mem_or_io_ctl
   (wea,
    Q,
    n_0_131_BUFG_inst,
    AR,
    douta,
    D,
    u_data_ram);
  output [0:0]wea;
  output [31:0]Q;
  output [13:0]n_0_131_BUFG_inst;
  input [0:0]AR;
  input [5:0]douta;
  input [31:0]D;
  input [13:0]u_data_ram;

  wire [0:0]AR;
  wire [31:0]D;
  wire [31:0]Q;
  wire [5:0]douta;
  wire mem_io_write;
  wire [13:0]n_0_131_BUFG_inst;
  wire [13:0]u_data_ram;
  wire [0:0]wea;

  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[10] 
       (.CLR(AR),
        .D(u_data_ram[8]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[8]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[11] 
       (.CLR(AR),
        .D(u_data_ram[9]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[12] 
       (.CLR(AR),
        .D(u_data_ram[10]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[10]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[13] 
       (.CLR(AR),
        .D(u_data_ram[11]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[11]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[14] 
       (.CLR(AR),
        .D(u_data_ram[12]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[12]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[15] 
       (.CLR(AR),
        .D(u_data_ram[13]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[13]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[2] 
       (.CLR(AR),
        .D(u_data_ram[0]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[3] 
       (.CLR(AR),
        .D(u_data_ram[1]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[1]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[4] 
       (.CLR(AR),
        .D(u_data_ram[2]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[2]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[5] 
       (.CLR(AR),
        .D(u_data_ram[3]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[6] 
       (.CLR(AR),
        .D(u_data_ram[4]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[4]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[7] 
       (.CLR(AR),
        .D(u_data_ram[5]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[5]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[8] 
       (.CLR(AR),
        .D(u_data_ram[6]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[6]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_addr_o_reg[9] 
       (.CLR(AR),
        .D(u_data_ram[7]),
        .G(AR),
        .GE(1'b1),
        .Q(n_0_131_BUFG_inst[7]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[0] 
       (.CLR(AR),
        .D(D[0]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[0]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[10] 
       (.CLR(AR),
        .D(D[10]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[10]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[11] 
       (.CLR(AR),
        .D(D[11]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[11]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[12] 
       (.CLR(AR),
        .D(D[12]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[12]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[13] 
       (.CLR(AR),
        .D(D[13]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[13]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[14] 
       (.CLR(AR),
        .D(D[14]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[14]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[15] 
       (.CLR(AR),
        .D(D[15]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[15]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[16] 
       (.CLR(AR),
        .D(D[16]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[16]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[17] 
       (.CLR(AR),
        .D(D[17]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[17]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[18] 
       (.CLR(AR),
        .D(D[18]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[18]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[19] 
       (.CLR(AR),
        .D(D[19]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[19]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[1] 
       (.CLR(AR),
        .D(D[1]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[1]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[20] 
       (.CLR(AR),
        .D(D[20]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[20]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[21] 
       (.CLR(AR),
        .D(D[21]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[21]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[22] 
       (.CLR(AR),
        .D(D[22]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[22]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[23] 
       (.CLR(AR),
        .D(D[23]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[23]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[24] 
       (.CLR(AR),
        .D(D[24]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[24]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[25] 
       (.CLR(AR),
        .D(D[25]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[25]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[26] 
       (.CLR(AR),
        .D(D[26]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[26]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[27] 
       (.CLR(AR),
        .D(D[27]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[27]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[28] 
       (.CLR(AR),
        .D(D[28]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[28]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[29] 
       (.CLR(AR),
        .D(D[29]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[29]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[2] 
       (.CLR(AR),
        .D(D[2]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[2]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[30] 
       (.CLR(AR),
        .D(D[30]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[30]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[31] 
       (.CLR(AR),
        .D(D[31]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[31]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[3] 
       (.CLR(AR),
        .D(D[3]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[3]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[4] 
       (.CLR(AR),
        .D(D[4]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[4]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[5] 
       (.CLR(AR),
        .D(D[5]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[5]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[6] 
       (.CLR(AR),
        .D(D[6]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[6]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[7] 
       (.CLR(AR),
        .D(D[7]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[7]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[8] 
       (.CLR(AR),
        .D(D[8]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[8]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    \mem_data_o_reg[9] 
       (.CLR(AR),
        .D(D[9]),
        .G(AR),
        .GE(1'b1),
        .Q(Q[9]));
  (* OPT_MODIFIED = "MLO" *) 
  (* XILINX_LEGACY_PRIM = "LDC" *) 
  LDCE #(
    .INIT(1'b0),
    .IS_G_INVERTED(1'b1)) 
    mem_write_reg
       (.CLR(AR),
        .D(mem_io_write),
        .G(AR),
        .GE(1'b1),
        .Q(wea));
  LUT6 #(
    .INIT(64'h0200000000000000)) 
    mem_write_reg_i_1
       (.I0(douta[3]),
        .I1(douta[4]),
        .I2(douta[2]),
        .I3(douta[5]),
        .I4(douta[0]),
        .I5(douta[1]),
        .O(mem_io_write));
endmodule

module pc_1
   (\pc_reg[31]_0 ,
    O,
    \pc_reg[2]_0 ,
    \pc_reg[12]_0 ,
    \pc_reg[16]_0 ,
    \pc_reg[20]_0 ,
    \pc_reg[24]_0 ,
    \pc_reg[28]_0 ,
    D,
    \bbstub_douta[28] ,
    \mem_addr_o_reg[15]_i_23 ,
    \pc_reg[16]_1 ,
    \pc_reg[31]_1 ,
    \pc_reg[16]_2 ,
    \pc_reg[16]_3 ,
    \pc_reg[12]_1 ,
    \pc_reg[12]_2 ,
    \pc_reg[12]_3 ,
    \pc_reg[12]_4 ,
    \pc_reg[8]_0 ,
    \pc_reg[8]_1 ,
    \pc_reg[8]_2 ,
    \pc_reg[8]_3 ,
    \pc_reg[2]_1 ,
    \pc_reg[2]_2 ,
    \pc_reg[2]_3 ,
    \pc_reg[2]_4 ,
    \pc_reg[0]_0 ,
    Q,
    \bbstub_douta[27] ,
    \bbstub_douta[27]_0 ,
    \bbstub_douta[27]_1 ,
    \bbstub_douta[27]_2 ,
    \bbstub_douta[27]_3 ,
    \bbstub_douta[27]_4 ,
    \bbstub_douta[27]_5 ,
    \bbstub_douta[27]_6 ,
    \bbstub_douta[27]_7 ,
    \bbstub_douta[27]_8 ,
    \bbstub_douta[27]_9 ,
    \bbstub_douta[27]_10 ,
    \bbstub_douta[27]_11 ,
    \bbstub_douta[27]_12 ,
    \bbstub_douta[27]_13 ,
    \bbstub_douta[27]_14 ,
    \bbstub_douta[27]_15 ,
    \bbstub_douta[27]_16 ,
    \bbstub_douta[27]_17 ,
    \bbstub_douta[27]_18 ,
    \bbstub_douta[27]_19 ,
    \bbstub_douta[30] ,
    \bbstub_douta[1] ,
    S,
    \pc_reg[14]_0 ,
    \bbstub_douta[28]_0 ,
    \bbstub_douta[1]_0 ,
    \bbstub_douta[3] ,
    \bbstub_douta[5] ,
    \bbstub_douta[6] ,
    \bbstub_douta[7] ,
    \bbstub_douta[8] ,
    \bbstub_douta[9] ,
    \bbstub_douta[10] ,
    douta,
    register_reg_r1_0_31_18_23_i_26,
    register_reg_r1_0_31_18_23_i_26_0,
    register_reg_r1_0_31_18_23_i_26_1,
    register_reg_r1_0_31_0_5_i_3,
    \pc_reg[2]_5 ,
    pcSelect0_carry__6_0,
    rst_n_IBUF,
    \pc_reg[31]_2 ,
    clk_out1);
  output [28:0]\pc_reg[31]_0 ;
  output [3:0]O;
  output [2:0]\pc_reg[2]_0 ;
  output [3:0]\pc_reg[12]_0 ;
  output [3:0]\pc_reg[16]_0 ;
  output [3:0]\pc_reg[20]_0 ;
  output [3:0]\pc_reg[24]_0 ;
  output [3:0]\pc_reg[28]_0 ;
  output [2:0]D;
  output \bbstub_douta[28] ;
  output \mem_addr_o_reg[15]_i_23 ;
  output \pc_reg[16]_1 ;
  output [15:0]\pc_reg[31]_1 ;
  output \pc_reg[16]_2 ;
  output \pc_reg[16]_3 ;
  output \pc_reg[12]_1 ;
  output \pc_reg[12]_2 ;
  output \pc_reg[12]_3 ;
  output \pc_reg[12]_4 ;
  output \pc_reg[8]_0 ;
  output \pc_reg[8]_1 ;
  output \pc_reg[8]_2 ;
  output \pc_reg[8]_3 ;
  output \pc_reg[2]_1 ;
  output \pc_reg[2]_2 ;
  output \pc_reg[2]_3 ;
  output \pc_reg[2]_4 ;
  output \pc_reg[0]_0 ;
  output [14:0]Q;
  output \bbstub_douta[27] ;
  output \bbstub_douta[27]_0 ;
  output \bbstub_douta[27]_1 ;
  output \bbstub_douta[27]_2 ;
  output \bbstub_douta[27]_3 ;
  output \bbstub_douta[27]_4 ;
  output \bbstub_douta[27]_5 ;
  output \bbstub_douta[27]_6 ;
  output \bbstub_douta[27]_7 ;
  output \bbstub_douta[27]_8 ;
  output \bbstub_douta[27]_9 ;
  output \bbstub_douta[27]_10 ;
  output \bbstub_douta[27]_11 ;
  output \bbstub_douta[27]_12 ;
  output \bbstub_douta[27]_13 ;
  output \bbstub_douta[27]_14 ;
  output \bbstub_douta[27]_15 ;
  output \bbstub_douta[27]_16 ;
  output \bbstub_douta[27]_17 ;
  output \bbstub_douta[27]_18 ;
  output \bbstub_douta[27]_19 ;
  output \bbstub_douta[30] ;
  output \bbstub_douta[1] ;
  output [0:0]S;
  output [1:0]\pc_reg[14]_0 ;
  output \bbstub_douta[28]_0 ;
  output \bbstub_douta[1]_0 ;
  output \bbstub_douta[3] ;
  output \bbstub_douta[5] ;
  output \bbstub_douta[6] ;
  output \bbstub_douta[7] ;
  output \bbstub_douta[8] ;
  output \bbstub_douta[9] ;
  output \bbstub_douta[10] ;
  input [31:0]douta;
  input register_reg_r1_0_31_18_23_i_26;
  input register_reg_r1_0_31_18_23_i_26_0;
  input register_reg_r1_0_31_18_23_i_26_1;
  input register_reg_r1_0_31_0_5_i_3;
  input \pc_reg[2]_5 ;
  input pcSelect0_carry__6_0;
  input rst_n_IBUF;
  input [31:0]\pc_reg[31]_2 ;
  input clk_out1;

  wire [15:1]ALUorMemData0;
  wire [2:0]D;
  wire [3:0]O;
  wire [14:0]Q;
  wire [0:0]S;
  wire \bbstub_douta[10] ;
  wire \bbstub_douta[1] ;
  wire \bbstub_douta[1]_0 ;
  wire \bbstub_douta[27] ;
  wire \bbstub_douta[27]_0 ;
  wire \bbstub_douta[27]_1 ;
  wire \bbstub_douta[27]_10 ;
  wire \bbstub_douta[27]_11 ;
  wire \bbstub_douta[27]_12 ;
  wire \bbstub_douta[27]_13 ;
  wire \bbstub_douta[27]_14 ;
  wire \bbstub_douta[27]_15 ;
  wire \bbstub_douta[27]_16 ;
  wire \bbstub_douta[27]_17 ;
  wire \bbstub_douta[27]_18 ;
  wire \bbstub_douta[27]_19 ;
  wire \bbstub_douta[27]_2 ;
  wire \bbstub_douta[27]_3 ;
  wire \bbstub_douta[27]_4 ;
  wire \bbstub_douta[27]_5 ;
  wire \bbstub_douta[27]_6 ;
  wire \bbstub_douta[27]_7 ;
  wire \bbstub_douta[27]_8 ;
  wire \bbstub_douta[27]_9 ;
  wire \bbstub_douta[28] ;
  wire \bbstub_douta[28]_0 ;
  wire \bbstub_douta[30] ;
  wire \bbstub_douta[3] ;
  wire \bbstub_douta[5] ;
  wire \bbstub_douta[6] ;
  wire \bbstub_douta[7] ;
  wire \bbstub_douta[8] ;
  wire \bbstub_douta[9] ;
  wire clk_out1;
  wire [2:2]data2;
  wire [31:0]douta;
  wire \mem_addr_o_reg[15]_i_23 ;
  wire pcSelect0_carry__0_i_1_n_1;
  wire pcSelect0_carry__0_i_2_n_1;
  wire pcSelect0_carry__0_i_3_n_1;
  wire pcSelect0_carry__0_i_4_n_1;
  wire pcSelect0_carry__0_i_5_n_1;
  wire pcSelect0_carry__0_n_1;
  wire pcSelect0_carry__1_i_1_n_1;
  wire pcSelect0_carry__1_i_2_n_1;
  wire pcSelect0_carry__1_i_3_n_1;
  wire pcSelect0_carry__1_i_4_n_1;
  wire pcSelect0_carry__1_i_5_n_1;
  wire pcSelect0_carry__1_n_1;
  wire pcSelect0_carry__2_i_1_n_1;
  wire pcSelect0_carry__2_i_2_n_1;
  wire pcSelect0_carry__2_i_3_n_1;
  wire pcSelect0_carry__2_i_4_n_1;
  wire pcSelect0_carry__2_i_5_n_1;
  wire pcSelect0_carry__2_n_1;
  wire pcSelect0_carry__3_i_1_n_1;
  wire pcSelect0_carry__3_i_2_n_1;
  wire pcSelect0_carry__3_i_3_n_1;
  wire pcSelect0_carry__3_i_4_n_1;
  wire pcSelect0_carry__3_i_5_n_1;
  wire pcSelect0_carry__3_n_1;
  wire pcSelect0_carry__4_i_1_n_1;
  wire pcSelect0_carry__4_i_2_n_1;
  wire pcSelect0_carry__4_i_3_n_1;
  wire pcSelect0_carry__4_i_4_n_1;
  wire pcSelect0_carry__4_n_1;
  wire pcSelect0_carry__5_i_1_n_1;
  wire pcSelect0_carry__5_i_2_n_1;
  wire pcSelect0_carry__5_i_3_n_1;
  wire pcSelect0_carry__5_i_4_n_1;
  wire pcSelect0_carry__5_n_1;
  wire pcSelect0_carry__6_0;
  wire pcSelect0_carry__6_i_1_n_1;
  wire pcSelect0_carry__6_i_2_n_1;
  wire pcSelect0_carry_i_1_n_1;
  wire pcSelect0_carry_i_2_n_1;
  wire pcSelect0_carry_i_3_n_1;
  wire pcSelect0_carry_i_4_n_1;
  wire pcSelect0_carry_i_5_n_1;
  wire pcSelect0_carry_i_7_n_1;
  wire pcSelect0_carry_n_1;
  wire \pc[31]_i_8_n_1 ;
  wire [31:28]pc_plus_4;
  wire \pc_plus_4_reg[28]_i_1_n_1 ;
  wire \pc_reg[0]_0 ;
  wire [3:0]\pc_reg[12]_0 ;
  wire \pc_reg[12]_1 ;
  wire \pc_reg[12]_2 ;
  wire \pc_reg[12]_3 ;
  wire \pc_reg[12]_4 ;
  wire [1:0]\pc_reg[14]_0 ;
  wire [3:0]\pc_reg[16]_0 ;
  wire \pc_reg[16]_1 ;
  wire \pc_reg[16]_2 ;
  wire \pc_reg[16]_3 ;
  wire [3:0]\pc_reg[20]_0 ;
  wire [3:0]\pc_reg[24]_0 ;
  wire [3:0]\pc_reg[28]_0 ;
  wire [2:0]\pc_reg[2]_0 ;
  wire \pc_reg[2]_1 ;
  wire \pc_reg[2]_2 ;
  wire \pc_reg[2]_3 ;
  wire \pc_reg[2]_4 ;
  wire \pc_reg[2]_5 ;
  wire [28:0]\pc_reg[31]_0 ;
  wire [15:0]\pc_reg[31]_1 ;
  wire [31:0]\pc_reg[31]_2 ;
  wire \pc_reg[8]_0 ;
  wire \pc_reg[8]_1 ;
  wire \pc_reg[8]_2 ;
  wire \pc_reg[8]_3 ;
  wire register_reg_r1_0_31_0_5_i_3;
  wire register_reg_r1_0_31_0_5_i_31_n_1;
  wire register_reg_r1_0_31_0_5_i_32_n_1;
  wire register_reg_r1_0_31_0_5_i_34_n_1;
  wire register_reg_r1_0_31_12_17_i_16_n_1;
  wire register_reg_r1_0_31_12_17_i_18_n_1;
  wire register_reg_r1_0_31_18_23_i_10_n_1;
  wire register_reg_r1_0_31_18_23_i_26;
  wire register_reg_r1_0_31_18_23_i_26_0;
  wire register_reg_r1_0_31_18_23_i_26_1;
  wire register_reg_r1_0_31_24_29_i_8_n_1;
  wire register_reg_r1_0_31_6_11_i_19_n_1;
  wire rst_n_IBUF;
  wire [31:15]virtual_addr;
  wire [2:0]NLW_pcSelect0_carry_CO_UNCONNECTED;
  wire [0:0]NLW_pcSelect0_carry_O_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__0_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__0_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__1_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__2_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__2_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__3_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__3_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__4_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry__5_CO_UNCONNECTED;
  wire [3:0]NLW_pcSelect0_carry__6_CO_UNCONNECTED;
  wire [3:2]NLW_pcSelect0_carry__6_O_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry_i_1_CO_UNCONNECTED;
  wire [2:0]NLW_pcSelect0_carry_i_2_CO_UNCONNECTED;
  wire [2:0]\NLW_pc_plus_4_reg[28]_i_1_CO_UNCONNECTED ;
  wire [3:0]\NLW_pc_plus_4_reg[31]_i_1_CO_UNCONNECTED ;
  wire [3:3]\NLW_pc_plus_4_reg[31]_i_1_O_UNCONNECTED ;
  wire [2:0]NLW_register_reg_r1_0_31_0_5_i_31_CO_UNCONNECTED;
  wire [0:0]NLW_register_reg_r1_0_31_0_5_i_31_O_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_0_5_i_32_CO_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_12_17_i_16_CO_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_12_17_i_18_CO_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_18_23_i_10_CO_UNCONNECTED;
  wire [3:0]NLW_register_reg_r1_0_31_24_29_i_13_CO_UNCONNECTED;
  wire [3:3]NLW_register_reg_r1_0_31_24_29_i_13_O_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_24_29_i_8_CO_UNCONNECTED;
  wire [2:0]NLW_register_reg_r1_0_31_6_11_i_19_CO_UNCONNECTED;

  LUT6 #(
    .INIT(64'hFBFFFFFFFFFFFFFF)) 
    n_0_131_BUFG_inst_i_10
       (.I0(douta[30]),
        .I1(douta[29]),
        .I2(douta[31]),
        .I3(douta[26]),
        .I4(douta[27]),
        .I5(douta[28]),
        .O(\bbstub_douta[28] ));
  LUT3 #(
    .INIT(8'h80)) 
    n_0_131_BUFG_inst_i_22
       (.I0(register_reg_r1_0_31_18_23_i_26),
        .I1(register_reg_r1_0_31_18_23_i_26_0),
        .I2(register_reg_r1_0_31_18_23_i_26_1),
        .O(\mem_addr_o_reg[15]_i_23 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry
       (.CI(1'b0),
        .CO({pcSelect0_carry_n_1,NLW_pcSelect0_carry_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({O[0],\pc_reg[2]_0 }),
        .O({\pc_reg[31]_0 [2:0],NLW_pcSelect0_carry_O_UNCONNECTED[0]}),
        .S({pcSelect0_carry_i_3_n_1,pcSelect0_carry_i_4_n_1,pcSelect0_carry_i_5_n_1,data2}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__0
       (.CI(pcSelect0_carry_n_1),
        .CO({pcSelect0_carry__0_n_1,NLW_pcSelect0_carry__0_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\pc_reg[12]_0 [0],O[3:1]}),
        .O(\pc_reg[31]_0 [6:3]),
        .S({pcSelect0_carry__0_i_2_n_1,pcSelect0_carry__0_i_3_n_1,pcSelect0_carry__0_i_4_n_1,pcSelect0_carry__0_i_5_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__0_i_1
       (.CI(pcSelect0_carry_i_1_n_1),
        .CO({pcSelect0_carry__0_i_1_n_1,NLW_pcSelect0_carry__0_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[12]_0 ),
        .S(Q[12:9]));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__0_i_2
       (.I0(\pc_reg[12]_0 [0]),
        .I1(douta[7]),
        .O(pcSelect0_carry__0_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__0_i_3
       (.I0(O[3]),
        .I1(douta[6]),
        .O(pcSelect0_carry__0_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__0_i_4
       (.I0(O[2]),
        .I1(douta[5]),
        .O(pcSelect0_carry__0_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__0_i_5
       (.I0(O[1]),
        .I1(douta[4]),
        .O(pcSelect0_carry__0_i_5_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__1
       (.CI(pcSelect0_carry__0_n_1),
        .CO({pcSelect0_carry__1_n_1,NLW_pcSelect0_carry__1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\pc_reg[16]_0 [0],\pc_reg[12]_0 [3:1]}),
        .O(\pc_reg[31]_0 [10:7]),
        .S({pcSelect0_carry__1_i_2_n_1,pcSelect0_carry__1_i_3_n_1,pcSelect0_carry__1_i_4_n_1,pcSelect0_carry__1_i_5_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__1_i_1
       (.CI(pcSelect0_carry__0_i_1_n_1),
        .CO({pcSelect0_carry__1_i_1_n_1,NLW_pcSelect0_carry__1_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[16]_0 ),
        .S({virtual_addr[16:15],Q[14:13]}));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__1_i_2
       (.I0(\pc_reg[16]_0 [0]),
        .I1(douta[11]),
        .O(pcSelect0_carry__1_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__1_i_3
       (.I0(\pc_reg[12]_0 [3]),
        .I1(douta[10]),
        .O(pcSelect0_carry__1_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__1_i_4
       (.I0(\pc_reg[12]_0 [2]),
        .I1(douta[9]),
        .O(pcSelect0_carry__1_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__1_i_5
       (.I0(\pc_reg[12]_0 [1]),
        .I1(douta[8]),
        .O(pcSelect0_carry__1_i_5_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__2
       (.CI(pcSelect0_carry__1_n_1),
        .CO({pcSelect0_carry__2_n_1,NLW_pcSelect0_carry__2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\pc_reg[20]_0 [0],\pc_reg[16]_0 [3:1]}),
        .O(\pc_reg[31]_0 [14:11]),
        .S({pcSelect0_carry__2_i_2_n_1,pcSelect0_carry__2_i_3_n_1,pcSelect0_carry__2_i_4_n_1,pcSelect0_carry__2_i_5_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__2_i_1
       (.CI(pcSelect0_carry__1_i_1_n_1),
        .CO({pcSelect0_carry__2_i_1_n_1,NLW_pcSelect0_carry__2_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[20]_0 ),
        .S(virtual_addr[20:17]));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__2_i_2
       (.I0(\pc_reg[20]_0 [0]),
        .I1(douta[15]),
        .O(pcSelect0_carry__2_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__2_i_3
       (.I0(\pc_reg[16]_0 [3]),
        .I1(douta[14]),
        .O(pcSelect0_carry__2_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__2_i_4
       (.I0(\pc_reg[16]_0 [2]),
        .I1(douta[13]),
        .O(pcSelect0_carry__2_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__2_i_5
       (.I0(\pc_reg[16]_0 [1]),
        .I1(douta[12]),
        .O(pcSelect0_carry__2_i_5_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__3
       (.CI(pcSelect0_carry__2_n_1),
        .CO({pcSelect0_carry__3_n_1,NLW_pcSelect0_carry__3_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\pc_reg[24]_0 [0],\pc_reg[20]_0 [3:1]}),
        .O(\pc_reg[31]_0 [18:15]),
        .S({pcSelect0_carry__3_i_2_n_1,pcSelect0_carry__3_i_3_n_1,pcSelect0_carry__3_i_4_n_1,pcSelect0_carry__3_i_5_n_1}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__3_i_1
       (.CI(pcSelect0_carry__2_i_1_n_1),
        .CO({pcSelect0_carry__3_i_1_n_1,NLW_pcSelect0_carry__3_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[24]_0 ),
        .S(virtual_addr[24:21]));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__3_i_2
       (.I0(\pc_reg[24]_0 [0]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__3_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__3_i_3
       (.I0(\pc_reg[20]_0 [3]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__3_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__3_i_4
       (.I0(\pc_reg[20]_0 [2]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__3_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__3_i_5
       (.I0(\pc_reg[20]_0 [1]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__3_i_5_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__4
       (.CI(pcSelect0_carry__3_n_1),
        .CO({pcSelect0_carry__4_n_1,NLW_pcSelect0_carry__4_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({\pc_reg[28]_0 [0],\pc_reg[24]_0 [3:1]}),
        .O(\pc_reg[31]_0 [22:19]),
        .S({pcSelect0_carry__4_i_1_n_1,pcSelect0_carry__4_i_2_n_1,pcSelect0_carry__4_i_3_n_1,pcSelect0_carry__4_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__4_i_1
       (.I0(\pc_reg[28]_0 [0]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__4_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__4_i_2
       (.I0(\pc_reg[24]_0 [3]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__4_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__4_i_3
       (.I0(\pc_reg[24]_0 [2]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__4_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__4_i_4
       (.I0(\pc_reg[24]_0 [1]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__4_i_4_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__5
       (.CI(pcSelect0_carry__4_n_1),
        .CO({pcSelect0_carry__5_n_1,NLW_pcSelect0_carry__5_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({D[0],\pc_reg[28]_0 [3:1]}),
        .O(\pc_reg[31]_0 [26:23]),
        .S({pcSelect0_carry__5_i_1_n_1,pcSelect0_carry__5_i_2_n_1,pcSelect0_carry__5_i_3_n_1,pcSelect0_carry__5_i_4_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__5_i_1
       (.I0(D[0]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__5_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__5_i_2
       (.I0(\pc_reg[28]_0 [3]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__5_i_2_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__5_i_3
       (.I0(\pc_reg[28]_0 [2]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__5_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__5_i_4
       (.I0(\pc_reg[28]_0 [1]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__5_i_4_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry__6
       (.CI(pcSelect0_carry__5_n_1),
        .CO(NLW_pcSelect0_carry__6_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,D[1]}),
        .O({NLW_pcSelect0_carry__6_O_UNCONNECTED[3:2],\pc_reg[31]_0 [28:27]}),
        .S({1'b0,1'b0,pcSelect0_carry__6_i_1_n_1,pcSelect0_carry__6_i_2_n_1}));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__6_i_1
       (.I0(D[2]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__6_i_1_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry__6_i_2
       (.I0(D[1]),
        .I1(pcSelect0_carry__6_0),
        .O(pcSelect0_carry__6_i_2_n_1));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 pcSelect0_carry_i_1
       (.CI(pcSelect0_carry_i_2_n_1),
        .CO({pcSelect0_carry_i_1_n_1,NLW_pcSelect0_carry_i_1_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(O),
        .S(Q[8:5]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 pcSelect0_carry_i_2
       (.CI(1'b0),
        .CO({pcSelect0_carry_i_2_n_1,NLW_pcSelect0_carry_i_2_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O({\pc_reg[2]_0 ,ALUorMemData0[1]}),
        .S({Q[4:3],pcSelect0_carry_i_7_n_1,Q[1]}));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry_i_3
       (.I0(O[0]),
        .I1(douta[3]),
        .O(pcSelect0_carry_i_3_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry_i_4
       (.I0(\pc_reg[2]_0 [2]),
        .I1(douta[2]),
        .O(pcSelect0_carry_i_4_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry_i_5
       (.I0(\pc_reg[2]_0 [1]),
        .I1(douta[1]),
        .O(pcSelect0_carry_i_5_n_1));
  LUT2 #(
    .INIT(4'h6)) 
    pcSelect0_carry_i_6
       (.I0(\pc_reg[2]_0 [0]),
        .I1(douta[0]),
        .O(data2));
  LUT1 #(
    .INIT(2'h1)) 
    pcSelect0_carry_i_7
       (.I0(Q[2]),
        .O(pcSelect0_carry_i_7_n_1));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[10]_i_2 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[8]),
        .O(\bbstub_douta[8] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[11]_i_3 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[9]),
        .O(\bbstub_douta[9] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[12]_i_3 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[10]),
        .O(\bbstub_douta[10] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[13]_i_2 
       (.I0(douta[11]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_17 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[14]_i_2 
       (.I0(douta[12]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_16 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[15]_i_3 
       (.I0(douta[13]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_15 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[16]_i_3 
       (.I0(douta[14]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_14 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[17]_i_3 
       (.I0(douta[15]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_13 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[18]_i_3 
       (.I0(douta[16]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_12 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[19]_i_2 
       (.I0(douta[17]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_11 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[20]_i_3 
       (.I0(douta[18]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_10 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[21]_i_3 
       (.I0(douta[19]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_9 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[22]_i_3 
       (.I0(douta[20]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_8 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[23]_i_2 
       (.I0(douta[21]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_7 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[24]_i_2 
       (.I0(douta[22]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_6 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[25]_i_3 
       (.I0(douta[23]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_5 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[26]_i_3 
       (.I0(douta[24]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_4 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[27]_i_3 
       (.I0(douta[25]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_3 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[28]_i_2 
       (.I0(pc_plus_4[28]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_2 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[29]_i_2 
       (.I0(pc_plus_4[29]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_1 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[30]_i_2 
       (.I0(pc_plus_4[30]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_0 ));
  LUT5 #(
    .INIT(32'hFFFEFFFF)) 
    \pc[31]_i_12 
       (.I0(douta[30]),
        .I1(douta[31]),
        .I2(douta[27]),
        .I3(douta[29]),
        .I4(douta[28]),
        .O(\bbstub_douta[28]_0 ));
  LUT6 #(
    .INIT(64'h0000000000000100)) 
    \pc[31]_i_3 
       (.I0(\pc_reg[2]_5 ),
        .I1(\pc[31]_i_8_n_1 ),
        .I2(douta[2]),
        .I3(douta[3]),
        .I4(douta[0]),
        .I5(douta[1]),
        .O(\bbstub_douta[1] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[31]_i_5 
       (.I0(pc_plus_4[31]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27] ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_8 
       (.I0(douta[4]),
        .I1(douta[5]),
        .I2(douta[31]),
        .I3(douta[26]),
        .O(\pc[31]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[3]_i_4 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[1]),
        .O(\bbstub_douta[1]_0 ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[4]_i_2 
       (.I0(douta[2]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_19 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[5]_i_3 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[3]),
        .O(\bbstub_douta[3] ));
  LUT6 #(
    .INIT(64'h0000000200000000)) 
    \pc[6]_i_3 
       (.I0(douta[4]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_18 ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[7]_i_2 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[5]),
        .O(\bbstub_douta[5] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[8]_i_3 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[6]),
        .O(\bbstub_douta[6] ));
  LUT6 #(
    .INIT(64'h0001000000000000)) 
    \pc[9]_i_2 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[27]),
        .I5(douta[7]),
        .O(\bbstub_douta[7] ));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \pc_plus_4_reg[28] 
       (.CLR(1'b0),
        .D(\pc_reg[28]_0 [3]),
        .G(\bbstub_douta[30] ),
        .GE(1'b1),
        .Q(pc_plus_4[28]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_plus_4_reg[28]_i_1 
       (.CI(pcSelect0_carry__3_i_1_n_1),
        .CO({\pc_plus_4_reg[28]_i_1_n_1 ,\NLW_pc_plus_4_reg[28]_i_1_CO_UNCONNECTED [2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[28]_0 ),
        .S(virtual_addr[28:25]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \pc_plus_4_reg[29] 
       (.CLR(1'b0),
        .D(D[0]),
        .G(\bbstub_douta[30] ),
        .GE(1'b1),
        .Q(pc_plus_4[29]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \pc_plus_4_reg[30] 
       (.CLR(1'b0),
        .D(D[1]),
        .G(\bbstub_douta[30] ),
        .GE(1'b1),
        .Q(pc_plus_4[30]));
  (* XILINX_LEGACY_PRIM = "LD" *) 
  LDCE #(
    .INIT(1'b0)) 
    \pc_plus_4_reg[31] 
       (.CLR(1'b0),
        .D(D[2]),
        .G(\bbstub_douta[30] ),
        .GE(1'b1),
        .Q(pc_plus_4[31]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 \pc_plus_4_reg[31]_i_1 
       (.CI(\pc_plus_4_reg[28]_i_1_n_1 ),
        .CO(\NLW_pc_plus_4_reg[31]_i_1_CO_UNCONNECTED [3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_pc_plus_4_reg[31]_i_1_O_UNCONNECTED [3],D}),
        .S({1'b0,virtual_addr[31:29]}));
  LUT5 #(
    .INIT(32'h00000002)) 
    \pc_plus_4_reg[31]_i_2 
       (.I0(douta[27]),
        .I1(douta[29]),
        .I2(douta[31]),
        .I3(douta[28]),
        .I4(douta[30]),
        .O(\bbstub_douta[30] ));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[0] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [0]),
        .Q(Q[0]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[10] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [10]),
        .Q(Q[10]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[11] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [11]),
        .Q(Q[11]),
        .R(rst_n_IBUF));
  FDSE #(
    .INIT(1'b1)) 
    \pc_reg[12] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [12]),
        .Q(Q[12]),
        .S(rst_n_IBUF));
  FDSE #(
    .INIT(1'b1)) 
    \pc_reg[13] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [13]),
        .Q(Q[13]),
        .S(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[14] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [14]),
        .Q(Q[14]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[15] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [15]),
        .Q(virtual_addr[15]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[16] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [16]),
        .Q(virtual_addr[16]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[17] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [17]),
        .Q(virtual_addr[17]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[18] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [18]),
        .Q(virtual_addr[18]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[19] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [19]),
        .Q(virtual_addr[19]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[1] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [1]),
        .Q(Q[1]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[20] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [20]),
        .Q(virtual_addr[20]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[21] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [21]),
        .Q(virtual_addr[21]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[22] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [22]),
        .Q(virtual_addr[22]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[23] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [23]),
        .Q(virtual_addr[23]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[24] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [24]),
        .Q(virtual_addr[24]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[25] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [25]),
        .Q(virtual_addr[25]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[26] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [26]),
        .Q(virtual_addr[26]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[27] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [27]),
        .Q(virtual_addr[27]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[28] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [28]),
        .Q(virtual_addr[28]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[29] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [29]),
        .Q(virtual_addr[29]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[2] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [2]),
        .Q(Q[2]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[30] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [30]),
        .Q(virtual_addr[30]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[31] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [31]),
        .Q(virtual_addr[31]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[3] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [3]),
        .Q(Q[3]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[4] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [4]),
        .Q(Q[4]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[5] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [5]),
        .Q(Q[5]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[6] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [6]),
        .Q(Q[6]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[7] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [7]),
        .Q(Q[7]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[8] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [8]),
        .Q(Q[8]),
        .R(rst_n_IBUF));
  FDRE #(
    .INIT(1'b0)) 
    \pc_reg[9] 
       (.C(clk_out1),
        .CE(1'b1),
        .D(\pc_reg[31]_2 [9]),
        .Q(Q[9]),
        .R(rst_n_IBUF));
  LUT1 #(
    .INIT(2'h1)) 
    real_addr_carry__0_i_1
       (.I0(virtual_addr[15]),
        .O(S));
  LUT1 #(
    .INIT(2'h1)) 
    real_addr_carry_i_1
       (.I0(Q[14]),
        .O(\pc_reg[14]_0 [1]));
  LUT1 #(
    .INIT(2'h1)) 
    real_addr_carry_i_2
       (.I0(Q[12]),
        .O(\pc_reg[14]_0 [0]));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_17
       (.I0(ALUorMemData0[1]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[2]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_19
       (.I0(Q[0]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[0]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_21
       (.I0(ALUorMemData0[3]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[2]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_23
       (.I0(ALUorMemData0[2]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[2]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_25
       (.I0(ALUorMemData0[5]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[8]_3 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_0_5_i_27
       (.I0(ALUorMemData0[4]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[2]_1 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "PROPCONST SWEEP" *) 
  CARRY4 register_reg_r1_0_31_0_5_i_31
       (.CI(1'b0),
        .CO({register_reg_r1_0_31_0_5_i_31_n_1,NLW_register_reg_r1_0_31_0_5_i_31_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,Q[2],1'b0}),
        .O({ALUorMemData0[4:2],NLW_register_reg_r1_0_31_0_5_i_31_O_UNCONNECTED[0]}),
        .S({Q[4:3],register_reg_r1_0_31_0_5_i_34_n_1,Q[1]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_0_5_i_32
       (.CI(register_reg_r1_0_31_0_5_i_31_n_1),
        .CO({register_reg_r1_0_31_0_5_i_32_n_1,NLW_register_reg_r1_0_31_0_5_i_32_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ALUorMemData0[8:5]),
        .S(Q[8:5]));
  LUT1 #(
    .INIT(2'h1)) 
    register_reg_r1_0_31_0_5_i_34
       (.I0(Q[2]),
        .O(register_reg_r1_0_31_0_5_i_34_n_1));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_12_17_i_10
       (.I0(ALUorMemData0[12]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[12]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_12_17_i_12
       (.I0(ALUorMemData0[15]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[16]_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_12_17_i_14
       (.I0(ALUorMemData0[14]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[16]_2 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_12_17_i_16
       (.CI(register_reg_r1_0_31_12_17_i_18_n_1),
        .CO({register_reg_r1_0_31_12_17_i_16_n_1,NLW_register_reg_r1_0_31_12_17_i_16_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_1 [4:1]),
        .S(virtual_addr[20:17]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_12_17_i_18
       (.CI(register_reg_r1_0_31_6_11_i_19_n_1),
        .CO({register_reg_r1_0_31_12_17_i_18_n_1,NLW_register_reg_r1_0_31_12_17_i_18_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\pc_reg[31]_1 [0],ALUorMemData0[15:13]}),
        .S({virtual_addr[16:15],Q[14:13]}));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_12_17_i_8
       (.I0(ALUorMemData0[13]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[16]_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_18_23_i_10
       (.CI(register_reg_r1_0_31_12_17_i_16_n_1),
        .CO({register_reg_r1_0_31_18_23_i_10_n_1,NLW_register_reg_r1_0_31_18_23_i_10_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_1 [8:5]),
        .S(virtual_addr[24:21]));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_24_29_i_13
       (.CI(register_reg_r1_0_31_24_29_i_8_n_1),
        .CO(NLW_register_reg_r1_0_31_24_29_i_13_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_register_reg_r1_0_31_24_29_i_13_O_UNCONNECTED[3],\pc_reg[31]_1 [15:13]}),
        .S({1'b0,virtual_addr[31:29]}));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_24_29_i_8
       (.CI(register_reg_r1_0_31_18_23_i_10_n_1),
        .CO({register_reg_r1_0_31_24_29_i_8_n_1,NLW_register_reg_r1_0_31_24_29_i_8_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(\pc_reg[31]_1 [12:9]),
        .S(virtual_addr[28:25]));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_10
       (.I0(ALUorMemData0[6]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[8]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_12
       (.I0(ALUorMemData0[9]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[12]_4 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_14
       (.I0(ALUorMemData0[8]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[8]_0 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_16
       (.I0(ALUorMemData0[11]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[12]_2 ));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_18
       (.I0(ALUorMemData0[10]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[12]_3 ));
  (* ADDER_THRESHOLD = "35" *) 
  (* OPT_MODIFIED = "SWEEP" *) 
  CARRY4 register_reg_r1_0_31_6_11_i_19
       (.CI(register_reg_r1_0_31_0_5_i_32_n_1),
        .CO({register_reg_r1_0_31_6_11_i_19_n_1,NLW_register_reg_r1_0_31_6_11_i_19_CO_UNCONNECTED[2:0]}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(ALUorMemData0[12:9]),
        .S(Q[12:9]));
  LUT2 #(
    .INIT(4'h8)) 
    register_reg_r1_0_31_6_11_i_8
       (.I0(ALUorMemData0[7]),
        .I1(register_reg_r1_0_31_0_5_i_3),
        .O(\pc_reg[8]_1 ));
endmodule

module reg_files_1
   (\pc_reg[31] ,
    JrPC,
    i__carry_i_17_0,
    i__carry__0_i_10_0,
    i__carry__0_i_17_0,
    \mem_data_o_reg[23]_i_2_0 ,
    \mem_data_o_reg[23]_i_2_1 ,
    \pc[1]_i_2 ,
    i__carry__2_i_10_0,
    \pc[31]_i_2_0 ,
    n_0_131_BUFG_inst_i_7_0,
    \bbstub_douta[27] ,
    E,
    \mem_addr_o_reg[6]_i_5 ,
    ALUresult0_carry__1,
    \mem_addr_o_reg[2]_i_5 ,
    \mem_addr_o_reg[3]_i_4 ,
    \bbstub_douta[31] ,
    \mem_addr_o_reg[7]_i_4 ,
    led_port,
    rst_n,
    \mem_addr_o_reg[4]_i_4 ,
    ALUresult0_carry__1_0,
    \mem_addr_o_reg[5]_i_5 ,
    ALUresult0_carry__2,
    \mem_addr_o_reg[11]_i_5 ,
    \mem_addr_o_reg[14]_i_7 ,
    \mem_addr_o_reg[15]_i_13_0 ,
    \mem_addr_o_reg[15]_i_13_1 ,
    \mem_addr_o_reg[10]_i_2_0 ,
    \bbstub_douta[30] ,
    \bbstub_douta[28] ,
    \mem_addr_o_reg[14]_i_3_0 ,
    \mem_addr_o_reg[14]_i_3_1 ,
    \mem_addr_o_reg[14]_i_12_0 ,
    \mem_addr_o_reg[10]_i_2_1 ,
    \mem_addr_o_reg[10]_i_2_2 ,
    \bbstub_douta[27]_0 ,
    i__carry_i_15_0,
    \mem_addr_o_reg[15]_i_11_0 ,
    \mem_addr_o_reg[15]_i_13_2 ,
    i__carry__2_i_16_0,
    \pc[1]_i_2_0 ,
    \pc[1]_i_2_1 ,
    \pc[1]_i_2_2 ,
    \mem_addr_o_reg[15]_i_11_1 ,
    \mem_addr_o_reg[15]_i_11_2 ,
    i__carry__2_i_12_0,
    i__carry__2_i_14_0,
    \pc[1]_i_2_3 ,
    \pc[1]_i_2_4 ,
    \mem_addr_o_reg[15]_i_11_3 ,
    \mem_addr_o_reg[15]_i_11_4 ,
    \mem_addr_o_reg[15]_i_11_5 ,
    \mem_addr_o_reg[15]_i_11_6 ,
    \mem_data_o_reg[23]_i_2_2 ,
    \mem_addr_o_reg[15]_i_11_7 ,
    \mem_addr_o_reg[15]_i_11_8 ,
    \mem_data_o_reg[23]_i_2_3 ,
    \mem_addr_o_reg[15]_i_11_9 ,
    \mem_addr_o_reg[15]_i_11_10 ,
    \mem_data_o_reg[23]_i_2_4 ,
    \mem_addr_o_reg[15]_i_11_11 ,
    \mem_data_o_reg[23]_i_2_5 ,
    i__carry__1_i_10_0,
    register_reg_r1_0_31_6_11_0,
    \mem_data_o_reg[23]_i_2_6 ,
    \mem_data_o_reg[23]_i_2_7 ,
    \mem_data_o_reg[23]_i_2_8 ,
    \mem_data_o_reg[23]_i_2_9 ,
    \mem_data_o_reg[23]_i_2_10 ,
    \mem_data_o_reg[23]_i_2_11 ,
    \mem_data_o_reg[23]_i_2_12 ,
    \mem_data_o_reg[23]_i_2_13 ,
    \mem_data_o_reg[23]_i_2_14 ,
    cpu_data_i,
    \bbstub_douta[27]_1 ,
    \toggle_switch[15] ,
    DI,
    \pc[1]_i_2_5 ,
    \pc[1]_i_2_6 ,
    \pc[1]_i_2_7 ,
    \pc[1]_i_2_8 ,
    \pc[1]_i_2_9 ,
    \pc[1]_i_2_10 ,
    \pc[1]_i_2_11 ,
    i__carry_i_17_1,
    i__carry__0_i_17_1,
    \pc[1]_i_2_12 ,
    i__carry__1_i_10_1,
    i__carry__2_i_10_1,
    \pc[31]_i_2_1 ,
    S,
    ALUresult0_carry_i_10,
    register_reg_r2_0_31_12_17_0,
    register_reg_r2_0_31_18_23_0,
    register_reg_r2_0_31_18_23_1,
    \mem_data_o_reg[31]_i_3 ,
    \mem_data_o_reg[31]_i_3_0 ,
    register_reg_r2_0_31_6_11_0,
    n_0_131_BUFG_inst_i_1_0,
    n_0_131_BUFG_inst_i_1_1,
    \mem_addr_o_reg[11]_i_2_0 ,
    \mem_addr_o_reg[11]_i_2_1 ,
    \mem_addr_o_reg[11]_i_2_2 ,
    register_reg_r2_0_31_0_5_0,
    register_reg_r2_0_31_18_23_2,
    register_reg_r2_0_31_18_23_3,
    register_reg_r2_0_31_6_11_1,
    register_reg_r2_0_31_6_11_2,
    register_reg_r2_0_31_12_17_1,
    \pc[1]_i_2_13 ,
    \mem_data_o_reg[31]_i_3_1 ,
    \mem_addr_o_reg[15]_i_11_12 ,
    \pc_reg[2] ,
    \pc_reg[4] ,
    \pc_reg[2]_0 ,
    douta,
    \ALUresult0_inferred__0/i__carry__3 ,
    ALUresult0_carry__5,
    \pc_reg[1] ,
    writeData,
    register_reg_r2_0_31_30_31_0,
    Q,
    register_reg_r2_0_31_0_5_1,
    \pc_reg[3] ,
    \pc_reg[31]_0 ,
    \pc_reg[3]_0 ,
    \pc_reg[4]_0 ,
    \pc_reg[5] ,
    O,
    \pc_reg[6] ,
    \pc_reg[7] ,
    \pc_reg[8] ,
    \pc_reg[9] ,
    \pc_reg[12] ,
    \pc_reg[10] ,
    \pc_reg[11] ,
    \pc_reg[12]_0 ,
    \pc_reg[13] ,
    \pc_reg[16] ,
    \pc_reg[14] ,
    \pc_reg[15] ,
    \pc_reg[16]_0 ,
    \pc_reg[20] ,
    \pc_reg[17] ,
    \pc_reg[18] ,
    \pc_reg[19] ,
    \pc_reg[20]_0 ,
    \pc_reg[24] ,
    \pc_reg[21] ,
    \pc_reg[22] ,
    \pc_reg[23] ,
    \pc_reg[24]_0 ,
    \pc_reg[28] ,
    \pc_reg[25] ,
    \pc_reg[26] ,
    \pc_reg[27] ,
    \pc_reg[28]_0 ,
    D,
    \pc_reg[29] ,
    \pc_reg[30] ,
    \pc_reg[31]_1 ,
    cpu_addr_i,
    register_reg_r2_0_31_30_31_1,
    register_reg_r2_0_31_12_17_2,
    register_reg_r2_0_31_12_17_3,
    register_reg_r2_0_31_6_11_3,
    register_reg_r2_0_31_6_11_4,
    register_reg_r2_0_31_6_11_5,
    register_reg_r2_0_31_6_11_6,
    register_reg_r2_0_31_6_11_7,
    register_reg_r2_0_31_0_5_2,
    register_reg_r2_0_31_0_5_3,
    register_reg_r2_0_31_0_5_4,
    register_reg_r2_0_31_0_5_5,
    register_reg_r2_0_31_0_5_6,
    rst_n_IBUF,
    \led_port_reg[0][15] ,
    \switch_data_o[15]_i_4_0 ,
    register_reg_r1_0_31_24_29_i_19_0,
    register_reg_r1_0_31_24_29_i_10_0,
    \switch_data_o[15]_i_8_0 ,
    \switch_data_o[15]_i_4_1 ,
    n_0_131_BUFG_inst_i_1_2,
    \pc[31]_i_18_0 ,
    n_0_131_BUFG_inst_i_1_3,
    \pc[2]_i_4_0 ,
    \pc[31]_i_14_0 ,
    \pc[2]_i_3_0 ,
    \pc[2]_i_3_1 ,
    \pc[31]_i_10_0 ,
    \pc[31]_i_16_0 ,
    \pc[31]_i_10_1 ,
    \pc[31]_i_11_0 ,
    \pc[31]_i_11_1 ,
    \pc[31]_i_19_0 ,
    \pc[31]_i_13_0 ,
    \switch_data_o_reg[0] ,
    \switch_data_o_reg[8] ,
    \mem_addr_o_reg[5] ,
    \switch_data_o_reg[15] ,
    \mem_addr_o_reg[15] ,
    \mem_addr_o_reg[15]_0 ,
    \mem_addr_o_reg[14] ,
    \switch_data_o[15]_i_6_0 ,
    \switch_data_o_reg[8]_0 ,
    \mem_addr_o_reg[4] ,
    \mem_addr_o_reg[7] ,
    \mem_addr_o_reg[11] ,
    register_reg_r1_0_31_18_23_i_16_0,
    ALUresult0_carry__5_0,
    CO,
    \switch_data_o[15]_i_6_1 ,
    ALUresult0_carry__5_1,
    \pc_reg[1]_0 ,
    toggle_switch_IBUF,
    clk_out1);
  output [31:0]\pc_reg[31] ;
  output [30:0]JrPC;
  output [3:0]i__carry_i_17_0;
  output [3:0]i__carry__0_i_10_0;
  output [3:0]i__carry__0_i_17_0;
  output \mem_data_o_reg[23]_i_2_0 ;
  output \mem_data_o_reg[23]_i_2_1 ;
  output [3:0]\pc[1]_i_2 ;
  output [3:0]i__carry__2_i_10_0;
  output [3:0]\pc[31]_i_2_0 ;
  output n_0_131_BUFG_inst_i_7_0;
  output \bbstub_douta[27] ;
  output [0:0]E;
  output \mem_addr_o_reg[6]_i_5 ;
  output ALUresult0_carry__1;
  output \mem_addr_o_reg[2]_i_5 ;
  output \mem_addr_o_reg[3]_i_4 ;
  output \bbstub_douta[31] ;
  output \mem_addr_o_reg[7]_i_4 ;
  output led_port;
  output rst_n;
  output \mem_addr_o_reg[4]_i_4 ;
  output ALUresult0_carry__1_0;
  output \mem_addr_o_reg[5]_i_5 ;
  output ALUresult0_carry__2;
  output \mem_addr_o_reg[11]_i_5 ;
  output \mem_addr_o_reg[14]_i_7 ;
  output \mem_addr_o_reg[15]_i_13_0 ;
  output \mem_addr_o_reg[15]_i_13_1 ;
  output \mem_addr_o_reg[10]_i_2_0 ;
  output \bbstub_douta[30] ;
  output \bbstub_douta[28] ;
  output \mem_addr_o_reg[14]_i_3_0 ;
  output \mem_addr_o_reg[14]_i_3_1 ;
  output \mem_addr_o_reg[14]_i_12_0 ;
  output \mem_addr_o_reg[10]_i_2_1 ;
  output \mem_addr_o_reg[10]_i_2_2 ;
  output \bbstub_douta[27]_0 ;
  output i__carry_i_15_0;
  output \mem_addr_o_reg[15]_i_11_0 ;
  output \mem_addr_o_reg[15]_i_13_2 ;
  output i__carry__2_i_16_0;
  output \pc[1]_i_2_0 ;
  output \pc[1]_i_2_1 ;
  output \pc[1]_i_2_2 ;
  output \mem_addr_o_reg[15]_i_11_1 ;
  output \mem_addr_o_reg[15]_i_11_2 ;
  output i__carry__2_i_12_0;
  output i__carry__2_i_14_0;
  output \pc[1]_i_2_3 ;
  output \pc[1]_i_2_4 ;
  output \mem_addr_o_reg[15]_i_11_3 ;
  output \mem_addr_o_reg[15]_i_11_4 ;
  output \mem_addr_o_reg[15]_i_11_5 ;
  output \mem_addr_o_reg[15]_i_11_6 ;
  output \mem_data_o_reg[23]_i_2_2 ;
  output \mem_addr_o_reg[15]_i_11_7 ;
  output \mem_addr_o_reg[15]_i_11_8 ;
  output \mem_data_o_reg[23]_i_2_3 ;
  output \mem_addr_o_reg[15]_i_11_9 ;
  output \mem_addr_o_reg[15]_i_11_10 ;
  output \mem_data_o_reg[23]_i_2_4 ;
  output \mem_addr_o_reg[15]_i_11_11 ;
  output \mem_data_o_reg[23]_i_2_5 ;
  output [3:0]i__carry__1_i_10_0;
  output [3:0]register_reg_r1_0_31_6_11_0;
  output \mem_data_o_reg[23]_i_2_6 ;
  output \mem_data_o_reg[23]_i_2_7 ;
  output \mem_data_o_reg[23]_i_2_8 ;
  output \mem_data_o_reg[23]_i_2_9 ;
  output \mem_data_o_reg[23]_i_2_10 ;
  output \mem_data_o_reg[23]_i_2_11 ;
  output \mem_data_o_reg[23]_i_2_12 ;
  output \mem_data_o_reg[23]_i_2_13 ;
  output \mem_data_o_reg[23]_i_2_14 ;
  output [16:0]cpu_data_i;
  output \bbstub_douta[27]_1 ;
  output [15:0]\toggle_switch[15] ;
  output [3:0]DI;
  output [3:0]\pc[1]_i_2_5 ;
  output [3:0]\pc[1]_i_2_6 ;
  output [3:0]\pc[1]_i_2_7 ;
  output [3:0]\pc[1]_i_2_8 ;
  output [3:0]\pc[1]_i_2_9 ;
  output [3:0]\pc[1]_i_2_10 ;
  output [2:0]\pc[1]_i_2_11 ;
  output [3:0]i__carry_i_17_1;
  output [3:0]i__carry__0_i_17_1;
  output [3:0]\pc[1]_i_2_12 ;
  output [3:0]i__carry__1_i_10_1;
  output [3:0]i__carry__2_i_10_1;
  output [3:0]\pc[31]_i_2_1 ;
  output [3:0]S;
  output [3:0]ALUresult0_carry_i_10;
  output [3:0]register_reg_r2_0_31_12_17_0;
  output [3:0]register_reg_r2_0_31_18_23_0;
  output [3:0]register_reg_r2_0_31_18_23_1;
  output [3:0]\mem_data_o_reg[31]_i_3 ;
  output [3:0]\mem_data_o_reg[31]_i_3_0 ;
  output [3:0]register_reg_r2_0_31_6_11_0;
  output n_0_131_BUFG_inst_i_1_0;
  output n_0_131_BUFG_inst_i_1_1;
  output \mem_addr_o_reg[11]_i_2_0 ;
  output \mem_addr_o_reg[11]_i_2_1 ;
  output \mem_addr_o_reg[11]_i_2_2 ;
  output [3:0]register_reg_r2_0_31_0_5_0;
  output [3:0]register_reg_r2_0_31_18_23_2;
  output [3:0]register_reg_r2_0_31_18_23_3;
  output [3:0]register_reg_r2_0_31_6_11_1;
  output [3:0]register_reg_r2_0_31_6_11_2;
  output [3:0]register_reg_r2_0_31_12_17_1;
  output [3:0]\pc[1]_i_2_13 ;
  output [3:0]\mem_data_o_reg[31]_i_3_1 ;
  output \mem_addr_o_reg[15]_i_11_12 ;
  input \pc_reg[2] ;
  input [2:0]\pc_reg[4] ;
  input \pc_reg[2]_0 ;
  input [31:0]douta;
  input \ALUresult0_inferred__0/i__carry__3 ;
  input ALUresult0_carry__5;
  input \pc_reg[1] ;
  input [2:0]writeData;
  input [28:0]register_reg_r2_0_31_30_31_0;
  input [12:0]Q;
  input register_reg_r2_0_31_0_5_1;
  input \pc_reg[3] ;
  input [28:0]\pc_reg[31]_0 ;
  input \pc_reg[3]_0 ;
  input \pc_reg[4]_0 ;
  input \pc_reg[5] ;
  input [3:0]O;
  input \pc_reg[6] ;
  input \pc_reg[7] ;
  input \pc_reg[8] ;
  input \pc_reg[9] ;
  input [3:0]\pc_reg[12] ;
  input \pc_reg[10] ;
  input \pc_reg[11] ;
  input \pc_reg[12]_0 ;
  input \pc_reg[13] ;
  input [3:0]\pc_reg[16] ;
  input \pc_reg[14] ;
  input \pc_reg[15] ;
  input \pc_reg[16]_0 ;
  input [3:0]\pc_reg[20] ;
  input \pc_reg[17] ;
  input \pc_reg[18] ;
  input \pc_reg[19] ;
  input \pc_reg[20]_0 ;
  input [3:0]\pc_reg[24] ;
  input \pc_reg[21] ;
  input \pc_reg[22] ;
  input \pc_reg[23] ;
  input \pc_reg[24]_0 ;
  input [3:0]\pc_reg[28] ;
  input \pc_reg[25] ;
  input \pc_reg[26] ;
  input \pc_reg[27] ;
  input \pc_reg[28]_0 ;
  input [2:0]D;
  input \pc_reg[29] ;
  input \pc_reg[30] ;
  input \pc_reg[31]_1 ;
  input [0:0]cpu_addr_i;
  input [15:0]register_reg_r2_0_31_30_31_1;
  input register_reg_r2_0_31_12_17_2;
  input register_reg_r2_0_31_12_17_3;
  input register_reg_r2_0_31_6_11_3;
  input register_reg_r2_0_31_6_11_4;
  input register_reg_r2_0_31_6_11_5;
  input register_reg_r2_0_31_6_11_6;
  input register_reg_r2_0_31_6_11_7;
  input register_reg_r2_0_31_0_5_2;
  input register_reg_r2_0_31_0_5_3;
  input register_reg_r2_0_31_0_5_4;
  input register_reg_r2_0_31_0_5_5;
  input register_reg_r2_0_31_0_5_6;
  input rst_n_IBUF;
  input \led_port_reg[0][15] ;
  input \switch_data_o[15]_i_4_0 ;
  input register_reg_r1_0_31_24_29_i_19_0;
  input register_reg_r1_0_31_24_29_i_10_0;
  input \switch_data_o[15]_i_8_0 ;
  input \switch_data_o[15]_i_4_1 ;
  input n_0_131_BUFG_inst_i_1_2;
  input \pc[31]_i_18_0 ;
  input n_0_131_BUFG_inst_i_1_3;
  input \pc[2]_i_4_0 ;
  input \pc[31]_i_14_0 ;
  input \pc[2]_i_3_0 ;
  input \pc[2]_i_3_1 ;
  input \pc[31]_i_10_0 ;
  input \pc[31]_i_16_0 ;
  input \pc[31]_i_10_1 ;
  input \pc[31]_i_11_0 ;
  input \pc[31]_i_11_1 ;
  input \pc[31]_i_19_0 ;
  input \pc[31]_i_13_0 ;
  input \switch_data_o_reg[0] ;
  input \switch_data_o_reg[8] ;
  input \mem_addr_o_reg[5] ;
  input \switch_data_o_reg[15] ;
  input [2:0]\mem_addr_o_reg[15] ;
  input [2:0]\mem_addr_o_reg[15]_0 ;
  input \mem_addr_o_reg[14] ;
  input \switch_data_o[15]_i_6_0 ;
  input \switch_data_o_reg[8]_0 ;
  input \mem_addr_o_reg[4] ;
  input \mem_addr_o_reg[7] ;
  input \mem_addr_o_reg[11] ;
  input register_reg_r1_0_31_18_23_i_16_0;
  input ALUresult0_carry__5_0;
  input [0:0]CO;
  input [0:0]\switch_data_o[15]_i_6_1 ;
  input ALUresult0_carry__5_1;
  input [1:0]\pc_reg[1]_0 ;
  input [23:0]toggle_switch_IBUF;
  input clk_out1;

  wire [31:0]A0;
  wire [31:0]ALUorMemData;
  wire ALUresult0_carry__1;
  wire ALUresult0_carry__1_0;
  wire ALUresult0_carry__2;
  wire ALUresult0_carry__5;
  wire ALUresult0_carry__5_0;
  wire ALUresult0_carry__5_1;
  wire [3:0]ALUresult0_carry_i_10;
  wire \ALUresult0_inferred__0/i__carry__3 ;
  wire [31:0]B0;
  wire [0:0]CO;
  wire [2:0]D;
  wire [3:0]DI;
  wire [0:0]E;
  wire [30:0]JrPC;
  wire [31:31]JrPC__0;
  wire [3:0]O;
  wire [12:0]Q;
  wire [3:0]S;
  wire \bbstub_douta[27] ;
  wire \bbstub_douta[27]_0 ;
  wire \bbstub_douta[27]_1 ;
  wire \bbstub_douta[28] ;
  wire \bbstub_douta[30] ;
  wire \bbstub_douta[31] ;
  wire clk_out1;
  wire [0:0]cpu_addr_i;
  wire [16:0]cpu_data_i;
  wire [31:0]douta;
  wire [3:0]i__carry__0_i_10_0;
  wire i__carry__0_i_13_n_1;
  wire i__carry__0_i_15_n_1;
  wire i__carry__0_i_16_n_1;
  wire [3:0]i__carry__0_i_17_0;
  wire [3:0]i__carry__0_i_17_1;
  wire i__carry__0_i_17_n_1;
  wire i__carry__0_i_18_n_1;
  wire i__carry__0_i_19_n_1;
  wire i__carry__0_i_20_n_1;
  wire [3:0]i__carry__1_i_10_0;
  wire [3:0]i__carry__1_i_10_1;
  wire i__carry__1_i_11_n_1;
  wire i__carry__1_i_13_n_1;
  wire i__carry__1_i_15_n_1;
  wire i__carry__1_i_9_n_1;
  wire [3:0]i__carry__2_i_10_0;
  wire [3:0]i__carry__2_i_10_1;
  wire i__carry__2_i_10_n_1;
  wire i__carry__2_i_12_0;
  wire i__carry__2_i_14_0;
  wire i__carry__2_i_15_n_1;
  wire i__carry__2_i_16_0;
  wire i__carry__2_i_9_n_1;
  wire i__carry_i_10_n_1;
  wire i__carry_i_11_n_1;
  wire i__carry_i_13_n_1;
  wire i__carry_i_15_0;
  wire i__carry_i_15_n_1;
  wire i__carry_i_16_n_1;
  wire [3:0]i__carry_i_17_0;
  wire [3:0]i__carry_i_17_1;
  wire i__carry_i_17_n_1;
  wire i__carry_i_18_n_1;
  wire i__carry_i_19_n_1;
  wire i__carry_i_20_n_1;
  wire i__carry_i_9_n_1;
  wire led_port;
  wire \led_port[0][15]_i_3_n_1 ;
  wire \led_port[1][15]_i_3_n_1 ;
  wire \led_port[1][15]_i_4_n_1 ;
  wire \led_port[1][15]_i_5_n_1 ;
  wire \led_port[1][15]_i_6_n_1 ;
  wire \led_port[1][15]_i_7_n_1 ;
  wire \led_port_reg[0][15] ;
  wire \mem_addr_o_reg[10]_i_10_n_1 ;
  wire \mem_addr_o_reg[10]_i_11_n_1 ;
  wire \mem_addr_o_reg[10]_i_12_n_1 ;
  wire \mem_addr_o_reg[10]_i_13_n_1 ;
  wire \mem_addr_o_reg[10]_i_14_n_1 ;
  wire \mem_addr_o_reg[10]_i_2_0 ;
  wire \mem_addr_o_reg[10]_i_2_1 ;
  wire \mem_addr_o_reg[10]_i_2_2 ;
  wire \mem_addr_o_reg[10]_i_5_n_1 ;
  wire \mem_addr_o_reg[10]_i_6_n_1 ;
  wire \mem_addr_o_reg[10]_i_7_n_1 ;
  wire \mem_addr_o_reg[10]_i_8_n_1 ;
  wire \mem_addr_o_reg[10]_i_9_n_1 ;
  wire \mem_addr_o_reg[11] ;
  wire \mem_addr_o_reg[11]_i_10_n_1 ;
  wire \mem_addr_o_reg[11]_i_12_n_1 ;
  wire \mem_addr_o_reg[11]_i_13_n_1 ;
  wire \mem_addr_o_reg[11]_i_14_n_1 ;
  wire \mem_addr_o_reg[11]_i_15_n_1 ;
  wire \mem_addr_o_reg[11]_i_16_n_1 ;
  wire \mem_addr_o_reg[11]_i_17_n_1 ;
  wire \mem_addr_o_reg[11]_i_18_n_1 ;
  wire \mem_addr_o_reg[11]_i_19_n_1 ;
  wire \mem_addr_o_reg[11]_i_2_0 ;
  wire \mem_addr_o_reg[11]_i_2_1 ;
  wire \mem_addr_o_reg[11]_i_2_2 ;
  wire \mem_addr_o_reg[11]_i_2_n_1 ;
  wire \mem_addr_o_reg[11]_i_3_n_1 ;
  wire \mem_addr_o_reg[11]_i_4_n_1 ;
  wire \mem_addr_o_reg[11]_i_5 ;
  wire \mem_addr_o_reg[11]_i_6_n_1 ;
  wire \mem_addr_o_reg[11]_i_7_n_1 ;
  wire \mem_addr_o_reg[11]_i_8_n_1 ;
  wire \mem_addr_o_reg[11]_i_9_n_1 ;
  wire \mem_addr_o_reg[12]_i_5_n_1 ;
  wire \mem_addr_o_reg[12]_i_6_n_1 ;
  wire \mem_addr_o_reg[12]_i_7_n_1 ;
  wire \mem_addr_o_reg[13]_i_10_n_1 ;
  wire \mem_addr_o_reg[13]_i_11_n_1 ;
  wire \mem_addr_o_reg[13]_i_12_n_1 ;
  wire \mem_addr_o_reg[13]_i_13_n_1 ;
  wire \mem_addr_o_reg[13]_i_14_n_1 ;
  wire \mem_addr_o_reg[13]_i_15_n_1 ;
  wire \mem_addr_o_reg[13]_i_16_n_1 ;
  wire \mem_addr_o_reg[13]_i_17_n_1 ;
  wire \mem_addr_o_reg[13]_i_18_n_1 ;
  wire \mem_addr_o_reg[13]_i_19_n_1 ;
  wire \mem_addr_o_reg[13]_i_20_n_1 ;
  wire \mem_addr_o_reg[13]_i_21_n_1 ;
  wire \mem_addr_o_reg[13]_i_22_n_1 ;
  wire \mem_addr_o_reg[13]_i_23_n_1 ;
  wire \mem_addr_o_reg[13]_i_24_n_1 ;
  wire \mem_addr_o_reg[13]_i_25_n_1 ;
  wire \mem_addr_o_reg[13]_i_26_n_1 ;
  wire \mem_addr_o_reg[13]_i_6_n_1 ;
  wire \mem_addr_o_reg[13]_i_7_n_1 ;
  wire \mem_addr_o_reg[13]_i_8_n_1 ;
  wire \mem_addr_o_reg[13]_i_9_n_1 ;
  wire \mem_addr_o_reg[14] ;
  wire \mem_addr_o_reg[14]_i_10_n_1 ;
  wire \mem_addr_o_reg[14]_i_11_n_1 ;
  wire \mem_addr_o_reg[14]_i_12_0 ;
  wire \mem_addr_o_reg[14]_i_12_n_1 ;
  wire \mem_addr_o_reg[14]_i_13_n_1 ;
  wire \mem_addr_o_reg[14]_i_14_n_1 ;
  wire \mem_addr_o_reg[14]_i_15_n_1 ;
  wire \mem_addr_o_reg[14]_i_16_n_1 ;
  wire \mem_addr_o_reg[14]_i_17_n_1 ;
  wire \mem_addr_o_reg[14]_i_18_n_1 ;
  wire \mem_addr_o_reg[14]_i_19_n_1 ;
  wire \mem_addr_o_reg[14]_i_20_n_1 ;
  wire \mem_addr_o_reg[14]_i_21_n_1 ;
  wire \mem_addr_o_reg[14]_i_22_n_1 ;
  wire \mem_addr_o_reg[14]_i_23_n_1 ;
  wire \mem_addr_o_reg[14]_i_24_n_1 ;
  wire \mem_addr_o_reg[14]_i_25_n_1 ;
  wire \mem_addr_o_reg[14]_i_26_n_1 ;
  wire \mem_addr_o_reg[14]_i_27_n_1 ;
  wire \mem_addr_o_reg[14]_i_28_n_1 ;
  wire \mem_addr_o_reg[14]_i_29_n_1 ;
  wire \mem_addr_o_reg[14]_i_2_n_1 ;
  wire \mem_addr_o_reg[14]_i_30_n_1 ;
  wire \mem_addr_o_reg[14]_i_31_n_1 ;
  wire \mem_addr_o_reg[14]_i_32_n_1 ;
  wire \mem_addr_o_reg[14]_i_33_n_1 ;
  wire \mem_addr_o_reg[14]_i_34_n_1 ;
  wire \mem_addr_o_reg[14]_i_35_n_1 ;
  wire \mem_addr_o_reg[14]_i_36_n_1 ;
  wire \mem_addr_o_reg[14]_i_37_n_1 ;
  wire \mem_addr_o_reg[14]_i_3_0 ;
  wire \mem_addr_o_reg[14]_i_3_1 ;
  wire \mem_addr_o_reg[14]_i_4_n_1 ;
  wire \mem_addr_o_reg[14]_i_5_n_1 ;
  wire \mem_addr_o_reg[14]_i_7 ;
  wire \mem_addr_o_reg[14]_i_8_n_1 ;
  wire \mem_addr_o_reg[14]_i_9_n_1 ;
  wire [2:0]\mem_addr_o_reg[15] ;
  wire [2:0]\mem_addr_o_reg[15]_0 ;
  wire \mem_addr_o_reg[15]_i_11_0 ;
  wire \mem_addr_o_reg[15]_i_11_1 ;
  wire \mem_addr_o_reg[15]_i_11_10 ;
  wire \mem_addr_o_reg[15]_i_11_11 ;
  wire \mem_addr_o_reg[15]_i_11_12 ;
  wire \mem_addr_o_reg[15]_i_11_2 ;
  wire \mem_addr_o_reg[15]_i_11_3 ;
  wire \mem_addr_o_reg[15]_i_11_4 ;
  wire \mem_addr_o_reg[15]_i_11_5 ;
  wire \mem_addr_o_reg[15]_i_11_6 ;
  wire \mem_addr_o_reg[15]_i_11_7 ;
  wire \mem_addr_o_reg[15]_i_11_8 ;
  wire \mem_addr_o_reg[15]_i_11_9 ;
  wire \mem_addr_o_reg[15]_i_13_0 ;
  wire \mem_addr_o_reg[15]_i_13_1 ;
  wire \mem_addr_o_reg[15]_i_13_2 ;
  wire \mem_addr_o_reg[15]_i_13_n_1 ;
  wire \mem_addr_o_reg[15]_i_14_n_1 ;
  wire \mem_addr_o_reg[15]_i_15_n_1 ;
  wire \mem_addr_o_reg[15]_i_16_n_1 ;
  wire \mem_addr_o_reg[15]_i_17_n_1 ;
  wire \mem_addr_o_reg[15]_i_18_n_1 ;
  wire \mem_addr_o_reg[15]_i_19_n_1 ;
  wire \mem_addr_o_reg[15]_i_20_n_1 ;
  wire \mem_addr_o_reg[15]_i_21_n_1 ;
  wire \mem_addr_o_reg[15]_i_22_n_1 ;
  wire \mem_addr_o_reg[15]_i_24_n_1 ;
  wire \mem_addr_o_reg[15]_i_25_n_1 ;
  wire \mem_addr_o_reg[15]_i_26_n_1 ;
  wire \mem_addr_o_reg[15]_i_27_n_1 ;
  wire \mem_addr_o_reg[15]_i_28_n_1 ;
  wire \mem_addr_o_reg[15]_i_29_n_1 ;
  wire \mem_addr_o_reg[15]_i_2_n_1 ;
  wire \mem_addr_o_reg[15]_i_30_n_1 ;
  wire \mem_addr_o_reg[15]_i_31_n_1 ;
  wire \mem_addr_o_reg[15]_i_32_n_1 ;
  wire \mem_addr_o_reg[15]_i_33_n_1 ;
  wire \mem_addr_o_reg[15]_i_34_n_1 ;
  wire \mem_addr_o_reg[15]_i_35_n_1 ;
  wire \mem_addr_o_reg[15]_i_36_n_1 ;
  wire \mem_addr_o_reg[15]_i_37_n_1 ;
  wire \mem_addr_o_reg[15]_i_38_n_1 ;
  wire \mem_addr_o_reg[15]_i_39_n_1 ;
  wire \mem_addr_o_reg[15]_i_3_n_1 ;
  wire \mem_addr_o_reg[15]_i_40_n_1 ;
  wire \mem_addr_o_reg[15]_i_6_n_1 ;
  wire \mem_addr_o_reg[15]_i_7_n_1 ;
  wire \mem_addr_o_reg[15]_i_8_n_1 ;
  wire \mem_addr_o_reg[15]_i_9_n_1 ;
  wire \mem_addr_o_reg[2]_i_10_n_1 ;
  wire \mem_addr_o_reg[2]_i_11_n_1 ;
  wire \mem_addr_o_reg[2]_i_12_n_1 ;
  wire \mem_addr_o_reg[2]_i_13_n_1 ;
  wire \mem_addr_o_reg[2]_i_2_n_1 ;
  wire \mem_addr_o_reg[2]_i_3_n_1 ;
  wire \mem_addr_o_reg[2]_i_4_n_1 ;
  wire \mem_addr_o_reg[2]_i_5 ;
  wire \mem_addr_o_reg[2]_i_6_n_1 ;
  wire \mem_addr_o_reg[2]_i_7_n_1 ;
  wire \mem_addr_o_reg[2]_i_8_n_1 ;
  wire \mem_addr_o_reg[2]_i_9_n_1 ;
  wire \mem_addr_o_reg[3]_i_10_n_1 ;
  wire \mem_addr_o_reg[3]_i_11_n_1 ;
  wire \mem_addr_o_reg[3]_i_2_n_1 ;
  wire \mem_addr_o_reg[3]_i_3_n_1 ;
  wire \mem_addr_o_reg[3]_i_4 ;
  wire \mem_addr_o_reg[3]_i_5_n_1 ;
  wire \mem_addr_o_reg[3]_i_6_n_1 ;
  wire \mem_addr_o_reg[3]_i_7_n_1 ;
  wire \mem_addr_o_reg[3]_i_9_n_1 ;
  wire \mem_addr_o_reg[4] ;
  wire \mem_addr_o_reg[4]_i_10_n_1 ;
  wire \mem_addr_o_reg[4]_i_11_n_1 ;
  wire \mem_addr_o_reg[4]_i_12_n_1 ;
  wire \mem_addr_o_reg[4]_i_13_n_1 ;
  wire \mem_addr_o_reg[4]_i_14_n_1 ;
  wire \mem_addr_o_reg[4]_i_15_n_1 ;
  wire \mem_addr_o_reg[4]_i_2_n_1 ;
  wire \mem_addr_o_reg[4]_i_3_n_1 ;
  wire \mem_addr_o_reg[4]_i_4 ;
  wire \mem_addr_o_reg[4]_i_5_n_1 ;
  wire \mem_addr_o_reg[4]_i_6_n_1 ;
  wire \mem_addr_o_reg[4]_i_7_n_1 ;
  wire \mem_addr_o_reg[4]_i_8_n_1 ;
  wire \mem_addr_o_reg[5] ;
  wire \mem_addr_o_reg[5]_i_10_n_1 ;
  wire \mem_addr_o_reg[5]_i_11_n_1 ;
  wire \mem_addr_o_reg[5]_i_12_n_1 ;
  wire \mem_addr_o_reg[5]_i_13_n_1 ;
  wire \mem_addr_o_reg[5]_i_14_n_1 ;
  wire \mem_addr_o_reg[5]_i_2_n_1 ;
  wire \mem_addr_o_reg[5]_i_3_n_1 ;
  wire \mem_addr_o_reg[5]_i_4_n_1 ;
  wire \mem_addr_o_reg[5]_i_5 ;
  wire \mem_addr_o_reg[5]_i_6_n_1 ;
  wire \mem_addr_o_reg[5]_i_7_n_1 ;
  wire \mem_addr_o_reg[5]_i_8_n_1 ;
  wire \mem_addr_o_reg[5]_i_9_n_1 ;
  wire \mem_addr_o_reg[6]_i_10_n_1 ;
  wire \mem_addr_o_reg[6]_i_11_n_1 ;
  wire \mem_addr_o_reg[6]_i_12_n_1 ;
  wire \mem_addr_o_reg[6]_i_13_n_1 ;
  wire \mem_addr_o_reg[6]_i_14_n_1 ;
  wire \mem_addr_o_reg[6]_i_2_n_1 ;
  wire \mem_addr_o_reg[6]_i_3_n_1 ;
  wire \mem_addr_o_reg[6]_i_4_n_1 ;
  wire \mem_addr_o_reg[6]_i_5 ;
  wire \mem_addr_o_reg[6]_i_6_n_1 ;
  wire \mem_addr_o_reg[6]_i_7_n_1 ;
  wire \mem_addr_o_reg[6]_i_8_n_1 ;
  wire \mem_addr_o_reg[6]_i_9_n_1 ;
  wire \mem_addr_o_reg[7] ;
  wire \mem_addr_o_reg[7]_i_11_n_1 ;
  wire \mem_addr_o_reg[7]_i_12_n_1 ;
  wire \mem_addr_o_reg[7]_i_13_n_1 ;
  wire \mem_addr_o_reg[7]_i_14_n_1 ;
  wire \mem_addr_o_reg[7]_i_15_n_1 ;
  wire \mem_addr_o_reg[7]_i_16_n_1 ;
  wire \mem_addr_o_reg[7]_i_17_n_1 ;
  wire \mem_addr_o_reg[7]_i_18_n_1 ;
  wire \mem_addr_o_reg[7]_i_2_n_1 ;
  wire \mem_addr_o_reg[7]_i_3_n_1 ;
  wire \mem_addr_o_reg[7]_i_4 ;
  wire \mem_addr_o_reg[7]_i_5_n_1 ;
  wire \mem_addr_o_reg[7]_i_6_n_1 ;
  wire \mem_addr_o_reg[7]_i_7_n_1 ;
  wire \mem_addr_o_reg[7]_i_8_n_1 ;
  wire \mem_addr_o_reg[7]_i_9_n_1 ;
  wire \mem_addr_o_reg[8]_i_10_n_1 ;
  wire \mem_addr_o_reg[8]_i_11_n_1 ;
  wire \mem_addr_o_reg[8]_i_12_n_1 ;
  wire \mem_addr_o_reg[8]_i_2_n_1 ;
  wire \mem_addr_o_reg[8]_i_3_n_1 ;
  wire \mem_addr_o_reg[8]_i_4_n_1 ;
  wire \mem_addr_o_reg[8]_i_5_n_1 ;
  wire \mem_addr_o_reg[8]_i_6_n_1 ;
  wire \mem_addr_o_reg[8]_i_7_n_1 ;
  wire \mem_addr_o_reg[8]_i_8_n_1 ;
  wire \mem_addr_o_reg[8]_i_9_n_1 ;
  wire \mem_addr_o_reg[9]_i_10_n_1 ;
  wire \mem_addr_o_reg[9]_i_11_n_1 ;
  wire \mem_addr_o_reg[9]_i_2_n_1 ;
  wire \mem_addr_o_reg[9]_i_3_n_1 ;
  wire \mem_addr_o_reg[9]_i_4_n_1 ;
  wire \mem_addr_o_reg[9]_i_5_n_1 ;
  wire \mem_addr_o_reg[9]_i_6_n_1 ;
  wire \mem_addr_o_reg[9]_i_7_n_1 ;
  wire \mem_addr_o_reg[9]_i_8_n_1 ;
  wire \mem_addr_o_reg[9]_i_9_n_1 ;
  wire \mem_data_o_reg[23]_i_2_0 ;
  wire \mem_data_o_reg[23]_i_2_1 ;
  wire \mem_data_o_reg[23]_i_2_10 ;
  wire \mem_data_o_reg[23]_i_2_11 ;
  wire \mem_data_o_reg[23]_i_2_12 ;
  wire \mem_data_o_reg[23]_i_2_13 ;
  wire \mem_data_o_reg[23]_i_2_14 ;
  wire \mem_data_o_reg[23]_i_2_2 ;
  wire \mem_data_o_reg[23]_i_2_3 ;
  wire \mem_data_o_reg[23]_i_2_4 ;
  wire \mem_data_o_reg[23]_i_2_5 ;
  wire \mem_data_o_reg[23]_i_2_6 ;
  wire \mem_data_o_reg[23]_i_2_7 ;
  wire \mem_data_o_reg[23]_i_2_8 ;
  wire \mem_data_o_reg[23]_i_2_9 ;
  wire \mem_data_o_reg[23]_i_2_n_1 ;
  wire [3:0]\mem_data_o_reg[31]_i_3 ;
  wire [3:0]\mem_data_o_reg[31]_i_3_0 ;
  wire [3:0]\mem_data_o_reg[31]_i_3_1 ;
  wire n_0_131_BUFG_inst_i_11_n_1;
  wire n_0_131_BUFG_inst_i_13_n_1;
  wire n_0_131_BUFG_inst_i_14_n_1;
  wire n_0_131_BUFG_inst_i_16_n_1;
  wire n_0_131_BUFG_inst_i_17_n_1;
  wire n_0_131_BUFG_inst_i_19_n_1;
  wire n_0_131_BUFG_inst_i_1_0;
  wire n_0_131_BUFG_inst_i_1_1;
  wire n_0_131_BUFG_inst_i_1_2;
  wire n_0_131_BUFG_inst_i_1_3;
  wire n_0_131_BUFG_inst_i_20_n_1;
  wire n_0_131_BUFG_inst_i_21_n_1;
  wire n_0_131_BUFG_inst_i_23_n_1;
  wire n_0_131_BUFG_inst_i_24_n_1;
  wire n_0_131_BUFG_inst_i_26_n_1;
  wire n_0_131_BUFG_inst_i_27_n_1;
  wire n_0_131_BUFG_inst_i_28_n_1;
  wire n_0_131_BUFG_inst_i_29_n_1;
  wire n_0_131_BUFG_inst_i_2_n_1;
  wire n_0_131_BUFG_inst_i_31_n_1;
  wire n_0_131_BUFG_inst_i_32_n_1;
  wire n_0_131_BUFG_inst_i_34_n_1;
  wire n_0_131_BUFG_inst_i_35_n_1;
  wire n_0_131_BUFG_inst_i_36_n_1;
  wire n_0_131_BUFG_inst_i_37_n_1;
  wire n_0_131_BUFG_inst_i_38_n_1;
  wire n_0_131_BUFG_inst_i_39_n_1;
  wire n_0_131_BUFG_inst_i_3_n_1;
  wire n_0_131_BUFG_inst_i_40_n_1;
  wire n_0_131_BUFG_inst_i_41_n_1;
  wire n_0_131_BUFG_inst_i_42_n_1;
  wire n_0_131_BUFG_inst_i_43_n_1;
  wire n_0_131_BUFG_inst_i_44_n_1;
  wire n_0_131_BUFG_inst_i_45_n_1;
  wire n_0_131_BUFG_inst_i_46_n_1;
  wire n_0_131_BUFG_inst_i_4_n_1;
  wire n_0_131_BUFG_inst_i_5_n_1;
  wire n_0_131_BUFG_inst_i_6_n_1;
  wire n_0_131_BUFG_inst_i_7_0;
  wire n_0_131_BUFG_inst_i_7_n_1;
  wire n_0_131_BUFG_inst_i_8_n_1;
  wire n_0_131_BUFG_inst_i_9_n_1;
  wire \pc[10]_i_3_n_1 ;
  wire \pc[11]_i_2_n_1 ;
  wire \pc[12]_i_2_n_1 ;
  wire \pc[13]_i_3_n_1 ;
  wire \pc[14]_i_3_n_1 ;
  wire \pc[15]_i_2_n_1 ;
  wire \pc[16]_i_2_n_1 ;
  wire \pc[17]_i_2_n_1 ;
  wire \pc[18]_i_2_n_1 ;
  wire \pc[19]_i_3_n_1 ;
  wire [3:0]\pc[1]_i_2 ;
  wire \pc[1]_i_2_0 ;
  wire \pc[1]_i_2_1 ;
  wire [3:0]\pc[1]_i_2_10 ;
  wire [2:0]\pc[1]_i_2_11 ;
  wire [3:0]\pc[1]_i_2_12 ;
  wire [3:0]\pc[1]_i_2_13 ;
  wire \pc[1]_i_2_2 ;
  wire \pc[1]_i_2_3 ;
  wire \pc[1]_i_2_4 ;
  wire [3:0]\pc[1]_i_2_5 ;
  wire [3:0]\pc[1]_i_2_6 ;
  wire [3:0]\pc[1]_i_2_7 ;
  wire [3:0]\pc[1]_i_2_8 ;
  wire [3:0]\pc[1]_i_2_9 ;
  wire \pc[20]_i_2_n_1 ;
  wire \pc[21]_i_2_n_1 ;
  wire \pc[22]_i_2_n_1 ;
  wire \pc[23]_i_3_n_1 ;
  wire \pc[24]_i_3_n_1 ;
  wire \pc[25]_i_2_n_1 ;
  wire \pc[26]_i_2_n_1 ;
  wire \pc[27]_i_2_n_1 ;
  wire \pc[28]_i_3_n_1 ;
  wire \pc[29]_i_3_n_1 ;
  wire \pc[2]_i_2_n_1 ;
  wire \pc[2]_i_3_0 ;
  wire \pc[2]_i_3_1 ;
  wire \pc[2]_i_3_n_1 ;
  wire \pc[2]_i_4_0 ;
  wire \pc[2]_i_4_n_1 ;
  wire \pc[30]_i_3_n_1 ;
  wire \pc[31]_i_10_0 ;
  wire \pc[31]_i_10_1 ;
  wire \pc[31]_i_10_n_1 ;
  wire \pc[31]_i_11_0 ;
  wire \pc[31]_i_11_1 ;
  wire \pc[31]_i_11_n_1 ;
  wire \pc[31]_i_13_0 ;
  wire \pc[31]_i_13_n_1 ;
  wire \pc[31]_i_14_0 ;
  wire \pc[31]_i_14_n_1 ;
  wire \pc[31]_i_15_n_1 ;
  wire \pc[31]_i_16_0 ;
  wire \pc[31]_i_16_n_1 ;
  wire \pc[31]_i_17_n_1 ;
  wire \pc[31]_i_18_0 ;
  wire \pc[31]_i_18_n_1 ;
  wire \pc[31]_i_19_0 ;
  wire \pc[31]_i_19_n_1 ;
  wire [3:0]\pc[31]_i_2_0 ;
  wire [3:0]\pc[31]_i_2_1 ;
  wire \pc[31]_i_4_n_1 ;
  wire \pc[31]_i_6_n_1 ;
  wire \pc[31]_i_9_n_1 ;
  wire \pc[3]_i_2_n_1 ;
  wire \pc[3]_i_3_n_1 ;
  wire \pc[4]_i_3_n_1 ;
  wire \pc[5]_i_2_n_1 ;
  wire \pc[5]_i_4_n_1 ;
  wire \pc[6]_i_2_n_1 ;
  wire \pc[7]_i_3_n_1 ;
  wire \pc[8]_i_2_n_1 ;
  wire \pc[9]_i_3_n_1 ;
  wire \pc_reg[10] ;
  wire \pc_reg[11] ;
  wire [3:0]\pc_reg[12] ;
  wire \pc_reg[12]_0 ;
  wire \pc_reg[13] ;
  wire \pc_reg[14] ;
  wire \pc_reg[15] ;
  wire [3:0]\pc_reg[16] ;
  wire \pc_reg[16]_0 ;
  wire \pc_reg[17] ;
  wire \pc_reg[18] ;
  wire \pc_reg[19] ;
  wire \pc_reg[1] ;
  wire [1:0]\pc_reg[1]_0 ;
  wire [3:0]\pc_reg[20] ;
  wire \pc_reg[20]_0 ;
  wire \pc_reg[21] ;
  wire \pc_reg[22] ;
  wire \pc_reg[23] ;
  wire [3:0]\pc_reg[24] ;
  wire \pc_reg[24]_0 ;
  wire \pc_reg[25] ;
  wire \pc_reg[26] ;
  wire \pc_reg[27] ;
  wire [3:0]\pc_reg[28] ;
  wire \pc_reg[28]_0 ;
  wire \pc_reg[29] ;
  wire \pc_reg[2] ;
  wire \pc_reg[2]_0 ;
  wire \pc_reg[30] ;
  wire [31:0]\pc_reg[31] ;
  wire [28:0]\pc_reg[31]_0 ;
  wire \pc_reg[31]_1 ;
  wire \pc_reg[3] ;
  wire \pc_reg[3]_0 ;
  wire [2:0]\pc_reg[4] ;
  wire \pc_reg[4]_0 ;
  wire \pc_reg[5] ;
  wire \pc_reg[6] ;
  wire \pc_reg[7] ;
  wire \pc_reg[8] ;
  wire \pc_reg[9] ;
  wire [4:0]rW_select;
  wire register_reg_r1_0_31_0_5_i_13_n_1;
  wire register_reg_r1_0_31_0_5_i_14_n_1;
  wire register_reg_r1_0_31_0_5_i_15_n_1;
  wire register_reg_r1_0_31_0_5_i_18_n_1;
  wire register_reg_r1_0_31_0_5_i_1_n_1;
  wire register_reg_r1_0_31_0_5_i_20_n_1;
  wire register_reg_r1_0_31_0_5_i_22_n_1;
  wire register_reg_r1_0_31_0_5_i_24_n_1;
  wire register_reg_r1_0_31_0_5_i_26_n_1;
  wire register_reg_r1_0_31_0_5_i_28_n_1;
  wire register_reg_r1_0_31_0_5_i_30_n_1;
  wire register_reg_r1_0_31_0_5_i_33_n_1;
  wire register_reg_r1_0_31_12_17_i_11_n_1;
  wire register_reg_r1_0_31_12_17_i_13_n_1;
  wire register_reg_r1_0_31_12_17_i_15_n_1;
  wire register_reg_r1_0_31_12_17_i_17_n_1;
  wire register_reg_r1_0_31_18_23_i_11_n_1;
  wire register_reg_r1_0_31_18_23_i_12_n_1;
  wire register_reg_r1_0_31_18_23_i_13_n_1;
  wire register_reg_r1_0_31_18_23_i_14_n_1;
  wire register_reg_r1_0_31_18_23_i_15_n_1;
  wire register_reg_r1_0_31_18_23_i_16_0;
  wire register_reg_r1_0_31_18_23_i_16_n_1;
  wire register_reg_r1_0_31_18_23_i_17_n_1;
  wire register_reg_r1_0_31_18_23_i_18_n_1;
  wire register_reg_r1_0_31_18_23_i_19_n_1;
  wire register_reg_r1_0_31_18_23_i_20_n_1;
  wire register_reg_r1_0_31_18_23_i_22_n_1;
  wire register_reg_r1_0_31_18_23_i_23_n_1;
  wire register_reg_r1_0_31_18_23_i_25_n_1;
  wire register_reg_r1_0_31_18_23_i_26_n_1;
  wire register_reg_r1_0_31_18_23_i_28_n_1;
  wire register_reg_r1_0_31_18_23_i_29_n_1;
  wire register_reg_r1_0_31_18_23_i_31_n_1;
  wire register_reg_r1_0_31_18_23_i_32_n_1;
  wire register_reg_r1_0_31_18_23_i_34_n_1;
  wire register_reg_r1_0_31_18_23_i_35_n_1;
  wire register_reg_r1_0_31_18_23_i_36_n_1;
  wire register_reg_r1_0_31_18_23_i_37_n_1;
  wire register_reg_r1_0_31_18_23_i_39_n_1;
  wire register_reg_r1_0_31_18_23_i_40_n_1;
  wire register_reg_r1_0_31_18_23_i_42_n_1;
  wire register_reg_r1_0_31_18_23_i_43_n_1;
  wire register_reg_r1_0_31_18_23_i_44_n_1;
  wire register_reg_r1_0_31_18_23_i_45_n_1;
  wire register_reg_r1_0_31_18_23_i_46_n_1;
  wire register_reg_r1_0_31_18_23_i_48_n_1;
  wire register_reg_r1_0_31_18_23_i_50_n_1;
  wire register_reg_r1_0_31_18_23_i_51_n_1;
  wire register_reg_r1_0_31_18_23_i_52_n_1;
  wire register_reg_r1_0_31_18_23_i_54_n_1;
  wire register_reg_r1_0_31_18_23_i_55_n_1;
  wire register_reg_r1_0_31_18_23_i_56_n_1;
  wire register_reg_r1_0_31_18_23_i_57_n_1;
  wire register_reg_r1_0_31_18_23_i_58_n_1;
  wire register_reg_r1_0_31_18_23_i_59_n_1;
  wire register_reg_r1_0_31_18_23_i_60_n_1;
  wire register_reg_r1_0_31_18_23_i_61_n_1;
  wire register_reg_r1_0_31_18_23_i_62_n_1;
  wire register_reg_r1_0_31_18_23_i_63_n_1;
  wire register_reg_r1_0_31_18_23_i_64_n_1;
  wire register_reg_r1_0_31_18_23_i_65_n_1;
  wire register_reg_r1_0_31_18_23_i_66_n_1;
  wire register_reg_r1_0_31_18_23_i_67_n_1;
  wire register_reg_r1_0_31_18_23_i_68_n_1;
  wire register_reg_r1_0_31_18_23_i_69_n_1;
  wire register_reg_r1_0_31_18_23_i_70_n_1;
  wire register_reg_r1_0_31_18_23_i_71_n_1;
  wire register_reg_r1_0_31_18_23_i_7_n_1;
  wire register_reg_r1_0_31_18_23_i_8_n_1;
  wire register_reg_r1_0_31_18_23_i_9_n_1;
  wire register_reg_r1_0_31_24_29_i_10_0;
  wire register_reg_r1_0_31_24_29_i_10_n_1;
  wire register_reg_r1_0_31_24_29_i_11_n_1;
  wire register_reg_r1_0_31_24_29_i_12_n_1;
  wire register_reg_r1_0_31_24_29_i_14_n_1;
  wire register_reg_r1_0_31_24_29_i_15_n_1;
  wire register_reg_r1_0_31_24_29_i_16_n_1;
  wire register_reg_r1_0_31_24_29_i_17_n_1;
  wire register_reg_r1_0_31_24_29_i_18_n_1;
  wire register_reg_r1_0_31_24_29_i_19_0;
  wire register_reg_r1_0_31_24_29_i_19_n_1;
  wire register_reg_r1_0_31_24_29_i_20_n_1;
  wire register_reg_r1_0_31_24_29_i_21_n_1;
  wire register_reg_r1_0_31_24_29_i_22_n_1;
  wire register_reg_r1_0_31_24_29_i_24_n_1;
  wire register_reg_r1_0_31_24_29_i_25_n_1;
  wire register_reg_r1_0_31_24_29_i_27_n_1;
  wire register_reg_r1_0_31_24_29_i_28_n_1;
  wire register_reg_r1_0_31_24_29_i_30_n_1;
  wire register_reg_r1_0_31_24_29_i_31_n_1;
  wire register_reg_r1_0_31_24_29_i_33_n_1;
  wire register_reg_r1_0_31_24_29_i_34_n_1;
  wire register_reg_r1_0_31_24_29_i_35_n_1;
  wire register_reg_r1_0_31_24_29_i_37_n_1;
  wire register_reg_r1_0_31_24_29_i_38_n_1;
  wire register_reg_r1_0_31_24_29_i_40_n_1;
  wire register_reg_r1_0_31_24_29_i_41_n_1;
  wire register_reg_r1_0_31_24_29_i_42_n_1;
  wire register_reg_r1_0_31_24_29_i_43_n_1;
  wire register_reg_r1_0_31_24_29_i_44_n_1;
  wire register_reg_r1_0_31_24_29_i_46_n_1;
  wire register_reg_r1_0_31_24_29_i_48_n_1;
  wire register_reg_r1_0_31_24_29_i_49_n_1;
  wire register_reg_r1_0_31_24_29_i_50_n_1;
  wire register_reg_r1_0_31_24_29_i_51_n_1;
  wire register_reg_r1_0_31_24_29_i_52_n_1;
  wire register_reg_r1_0_31_24_29_i_54_n_1;
  wire register_reg_r1_0_31_24_29_i_56_n_1;
  wire register_reg_r1_0_31_24_29_i_57_n_1;
  wire register_reg_r1_0_31_24_29_i_58_n_1;
  wire register_reg_r1_0_31_24_29_i_59_n_1;
  wire register_reg_r1_0_31_24_29_i_60_n_1;
  wire register_reg_r1_0_31_24_29_i_61_n_1;
  wire register_reg_r1_0_31_24_29_i_62_n_1;
  wire register_reg_r1_0_31_24_29_i_64_n_1;
  wire register_reg_r1_0_31_24_29_i_65_n_1;
  wire register_reg_r1_0_31_24_29_i_66_n_1;
  wire register_reg_r1_0_31_24_29_i_68_n_1;
  wire register_reg_r1_0_31_24_29_i_69_n_1;
  wire register_reg_r1_0_31_24_29_i_70_n_1;
  wire register_reg_r1_0_31_24_29_i_71_n_1;
  wire register_reg_r1_0_31_24_29_i_72_n_1;
  wire register_reg_r1_0_31_24_29_i_73_n_1;
  wire register_reg_r1_0_31_24_29_i_74_n_1;
  wire register_reg_r1_0_31_24_29_i_75_n_1;
  wire register_reg_r1_0_31_24_29_i_76_n_1;
  wire register_reg_r1_0_31_24_29_i_77_n_1;
  wire register_reg_r1_0_31_24_29_i_78_n_1;
  wire register_reg_r1_0_31_24_29_i_79_n_1;
  wire register_reg_r1_0_31_24_29_i_7_n_1;
  wire register_reg_r1_0_31_24_29_i_80_n_1;
  wire register_reg_r1_0_31_24_29_i_81_n_1;
  wire register_reg_r1_0_31_24_29_i_9_n_1;
  wire register_reg_r1_0_31_30_31_i_11_n_1;
  wire register_reg_r1_0_31_30_31_i_12_n_1;
  wire register_reg_r1_0_31_30_31_i_13_n_1;
  wire register_reg_r1_0_31_30_31_i_15_n_1;
  wire register_reg_r1_0_31_30_31_i_16_n_1;
  wire register_reg_r1_0_31_30_31_i_17_n_1;
  wire register_reg_r1_0_31_30_31_i_18_n_1;
  wire register_reg_r1_0_31_30_31_i_20_n_1;
  wire register_reg_r1_0_31_30_31_i_21_n_1;
  wire register_reg_r1_0_31_30_31_i_22_n_1;
  wire register_reg_r1_0_31_30_31_i_24_n_1;
  wire register_reg_r1_0_31_30_31_i_25_n_1;
  wire register_reg_r1_0_31_30_31_i_26_n_1;
  wire register_reg_r1_0_31_30_31_i_27_n_1;
  wire register_reg_r1_0_31_30_31_i_3_n_1;
  wire register_reg_r1_0_31_30_31_i_4_n_1;
  wire register_reg_r1_0_31_30_31_i_5_n_1;
  wire register_reg_r1_0_31_30_31_i_6_n_1;
  wire register_reg_r1_0_31_30_31_i_7_n_1;
  wire register_reg_r1_0_31_30_31_i_8_n_1;
  wire register_reg_r1_0_31_30_31_i_9_n_1;
  wire [3:0]register_reg_r1_0_31_6_11_0;
  wire register_reg_r1_0_31_6_11_i_11_n_1;
  wire register_reg_r1_0_31_6_11_i_13_n_1;
  wire register_reg_r1_0_31_6_11_i_15_n_1;
  wire register_reg_r1_0_31_6_11_i_7_n_1;
  wire register_reg_r1_0_31_6_11_i_9_n_1;
  wire [3:0]register_reg_r2_0_31_0_5_0;
  wire register_reg_r2_0_31_0_5_1;
  wire register_reg_r2_0_31_0_5_2;
  wire register_reg_r2_0_31_0_5_3;
  wire register_reg_r2_0_31_0_5_4;
  wire register_reg_r2_0_31_0_5_5;
  wire register_reg_r2_0_31_0_5_6;
  wire [3:0]register_reg_r2_0_31_12_17_0;
  wire [3:0]register_reg_r2_0_31_12_17_1;
  wire register_reg_r2_0_31_12_17_2;
  wire register_reg_r2_0_31_12_17_3;
  wire [3:0]register_reg_r2_0_31_18_23_0;
  wire [3:0]register_reg_r2_0_31_18_23_1;
  wire [3:0]register_reg_r2_0_31_18_23_2;
  wire [3:0]register_reg_r2_0_31_18_23_3;
  wire [28:0]register_reg_r2_0_31_30_31_0;
  wire [15:0]register_reg_r2_0_31_30_31_1;
  wire [3:0]register_reg_r2_0_31_6_11_0;
  wire [3:0]register_reg_r2_0_31_6_11_1;
  wire [3:0]register_reg_r2_0_31_6_11_2;
  wire register_reg_r2_0_31_6_11_3;
  wire register_reg_r2_0_31_6_11_4;
  wire register_reg_r2_0_31_6_11_5;
  wire register_reg_r2_0_31_6_11_6;
  wire register_reg_r2_0_31_6_11_7;
  wire rst_n;
  wire rst_n_IBUF;
  wire \switch_data_o[15]_i_10_n_1 ;
  wire \switch_data_o[15]_i_11_n_1 ;
  wire \switch_data_o[15]_i_12_n_1 ;
  wire \switch_data_o[15]_i_13_n_1 ;
  wire \switch_data_o[15]_i_14_n_1 ;
  wire \switch_data_o[15]_i_16_n_1 ;
  wire \switch_data_o[15]_i_17_n_1 ;
  wire \switch_data_o[15]_i_18_n_1 ;
  wire \switch_data_o[15]_i_19_n_1 ;
  wire \switch_data_o[15]_i_21_n_1 ;
  wire \switch_data_o[15]_i_22_n_1 ;
  wire \switch_data_o[15]_i_23_n_1 ;
  wire \switch_data_o[15]_i_25_n_1 ;
  wire \switch_data_o[15]_i_26_n_1 ;
  wire \switch_data_o[15]_i_27_n_1 ;
  wire \switch_data_o[15]_i_3_n_1 ;
  wire \switch_data_o[15]_i_4_0 ;
  wire \switch_data_o[15]_i_4_1 ;
  wire \switch_data_o[15]_i_4_n_1 ;
  wire \switch_data_o[15]_i_5_n_1 ;
  wire \switch_data_o[15]_i_6_0 ;
  wire [0:0]\switch_data_o[15]_i_6_1 ;
  wire \switch_data_o[15]_i_6_n_1 ;
  wire \switch_data_o[15]_i_7_n_1 ;
  wire \switch_data_o[15]_i_8_0 ;
  wire \switch_data_o[15]_i_8_n_1 ;
  wire \switch_data_o[15]_i_9_n_1 ;
  wire \switch_data_o[7]_i_2_n_1 ;
  wire \switch_data_o_reg[0] ;
  wire \switch_data_o_reg[15] ;
  wire \switch_data_o_reg[8] ;
  wire \switch_data_o_reg[8]_0 ;
  wire [15:0]\toggle_switch[15] ;
  wire [23:0]toggle_switch_IBUF;
  wire [30:2]\u_ALU_1/B_signed ;
  wire [2:0]writeData;
  wire [1:0]NLW_register_reg_r1_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r1_0_31_6_11_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_0_5_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_12_17_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_18_23_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_24_29_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_30_31_DOB_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_30_31_DOC_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_30_31_DOD_UNCONNECTED;
  wire [1:0]NLW_register_reg_r2_0_31_6_11_DOD_UNCONNECTED;

  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__0_i_1
       (.I0(A0[7]),
        .I1(\pc_reg[1] ),
        .O(JrPC[7]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__0_i_2
       (.I0(A0[6]),
        .I1(\pc_reg[1] ),
        .O(JrPC[6]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__0_i_3
       (.I0(A0[5]),
        .I1(\pc_reg[1] ),
        .O(JrPC[5]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__0_i_4
       (.I0(A0[4]),
        .I1(\pc_reg[1] ),
        .O(JrPC[4]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry__0_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[7]),
        .I2(douta[7]),
        .I3(ALUresult0_carry__5),
        .I4(B0[7]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(ALUresult0_carry_i_10[3]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry__0_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[6]),
        .I2(douta[6]),
        .I3(ALUresult0_carry__5),
        .I4(B0[6]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(ALUresult0_carry_i_10[2]));
  LUT6 #(
    .INIT(64'h22D222D2DDD222D2)) 
    ALUresult0_carry__0_i_7
       (.I0(A0[5]),
        .I1(\pc_reg[1] ),
        .I2(douta[5]),
        .I3(ALUresult0_carry__5),
        .I4(B0[5]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(ALUresult0_carry_i_10[1]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__0_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[4]),
        .I2(douta[4]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[4]),
        .O(ALUresult0_carry_i_10[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__1_i_1
       (.I0(A0[11]),
        .I1(\pc_reg[1] ),
        .O(JrPC[11]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__1_i_2
       (.I0(A0[10]),
        .I1(\pc_reg[1] ),
        .O(JrPC[10]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__1_i_3
       (.I0(A0[9]),
        .I1(\pc_reg[1] ),
        .O(JrPC[9]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__1_i_4
       (.I0(A0[8]),
        .I1(\pc_reg[1] ),
        .O(JrPC[8]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__1_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[11]),
        .I2(douta[11]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[11]),
        .O(register_reg_r2_0_31_6_11_0[3]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry__1_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[10]),
        .I2(douta[10]),
        .I3(ALUresult0_carry__5),
        .I4(B0[10]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(register_reg_r2_0_31_6_11_0[2]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry__1_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[9]),
        .I2(douta[9]),
        .I3(ALUresult0_carry__5),
        .I4(B0[9]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(register_reg_r2_0_31_6_11_0[1]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry__1_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[8]),
        .I2(douta[8]),
        .I3(ALUresult0_carry__5),
        .I4(B0[8]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(register_reg_r2_0_31_6_11_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__2_i_1
       (.I0(A0[15]),
        .I1(\pc_reg[1] ),
        .O(JrPC[15]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__2_i_2
       (.I0(A0[14]),
        .I1(\pc_reg[1] ),
        .O(JrPC[14]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__2_i_3
       (.I0(A0[13]),
        .I1(\pc_reg[1] ),
        .O(JrPC[13]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__2_i_4
       (.I0(A0[12]),
        .I1(\pc_reg[1] ),
        .O(JrPC[12]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__2_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[15]),
        .I2(douta[15]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[15]),
        .O(register_reg_r2_0_31_12_17_0[3]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__2_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[14]),
        .I2(douta[14]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[14]),
        .O(register_reg_r2_0_31_12_17_0[2]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__2_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[13]),
        .I2(douta[13]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[13]),
        .O(register_reg_r2_0_31_12_17_0[1]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__2_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[12]),
        .I2(douta[12]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[12]),
        .O(register_reg_r2_0_31_12_17_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__3_i_1
       (.I0(A0[19]),
        .I1(\pc_reg[1] ),
        .O(JrPC[19]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__3_i_2
       (.I0(A0[18]),
        .I1(\pc_reg[1] ),
        .O(JrPC[18]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__3_i_3
       (.I0(A0[17]),
        .I1(\pc_reg[1] ),
        .O(JrPC[17]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__3_i_4
       (.I0(A0[16]),
        .I1(\pc_reg[1] ),
        .O(JrPC[16]));
  LUT6 #(
    .INIT(64'h2D22E1EE2D222D22)) 
    ALUresult0_carry__3_i_5
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[19]),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[19]),
        .O(register_reg_r2_0_31_18_23_0[3]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__3_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[18]),
        .I2(ALUresult0_carry__5_1),
        .I3(ALUresult0_carry__5),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[18]),
        .O(register_reg_r2_0_31_18_23_0[2]));
  LUT6 #(
    .INIT(64'h2D22E1EE2D222D22)) 
    ALUresult0_carry__3_i_7
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[17]),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[17]),
        .O(register_reg_r2_0_31_18_23_0[1]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__3_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[16]),
        .I2(ALUresult0_carry__5_1),
        .I3(ALUresult0_carry__5),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[16]),
        .O(register_reg_r2_0_31_18_23_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__4_i_1
       (.I0(A0[23]),
        .I1(\pc_reg[1] ),
        .O(JrPC[23]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__4_i_2
       (.I0(A0[22]),
        .I1(\pc_reg[1] ),
        .O(JrPC[22]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__4_i_3
       (.I0(A0[21]),
        .I1(\pc_reg[1] ),
        .O(JrPC[21]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__4_i_4
       (.I0(A0[20]),
        .I1(\pc_reg[1] ),
        .O(JrPC[20]));
  LUT6 #(
    .INIT(64'h2D22E1EE2D222D22)) 
    ALUresult0_carry__4_i_5
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[23]),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[23]),
        .O(register_reg_r2_0_31_18_23_1[3]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__4_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[22]),
        .I2(ALUresult0_carry__5_1),
        .I3(ALUresult0_carry__5),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[22]),
        .O(register_reg_r2_0_31_18_23_1[2]));
  LUT6 #(
    .INIT(64'h2D22E1EE2D222D22)) 
    ALUresult0_carry__4_i_7
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[21]),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[21]),
        .O(register_reg_r2_0_31_18_23_1[1]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry__4_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[20]),
        .I2(ALUresult0_carry__5_1),
        .I3(ALUresult0_carry__5),
        .I4(ALUresult0_carry__5_0),
        .I5(B0[20]),
        .O(register_reg_r2_0_31_18_23_1[0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__5_i_1
       (.I0(A0[27]),
        .I1(\pc_reg[1] ),
        .O(JrPC[27]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__5_i_2
       (.I0(A0[26]),
        .I1(\pc_reg[1] ),
        .O(JrPC[26]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__5_i_3
       (.I0(A0[25]),
        .I1(\pc_reg[1] ),
        .O(JrPC[25]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__5_i_4
       (.I0(A0[24]),
        .I1(\pc_reg[1] ),
        .O(JrPC[24]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__5_i_5
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[27]),
        .I4(B0[27]),
        .I5(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_1 [3]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__5_i_6
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[26]),
        .I4(B0[26]),
        .I5(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_1 [2]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__5_i_7
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[25]),
        .I4(B0[25]),
        .I5(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_1 [1]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__5_i_8
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[24]),
        .I4(B0[24]),
        .I5(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_1 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__6_i_1
       (.I0(A0[30]),
        .I1(\pc_reg[1] ),
        .O(JrPC[30]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__6_i_2
       (.I0(A0[29]),
        .I1(\pc_reg[1] ),
        .O(JrPC[29]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry__6_i_3
       (.I0(A0[28]),
        .I1(\pc_reg[1] ),
        .O(JrPC[28]));
  LUT6 #(
    .INIT(64'h2E222E22D1DD2E22)) 
    ALUresult0_carry__6_i_4
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[31]),
        .I4(A0[31]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_13 [3]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__6_i_5
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[30]),
        .I4(B0[30]),
        .I5(ALUresult0_carry__5_0),
        .O(\pc[1]_i_2_13 [2]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__6_i_6
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[29]),
        .I4(B0[29]),
        .I5(ALUresult0_carry__5_0),
        .O(\pc[1]_i_2_13 [1]));
  LUT6 #(
    .INIT(64'h2D222D22E1EE2D22)) 
    ALUresult0_carry__6_i_7
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\pc_reg[1] ),
        .I3(A0[28]),
        .I4(B0[28]),
        .I5(ALUresult0_carry__5_0),
        .O(\pc[1]_i_2_13 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry_i_1
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .O(JrPC[3]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry_i_2
       (.I0(A0[2]),
        .I1(\pc_reg[1] ),
        .O(JrPC[2]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry_i_3
       (.I0(A0[1]),
        .I1(\pc_reg[1] ),
        .O(JrPC[1]));
  LUT2 #(
    .INIT(4'h2)) 
    ALUresult0_carry_i_4
       (.I0(A0[0]),
        .I1(\pc_reg[1] ),
        .O(JrPC[0]));
  LUT6 #(
    .INIT(64'h22D222D2DDD222D2)) 
    ALUresult0_carry_i_5
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .I2(douta[3]),
        .I3(ALUresult0_carry__5),
        .I4(B0[3]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    ALUresult0_carry_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[2]),
        .I2(douta[2]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[2]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[1]),
        .I2(douta[1]),
        .I3(ALUresult0_carry__5),
        .I4(B0[1]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    ALUresult0_carry_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[0]),
        .I2(douta[0]),
        .I3(ALUresult0_carry__5),
        .I4(B0[0]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(S[0]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    i__carry__0_i_1
       (.I0(\mem_data_o_reg[23]_i_2_1 ),
        .I1(ALUresult0_carry__5),
        .I2(douta[14]),
        .I3(A0[14]),
        .I4(\pc_reg[1] ),
        .I5(i__carry__0_i_17_n_1),
        .O(i__carry__0_i_17_0[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__0_i_10
       (.I0(B0[14]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[14]),
        .O(\u_ALU_1/B_signed [14]));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__0_i_11
       (.I0(B0[13]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[13]),
        .O(\u_ALU_1/B_signed [13]));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__0_i_12
       (.I0(B0[12]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[12]),
        .O(\u_ALU_1/B_signed [12]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry__0_i_13
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[10]),
        .I2(ALUresult0_carry__5),
        .I3(douta[10]),
        .O(i__carry__0_i_13_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__0_i_14
       (.I0(B0[11]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[11]),
        .O(\u_ALU_1/B_signed [11]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry__0_i_15
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[8]),
        .I2(ALUresult0_carry__5),
        .I3(douta[8]),
        .O(i__carry__0_i_15_n_1));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry__0_i_16
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[9]),
        .I2(ALUresult0_carry__5),
        .I3(douta[9]),
        .O(i__carry__0_i_16_n_1));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    i__carry__0_i_17
       (.I0(\pc_reg[1] ),
        .I1(A0[15]),
        .I2(douta[15]),
        .I3(ALUresult0_carry__5),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[15]),
        .O(i__carry__0_i_17_n_1));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    i__carry__0_i_18
       (.I0(\pc_reg[1] ),
        .I1(A0[13]),
        .I2(douta[13]),
        .I3(ALUresult0_carry__5),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[13]),
        .O(i__carry__0_i_18_n_1));
  LUT6 #(
    .INIT(64'h44B4BBB444B444B4)) 
    i__carry__0_i_19
       (.I0(\pc_reg[1] ),
        .I1(A0[11]),
        .I2(douta[11]),
        .I3(ALUresult0_carry__5),
        .I4(\ALUresult0_inferred__0/i__carry__3 ),
        .I5(B0[11]),
        .O(i__carry__0_i_19_n_1));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__0_i_1__0
       (.I0(\u_ALU_1/B_signed [15]),
        .I1(A0[15]),
        .I2(\pc_reg[1] ),
        .I3(A0[14]),
        .I4(\u_ALU_1/B_signed [14]),
        .O(i__carry__0_i_10_0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_1__1
       (.I0(A0[7]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_5 [3]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    i__carry__0_i_2
       (.I0(\mem_data_o_reg[23]_i_2_0 ),
        .I1(ALUresult0_carry__5),
        .I2(douta[12]),
        .I3(A0[12]),
        .I4(\pc_reg[1] ),
        .I5(i__carry__0_i_18_n_1),
        .O(i__carry__0_i_17_0[2]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    i__carry__0_i_20
       (.I0(\pc_reg[1] ),
        .I1(A0[9]),
        .I2(douta[9]),
        .I3(ALUresult0_carry__5),
        .I4(B0[9]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(i__carry__0_i_20_n_1));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__0_i_2__0
       (.I0(\u_ALU_1/B_signed [13]),
        .I1(A0[13]),
        .I2(\pc_reg[1] ),
        .I3(A0[12]),
        .I4(\u_ALU_1/B_signed [12]),
        .O(i__carry__0_i_10_0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_2__1
       (.I0(A0[6]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_5 [2]));
  LUT5 #(
    .INIT(32'hDD0CDD4D)) 
    i__carry__0_i_3
       (.I0(i__carry__0_i_13_n_1),
        .I1(\u_ALU_1/B_signed [11]),
        .I2(A0[11]),
        .I3(\pc_reg[1] ),
        .I4(A0[10]),
        .O(i__carry__0_i_10_0[1]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry__0_i_3__0
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[10]),
        .I2(ALUresult0_carry__5),
        .I3(douta[10]),
        .I4(JrPC[10]),
        .I5(i__carry__0_i_19_n_1),
        .O(i__carry__0_i_17_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_3__1
       (.I0(A0[5]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_5 [1]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry__0_i_4
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[8]),
        .I2(ALUresult0_carry__5),
        .I3(douta[8]),
        .I4(JrPC[8]),
        .I5(i__carry__0_i_20_n_1),
        .O(i__carry__0_i_17_0[0]));
  LUT5 #(
    .INIT(32'h77037717)) 
    i__carry__0_i_4__0
       (.I0(i__carry__0_i_15_n_1),
        .I1(i__carry__0_i_16_n_1),
        .I2(A0[9]),
        .I3(\pc_reg[1] ),
        .I4(A0[8]),
        .O(i__carry__0_i_10_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__0_i_4__1
       (.I0(A0[4]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_5 [0]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    i__carry__0_i_5
       (.I0(\mem_data_o_reg[23]_i_2_1 ),
        .I1(ALUresult0_carry__5),
        .I2(douta[14]),
        .I3(A0[14]),
        .I4(\pc_reg[1] ),
        .I5(i__carry__0_i_17_n_1),
        .O(i__carry__0_i_17_1[3]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__0_i_5__0
       (.I0(\pc_reg[1] ),
        .I1(A0[7]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[7]),
        .O(register_reg_r2_0_31_6_11_1[3]));
  LUT6 #(
    .INIT(64'h000000004747B847)) 
    i__carry__0_i_6
       (.I0(\mem_data_o_reg[23]_i_2_0 ),
        .I1(ALUresult0_carry__5),
        .I2(douta[12]),
        .I3(A0[12]),
        .I4(\pc_reg[1] ),
        .I5(i__carry__0_i_18_n_1),
        .O(i__carry__0_i_17_1[2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__0_i_6__0
       (.I0(\pc_reg[1] ),
        .I1(A0[6]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[6]),
        .O(register_reg_r2_0_31_6_11_1[2]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry__0_i_7
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[10]),
        .I2(ALUresult0_carry__5),
        .I3(douta[10]),
        .I4(JrPC[10]),
        .I5(i__carry__0_i_19_n_1),
        .O(i__carry__0_i_17_1[1]));
  LUT4 #(
    .INIT(16'hD2DD)) 
    i__carry__0_i_7__0
       (.I0(A0[5]),
        .I1(\pc_reg[1] ),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[5]),
        .O(register_reg_r2_0_31_6_11_1[1]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry__0_i_8
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[8]),
        .I2(ALUresult0_carry__5),
        .I3(douta[8]),
        .I4(JrPC[8]),
        .I5(i__carry__0_i_20_n_1),
        .O(i__carry__0_i_17_1[0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__0_i_8__0
       (.I0(\pc_reg[1] ),
        .I1(A0[4]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[4]),
        .O(register_reg_r2_0_31_6_11_1[0]));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__0_i_9
       (.I0(B0[15]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[15]),
        .O(\u_ALU_1/B_signed [15]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_1
       (.I0(i__carry__1_i_9_n_1),
        .I1(A0[23]),
        .I2(\pc_reg[1] ),
        .I3(A0[22]),
        .I4(\u_ALU_1/B_signed [22]),
        .O(i__carry__1_i_10_0[3]));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__1_i_10
       (.I0(B0[22]),
        .I1(ALUresult0_carry__5_0),
        .I2(ALUresult0_carry__5),
        .I3(ALUresult0_carry__5_1),
        .O(\u_ALU_1/B_signed [22]));
  LUT4 #(
    .INIT(16'hDD1D)) 
    i__carry__1_i_11
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(B0[21]),
        .I3(ALUresult0_carry__5_0),
        .O(i__carry__1_i_11_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__1_i_12
       (.I0(B0[20]),
        .I1(ALUresult0_carry__5_0),
        .I2(ALUresult0_carry__5),
        .I3(ALUresult0_carry__5_1),
        .O(\u_ALU_1/B_signed [20]));
  LUT4 #(
    .INIT(16'hDD1D)) 
    i__carry__1_i_13
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(B0[19]),
        .I3(ALUresult0_carry__5_0),
        .O(i__carry__1_i_13_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__1_i_14
       (.I0(B0[18]),
        .I1(ALUresult0_carry__5_0),
        .I2(ALUresult0_carry__5),
        .I3(ALUresult0_carry__5_1),
        .O(\u_ALU_1/B_signed [18]));
  LUT4 #(
    .INIT(16'hDD1D)) 
    i__carry__1_i_15
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(B0[17]),
        .I3(ALUresult0_carry__5_0),
        .O(i__carry__1_i_15_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry__1_i_16
       (.I0(B0[16]),
        .I1(ALUresult0_carry__5_0),
        .I2(ALUresult0_carry__5),
        .I3(ALUresult0_carry__5_1),
        .O(\u_ALU_1/B_signed [16]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__1_i_1__0
       (.I0(A0[11]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_6 [3]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_1__1
       (.I0(i__carry__1_i_9_n_1),
        .I1(A0[23]),
        .I2(\pc_reg[1] ),
        .I3(A0[22]),
        .I4(\u_ALU_1/B_signed [22]),
        .O(i__carry__1_i_10_1[3]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_2
       (.I0(i__carry__1_i_11_n_1),
        .I1(A0[21]),
        .I2(\pc_reg[1] ),
        .I3(A0[20]),
        .I4(\u_ALU_1/B_signed [20]),
        .O(i__carry__1_i_10_0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__1_i_2__0
       (.I0(A0[10]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_6 [2]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_2__1
       (.I0(i__carry__1_i_11_n_1),
        .I1(A0[21]),
        .I2(\pc_reg[1] ),
        .I3(A0[20]),
        .I4(\u_ALU_1/B_signed [20]),
        .O(i__carry__1_i_10_1[2]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_3
       (.I0(i__carry__1_i_13_n_1),
        .I1(A0[19]),
        .I2(\pc_reg[1] ),
        .I3(A0[18]),
        .I4(\u_ALU_1/B_signed [18]),
        .O(i__carry__1_i_10_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__1_i_3__0
       (.I0(A0[9]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_6 [1]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_3__1
       (.I0(i__carry__1_i_13_n_1),
        .I1(A0[19]),
        .I2(\pc_reg[1] ),
        .I3(A0[18]),
        .I4(\u_ALU_1/B_signed [18]),
        .O(i__carry__1_i_10_1[1]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_4
       (.I0(i__carry__1_i_15_n_1),
        .I1(A0[17]),
        .I2(\pc_reg[1] ),
        .I3(A0[16]),
        .I4(\u_ALU_1/B_signed [16]),
        .O(i__carry__1_i_10_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__1_i_4__0
       (.I0(A0[8]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_6 [0]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__1_i_4__1
       (.I0(i__carry__1_i_15_n_1),
        .I1(A0[17]),
        .I2(\pc_reg[1] ),
        .I3(A0[16]),
        .I4(\u_ALU_1/B_signed [16]),
        .O(i__carry__1_i_10_1[0]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_5
       (.I0(\u_ALU_1/B_signed [22]),
        .I1(A0[22]),
        .I2(i__carry__1_i_9_n_1),
        .I3(A0[23]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2 [3]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_5__0
       (.I0(\u_ALU_1/B_signed [22]),
        .I1(A0[22]),
        .I2(i__carry__1_i_9_n_1),
        .I3(A0[23]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2_12 [3]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__1_i_5__1
       (.I0(\pc_reg[1] ),
        .I1(A0[11]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[11]),
        .O(register_reg_r2_0_31_6_11_2[3]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_6
       (.I0(\u_ALU_1/B_signed [20]),
        .I1(A0[20]),
        .I2(i__carry__1_i_11_n_1),
        .I3(A0[21]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2 [2]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_6__0
       (.I0(\u_ALU_1/B_signed [20]),
        .I1(A0[20]),
        .I2(i__carry__1_i_11_n_1),
        .I3(A0[21]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2_12 [2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__1_i_6__1
       (.I0(\pc_reg[1] ),
        .I1(A0[10]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[10]),
        .O(register_reg_r2_0_31_6_11_2[2]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_7
       (.I0(\u_ALU_1/B_signed [18]),
        .I1(A0[18]),
        .I2(i__carry__1_i_13_n_1),
        .I3(A0[19]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2 [1]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_7__0
       (.I0(\u_ALU_1/B_signed [18]),
        .I1(A0[18]),
        .I2(i__carry__1_i_13_n_1),
        .I3(A0[19]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2_12 [1]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__1_i_7__1
       (.I0(\pc_reg[1] ),
        .I1(A0[9]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[9]),
        .O(register_reg_r2_0_31_6_11_2[1]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_8
       (.I0(\u_ALU_1/B_signed [16]),
        .I1(A0[16]),
        .I2(i__carry__1_i_15_n_1),
        .I3(A0[17]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2 [0]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__1_i_8__0
       (.I0(\u_ALU_1/B_signed [16]),
        .I1(A0[16]),
        .I2(i__carry__1_i_15_n_1),
        .I3(A0[17]),
        .I4(\pc_reg[1] ),
        .O(\pc[1]_i_2_12 [0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__1_i_8__1
       (.I0(\pc_reg[1] ),
        .I1(A0[8]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[8]),
        .O(register_reg_r2_0_31_6_11_2[0]));
  LUT4 #(
    .INIT(16'hDD1D)) 
    i__carry__1_i_9
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(B0[23]),
        .I3(ALUresult0_carry__5_0),
        .O(i__carry__1_i_9_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_1
       (.I0(A0[15]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_7 [3]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_10
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[31]),
        .O(i__carry__2_i_10_n_1));
  LUT4 #(
    .INIT(16'h2E22)) 
    i__carry__2_i_11
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[29]),
        .O(\u_ALU_1/B_signed [29]));
  LUT4 #(
    .INIT(16'h2E22)) 
    i__carry__2_i_12
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[28]),
        .O(\u_ALU_1/B_signed [28]));
  LUT4 #(
    .INIT(16'h2E22)) 
    i__carry__2_i_13
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[27]),
        .O(\u_ALU_1/B_signed [27]));
  LUT4 #(
    .INIT(16'h2E22)) 
    i__carry__2_i_14
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[26]),
        .O(\u_ALU_1/B_signed [26]));
  LUT4 #(
    .INIT(16'hD1DD)) 
    i__carry__2_i_15
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[25]),
        .O(i__carry__2_i_15_n_1));
  LUT4 #(
    .INIT(16'h2E22)) 
    i__carry__2_i_16
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[24]),
        .O(\u_ALU_1/B_signed [24]));
  LUT6 #(
    .INIT(64'hDFDF131F000C0000)) 
    i__carry__2_i_1__0
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(JrPC[30]),
        .I3(i__carry__2_i_9_n_1),
        .I4(i__carry__2_i_10_n_1),
        .I5(JrPC__0),
        .O(\pc[31]_i_2_1 [3]));
  LUT6 #(
    .INIT(64'h0202020E222EEEEE)) 
    i__carry__2_i_1__1
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(JrPC[30]),
        .I3(i__carry__2_i_9_n_1),
        .I4(i__carry__2_i_10_n_1),
        .I5(JrPC__0),
        .O(\pc[31]_i_2_0 [3]));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__2_i_2
       (.I0(\u_ALU_1/B_signed [29]),
        .I1(A0[29]),
        .I2(\pc_reg[1] ),
        .I3(A0[28]),
        .I4(\u_ALU_1/B_signed [28]),
        .O(\pc[31]_i_2_0 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_2__0
       (.I0(A0[14]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_7 [2]));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__2_i_2__1
       (.I0(\u_ALU_1/B_signed [29]),
        .I1(A0[29]),
        .I2(\pc_reg[1] ),
        .I3(A0[28]),
        .I4(\u_ALU_1/B_signed [28]),
        .O(\pc[31]_i_2_1 [2]));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__2_i_3
       (.I0(\u_ALU_1/B_signed [27]),
        .I1(A0[27]),
        .I2(\pc_reg[1] ),
        .I3(A0[26]),
        .I4(\u_ALU_1/B_signed [26]),
        .O(\pc[31]_i_2_0 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_3__0
       (.I0(A0[13]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_7 [1]));
  LUT5 #(
    .INIT(32'hF2FBA2A2)) 
    i__carry__2_i_3__1
       (.I0(\u_ALU_1/B_signed [27]),
        .I1(A0[27]),
        .I2(\pc_reg[1] ),
        .I3(A0[26]),
        .I4(\u_ALU_1/B_signed [26]),
        .O(\pc[31]_i_2_1 [1]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__2_i_4
       (.I0(i__carry__2_i_15_n_1),
        .I1(A0[25]),
        .I2(\pc_reg[1] ),
        .I3(A0[24]),
        .I4(\u_ALU_1/B_signed [24]),
        .O(\pc[31]_i_2_0 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__2_i_4__0
       (.I0(A0[12]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_7 [0]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry__2_i_4__1
       (.I0(i__carry__2_i_15_n_1),
        .I1(A0[25]),
        .I2(\pc_reg[1] ),
        .I3(A0[24]),
        .I4(\u_ALU_1/B_signed [24]),
        .O(\pc[31]_i_2_1 [0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__2_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[15]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[15]),
        .O(register_reg_r2_0_31_12_17_1[3]));
  LUT6 #(
    .INIT(64'h22000CD12EC00011)) 
    i__carry__2_i_5__0
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(i__carry__2_i_9_n_1),
        .I3(JrPC[30]),
        .I4(JrPC__0),
        .I5(i__carry__2_i_10_n_1),
        .O(i__carry__2_i_10_1[3]));
  LUT6 #(
    .INIT(64'h22000CD12EC00011)) 
    i__carry__2_i_5__1
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(i__carry__2_i_9_n_1),
        .I3(JrPC[30]),
        .I4(JrPC__0),
        .I5(i__carry__2_i_10_n_1),
        .O(i__carry__2_i_10_0[3]));
  LUT5 #(
    .INIT(32'h05059009)) 
    i__carry__2_i_6
       (.I0(\u_ALU_1/B_signed [28]),
        .I1(A0[28]),
        .I2(\u_ALU_1/B_signed [29]),
        .I3(A0[29]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_0[2]));
  LUT5 #(
    .INIT(32'h05059009)) 
    i__carry__2_i_6__0
       (.I0(\u_ALU_1/B_signed [28]),
        .I1(A0[28]),
        .I2(\u_ALU_1/B_signed [29]),
        .I3(A0[29]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_1[2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__2_i_6__1
       (.I0(\pc_reg[1] ),
        .I1(A0[14]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[14]),
        .O(register_reg_r2_0_31_12_17_1[2]));
  LUT5 #(
    .INIT(32'h05059009)) 
    i__carry__2_i_7
       (.I0(\u_ALU_1/B_signed [26]),
        .I1(A0[26]),
        .I2(\u_ALU_1/B_signed [27]),
        .I3(A0[27]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_0[1]));
  LUT5 #(
    .INIT(32'h05059009)) 
    i__carry__2_i_7__0
       (.I0(\u_ALU_1/B_signed [26]),
        .I1(A0[26]),
        .I2(\u_ALU_1/B_signed [27]),
        .I3(A0[27]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_1[1]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__2_i_7__1
       (.I0(\pc_reg[1] ),
        .I1(A0[13]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[13]),
        .O(register_reg_r2_0_31_12_17_1[1]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__2_i_8
       (.I0(\u_ALU_1/B_signed [24]),
        .I1(A0[24]),
        .I2(i__carry__2_i_15_n_1),
        .I3(A0[25]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_0[0]));
  LUT5 #(
    .INIT(32'h50500990)) 
    i__carry__2_i_8__0
       (.I0(\u_ALU_1/B_signed [24]),
        .I1(A0[24]),
        .I2(i__carry__2_i_15_n_1),
        .I3(A0[25]),
        .I4(\pc_reg[1] ),
        .O(i__carry__2_i_10_1[0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__2_i_8__1
       (.I0(\pc_reg[1] ),
        .I1(A0[12]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[12]),
        .O(register_reg_r2_0_31_12_17_1[0]));
  LUT2 #(
    .INIT(4'hB)) 
    i__carry__2_i_9
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[30]),
        .O(i__carry__2_i_9_n_1));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_1
       (.I0(A0[19]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_8 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_2
       (.I0(A0[18]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_8 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_3
       (.I0(A0[17]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_8 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__3_i_4
       (.I0(A0[16]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_8 [0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__3_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[19]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[19]),
        .O(register_reg_r2_0_31_18_23_2[3]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__3_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[18]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[18]),
        .O(register_reg_r2_0_31_18_23_2[2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__3_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[17]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[17]),
        .O(register_reg_r2_0_31_18_23_2[1]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__3_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[16]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[16]),
        .O(register_reg_r2_0_31_18_23_2[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_1
       (.I0(A0[23]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_9 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_2
       (.I0(A0[22]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_9 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_3
       (.I0(A0[21]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_9 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__4_i_4
       (.I0(A0[20]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_9 [0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__4_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[23]),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[23]),
        .O(register_reg_r2_0_31_18_23_3[3]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__4_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[22]),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[22]),
        .O(register_reg_r2_0_31_18_23_3[2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__4_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[21]),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[21]),
        .O(register_reg_r2_0_31_18_23_3[1]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry__4_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[20]),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[20]),
        .O(register_reg_r2_0_31_18_23_3[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__5_i_1
       (.I0(A0[27]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_10 [3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__5_i_2
       (.I0(A0[26]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_10 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__5_i_3
       (.I0(A0[25]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_10 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__5_i_4
       (.I0(A0[24]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_10 [0]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__5_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[27]),
        .I2(B0[27]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3 [3]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__5_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[26]),
        .I2(B0[26]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3 [2]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__5_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[25]),
        .I2(B0[25]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3 [1]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__5_i_8
       (.I0(\pc_reg[1] ),
        .I1(A0[24]),
        .I2(B0[24]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3 [0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__6_i_1
       (.I0(A0[30]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_11 [2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__6_i_2
       (.I0(A0[29]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_11 [1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry__6_i_3
       (.I0(A0[28]),
        .I1(\pc_reg[1] ),
        .O(\pc[1]_i_2_11 [0]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__6_i_4
       (.I0(\pc_reg[1] ),
        .I1(A0[31]),
        .I2(B0[31]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_0 [3]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__6_i_5
       (.I0(\pc_reg[1] ),
        .I1(A0[30]),
        .I2(B0[30]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_0 [2]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__6_i_6
       (.I0(\pc_reg[1] ),
        .I1(A0[29]),
        .I2(B0[29]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_0 [1]));
  LUT4 #(
    .INIT(16'hBB4B)) 
    i__carry__6_i_7
       (.I0(\pc_reg[1] ),
        .I1(A0[28]),
        .I2(B0[28]),
        .I3(ALUresult0_carry__5_0),
        .O(\mem_data_o_reg[31]_i_3_0 [0]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry_i_1
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[6]),
        .I2(ALUresult0_carry__5),
        .I3(douta[6]),
        .I4(JrPC[6]),
        .I5(i__carry_i_17_n_1),
        .O(i__carry_i_17_0[3]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_10
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[7]),
        .I2(ALUresult0_carry__5),
        .I3(douta[7]),
        .O(i__carry_i_10_n_1));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_11
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[5]),
        .I2(ALUresult0_carry__5),
        .I3(douta[5]),
        .O(i__carry_i_11_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry_i_12
       (.I0(B0[4]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[4]),
        .O(\u_ALU_1/B_signed [4]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_13
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[3]),
        .I2(ALUresult0_carry__5),
        .I3(douta[3]),
        .O(i__carry_i_13_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    i__carry_i_14
       (.I0(B0[2]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[2]),
        .O(\u_ALU_1/B_signed [2]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_15
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[0]),
        .I2(ALUresult0_carry__5),
        .I3(douta[0]),
        .O(i__carry_i_15_n_1));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_16
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[1]),
        .I2(ALUresult0_carry__5),
        .I3(douta[1]),
        .O(i__carry_i_16_n_1));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    i__carry_i_17
       (.I0(\pc_reg[1] ),
        .I1(A0[7]),
        .I2(douta[7]),
        .I3(ALUresult0_carry__5),
        .I4(B0[7]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(i__carry_i_17_n_1));
  LUT6 #(
    .INIT(64'h22D222D2DDD222D2)) 
    i__carry_i_18
       (.I0(A0[5]),
        .I1(\pc_reg[1] ),
        .I2(douta[5]),
        .I3(ALUresult0_carry__5),
        .I4(B0[5]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(i__carry_i_18_n_1));
  LUT6 #(
    .INIT(64'h22D222D2DDD222D2)) 
    i__carry_i_19
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .I2(douta[3]),
        .I3(ALUresult0_carry__5),
        .I4(B0[3]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(i__carry_i_19_n_1));
  LUT5 #(
    .INIT(32'h77037717)) 
    i__carry_i_1__0
       (.I0(i__carry_i_9_n_1),
        .I1(i__carry_i_10_n_1),
        .I2(A0[7]),
        .I3(\pc_reg[1] ),
        .I4(A0[6]),
        .O(register_reg_r1_0_31_6_11_0[3]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_1__1
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .O(DI[3]));
  LUT6 #(
    .INIT(64'h000000002F20D0DF)) 
    i__carry_i_2
       (.I0(B0[4]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[4]),
        .I4(JrPC[4]),
        .I5(i__carry_i_18_n_1),
        .O(i__carry_i_17_0[2]));
  LUT6 #(
    .INIT(64'h44B444B4BBB444B4)) 
    i__carry_i_20
       (.I0(\pc_reg[1] ),
        .I1(A0[1]),
        .I2(douta[1]),
        .I3(ALUresult0_carry__5),
        .I4(B0[1]),
        .I5(\ALUresult0_inferred__0/i__carry__3 ),
        .O(i__carry_i_20_n_1));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry_i_2__0
       (.I0(i__carry_i_11_n_1),
        .I1(A0[5]),
        .I2(\pc_reg[1] ),
        .I3(A0[4]),
        .I4(\u_ALU_1/B_signed [4]),
        .O(register_reg_r1_0_31_6_11_0[2]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_2__1
       (.I0(A0[2]),
        .I1(\pc_reg[1] ),
        .O(DI[2]));
  LUT6 #(
    .INIT(64'h000000002F20D0DF)) 
    i__carry_i_3
       (.I0(B0[2]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[2]),
        .I4(JrPC[2]),
        .I5(i__carry_i_19_n_1),
        .O(i__carry_i_17_0[1]));
  LUT5 #(
    .INIT(32'hF1F75151)) 
    i__carry_i_3__0
       (.I0(i__carry_i_13_n_1),
        .I1(A0[3]),
        .I2(\pc_reg[1] ),
        .I3(A0[2]),
        .I4(\u_ALU_1/B_signed [2]),
        .O(register_reg_r1_0_31_6_11_0[1]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_3__1
       (.I0(A0[1]),
        .I1(\pc_reg[1] ),
        .O(DI[1]));
  LUT5 #(
    .INIT(32'h77037717)) 
    i__carry_i_4
       (.I0(i__carry_i_15_n_1),
        .I1(i__carry_i_16_n_1),
        .I2(A0[1]),
        .I3(\pc_reg[1] ),
        .I4(A0[0]),
        .O(register_reg_r1_0_31_6_11_0[0]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry_i_4__0
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[0]),
        .I2(ALUresult0_carry__5),
        .I3(douta[0]),
        .I4(JrPC[0]),
        .I5(i__carry_i_20_n_1),
        .O(i__carry_i_17_0[0]));
  LUT2 #(
    .INIT(4'h2)) 
    i__carry_i_4__1
       (.I0(A0[0]),
        .I1(\pc_reg[1] ),
        .O(DI[0]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry_i_5
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[6]),
        .I2(ALUresult0_carry__5),
        .I3(douta[6]),
        .I4(JrPC[6]),
        .I5(i__carry_i_17_n_1),
        .O(i__carry_i_17_1[3]));
  LUT4 #(
    .INIT(16'hD2DD)) 
    i__carry_i_5__0
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[3]),
        .O(register_reg_r2_0_31_0_5_0[3]));
  LUT6 #(
    .INIT(64'h000000002F20D0DF)) 
    i__carry_i_6
       (.I0(B0[4]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[4]),
        .I4(JrPC[4]),
        .I5(i__carry_i_18_n_1),
        .O(i__carry_i_17_1[2]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry_i_6__0
       (.I0(\pc_reg[1] ),
        .I1(A0[2]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[2]),
        .O(register_reg_r2_0_31_0_5_0[2]));
  LUT6 #(
    .INIT(64'h000000002F20D0DF)) 
    i__carry_i_7
       (.I0(B0[2]),
        .I1(\ALUresult0_inferred__0/i__carry__3 ),
        .I2(ALUresult0_carry__5),
        .I3(douta[2]),
        .I4(JrPC[2]),
        .I5(i__carry_i_19_n_1),
        .O(i__carry_i_17_1[1]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry_i_7__0
       (.I0(\pc_reg[1] ),
        .I1(A0[1]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[1]),
        .O(register_reg_r2_0_31_0_5_0[1]));
  LUT6 #(
    .INIT(64'h000000004F40B0BF)) 
    i__carry_i_8
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[0]),
        .I2(ALUresult0_carry__5),
        .I3(douta[0]),
        .I4(JrPC[0]),
        .I5(i__carry_i_20_n_1),
        .O(i__carry_i_17_1[0]));
  LUT4 #(
    .INIT(16'hB4BB)) 
    i__carry_i_8__0
       (.I0(\pc_reg[1] ),
        .I1(A0[0]),
        .I2(\ALUresult0_inferred__0/i__carry__3 ),
        .I3(B0[0]),
        .O(register_reg_r2_0_31_0_5_0[0]));
  LUT4 #(
    .INIT(16'hB0BF)) 
    i__carry_i_9
       (.I0(\ALUresult0_inferred__0/i__carry__3 ),
        .I1(B0[6]),
        .I2(ALUresult0_carry__5),
        .I3(douta[6]),
        .O(i__carry_i_9_n_1));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \led_port[0][15]_i_1 
       (.I0(\led_port[0][15]_i_3_n_1 ),
        .I1(\switch_data_o[15]_i_3_n_1 ),
        .I2(\led_port[1][15]_i_4_n_1 ),
        .I3(\led_port[1][15]_i_5_n_1 ),
        .I4(\led_port[1][15]_i_6_n_1 ),
        .I5(n_0_131_BUFG_inst_i_7_0),
        .O(n_0_131_BUFG_inst_i_1_1));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \led_port[0][15]_i_2 
       (.I0(\led_port[1][15]_i_7_n_1 ),
        .I1(rst_n_IBUF),
        .I2(\led_port[1][15]_i_5_n_1 ),
        .I3(\led_port[1][15]_i_4_n_1 ),
        .I4(\switch_data_o[15]_i_3_n_1 ),
        .I5(\led_port[0][15]_i_3_n_1 ),
        .O(rst_n));
  LUT6 #(
    .INIT(64'h00000F0000000E00)) 
    \led_port[0][15]_i_3 
       (.I0(\switch_data_o[15]_i_7_n_1 ),
        .I1(\mem_addr_o_reg[2]_i_5 ),
        .I2(n_0_131_BUFG_inst_i_7_n_1),
        .I3(\switch_data_o[15]_i_8_n_1 ),
        .I4(n_0_131_BUFG_inst_i_2_n_1),
        .I5(\mem_addr_o_reg[3]_i_4 ),
        .O(\led_port[0][15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \led_port[1][15]_i_1 
       (.I0(\led_port[1][15]_i_3_n_1 ),
        .I1(\switch_data_o[15]_i_3_n_1 ),
        .I2(\led_port[1][15]_i_4_n_1 ),
        .I3(\led_port[1][15]_i_5_n_1 ),
        .I4(\led_port[1][15]_i_6_n_1 ),
        .I5(n_0_131_BUFG_inst_i_7_0),
        .O(n_0_131_BUFG_inst_i_1_0));
  LUT6 #(
    .INIT(64'h0000000000000200)) 
    \led_port[1][15]_i_2 
       (.I0(\led_port[1][15]_i_7_n_1 ),
        .I1(rst_n_IBUF),
        .I2(\led_port[1][15]_i_5_n_1 ),
        .I3(\led_port[1][15]_i_4_n_1 ),
        .I4(\switch_data_o[15]_i_3_n_1 ),
        .I5(\led_port[1][15]_i_3_n_1 ),
        .O(led_port));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFEFFFFF)) 
    \led_port[1][15]_i_3 
       (.I0(\mem_addr_o_reg[2]_i_5 ),
        .I1(\mem_addr_o_reg[3]_i_4 ),
        .I2(\switch_data_o[15]_i_7_n_1 ),
        .I3(n_0_131_BUFG_inst_i_2_n_1),
        .I4(\switch_data_o[15]_i_8_n_1 ),
        .I5(n_0_131_BUFG_inst_i_7_n_1),
        .O(\led_port[1][15]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h00000020)) 
    \led_port[1][15]_i_4 
       (.I0(\mem_addr_o_reg[6]_i_5 ),
        .I1(n_0_131_BUFG_inst_i_2_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_7_n_1),
        .I4(ALUresult0_carry__1),
        .O(\led_port[1][15]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFBFFFFF)) 
    \led_port[1][15]_i_5 
       (.I0(\mem_addr_o_reg[4]_i_4 ),
        .I1(douta[29]),
        .I2(\led_port_reg[0][15] ),
        .I3(n_0_131_BUFG_inst_i_2_n_1),
        .I4(\switch_data_o[15]_i_8_n_1 ),
        .I5(n_0_131_BUFG_inst_i_7_n_1),
        .O(\led_port[1][15]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFEFFFFF)) 
    \led_port[1][15]_i_6 
       (.I0(rst_n_IBUF),
        .I1(n_0_131_BUFG_inst_i_2_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_7_n_1),
        .I4(\mem_addr_o_reg[5]_i_5 ),
        .O(\led_port[1][15]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'h0020)) 
    \led_port[1][15]_i_7 
       (.I0(\mem_addr_o_reg[5]_i_5 ),
        .I1(n_0_131_BUFG_inst_i_7_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_2_n_1),
        .O(\led_port[1][15]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFAFAF300FAFAF3F3)) 
    \mem_addr_o_reg[10]_i_10 
       (.I0(i__carry__2_i_9_n_1),
        .I1(\mem_data_o_reg[23]_i_2_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(cpu_data_i[8]),
        .O(\mem_addr_o_reg[10]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_addr_o_reg[10]_i_11 
       (.I0(B0[16]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[24]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[10]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFAFAF300FAFAF3F3)) 
    \mem_addr_o_reg[10]_i_12 
       (.I0(\mem_addr_o_reg[11]_i_19_n_1 ),
        .I1(\mem_data_o_reg[23]_i_2_0 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(cpu_data_i[6]),
        .O(\mem_addr_o_reg[10]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[10]_i_13 
       (.I0(\mem_addr_o_reg[7]_i_15_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_16_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_17_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_27_n_1 ),
        .O(\mem_addr_o_reg[10]_i_13_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[10]_i_14 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[26]),
        .O(\mem_addr_o_reg[10]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h03FF030303030302)) 
    \mem_addr_o_reg[10]_i_2 
       (.I0(\mem_addr_o_reg[10]_i_5_n_1 ),
        .I1(douta[29]),
        .I2(douta[31]),
        .I3(douta[26]),
        .I4(douta[27]),
        .I5(douta[28]),
        .O(\bbstub_douta[28] ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \mem_addr_o_reg[10]_i_3 
       (.I0(\mem_addr_o_reg[10]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[10]_i_7_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_6_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[11]_i_2_2 ));
  LUT6 #(
    .INIT(64'hAEEFEBBAAAAAAAAA)) 
    \mem_addr_o_reg[10]_i_4 
       (.I0(\mem_addr_o_reg[10]_i_8_n_1 ),
        .I1(JrPC[10]),
        .I2(i__carry__0_i_13_n_1),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .I5(\mem_addr_o_reg[15]_i_13_1 ),
        .O(\mem_addr_o_reg[14]_i_3_0 ));
  LUT6 #(
    .INIT(64'hEFFCFCFFEFFFFCFF)) 
    \mem_addr_o_reg[10]_i_5 
       (.I0(douta[2]),
        .I1(douta[4]),
        .I2(douta[3]),
        .I3(douta[5]),
        .I4(douta[1]),
        .I5(douta[0]),
        .O(\mem_addr_o_reg[10]_i_5_n_1 ));
  LUT4 #(
    .INIT(16'h3500)) 
    \mem_addr_o_reg[10]_i_6 
       (.I0(\mem_addr_o_reg[11]_i_15_n_1 ),
        .I1(\mem_addr_o_reg[9]_i_6_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[10]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFAFC0CFA0A0C0CF)) 
    \mem_addr_o_reg[10]_i_7 
       (.I0(\mem_addr_o_reg[10]_i_9_n_1 ),
        .I1(\mem_addr_o_reg[10]_i_10_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[10]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_12_n_1 ),
        .O(\mem_addr_o_reg[10]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[10]_i_8 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_13_n_1 ),
        .O(\mem_addr_o_reg[10]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFAFAF300FAFAF3F3)) 
    \mem_addr_o_reg[10]_i_9 
       (.I0(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I1(\mem_data_o_reg[23]_i_2_14 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_13 ),
        .O(\mem_addr_o_reg[10]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \mem_addr_o_reg[11]_i_1 
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[11]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_4_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\mem_addr_o_reg[11] ),
        .O(\mem_addr_o_reg[11]_i_5 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_addr_o_reg[11]_i_10 
       (.I0(\mem_addr_o_reg[11]_i_17_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_27_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_26_n_1 ),
        .O(\mem_addr_o_reg[11]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h57F70151A959FEAE)) 
    \mem_addr_o_reg[11]_i_11 
       (.I0(JrPC[11]),
        .I1(douta[11]),
        .I2(ALUresult0_carry__5),
        .I3(\mem_data_o_reg[23]_i_2_4 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_10 ));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFF0DFF)) 
    \mem_addr_o_reg[11]_i_12 
       (.I0(\mem_data_o_reg[23]_i_2_6 ),
        .I1(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_10 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_3 ),
        .O(\mem_addr_o_reg[11]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFF0DFF)) 
    \mem_addr_o_reg[11]_i_13 
       (.I0(cpu_data_i[0]),
        .I1(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_4 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[3]),
        .O(\mem_addr_o_reg[11]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFF0DFF)) 
    \mem_addr_o_reg[11]_i_14 
       (.I0(\mem_data_o_reg[23]_i_2_7 ),
        .I1(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_12 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[1]),
        .O(\mem_addr_o_reg[11]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[11]_i_15 
       (.I0(\mem_addr_o_reg[7]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_25_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_24_n_1 ),
        .O(\mem_addr_o_reg[11]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hCFC05050CFC05F5F)) 
    \mem_addr_o_reg[11]_i_16 
       (.I0(cpu_data_i[5]),
        .I1(i__carry__2_i_10_n_1),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_4 ),
        .O(\mem_addr_o_reg[11]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[11]_i_17 
       (.I0(i__carry__2_i_10_n_1),
        .I1(cpu_data_i[6]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_19_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_0 ),
        .O(\mem_addr_o_reg[11]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[11]_i_18 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[27]),
        .O(\mem_addr_o_reg[11]_i_18_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[11]_i_19 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[28]),
        .O(\mem_addr_o_reg[11]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr_o_reg[11]_i_2 
       (.I0(\mem_addr_o_reg[15]_i_13_n_1 ),
        .I1(\bbstub_douta[28] ),
        .O(\mem_addr_o_reg[11]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h0000DD0D)) 
    \mem_addr_o_reg[11]_i_3 
       (.I0(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[11]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_7_n_1 ),
        .I4(\mem_addr_o_reg[11]_i_8_n_1 ),
        .O(\mem_addr_o_reg[11]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    \mem_addr_o_reg[11]_i_4 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[11]_i_10_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[11]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[11]_i_6 
       (.I0(\mem_addr_o_reg[13]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_12_n_1 ),
        .O(\mem_addr_o_reg[11]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[11]_i_7 
       (.I0(\mem_addr_o_reg[11]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_14_n_1 ),
        .O(\mem_addr_o_reg[11]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h00001F11)) 
    \mem_addr_o_reg[11]_i_8 
       (.I0(\mem_addr_o_reg[11]_i_15_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[12]_i_6_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\bbstub_douta[30] ),
        .O(\mem_addr_o_reg[11]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[11]_i_9 
       (.I0(\mem_addr_o_reg[11]_i_16_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_22_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_20_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_21_n_1 ),
        .O(\mem_addr_o_reg[11]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \mem_addr_o_reg[12]_i_3 
       (.I0(\mem_addr_o_reg[12]_i_5_n_1 ),
        .I1(\mem_addr_o_reg[12]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[11]_i_2_1 ));
  LUT6 #(
    .INIT(64'hEAFEBEABAAAAAAAA)) 
    \mem_addr_o_reg[12]_i_4 
       (.I0(\mem_addr_o_reg[12]_i_7_n_1 ),
        .I1(JrPC[12]),
        .I2(\u_ALU_1/B_signed [12]),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .I5(\mem_addr_o_reg[15]_i_13_1 ),
        .O(\mem_addr_o_reg[14]_i_3_1 ));
  LUT4 #(
    .INIT(16'h3500)) 
    \mem_addr_o_reg[12]_i_5 
       (.I0(\mem_addr_o_reg[13]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[11]_i_7_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[12]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hCFC05F5FCFC05050)) 
    \mem_addr_o_reg[12]_i_6 
       (.I0(\mem_addr_o_reg[10]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[10]_i_12_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[10]_i_10_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_36_n_1 ),
        .O(\mem_addr_o_reg[12]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[12]_i_7 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_10_n_1 ),
        .O(\mem_addr_o_reg[12]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'h2020202220202020)) 
    \mem_addr_o_reg[13]_i_10 
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[13]_i_19_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_21_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_20_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_19_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_18_n_1 ),
        .O(\mem_addr_o_reg[13]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[13]_i_11 
       (.I0(\mem_addr_o_reg[13]_i_20_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_21_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_22_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_22_n_1 ),
        .O(\mem_addr_o_reg[13]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[13]_i_12 
       (.I0(\mem_addr_o_reg[13]_i_23_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_24_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_25_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_24_n_1 ),
        .O(\mem_addr_o_reg[13]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[13]_i_13 
       (.I0(B0[5]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[13]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[13]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[13]_i_14 
       (.I0(B0[1]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[9]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[13]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[13]_i_15 
       (.I0(B0[3]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[11]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[13]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'hFEFF)) 
    \mem_addr_o_reg[13]_i_16 
       (.I0(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[7]),
        .O(\mem_addr_o_reg[13]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hD0DDFFFFD0DD0000)) 
    \mem_addr_o_reg[13]_i_17 
       (.I0(\mem_data_o_reg[23]_i_2_3 ),
        .I1(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_0 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_34_n_1 ),
        .O(\mem_addr_o_reg[13]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'hDDFF0D00DDFF0DFF)) 
    \mem_addr_o_reg[13]_i_18 
       (.I0(\mem_data_o_reg[23]_i_2_2 ),
        .I1(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_14 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[2]),
        .O(\mem_addr_o_reg[13]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'h7747)) 
    \mem_addr_o_reg[13]_i_19 
       (.I0(douta[6]),
        .I1(\mem_addr_o_reg[14]_i_21_n_1 ),
        .I2(A0[0]),
        .I3(\pc_reg[1] ),
        .O(\mem_addr_o_reg[13]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[13]_i_20 
       (.I0(i__carry__2_i_10_n_1),
        .I1(cpu_data_i[7]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_26_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_5 ),
        .O(\mem_addr_o_reg[13]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F44FFFF0F77)) 
    \mem_addr_o_reg[13]_i_21 
       (.I0(B0[17]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[25]),
        .O(\mem_addr_o_reg[13]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hFF00FFFFFF1DFF1D)) 
    \mem_addr_o_reg[13]_i_22 
       (.I0(B0[27]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[19]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(B0[31]),
        .I5(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[13]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_addr_o_reg[13]_i_23 
       (.I0(B0[21]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[29]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[13]),
        .O(\mem_addr_o_reg[13]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB0FFBB)) 
    \mem_addr_o_reg[13]_i_24 
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[25]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[17]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[13]_i_24_n_1 ));
  LUT6 #(
    .INIT(64'hFCFCF500FCFCF5F5)) 
    \mem_addr_o_reg[13]_i_25 
       (.I0(cpu_data_i[4]),
        .I1(i__carry__2_i_10_n_1),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_8 ),
        .O(\mem_addr_o_reg[13]_i_25_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[13]_i_26 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[29]),
        .O(\mem_addr_o_reg[13]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    \mem_addr_o_reg[13]_i_3 
       (.I0(\mem_addr_o_reg[13]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_7_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[11]_i_2_0 ));
  LUT6 #(
    .INIT(64'h57F70151A959FEAE)) 
    \mem_addr_o_reg[13]_i_4 
       (.I0(JrPC[13]),
        .I1(douta[13]),
        .I2(ALUresult0_carry__5),
        .I3(\mem_data_o_reg[23]_i_2_5 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_11 ));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    \mem_addr_o_reg[13]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_15_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[14]_i_12_0 ));
  LUT5 #(
    .INIT(32'h00001F11)) 
    \mem_addr_o_reg[13]_i_6 
       (.I0(\mem_addr_o_reg[13]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_16_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\bbstub_douta[30] ),
        .O(\mem_addr_o_reg[13]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[13]_i_7 
       (.I0(\mem_addr_o_reg[13]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_15_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_16_n_1 ),
        .O(\mem_addr_o_reg[13]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_addr_o_reg[13]_i_8 
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .O(\mem_addr_o_reg[13]_i_8_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[13]_i_9 
       (.I0(\mem_addr_o_reg[13]_i_17_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_18_n_1 ),
        .O(\mem_addr_o_reg[13]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \mem_addr_o_reg[14]_i_1 
       (.I0(\mem_addr_o_reg[14]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_1 ),
        .I2(\mem_addr_o_reg[14]_i_4_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_5_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_13_0 ),
        .I5(\mem_addr_o_reg[14] ),
        .O(\mem_addr_o_reg[14]_i_7 ));
  LUT5 #(
    .INIT(32'h00000008)) 
    \mem_addr_o_reg[14]_i_10 
       (.I0(\bbstub_douta[30] ),
        .I1(\bbstub_douta[27]_0 ),
        .I2(\mem_addr_o_reg[14]_i_17_n_1 ),
        .I3(\bbstub_douta[28] ),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .O(\mem_addr_o_reg[14]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000022222202)) 
    \mem_addr_o_reg[14]_i_11 
       (.I0(B0[31]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_19_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_20_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_21_n_1 ),
        .O(\mem_addr_o_reg[14]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF020000000200)) 
    \mem_addr_o_reg[14]_i_12 
       (.I0(\mem_addr_o_reg[14]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_19_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_20_n_1 ),
        .I3(JrPC[0]),
        .I4(\mem_addr_o_reg[14]_i_21_n_1 ),
        .I5(douta[6]),
        .O(\mem_addr_o_reg[14]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h88008800B8FFB800)) 
    \mem_addr_o_reg[14]_i_13 
       (.I0(\mem_addr_o_reg[14]_i_22_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_24_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_16_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_25_n_1 ),
        .O(\mem_addr_o_reg[14]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFD0000FFFD)) 
    \mem_addr_o_reg[14]_i_14 
       (.I0(\mem_addr_o_reg[14]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_19_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_20_n_1 ),
        .I3(JrPC[0]),
        .I4(\mem_addr_o_reg[14]_i_21_n_1 ),
        .I5(douta[6]),
        .O(\mem_addr_o_reg[14]_i_14_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_addr_o_reg[14]_i_15 
       (.I0(\mem_addr_o_reg[14]_i_26_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_27_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_28_n_1 ),
        .O(\mem_addr_o_reg[14]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hA0A0C0CFAFAFC0CF)) 
    \mem_addr_o_reg[14]_i_16 
       (.I0(\mem_addr_o_reg[10]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_35_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_11_n_1 ),
        .O(\mem_addr_o_reg[14]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'hF8FAFAFA)) 
    \mem_addr_o_reg[14]_i_17 
       (.I0(douta[31]),
        .I1(douta[28]),
        .I2(douta[30]),
        .I3(douta[26]),
        .I4(douta[27]),
        .O(\mem_addr_o_reg[14]_i_17_n_1 ));
  LUT6 #(
    .INIT(64'h000000000000CCCD)) 
    \mem_addr_o_reg[14]_i_18 
       (.I0(A0[26]),
        .I1(\pc_reg[1] ),
        .I2(A0[24]),
        .I3(A0[5]),
        .I4(\mem_addr_o_reg[14]_i_29_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_30_n_1 ),
        .O(\mem_addr_o_reg[14]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \mem_addr_o_reg[14]_i_19 
       (.I0(A0[31]),
        .I1(\pc_reg[1] ),
        .I2(A0[22]),
        .I3(A0[15]),
        .I4(A0[13]),
        .I5(\mem_addr_o_reg[14]_i_31_n_1 ),
        .O(\mem_addr_o_reg[14]_i_19_n_1 ));
  LUT4 #(
    .INIT(16'h15FF)) 
    \mem_addr_o_reg[14]_i_2 
       (.I0(\mem_addr_o_reg[14]_i_8_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_7_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[14]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF33333332)) 
    \mem_addr_o_reg[14]_i_20 
       (.I0(A0[19]),
        .I1(\pc_reg[1] ),
        .I2(A0[9]),
        .I3(A0[28]),
        .I4(A0[27]),
        .I5(\mem_addr_o_reg[14]_i_32_n_1 ),
        .O(\mem_addr_o_reg[14]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000045)) 
    \mem_addr_o_reg[14]_i_21 
       (.I0(douta[2]),
        .I1(douta[1]),
        .I2(douta[0]),
        .I3(\mem_addr_o_reg[14]_i_33_n_1 ),
        .I4(\bbstub_douta[27]_1 ),
        .I5(\mem_addr_o_reg[14]_i_34_n_1 ),
        .O(\mem_addr_o_reg[14]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F44FFFF0F77)) 
    \mem_addr_o_reg[14]_i_22 
       (.I0(B0[15]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[23]),
        .O(\mem_addr_o_reg[14]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'hFFF70004FFF7FFF7)) 
    \mem_addr_o_reg[14]_i_23 
       (.I0(douta[8]),
        .I1(\mem_addr_o_reg[14]_i_37_n_1 ),
        .I2(\bbstub_douta[27]_1 ),
        .I3(\mem_addr_o_reg[14]_i_34_n_1 ),
        .I4(\pc_reg[1] ),
        .I5(A0[2]),
        .O(\mem_addr_o_reg[14]_i_23_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFF47)) 
    \mem_addr_o_reg[14]_i_24 
       (.I0(B0[19]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[27]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[14]_i_24_n_1 ));
  LUT3 #(
    .INIT(8'h08)) 
    \mem_addr_o_reg[14]_i_25 
       (.I0(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I1(B0[31]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[14]_i_25_n_1 ));
  LUT4 #(
    .INIT(16'hF202)) 
    \mem_addr_o_reg[14]_i_26 
       (.I0(\mem_addr_o_reg[15]_i_36_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_25_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_16_n_1 ),
        .O(\mem_addr_o_reg[14]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F44FFFF0F77)) 
    \mem_addr_o_reg[14]_i_27 
       (.I0(B0[16]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[24]),
        .O(\mem_addr_o_reg[14]_i_27_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0F44FFFF0F77)) 
    \mem_addr_o_reg[14]_i_28 
       (.I0(B0[20]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[28]),
        .O(\mem_addr_o_reg[14]_i_28_n_1 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \mem_addr_o_reg[14]_i_29 
       (.I0(A0[16]),
        .I1(A0[17]),
        .I2(A0[23]),
        .I3(\pc_reg[1] ),
        .I4(A0[29]),
        .O(\mem_addr_o_reg[14]_i_29_n_1 ));
  LUT3 #(
    .INIT(8'h2A)) 
    \mem_addr_o_reg[14]_i_3 
       (.I0(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I1(\bbstub_douta[28] ),
        .I2(\mem_addr_o_reg[15]_i_13_n_1 ),
        .O(\mem_addr_o_reg[15]_i_13_1 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \mem_addr_o_reg[14]_i_30 
       (.I0(A0[25]),
        .I1(A0[30]),
        .I2(A0[6]),
        .I3(\pc_reg[1] ),
        .I4(A0[11]),
        .O(\mem_addr_o_reg[14]_i_30_n_1 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \mem_addr_o_reg[14]_i_31 
       (.I0(A0[7]),
        .I1(A0[8]),
        .I2(A0[18]),
        .I3(\pc_reg[1] ),
        .I4(A0[20]),
        .O(\mem_addr_o_reg[14]_i_31_n_1 ));
  LUT5 #(
    .INIT(32'h00FF00FE)) 
    \mem_addr_o_reg[14]_i_32 
       (.I0(A0[12]),
        .I1(A0[14]),
        .I2(A0[10]),
        .I3(\pc_reg[1] ),
        .I4(A0[21]),
        .O(\mem_addr_o_reg[14]_i_32_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr_o_reg[14]_i_33 
       (.I0(douta[26]),
        .I1(douta[31]),
        .O(\mem_addr_o_reg[14]_i_33_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \mem_addr_o_reg[14]_i_34 
       (.I0(douta[3]),
        .I1(douta[4]),
        .I2(douta[5]),
        .O(\mem_addr_o_reg[14]_i_34_n_1 ));
  LUT6 #(
    .INIT(64'hFFF70004FFF7FFF7)) 
    \mem_addr_o_reg[14]_i_35 
       (.I0(douta[9]),
        .I1(\mem_addr_o_reg[14]_i_37_n_1 ),
        .I2(\bbstub_douta[27]_1 ),
        .I3(\mem_addr_o_reg[14]_i_34_n_1 ),
        .I4(\pc_reg[1] ),
        .I5(A0[3]),
        .O(\mem_addr_o_reg[14]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \mem_addr_o_reg[14]_i_36 
       (.I0(douta[10]),
        .I1(\mem_addr_o_reg[14]_i_37_n_1 ),
        .I2(\bbstub_douta[27]_1 ),
        .I3(\mem_addr_o_reg[14]_i_34_n_1 ),
        .I4(A0[4]),
        .I5(\pc_reg[1] ),
        .O(\mem_addr_o_reg[14]_i_36_n_1 ));
  LUT5 #(
    .INIT(32'h00001101)) 
    \mem_addr_o_reg[14]_i_37 
       (.I0(douta[31]),
        .I1(douta[26]),
        .I2(douta[0]),
        .I3(douta[1]),
        .I4(douta[2]),
        .O(\mem_addr_o_reg[14]_i_37_n_1 ));
  LUT6 #(
    .INIT(64'h57F70151A959FEAE)) 
    \mem_addr_o_reg[14]_i_4 
       (.I0(JrPC[14]),
        .I1(douta[14]),
        .I2(ALUresult0_carry__5),
        .I3(\mem_data_o_reg[23]_i_2_1 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[14]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h88A888A888A8AAAA)) 
    \mem_addr_o_reg[14]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_13_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_15_n_1 ),
        .O(\mem_addr_o_reg[14]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h7)) 
    \mem_addr_o_reg[14]_i_6 
       (.I0(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_n_1 ),
        .O(\mem_addr_o_reg[15]_i_13_0 ));
  LUT6 #(
    .INIT(64'h01310131F1F10131)) 
    \mem_addr_o_reg[14]_i_8 
       (.I0(\mem_addr_o_reg[14]_i_16_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(\mem_addr_o_reg[15]_i_20_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_7_n_1 ),
        .O(\mem_addr_o_reg[14]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_addr_o_reg[14]_i_9 
       (.I0(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I1(\bbstub_douta[30] ),
        .O(\mem_addr_o_reg[14]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hEFEEFFFFEFEEEFEE)) 
    \mem_addr_o_reg[15]_i_1 
       (.I0(\mem_addr_o_reg[15]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[10]_i_2_1 ),
        .I3(\mem_addr_o_reg[15] [2]),
        .I4(\mem_addr_o_reg[10]_i_2_2 ),
        .I5(\mem_addr_o_reg[15]_0 [2]),
        .O(ALUresult0_carry__2));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_addr_o_reg[15]_i_10 
       (.I0(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_n_1 ),
        .O(\mem_addr_o_reg[15]_i_13_2 ));
  LUT6 #(
    .INIT(64'h0000000000080F0F)) 
    \mem_addr_o_reg[15]_i_11 
       (.I0(douta[27]),
        .I1(douta[26]),
        .I2(douta[30]),
        .I3(douta[28]),
        .I4(douta[31]),
        .I5(\bbstub_douta[28] ),
        .O(\mem_addr_o_reg[10]_i_2_0 ));
  LUT5 #(
    .INIT(32'h44444544)) 
    \mem_addr_o_reg[15]_i_12 
       (.I0(douta[26]),
        .I1(\mem_addr_o_reg[15]_i_22_n_1 ),
        .I2(douta[31]),
        .I3(douta[29]),
        .I4(douta[30]),
        .O(\bbstub_douta[30] ));
  LUT6 #(
    .INIT(64'h0000000000080F0F)) 
    \mem_addr_o_reg[15]_i_13 
       (.I0(douta[27]),
        .I1(douta[26]),
        .I2(douta[30]),
        .I3(douta[28]),
        .I4(douta[31]),
        .I5(\bbstub_douta[27]_0 ),
        .O(\mem_addr_o_reg[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0000000004100055)) 
    \mem_addr_o_reg[15]_i_14 
       (.I0(\mem_addr_o_reg[15]_i_24_n_1 ),
        .I1(douta[26]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[27]),
        .I5(douta[30]),
        .O(\mem_addr_o_reg[15]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_addr_o_reg[15]_i_15 
       (.I0(\mem_addr_o_reg[15]_i_21_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_25_n_1 ),
        .O(\mem_addr_o_reg[15]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    \mem_addr_o_reg[15]_i_16 
       (.I0(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_26_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_11 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_27_n_1 ),
        .O(\mem_addr_o_reg[15]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    \mem_addr_o_reg[15]_i_17 
       (.I0(\mem_addr_o_reg[15]_i_28_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_8 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_24_n_1 ),
        .O(\mem_addr_o_reg[15]_i_17_n_1 ));
  LUT4 #(
    .INIT(16'h7477)) 
    \mem_addr_o_reg[15]_i_18 
       (.I0(douta[7]),
        .I1(\mem_addr_o_reg[14]_i_21_n_1 ),
        .I2(\pc_reg[1] ),
        .I3(A0[1]),
        .O(\mem_addr_o_reg[15]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0F000FFF55335533)) 
    \mem_addr_o_reg[15]_i_19 
       (.I0(\mem_addr_o_reg[13]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_30_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_15_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\mem_addr_o_reg[15]_i_19_n_1 ));
  LUT6 #(
    .INIT(64'h88A8AAAA88888888)) 
    \mem_addr_o_reg[15]_i_2 
       (.I0(\mem_addr_o_reg[15]_i_13_0 ),
        .I1(\mem_addr_o_reg[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_7_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_9_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[15]_i_20 
       (.I0(\mem_addr_o_reg[15]_i_31_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_32_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_33_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_34_n_1 ),
        .O(\mem_addr_o_reg[15]_i_20_n_1 ));
  LUT6 #(
    .INIT(64'h3F305F5F3F305050)) 
    \mem_addr_o_reg[15]_i_21 
       (.I0(\mem_addr_o_reg[15]_i_35_n_1 ),
        .I1(\mem_addr_o_reg[10]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_36_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_37_n_1 ),
        .O(\mem_addr_o_reg[15]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'h0101000002220303)) 
    \mem_addr_o_reg[15]_i_22 
       (.I0(douta[5]),
        .I1(\mem_addr_o_reg[15]_i_38_n_1 ),
        .I2(douta[3]),
        .I3(douta[2]),
        .I4(douta[1]),
        .I5(douta[0]),
        .O(\mem_addr_o_reg[15]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h0F000F0F0F00000B)) 
    \mem_addr_o_reg[15]_i_23 
       (.I0(douta[26]),
        .I1(\mem_addr_o_reg[15]_i_39_n_1 ),
        .I2(douta[31]),
        .I3(douta[28]),
        .I4(douta[29]),
        .I5(douta[27]),
        .O(\bbstub_douta[27]_0 ));
  LUT6 #(
    .INIT(64'h00000000FF0000FE)) 
    \mem_addr_o_reg[15]_i_24 
       (.I0(\mem_addr_o_reg[15]_i_40_n_1 ),
        .I1(douta[26]),
        .I2(douta[3]),
        .I3(douta[27]),
        .I4(douta[28]),
        .I5(douta[29]),
        .O(\mem_addr_o_reg[15]_i_24_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr_o_reg[15]_i_25 
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[15]_i_25_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[15]_i_26 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[25]),
        .O(\mem_addr_o_reg[15]_i_26_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB0FFBB)) 
    \mem_addr_o_reg[15]_i_27 
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[29]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[21]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_27_n_1 ));
  LUT4 #(
    .INIT(16'hCFDD)) 
    \mem_addr_o_reg[15]_i_28 
       (.I0(B0[15]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[15]_i_28_n_1 ));
  LUT6 #(
    .INIT(64'h00080008FFFB0008)) 
    \mem_addr_o_reg[15]_i_29 
       (.I0(douta[9]),
        .I1(\mem_addr_o_reg[14]_i_37_n_1 ),
        .I2(\bbstub_douta[27]_1 ),
        .I3(\mem_addr_o_reg[14]_i_34_n_1 ),
        .I4(A0[3]),
        .I5(\pc_reg[1] ),
        .O(\mem_addr_o_reg[15]_i_29_n_1 ));
  LUT6 #(
    .INIT(64'h2802280288282802)) 
    \mem_addr_o_reg[15]_i_3 
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(\u_ALU_1/B_signed [15]),
        .I4(A0[15]),
        .I5(\pc_reg[1] ),
        .O(\mem_addr_o_reg[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[15]_i_30 
       (.I0(B0[7]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[15]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_30_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[15]_i_31 
       (.I0(B0[6]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[14]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_31_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[15]_i_32 
       (.I0(B0[2]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[10]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_32_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[15]_i_33 
       (.I0(B0[4]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[12]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_33_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFD0FFDD)) 
    \mem_addr_o_reg[15]_i_34 
       (.I0(B0[0]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[8]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_34_n_1 ));
  LUT5 #(
    .INIT(32'h000000B8)) 
    \mem_addr_o_reg[15]_i_35 
       (.I0(B0[20]),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(B0[28]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[15]_i_35_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB0FFBB)) 
    \mem_addr_o_reg[15]_i_36 
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[26]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[18]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_36_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFB0FFBB)) 
    \mem_addr_o_reg[15]_i_37 
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[30]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[22]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[15]_i_37_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \mem_addr_o_reg[15]_i_38 
       (.I0(douta[4]),
        .I1(douta[27]),
        .I2(douta[28]),
        .I3(douta[30]),
        .I4(douta[31]),
        .O(\mem_addr_o_reg[15]_i_38_n_1 ));
  LUT6 #(
    .INIT(64'h000001010C000D0D)) 
    \mem_addr_o_reg[15]_i_39 
       (.I0(douta[0]),
        .I1(douta[5]),
        .I2(douta[4]),
        .I3(douta[1]),
        .I4(douta[3]),
        .I5(douta[2]),
        .O(\mem_addr_o_reg[15]_i_39_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \mem_addr_o_reg[15]_i_4 
       (.I0(\mem_addr_o_reg[15]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I2(\bbstub_douta[28] ),
        .O(\mem_addr_o_reg[10]_i_2_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[15]_i_40 
       (.I0(douta[4]),
        .I1(douta[5]),
        .O(\mem_addr_o_reg[15]_i_40_n_1 ));
  LUT3 #(
    .INIT(8'hF7)) 
    \mem_addr_o_reg[15]_i_5 
       (.I0(\mem_addr_o_reg[15]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I2(\bbstub_douta[28] ),
        .O(\mem_addr_o_reg[10]_i_2_2 ));
  LUT6 #(
    .INIT(64'hAA20AA20AA20AAAA)) 
    \mem_addr_o_reg[15]_i_6 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_15_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_13_n_1 ),
        .O(\mem_addr_o_reg[15]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'h35)) 
    \mem_addr_o_reg[15]_i_7 
       (.I0(\mem_addr_o_reg[15]_i_16_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_17_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\mem_addr_o_reg[15]_i_7_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr_o_reg[15]_i_8 
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .O(\mem_addr_o_reg[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h7777077777070707)) 
    \mem_addr_o_reg[15]_i_9 
       (.I0(\mem_addr_o_reg[15]_i_19_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[15]_i_20_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_21_n_1 ),
        .O(\mem_addr_o_reg[15]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF5D0000)) 
    \mem_addr_o_reg[2]_i_1 
       (.I0(\mem_addr_o_reg[2]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_1 ),
        .I2(\mem_addr_o_reg[2]_i_3_n_1 ),
        .I3(\mem_addr_o_reg[2]_i_4_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_13_0 ),
        .I5(\switch_data_o_reg[8] ),
        .O(\mem_addr_o_reg[2]_i_5 ));
  LUT2 #(
    .INIT(4'h8)) 
    \mem_addr_o_reg[2]_i_10 
       (.I0(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .O(\mem_addr_o_reg[2]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h303020203F3F2F20)) 
    \mem_addr_o_reg[2]_i_11 
       (.I0(\mem_addr_o_reg[8]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[2]_i_13_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[6]_i_13_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_addr_o_reg[5]_i_13_n_1 ),
        .O(\mem_addr_o_reg[2]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hBBB88888BBB8BBB8)) 
    \mem_addr_o_reg[2]_i_12 
       (.I0(\mem_addr_o_reg[4]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[8]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_9 ),
        .O(\mem_addr_o_reg[2]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h00000000F0440044)) 
    \mem_addr_o_reg[2]_i_13 
       (.I0(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I1(B0[2]),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[18]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[2]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \mem_addr_o_reg[2]_i_2 
       (.I0(\mem_addr_o_reg[2]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_7_n_1 ),
        .I3(\mem_addr_o_reg[2]_i_8_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[2]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h1DFF001DE21DFFE2)) 
    \mem_addr_o_reg[2]_i_3 
       (.I0(douta[2]),
        .I1(ALUresult0_carry__5),
        .I2(\mem_data_o_reg[23]_i_2_2 ),
        .I3(JrPC[2]),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[2]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[2]_i_4 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[3]_i_7_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[2]_i_9_n_1 ),
        .O(\mem_addr_o_reg[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h3000555500000000)) 
    \mem_addr_o_reg[2]_i_6 
       (.I0(\mem_addr_o_reg[3]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_7 ),
        .I3(\mem_addr_o_reg[2]_i_10_n_1 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[2]_i_6_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[2]_i_7 
       (.I0(\mem_addr_o_reg[2]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_12_n_1 ),
        .O(\mem_addr_o_reg[2]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF73FF7F)) 
    \mem_addr_o_reg[2]_i_8 
       (.I0(B0[2]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(ALUresult0_carry__5_0),
        .I4(B0[0]),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(\mem_addr_o_reg[2]_i_8_n_1 ));
  LUT5 #(
    .INIT(32'hFF00B8B8)) 
    \mem_addr_o_reg[2]_i_9 
       (.I0(\mem_addr_o_reg[4]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_14_n_1 ),
        .I3(\mem_addr_o_reg[2]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\mem_addr_o_reg[2]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \mem_addr_o_reg[3]_i_1 
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[3]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[3]_i_3_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\switch_data_o_reg[8]_0 ),
        .O(\mem_addr_o_reg[3]_i_4 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[3]_i_10 
       (.I0(B0[27]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[11]),
        .O(\mem_addr_o_reg[3]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h00000000F0440044)) 
    \mem_addr_o_reg[3]_i_11 
       (.I0(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I1(B0[3]),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[19]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[3]_i_11_n_1 ));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \mem_addr_o_reg[3]_i_2 
       (.I0(\mem_addr_o_reg[3]_i_5_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I2(\mem_addr_o_reg[4]_i_6_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I4(\mem_addr_o_reg[3]_i_6_n_1 ),
        .O(\mem_addr_o_reg[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[3]_i_3 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[4]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[3]_i_7_n_1 ),
        .O(\mem_addr_o_reg[3]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hDDFFD0FF)) 
    \mem_addr_o_reg[3]_i_5 
       (.I0(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[2]_i_8_n_1 ),
        .I2(\mem_addr_o_reg[4]_i_11_n_1 ),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .O(\mem_addr_o_reg[3]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_addr_o_reg[3]_i_6 
       (.I0(\mem_addr_o_reg[3]_i_9_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[5]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[5]_i_12_n_1 ),
        .O(\mem_addr_o_reg[3]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8BBB888)) 
    \mem_addr_o_reg[3]_i_7 
       (.I0(\mem_addr_o_reg[3]_i_9_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[5]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_17_n_1 ),
        .O(\mem_addr_o_reg[3]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hFDD0D22F)) 
    \mem_addr_o_reg[3]_i_8 
       (.I0(A0[3]),
        .I1(\pc_reg[1] ),
        .I2(i__carry_i_13_n_1),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_7 ));
  LUT6 #(
    .INIT(64'h303020203F3F2F20)) 
    \mem_addr_o_reg[3]_i_9 
       (.I0(\mem_addr_o_reg[3]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[3]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_28_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_addr_o_reg[6]_i_14_n_1 ),
        .O(\mem_addr_o_reg[3]_i_9_n_1 ));
  LUT4 #(
    .INIT(16'hFFD0)) 
    \mem_addr_o_reg[4]_i_1 
       (.I0(\mem_addr_o_reg[4]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[4]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_13_0 ),
        .I3(\mem_addr_o_reg[4] ),
        .O(\mem_addr_o_reg[4]_i_4 ));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \mem_addr_o_reg[4]_i_10 
       (.I0(\mem_addr_o_reg[5]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[4]_i_14_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[5]_i_12_n_1 ),
        .O(\mem_addr_o_reg[4]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFF73FF7F)) 
    \mem_addr_o_reg[4]_i_11 
       (.I0(B0[3]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(ALUresult0_carry__5_0),
        .I4(B0[1]),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(\mem_addr_o_reg[4]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h3AFA00003AFA3AFA)) 
    \mem_addr_o_reg[4]_i_12 
       (.I0(\mem_addr_o_reg[4]_i_15_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(cpu_data_i[6]),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_3 ),
        .O(\mem_addr_o_reg[4]_i_12_n_1 ));
  LUT5 #(
    .INIT(32'hEEEEE0EE)) 
    \mem_addr_o_reg[4]_i_13 
       (.I0(\mem_addr_o_reg[8]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I3(B0[16]),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[4]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h00F0000000220022)) 
    \mem_addr_o_reg[4]_i_14 
       (.I0(B0[5]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[21]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[4]_i_14_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[4]_i_15 
       (.I0(B0[28]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[12]),
        .O(\mem_addr_o_reg[4]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \mem_addr_o_reg[4]_i_2 
       (.I0(\mem_addr_o_reg[4]_i_5_n_1 ),
        .I1(\mem_addr_o_reg[4]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[4]_i_7_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[4]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[4]_i_3 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[5]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[4]_i_8_n_1 ),
        .O(\mem_addr_o_reg[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00FF474700000000)) 
    \mem_addr_o_reg[4]_i_5 
       (.I0(\mem_addr_o_reg[4]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_11_n_1 ),
        .I3(\mem_addr_o_reg[4]_i_11_n_1 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[4]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[4]_i_6 
       (.I0(\mem_addr_o_reg[4]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[4]_i_13_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[6]_i_10_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_9_n_1 ),
        .O(\mem_addr_o_reg[4]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF530F53FF)) 
    \mem_addr_o_reg[4]_i_7 
       (.I0(\mem_data_o_reg[23]_i_2_3 ),
        .I1(\mem_data_o_reg[23]_i_2_6 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_2 ),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(\mem_addr_o_reg[4]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[4]_i_8 
       (.I0(\mem_addr_o_reg[4]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[6]_i_10_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[7]_i_15_n_1 ),
        .O(\mem_addr_o_reg[4]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'h57F70151A959FEAE)) 
    \mem_addr_o_reg[4]_i_9 
       (.I0(JrPC[4]),
        .I1(douta[4]),
        .I2(ALUresult0_carry__5),
        .I3(\mem_data_o_reg[23]_i_2_3 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_8 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \mem_addr_o_reg[5]_i_1 
       (.I0(\mem_addr_o_reg[5]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[5]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[5]_i_4_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\mem_addr_o_reg[5] ),
        .O(\mem_addr_o_reg[5]_i_5 ));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \mem_addr_o_reg[5]_i_10 
       (.I0(\mem_addr_o_reg[6]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[5]_i_13_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[10]_i_9_n_1 ),
        .O(\mem_addr_o_reg[5]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h3AFA00003AFA3AFA)) 
    \mem_addr_o_reg[5]_i_11 
       (.I0(\mem_addr_o_reg[5]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(cpu_data_i[7]),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[1]),
        .O(\mem_addr_o_reg[5]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_addr_o_reg[5]_i_12 
       (.I0(B0[17]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[25]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[9]),
        .O(\mem_addr_o_reg[5]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h00F0000000220022)) 
    \mem_addr_o_reg[5]_i_13 
       (.I0(B0[6]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[22]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[5]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[5]_i_14 
       (.I0(B0[29]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[13]),
        .O(\mem_addr_o_reg[5]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \mem_addr_o_reg[5]_i_2 
       (.I0(\mem_addr_o_reg[5]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[5]_i_7_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[5]_i_8_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[5]_i_3 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_6_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[5]_i_9_n_1 ),
        .O(\mem_addr_o_reg[5]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0228288802280228)) 
    \mem_addr_o_reg[5]_i_4 
       (.I0(\mem_addr_o_reg[15]_i_13_1 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry_i_11_n_1),
        .I4(\pc_reg[1] ),
        .I5(A0[5]),
        .O(\mem_addr_o_reg[5]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h00FF474700000000)) 
    \mem_addr_o_reg[5]_i_6 
       (.I0(\mem_addr_o_reg[5]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[8]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[4]_i_7_n_1 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[5]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[5]_i_7 
       (.I0(\mem_addr_o_reg[5]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[5]_i_12_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[7]_i_12_n_1 ),
        .O(\mem_addr_o_reg[5]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF530F53FF)) 
    \mem_addr_o_reg[5]_i_8 
       (.I0(cpu_data_i[1]),
        .I1(\mem_data_o_reg[23]_i_2_7 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(cpu_data_i[0]),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(\mem_addr_o_reg[5]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[5]_i_9 
       (.I0(\mem_addr_o_reg[5]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_17_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_16_n_1 ),
        .O(\mem_addr_o_reg[5]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \mem_addr_o_reg[6]_i_1 
       (.I0(\mem_addr_o_reg[6]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[6]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_4_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\switch_data_o_reg[15] ),
        .O(\mem_addr_o_reg[6]_i_5 ));
  LUT6 #(
    .INIT(64'h3AFA00003AFA3AFA)) 
    \mem_addr_o_reg[6]_i_10 
       (.I0(\mem_addr_o_reg[6]_i_13_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(cpu_data_i[8]),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[2]),
        .O(\mem_addr_o_reg[6]_i_10_n_1 ));
  LUT5 #(
    .INIT(32'h0EFF0E00)) 
    \mem_addr_o_reg[6]_i_11 
       (.I0(\mem_addr_o_reg[15]_i_28_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_14_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_12_n_1 ),
        .O(\mem_addr_o_reg[6]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_addr_o_reg[6]_i_12 
       (.I0(B0[4]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[0]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[6]_i_12_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[6]_i_13 
       (.I0(B0[30]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[14]),
        .O(\mem_addr_o_reg[6]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h00F0000000220022)) 
    \mem_addr_o_reg[6]_i_14 
       (.I0(B0[7]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[23]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[6]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'h55DF55DF55DF5555)) 
    \mem_addr_o_reg[6]_i_2 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_9_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[6]_i_6_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_14_n_1 ),
        .O(\mem_addr_o_reg[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    \mem_addr_o_reg[6]_i_3 
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[6]_i_7_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I4(\mem_addr_o_reg[6]_i_9_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_8_n_1 ),
        .O(\mem_addr_o_reg[6]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    \mem_addr_o_reg[6]_i_4 
       (.I0(\mem_addr_o_reg[15]_i_13_1 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry_i_9_n_1),
        .I4(A0[6]),
        .I5(\pc_reg[1] ),
        .O(\mem_addr_o_reg[6]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mem_addr_o_reg[6]_i_6 
       (.I0(\mem_addr_o_reg[7]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_17_n_1 ),
        .I3(\mem_addr_o_reg[6]_i_10_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_15_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\mem_addr_o_reg[6]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h00FF474700000000)) 
    \mem_addr_o_reg[6]_i_7 
       (.I0(\mem_addr_o_reg[6]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_13_n_1 ),
        .I3(\mem_addr_o_reg[5]_i_8_n_1 ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[6]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_addr_o_reg[6]_i_8 
       (.I0(\mem_addr_o_reg[6]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[10]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[8]_i_8_n_1 ),
        .O(\mem_addr_o_reg[6]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_addr_o_reg[6]_i_9 
       (.I0(cpu_data_i[2]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_2 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(\mem_addr_o_reg[6]_i_12_n_1 ),
        .O(\mem_addr_o_reg[6]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFF200)) 
    \mem_addr_o_reg[7]_i_1 
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_3_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\mem_addr_o_reg[7] ),
        .O(\mem_addr_o_reg[7]_i_4 ));
  LUT5 #(
    .INIT(32'hFBB0B44F)) 
    \mem_addr_o_reg[7]_i_10 
       (.I0(\pc_reg[1] ),
        .I1(A0[7]),
        .I2(i__carry_i_10_n_1),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_9 ));
  LUT6 #(
    .INIT(64'h3AFA00003AFA3AFA)) 
    \mem_addr_o_reg[7]_i_11 
       (.I0(\mem_addr_o_reg[15]_i_28_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_8 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(cpu_data_i[3]),
        .O(\mem_addr_o_reg[7]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    \mem_addr_o_reg[7]_i_12 
       (.I0(B0[19]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[27]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[11]),
        .O(\mem_addr_o_reg[7]_i_12_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[7]_i_13 
       (.I0(\mem_addr_o_reg[5]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_23_n_1 ),
        .O(\mem_addr_o_reg[7]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[7]_i_14 
       (.I0(i__carry__2_i_10_n_1),
        .I1(\mem_data_o_reg[23]_i_2_9 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_10 ),
        .O(\mem_addr_o_reg[7]_i_14_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[7]_i_15 
       (.I0(i__carry__2_i_10_n_1),
        .I1(\mem_data_o_reg[23]_i_2_13 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_14 ),
        .O(\mem_addr_o_reg[7]_i_15_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[7]_i_16 
       (.I0(i__carry__2_i_10_n_1),
        .I1(cpu_data_i[8]),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(i__carry__2_i_9_n_1),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_1 ),
        .O(\mem_addr_o_reg[7]_i_16_n_1 ));
  LUT6 #(
    .INIT(64'hAFA03030AFA03F3F)) 
    \mem_addr_o_reg[7]_i_17 
       (.I0(i__carry__2_i_10_n_1),
        .I1(\mem_data_o_reg[23]_i_2_11 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_26_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_12 ),
        .O(\mem_addr_o_reg[7]_i_17_n_1 ));
  LUT2 #(
    .INIT(4'hB)) 
    \mem_addr_o_reg[7]_i_18 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[24]),
        .O(\mem_addr_o_reg[7]_i_18_n_1 ));
  LUT5 #(
    .INIT(32'hA2A200A2)) 
    \mem_addr_o_reg[7]_i_2 
       (.I0(\mem_addr_o_reg[7]_i_5_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I2(\mem_addr_o_reg[8]_i_5_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_7_n_1 ),
        .O(\mem_addr_o_reg[7]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[7]_i_3 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[7]_i_9_n_1 ),
        .O(\mem_addr_o_reg[7]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'hE0FFEEFF)) 
    \mem_addr_o_reg[7]_i_5 
       (.I0(\mem_addr_o_reg[8]_i_7_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[6]_i_9_n_1 ),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[7]_i_5_n_1 ));
  LUT2 #(
    .INIT(4'h1)) 
    \mem_addr_o_reg[7]_i_6 
       (.I0(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I1(\bbstub_douta[30] ),
        .O(\mem_addr_o_reg[7]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hB8FFB800)) 
    \mem_addr_o_reg[7]_i_7 
       (.I0(\mem_addr_o_reg[7]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_13_n_1 ),
        .O(\mem_addr_o_reg[7]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[7]_i_8 
       (.I0(\mem_addr_o_reg[7]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[11]_i_17_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_15_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[7]_i_16_n_1 ),
        .O(\mem_addr_o_reg[7]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    \mem_addr_o_reg[7]_i_9 
       (.I0(\mem_addr_o_reg[7]_i_17_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_20_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_11_n_1 ),
        .I4(\mem_addr_o_reg[11]_i_16_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\mem_addr_o_reg[7]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hDDDDF0FFDDDDF000)) 
    \mem_addr_o_reg[8]_i_1 
       (.I0(\mem_addr_o_reg[8]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[8]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[15] [0]),
        .I3(\bbstub_douta[28] ),
        .I4(\mem_addr_o_reg[15]_i_13_0 ),
        .I5(\mem_addr_o_reg[15]_0 [0]),
        .O(ALUresult0_carry__1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_addr_o_reg[8]_i_10 
       (.I0(B0[5]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[1]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[8]_i_10_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[8]_i_11 
       (.I0(B0[24]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[8]),
        .O(\mem_addr_o_reg[8]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \mem_addr_o_reg[8]_i_12 
       (.I0(B0[26]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[10]),
        .O(\mem_addr_o_reg[8]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    \mem_addr_o_reg[8]_i_2 
       (.I0(\mem_addr_o_reg[8]_i_4_n_1 ),
        .I1(\mem_addr_o_reg[8]_i_5_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_5_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hAEEFEBBAAAAAAAAA)) 
    \mem_addr_o_reg[8]_i_3 
       (.I0(\mem_addr_o_reg[8]_i_6_n_1 ),
        .I1(JrPC[8]),
        .I2(i__carry__0_i_15_n_1),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .I5(\mem_addr_o_reg[15]_i_13_1 ),
        .O(\mem_addr_o_reg[8]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'h3500)) 
    \mem_addr_o_reg[8]_i_4 
       (.I0(\mem_addr_o_reg[9]_i_8_n_1 ),
        .I1(\mem_addr_o_reg[8]_i_7_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[8]_i_4_n_1 ));
  LUT3 #(
    .INIT(8'hB8)) 
    \mem_addr_o_reg[8]_i_5 
       (.I0(\mem_addr_o_reg[8]_i_8_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[8]_i_9_n_1 ),
        .O(\mem_addr_o_reg[8]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    \mem_addr_o_reg[8]_i_6 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_11_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(\mem_addr_o_reg[8]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'hF4F7FFFFF4F70000)) 
    \mem_addr_o_reg[8]_i_7 
       (.I0(cpu_data_i[3]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(cpu_data_i[0]),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(\mem_addr_o_reg[8]_i_10_n_1 ),
        .O(\mem_addr_o_reg[8]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    \mem_addr_o_reg[8]_i_8 
       (.I0(\mem_addr_o_reg[8]_i_11_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_9 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_12_n_1 ),
        .O(\mem_addr_o_reg[8]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    \mem_addr_o_reg[8]_i_9 
       (.I0(\mem_addr_o_reg[8]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_13 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[10]_i_10_n_1 ),
        .O(\mem_addr_o_reg[8]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'hDDDDF0FFDDDDF000)) 
    \mem_addr_o_reg[9]_i_1 
       (.I0(\mem_addr_o_reg[9]_i_2_n_1 ),
        .I1(\mem_addr_o_reg[9]_i_3_n_1 ),
        .I2(\mem_addr_o_reg[15] [1]),
        .I3(\bbstub_douta[28] ),
        .I4(\mem_addr_o_reg[15]_i_13_0 ),
        .I5(\mem_addr_o_reg[15]_0 [1]),
        .O(ALUresult0_carry__1_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFF4FFF7)) 
    \mem_addr_o_reg[9]_i_10 
       (.I0(B0[7]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[3]),
        .I5(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_addr_o_reg[9]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[9]_i_11 
       (.I0(\mem_addr_o_reg[7]_i_17_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_20_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_16_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_22_n_1 ),
        .O(\mem_addr_o_reg[9]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h51005151FFFFFFFF)) 
    \mem_addr_o_reg[9]_i_2 
       (.I0(\mem_addr_o_reg[9]_i_4_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_5_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_6_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\mem_addr_o_reg[9]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFFFFF2B940000)) 
    \mem_addr_o_reg[9]_i_3 
       (.I0(JrPC[9]),
        .I1(i__carry__0_i_16_n_1),
        .I2(\bbstub_douta[30] ),
        .I3(\mem_addr_o_reg[10]_i_2_0 ),
        .I4(\mem_addr_o_reg[15]_i_13_1 ),
        .I5(\mem_addr_o_reg[9]_i_7_n_1 ),
        .O(\mem_addr_o_reg[9]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h0000444F)) 
    \mem_addr_o_reg[9]_i_4 
       (.I0(\mem_addr_o_reg[10]_i_7_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\bbstub_douta[30] ),
        .O(\mem_addr_o_reg[9]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hBBBB8B88BBBB8BBB)) 
    \mem_addr_o_reg[9]_i_5 
       (.I0(\mem_addr_o_reg[11]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(cpu_data_i[2]),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_2 ),
        .O(\mem_addr_o_reg[9]_i_5_n_1 ));
  LUT6 #(
    .INIT(64'hB8BBFFFFB8BB0000)) 
    \mem_addr_o_reg[9]_i_6 
       (.I0(\mem_addr_o_reg[13]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(cpu_data_i[1]),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(\mem_addr_o_reg[9]_i_10_n_1 ),
        .O(\mem_addr_o_reg[9]_i_6_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \mem_addr_o_reg[9]_i_7 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[10]_i_13_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[9]_i_11_n_1 ),
        .O(\mem_addr_o_reg[9]_i_7_n_1 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    \mem_addr_o_reg[9]_i_8 
       (.I0(\mem_addr_o_reg[5]_i_12_n_1 ),
        .I1(\mem_addr_o_reg[13]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[7]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_25_n_1 ),
        .O(\mem_addr_o_reg[9]_i_8_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \mem_addr_o_reg[9]_i_9 
       (.I0(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(\mem_addr_o_reg[9]_i_9_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[0]_i_1 
       (.I0(B0[0]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_6 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[10]_i_1 
       (.I0(B0[10]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_14 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[11]_i_1 
       (.I0(B0[11]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_4 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[12]_i_1 
       (.I0(B0[12]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[13]_i_1 
       (.I0(B0[13]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_5 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[14]_i_1 
       (.I0(B0[14]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[15]_i_1 
       (.I0(B0[15]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[4]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[16]_i_1 
       (.I0(B0[16]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_9 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[17]_i_1 
       (.I0(B0[17]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_11 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[18]_i_1 
       (.I0(B0[18]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_13 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[19]_i_1 
       (.I0(B0[19]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[5]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[1]_i_1 
       (.I0(B0[1]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_7 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[20]_i_1 
       (.I0(B0[20]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[6]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[21]_i_1 
       (.I0(B0[21]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[7]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[22]_i_1 
       (.I0(B0[22]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[8]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[23]_i_1 
       (.I0(B0[23]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_8 ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAAAAAB)) 
    \mem_data_o_reg[23]_i_2 
       (.I0(rst_n_IBUF),
        .I1(douta[18]),
        .I2(douta[20]),
        .I3(douta[17]),
        .I4(douta[16]),
        .I5(douta[19]),
        .O(\mem_data_o_reg[23]_i_2_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[24]_i_1 
       (.I0(B0[24]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[9]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[25]_i_1 
       (.I0(B0[25]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[10]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[26]_i_1 
       (.I0(B0[26]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[11]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[27]_i_1 
       (.I0(B0[27]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[12]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[28]_i_1 
       (.I0(B0[28]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[13]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[29]_i_1 
       (.I0(B0[29]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[14]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[2]_i_1 
       (.I0(B0[2]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_2 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[30]_i_1 
       (.I0(B0[30]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[15]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[31]_i_1 
       (.I0(B0[31]),
        .I1(ALUresult0_carry__5_0),
        .O(cpu_data_i[16]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[3]_i_1 
       (.I0(B0[3]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[0]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[4]_i_1 
       (.I0(B0[4]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_3 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[5]_i_1 
       (.I0(B0[5]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[1]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[6]_i_1 
       (.I0(B0[6]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[2]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[7]_i_1 
       (.I0(B0[7]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(cpu_data_i[3]));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[8]_i_1 
       (.I0(B0[8]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_10 ));
  LUT2 #(
    .INIT(4'h2)) 
    \mem_data_o_reg[9]_i_1 
       (.I0(B0[9]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(\mem_data_o_reg[23]_i_2_12 ));
  LUT6 #(
    .INIT(64'h0000000040000000)) 
    n_0_131_BUFG_inst_i_1
       (.I0(n_0_131_BUFG_inst_i_2_n_1),
        .I1(n_0_131_BUFG_inst_i_3_n_1),
        .I2(n_0_131_BUFG_inst_i_4_n_1),
        .I3(n_0_131_BUFG_inst_i_5_n_1),
        .I4(n_0_131_BUFG_inst_i_6_n_1),
        .I5(n_0_131_BUFG_inst_i_7_n_1),
        .O(n_0_131_BUFG_inst_i_7_0));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    n_0_131_BUFG_inst_i_11
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(n_0_131_BUFG_inst_i_23_n_1),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(n_0_131_BUFG_inst_i_24_n_1),
        .O(n_0_131_BUFG_inst_i_11_n_1));
  LUT6 #(
    .INIT(64'h0000D0DDDDDDDDDD)) 
    n_0_131_BUFG_inst_i_13
       (.I0(douta[1]),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(n_0_131_BUFG_inst_i_26_n_1),
        .I3(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I4(n_0_131_BUFG_inst_i_27_n_1),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(n_0_131_BUFG_inst_i_13_n_1));
  LUT6 #(
    .INIT(64'h888AAAAA888A888A)) 
    n_0_131_BUFG_inst_i_14
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(n_0_131_BUFG_inst_i_28_n_1),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(n_0_131_BUFG_inst_i_29_n_1),
        .I5(\mem_addr_o_reg[14]_i_12_n_1 ),
        .O(n_0_131_BUFG_inst_i_14_n_1));
  LUT6 #(
    .INIT(64'h45004545FFFFFFFF)) 
    n_0_131_BUFG_inst_i_16
       (.I0(n_0_131_BUFG_inst_i_31_n_1),
        .I1(n_0_131_BUFG_inst_i_32_n_1),
        .I2(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_21_n_1 ),
        .I4(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(n_0_131_BUFG_inst_i_16_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    n_0_131_BUFG_inst_i_17
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(n_0_131_BUFG_inst_i_28_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_15_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(n_0_131_BUFG_inst_i_17_n_1));
  LUT4 #(
    .INIT(16'hFF7F)) 
    n_0_131_BUFG_inst_i_19
       (.I0(register_reg_r1_0_31_18_23_i_16_n_1),
        .I1(cpu_addr_i),
        .I2(\mem_addr_o_reg[14]_i_7 ),
        .I3(register_reg_r1_0_31_18_23_i_15_n_1),
        .O(n_0_131_BUFG_inst_i_19_n_1));
  LUT5 #(
    .INIT(32'hBFFFFFFF)) 
    n_0_131_BUFG_inst_i_2
       (.I0(n_0_131_BUFG_inst_i_8_n_1),
        .I1(\mem_addr_o_reg[11]_i_5 ),
        .I2(register_reg_r1_0_31_24_29_i_18_n_1),
        .I3(register_reg_r1_0_31_24_29_i_20_n_1),
        .I4(register_reg_r1_0_31_18_23_i_18_n_1),
        .O(n_0_131_BUFG_inst_i_2_n_1));
  LUT6 #(
    .INIT(64'h00C050D000C05FDF)) 
    n_0_131_BUFG_inst_i_20
       (.I0(n_0_131_BUFG_inst_i_34_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(register_reg_r1_0_31_18_23_i_52_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(n_0_131_BUFG_inst_i_35_n_1),
        .O(n_0_131_BUFG_inst_i_20_n_1));
  LUT6 #(
    .INIT(64'hFFB8FFFFFFB80000)) 
    n_0_131_BUFG_inst_i_21
       (.I0(\mem_addr_o_reg[7]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_19_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(n_0_131_BUFG_inst_i_36_n_1),
        .O(n_0_131_BUFG_inst_i_21_n_1));
  LUT4 #(
    .INIT(16'h8AAA)) 
    n_0_131_BUFG_inst_i_23
       (.I0(n_0_131_BUFG_inst_i_21_n_1),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(n_0_131_BUFG_inst_i_23_n_1));
  LUT6 #(
    .INIT(64'hB888B8B8B8B8B8B8)) 
    n_0_131_BUFG_inst_i_24
       (.I0(n_0_131_BUFG_inst_i_37_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(n_0_131_BUFG_inst_i_38_n_1),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(B0[31]),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(n_0_131_BUFG_inst_i_24_n_1));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    n_0_131_BUFG_inst_i_25
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__1_i_9_n_1),
        .I4(A0[23]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_0 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    n_0_131_BUFG_inst_i_26
       (.I0(n_0_131_BUFG_inst_i_39_n_1),
        .I1(\mem_addr_o_reg[13]_i_13_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_30_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_15_n_1 ),
        .O(n_0_131_BUFG_inst_i_26_n_1));
  LUT6 #(
    .INIT(64'h4447000377770003)) 
    n_0_131_BUFG_inst_i_27
       (.I0(n_0_131_BUFG_inst_i_32_n_1),
        .I1(\bbstub_douta[30] ),
        .I2(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I3(n_0_131_BUFG_inst_i_40_n_1),
        .I4(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I5(n_0_131_BUFG_inst_i_41_n_1),
        .O(n_0_131_BUFG_inst_i_27_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    n_0_131_BUFG_inst_i_28
       (.I0(\mem_addr_o_reg[15]_i_16_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_25_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(n_0_131_BUFG_inst_i_42_n_1),
        .O(n_0_131_BUFG_inst_i_28_n_1));
  LUT4 #(
    .INIT(16'h2F20)) 
    n_0_131_BUFG_inst_i_29
       (.I0(n_0_131_BUFG_inst_i_43_n_1),
        .I1(\mem_addr_o_reg[14]_i_25_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(n_0_131_BUFG_inst_i_44_n_1),
        .O(n_0_131_BUFG_inst_i_29_n_1));
  LUT4 #(
    .INIT(16'h8000)) 
    n_0_131_BUFG_inst_i_3
       (.I0(register_reg_r1_0_31_24_29_i_16_n_1),
        .I1(register_reg_r1_0_31_24_29_i_17_n_1),
        .I2(\switch_data_o[15]_i_4_0 ),
        .I3(ALUresult0_carry__2),
        .O(n_0_131_BUFG_inst_i_3_n_1));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    n_0_131_BUFG_inst_i_30
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__1_i_15_n_1),
        .I4(A0[17]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_1 ));
  LUT6 #(
    .INIT(64'hAAAA0000303F0000)) 
    n_0_131_BUFG_inst_i_31
       (.I0(\mem_addr_o_reg[15]_i_19_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_16_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(n_0_131_BUFG_inst_i_45_n_1),
        .I4(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I5(\bbstub_douta[30] ),
        .O(n_0_131_BUFG_inst_i_31_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    n_0_131_BUFG_inst_i_32
       (.I0(n_0_131_BUFG_inst_i_46_n_1),
        .I1(\mem_addr_o_reg[15]_i_33_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_31_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_32_n_1 ),
        .O(n_0_131_BUFG_inst_i_32_n_1));
  LUT5 #(
    .INIT(32'hBF0B4BF4)) 
    n_0_131_BUFG_inst_i_33
       (.I0(\pc_reg[1] ),
        .I1(A0[16]),
        .I2(\u_ALU_1/B_signed [16]),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_3 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    n_0_131_BUFG_inst_i_34
       (.I0(register_reg_r1_0_31_24_29_i_71_n_1),
        .I1(register_reg_r1_0_31_18_23_i_64_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_63_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(n_0_131_BUFG_inst_i_39_n_1),
        .O(n_0_131_BUFG_inst_i_34_n_1));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8BBB888)) 
    n_0_131_BUFG_inst_i_35
       (.I0(register_reg_r1_0_31_18_23_i_62_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_26_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[13]_i_26_n_1 ),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(n_0_131_BUFG_inst_i_35_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    n_0_131_BUFG_inst_i_36
       (.I0(B0[26]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(B0[30]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(n_0_131_BUFG_inst_i_36_n_1));
  LUT6 #(
    .INIT(64'hFF00FF00FF007474)) 
    n_0_131_BUFG_inst_i_37
       (.I0(\mem_data_o_reg[23]_i_2_8 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I3(i__carry__2_i_10_n_1),
        .I4(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(n_0_131_BUFG_inst_i_37_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    n_0_131_BUFG_inst_i_38
       (.I0(B0[25]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(B0[29]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(n_0_131_BUFG_inst_i_38_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    n_0_131_BUFG_inst_i_39
       (.I0(B0[9]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[1]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[17]),
        .O(n_0_131_BUFG_inst_i_39_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    n_0_131_BUFG_inst_i_4
       (.I0(n_0_131_BUFG_inst_i_9_n_1),
        .I1(douta[7]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(n_0_131_BUFG_inst_i_11_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_18_0 ),
        .O(n_0_131_BUFG_inst_i_4_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    n_0_131_BUFG_inst_i_40
       (.I0(\mem_addr_o_reg[13]_i_24_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_27_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_24_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_59_n_1),
        .O(n_0_131_BUFG_inst_i_40_n_1));
  LUT6 #(
    .INIT(64'hA0AFA0AFC0C0CFCF)) 
    n_0_131_BUFG_inst_i_41
       (.I0(\mem_addr_o_reg[15]_i_36_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_37_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_35_n_1 ),
        .I4(register_reg_r1_0_31_18_23_i_65_n_1),
        .I5(\mem_addr_o_reg[14]_i_23_n_1 ),
        .O(n_0_131_BUFG_inst_i_41_n_1));
  LUT6 #(
    .INIT(64'hBB00B888BB00BB8B)) 
    n_0_131_BUFG_inst_i_42
       (.I0(\mem_addr_o_reg[14]_i_24_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I3(i__carry__2_i_10_n_1),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_8 ),
        .O(n_0_131_BUFG_inst_i_42_n_1));
  LUT6 #(
    .INIT(64'hE0EEFFFFE0EE0000)) 
    n_0_131_BUFG_inst_i_43
       (.I0(\mem_addr_o_reg[15]_i_25_n_1 ),
        .I1(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_13 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_37_n_1 ),
        .O(n_0_131_BUFG_inst_i_43_n_1));
  LUT6 #(
    .INIT(64'hBB88BBBBBB8BBB8B)) 
    n_0_131_BUFG_inst_i_44
       (.I0(\mem_addr_o_reg[14]_i_28_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(B0[24]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(B0[31]),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(n_0_131_BUFG_inst_i_44_n_1));
  LUT6 #(
    .INIT(64'hBBBBB8BBB8B8B8BB)) 
    n_0_131_BUFG_inst_i_45
       (.I0(\mem_addr_o_reg[14]_i_24_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_8 ),
        .I4(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I5(i__carry__2_i_10_n_1),
        .O(n_0_131_BUFG_inst_i_45_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    n_0_131_BUFG_inst_i_46
       (.I0(B0[8]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[0]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[16]),
        .O(n_0_131_BUFG_inst_i_46_n_1));
  LUT4 #(
    .INIT(16'hFFF1)) 
    n_0_131_BUFG_inst_i_5
       (.I0(n_0_131_BUFG_inst_i_13_n_1),
        .I1(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I2(n_0_131_BUFG_inst_i_14_n_1),
        .I3(n_0_131_BUFG_inst_i_1_3),
        .O(n_0_131_BUFG_inst_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF2F)) 
    n_0_131_BUFG_inst_i_6
       (.I0(douta[0]),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(n_0_131_BUFG_inst_i_16_n_1),
        .I3(n_0_131_BUFG_inst_i_17_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(n_0_131_BUFG_inst_i_1_2),
        .O(n_0_131_BUFG_inst_i_6_n_1));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT4 #(
    .INIT(16'hFFDF)) 
    n_0_131_BUFG_inst_i_7
       (.I0(\switch_data_o[15]_i_4_1 ),
        .I1(register_reg_r1_0_31_18_23_i_14_n_1),
        .I2(register_reg_r1_0_31_18_23_i_17_n_1),
        .I3(n_0_131_BUFG_inst_i_19_n_1),
        .O(n_0_131_BUFG_inst_i_7_n_1));
  LUT4 #(
    .INIT(16'h7FFF)) 
    n_0_131_BUFG_inst_i_8
       (.I0(register_reg_r1_0_31_30_31_i_6_n_1),
        .I1(register_reg_r1_0_31_24_29_i_15_n_1),
        .I2(register_reg_r1_0_31_24_29_i_19_n_1),
        .I3(register_reg_r1_0_31_30_31_i_5_n_1),
        .O(n_0_131_BUFG_inst_i_8_n_1));
  LUT4 #(
    .INIT(16'h45FF)) 
    n_0_131_BUFG_inst_i_9
       (.I0(n_0_131_BUFG_inst_i_20_n_1),
        .I1(n_0_131_BUFG_inst_i_21_n_1),
        .I2(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(n_0_131_BUFG_inst_i_9_n_1));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \pc[0]_i_1 
       (.I0(A0[0]),
        .I1(\pc_reg[1] ),
        .I2(\pc_reg[2] ),
        .I3(\pc_reg[1]_0 [0]),
        .I4(\pc_reg[2]_0 ),
        .O(\pc_reg[31] [0]));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[10]_i_1 
       (.I0(JrPC[10]),
        .I1(\pc_reg[2] ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(\pc_reg[12] [1]),
        .I4(\pc_reg[10] ),
        .I5(\pc[10]_i_3_n_1 ),
        .O(\pc_reg[31] [10]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[10]_i_3 
       (.I0(\pc_reg[31]_0 [7]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[10]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[11]_i_1 
       (.I0(JrPC[11]),
        .I1(\pc_reg[2] ),
        .I2(\pc[11]_i_2_n_1 ),
        .I3(\pc_reg[12] [2]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[11] ),
        .O(\pc_reg[31] [11]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[11]_i_2 
       (.I0(\pc_reg[31]_0 [8]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[11]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000EFEEEFEE)) 
    \pc[12]_i_1 
       (.I0(\pc[12]_i_2_n_1 ),
        .I1(\pc_reg[12]_0 ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(\pc_reg[12] [3]),
        .I4(JrPC[12]),
        .I5(\pc_reg[2] ),
        .O(\pc_reg[31] [12]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[12]_i_2 
       (.I0(\pc_reg[31]_0 [9]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[12]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hFFFF0000EFEEEFEE)) 
    \pc[13]_i_1 
       (.I0(\pc_reg[13] ),
        .I1(\pc[13]_i_3_n_1 ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(\pc_reg[16] [0]),
        .I4(JrPC[13]),
        .I5(\pc_reg[2] ),
        .O(\pc_reg[31] [13]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[13]_i_3 
       (.I0(\pc_reg[31]_0 [10]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[13]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBBBBBBB)) 
    \pc[14]_i_1 
       (.I0(JrPC[14]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[14] ),
        .I3(\pc_reg[16] [1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[14]_i_3_n_1 ),
        .O(\pc_reg[31] [14]));
  LUT6 #(
    .INIT(64'hFFFF5655FFFFFFFF)) 
    \pc[14]_i_3 
       (.I0(douta[26]),
        .I1(\pc[31]_i_9_n_1 ),
        .I2(\pc[31]_i_10_n_1 ),
        .I3(\pc[31]_i_11_n_1 ),
        .I4(\pc_reg[3]_0 ),
        .I5(\pc_reg[31]_0 [11]),
        .O(\pc[14]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[15]_i_1 
       (.I0(JrPC[15]),
        .I1(\pc_reg[2] ),
        .I2(\pc[15]_i_2_n_1 ),
        .I3(\pc_reg[16] [2]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[15] ),
        .O(\pc_reg[31] [15]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[15]_i_2 
       (.I0(\pc_reg[31]_0 [12]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[15]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[16]_i_1 
       (.I0(JrPC[16]),
        .I1(\pc_reg[2] ),
        .I2(\pc[16]_i_2_n_1 ),
        .I3(\pc_reg[16] [3]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[16]_0 ),
        .O(\pc_reg[31] [16]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[16]_i_2 
       (.I0(\pc_reg[31]_0 [13]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[16]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[17]_i_1 
       (.I0(JrPC[17]),
        .I1(\pc_reg[2] ),
        .I2(\pc[17]_i_2_n_1 ),
        .I3(\pc_reg[20] [0]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[17] ),
        .O(\pc_reg[31] [17]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[17]_i_2 
       (.I0(\pc_reg[31]_0 [14]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[17]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[18]_i_1 
       (.I0(JrPC[18]),
        .I1(\pc_reg[2] ),
        .I2(\pc[18]_i_2_n_1 ),
        .I3(\pc_reg[20] [1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[18] ),
        .O(\pc_reg[31] [18]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[18]_i_2 
       (.I0(\pc_reg[31]_0 [15]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[18]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBBBBBBB)) 
    \pc[19]_i_1 
       (.I0(JrPC[19]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[19] ),
        .I3(\pc_reg[20] [2]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[19]_i_3_n_1 ),
        .O(\pc_reg[31] [19]));
  LUT6 #(
    .INIT(64'hFFFF5655FFFFFFFF)) 
    \pc[19]_i_3 
       (.I0(douta[26]),
        .I1(\pc[31]_i_9_n_1 ),
        .I2(\pc[31]_i_10_n_1 ),
        .I3(\pc[31]_i_11_n_1 ),
        .I4(\pc_reg[3]_0 ),
        .I5(\pc_reg[31]_0 [16]),
        .O(\pc[19]_i_3_n_1 ));
  LUT5 #(
    .INIT(32'h20202F20)) 
    \pc[1]_i_1 
       (.I0(A0[1]),
        .I1(\pc_reg[1] ),
        .I2(\pc_reg[2] ),
        .I3(\pc_reg[1]_0 [1]),
        .I4(\pc_reg[2]_0 ),
        .O(\pc_reg[31] [1]));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[20]_i_1 
       (.I0(JrPC[20]),
        .I1(\pc_reg[2] ),
        .I2(\pc[20]_i_2_n_1 ),
        .I3(\pc_reg[20] [3]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[20]_0 ),
        .O(\pc_reg[31] [20]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[20]_i_2 
       (.I0(\pc_reg[31]_0 [17]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[20]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[21]_i_1 
       (.I0(JrPC[21]),
        .I1(\pc_reg[2] ),
        .I2(\pc[21]_i_2_n_1 ),
        .I3(\pc_reg[24] [0]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[21] ),
        .O(\pc_reg[31] [21]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[21]_i_2 
       (.I0(\pc_reg[31]_0 [18]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[21]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[22]_i_1 
       (.I0(JrPC[22]),
        .I1(\pc_reg[2] ),
        .I2(\pc[22]_i_2_n_1 ),
        .I3(\pc_reg[24] [1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[22] ),
        .O(\pc_reg[31] [22]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[22]_i_2 
       (.I0(\pc_reg[31]_0 [19]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[22]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBB8BBBBBBB8BBB8)) 
    \pc[23]_i_1 
       (.I0(JrPC[23]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[23] ),
        .I3(\pc[23]_i_3_n_1 ),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[24] [2]),
        .O(\pc_reg[31] [23]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[23]_i_3 
       (.I0(\pc_reg[31]_0 [20]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[23]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[24]_i_1 
       (.I0(JrPC[24]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[24]_0 ),
        .I3(\pc_reg[24] [3]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[24]_i_3_n_1 ),
        .O(\pc_reg[31] [24]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[24]_i_3 
       (.I0(\pc_reg[31]_0 [21]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[24]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[25]_i_1 
       (.I0(JrPC[25]),
        .I1(\pc_reg[2] ),
        .I2(\pc[25]_i_2_n_1 ),
        .I3(\pc_reg[28] [0]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[25] ),
        .O(\pc_reg[31] [25]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[25]_i_2 
       (.I0(\pc_reg[31]_0 [22]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[25]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[26]_i_1 
       (.I0(JrPC[26]),
        .I1(\pc_reg[2] ),
        .I2(\pc[26]_i_2_n_1 ),
        .I3(\pc_reg[28] [1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[26] ),
        .O(\pc_reg[31] [26]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[26]_i_2 
       (.I0(\pc_reg[31]_0 [23]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[26]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[27]_i_1 
       (.I0(JrPC[27]),
        .I1(\pc_reg[2] ),
        .I2(\pc[27]_i_2_n_1 ),
        .I3(\pc_reg[28] [2]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[27] ),
        .O(\pc_reg[31] [27]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[27]_i_2 
       (.I0(\pc_reg[31]_0 [24]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[27]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBBBBBBB)) 
    \pc[28]_i_1 
       (.I0(JrPC[28]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[28]_0 ),
        .I3(\pc_reg[28] [3]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[28]_i_3_n_1 ),
        .O(\pc_reg[31] [28]));
  LUT6 #(
    .INIT(64'hFFFF5655FFFFFFFF)) 
    \pc[28]_i_3 
       (.I0(douta[26]),
        .I1(\pc[31]_i_9_n_1 ),
        .I2(\pc[31]_i_10_n_1 ),
        .I3(\pc[31]_i_11_n_1 ),
        .I4(\pc_reg[3]_0 ),
        .I5(\pc_reg[31]_0 [25]),
        .O(\pc[28]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[29]_i_1 
       (.I0(JrPC[29]),
        .I1(\pc_reg[2] ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(D[0]),
        .I4(\pc_reg[29] ),
        .I5(\pc[29]_i_3_n_1 ),
        .O(\pc_reg[31] [29]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[29]_i_3 
       (.I0(\pc_reg[31]_0 [26]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[29]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBB88B88B8B8B8)) 
    \pc[2]_i_1 
       (.I0(JrPC[2]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[4] [0]),
        .I3(\pc[2]_i_2_n_1 ),
        .I4(\pc_reg[2]_0 ),
        .I5(douta[0]),
        .O(\pc_reg[31] [2]));
  LUT6 #(
    .INIT(64'hAAAAAAAEFFFFFFFB)) 
    \pc[2]_i_2 
       (.I0(\pc_reg[3]_0 ),
        .I1(\pc[31]_i_11_n_1 ),
        .I2(\pc[2]_i_3_n_1 ),
        .I3(\pc[2]_i_4_n_1 ),
        .I4(\pc[31]_i_9_n_1 ),
        .I5(douta[26]),
        .O(\pc[2]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pc[2]_i_3 
       (.I0(register_reg_r1_0_31_30_31_i_5_n_1),
        .I1(register_reg_r1_0_31_24_29_i_19_n_1),
        .I2(register_reg_r1_0_31_24_29_i_20_n_1),
        .I3(register_reg_r1_0_31_24_29_i_18_n_1),
        .I4(\pc[31]_i_14_n_1 ),
        .O(\pc[2]_i_3_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[2]_i_4 
       (.I0(register_reg_r1_0_31_24_29_i_17_n_1),
        .I1(register_reg_r1_0_31_24_29_i_15_n_1),
        .I2(\mem_addr_o_reg[7]_i_4 ),
        .I3(\pc[31]_i_16_n_1 ),
        .O(\pc[2]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[30]_i_1 
       (.I0(JrPC[30]),
        .I1(\pc_reg[2] ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(D[1]),
        .I4(\pc_reg[30] ),
        .I5(\pc[30]_i_3_n_1 ),
        .O(\pc_reg[31] [30]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[30]_i_3 
       (.I0(\pc_reg[31]_0 [27]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[30]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[31]_i_1 
       (.I0(JrPC__0),
        .I1(\pc_reg[2] ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(D[2]),
        .I4(\pc_reg[31]_1 ),
        .I5(\pc[31]_i_6_n_1 ),
        .O(\pc_reg[31] [31]));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    \pc[31]_i_10 
       (.I0(\pc[31]_i_14_n_1 ),
        .I1(register_reg_r1_0_31_24_29_i_18_n_1),
        .I2(register_reg_r1_0_31_24_29_i_20_n_1),
        .I3(\pc[31]_i_15_n_1 ),
        .I4(\pc[31]_i_16_n_1 ),
        .I5(\pc[31]_i_17_n_1 ),
        .O(\pc[31]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'h0000000000000010)) 
    \pc[31]_i_11 
       (.I0(register_reg_r1_0_31_18_23_i_17_n_1),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_14_n_1),
        .I3(\mem_addr_o_reg[2]_i_5 ),
        .I4(\pc[31]_i_18_n_1 ),
        .I5(\pc[31]_i_19_n_1 ),
        .O(\pc[31]_i_11_n_1 ));
  LUT4 #(
    .INIT(16'h4F44)) 
    \pc[31]_i_13 
       (.I0(\switch_data_o[15]_i_4_0 ),
        .I1(ALUresult0_carry__1_0),
        .I2(register_reg_r1_0_31_18_23_i_15_n_1),
        .I3(register_reg_r1_0_31_18_23_i_14_n_1),
        .O(\pc[31]_i_13_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_14 
       (.I0(register_reg_r1_0_31_30_31_i_6_n_1),
        .I1(\mem_addr_o_reg[4]_i_4 ),
        .I2(n_0_131_BUFG_inst_i_5_n_1),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .O(\pc[31]_i_14_n_1 ));
  LUT2 #(
    .INIT(4'hE)) 
    \pc[31]_i_15 
       (.I0(register_reg_r1_0_31_30_31_i_5_n_1),
        .I1(register_reg_r1_0_31_24_29_i_19_n_1),
        .O(\pc[31]_i_15_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_16 
       (.I0(register_reg_r1_0_31_18_23_i_18_n_1),
        .I1(\switch_data_o[15]_i_4_0 ),
        .I2(register_reg_r1_0_31_24_29_i_16_n_1),
        .I3(\mem_addr_o_reg[11]_i_5 ),
        .O(\pc[31]_i_16_n_1 ));
  LUT3 #(
    .INIT(8'hFE)) 
    \pc[31]_i_17 
       (.I0(\mem_addr_o_reg[7]_i_4 ),
        .I1(register_reg_r1_0_31_24_29_i_15_n_1),
        .I2(register_reg_r1_0_31_24_29_i_17_n_1),
        .O(\pc[31]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    \pc[31]_i_18 
       (.I0(n_0_131_BUFG_inst_i_4_n_1),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(ALUresult0_carry__1),
        .I3(\mem_addr_o_reg[6]_i_5 ),
        .I4(cpu_addr_i),
        .O(\pc[31]_i_18_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_19 
       (.I0(register_reg_r1_0_31_18_23_i_16_n_1),
        .I1(\mem_addr_o_reg[14]_i_7 ),
        .I2(n_0_131_BUFG_inst_i_6_n_1),
        .I3(\mem_addr_o_reg[5]_i_5 ),
        .O(\pc[31]_i_19_n_1 ));
  LUT2 #(
    .INIT(4'h2)) 
    \pc[31]_i_2 
       (.I0(A0[31]),
        .I1(\pc_reg[1] ),
        .O(JrPC__0));
  LUT6 #(
    .INIT(64'hAAAAAAAAEEEBEEEE)) 
    \pc[31]_i_4 
       (.I0(\pc_reg[2]_0 ),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[31]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[31]_i_6 
       (.I0(\pc_reg[31]_0 [28]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[31]_i_6_n_1 ));
  LUT4 #(
    .INIT(16'hFFFE)) 
    \pc[31]_i_7 
       (.I0(douta[30]),
        .I1(douta[28]),
        .I2(douta[29]),
        .I3(douta[27]),
        .O(\bbstub_douta[27]_1 ));
  (* OPT_MODIFIED = "RETARGET" *) 
  LUT5 #(
    .INIT(32'hFFFF44F4)) 
    \pc[31]_i_9 
       (.I0(cpu_addr_i),
        .I1(\switch_data_o[15]_i_4_1 ),
        .I2(ALUresult0_carry__2),
        .I3(n_0_131_BUFG_inst_i_6_n_1),
        .I4(\pc[31]_i_13_n_1 ),
        .O(\pc[31]_i_9_n_1 ));
  LUT6 #(
    .INIT(64'h7777777774747774)) 
    \pc[3]_i_1 
       (.I0(\pc[3]_i_2_n_1 ),
        .I1(\pc_reg[2] ),
        .I2(\pc[3]_i_3_n_1 ),
        .I3(\pc_reg[4] [1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[3] ),
        .O(\pc_reg[31] [3]));
  LUT2 #(
    .INIT(4'hB)) 
    \pc[3]_i_2 
       (.I0(\pc_reg[1] ),
        .I1(A0[3]),
        .O(\pc[3]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[3]_i_3 
       (.I0(\pc_reg[31]_0 [0]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[3]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBBBBB8B88)) 
    \pc[4]_i_1 
       (.I0(JrPC[4]),
        .I1(\pc_reg[2] ),
        .I2(\pc[31]_i_4_n_1 ),
        .I3(\pc_reg[4] [2]),
        .I4(\pc_reg[4]_0 ),
        .I5(\pc[4]_i_3_n_1 ),
        .O(\pc_reg[31] [4]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[4]_i_3 
       (.I0(\pc_reg[31]_0 [1]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[4]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h7777777774747774)) 
    \pc[5]_i_1 
       (.I0(\pc[5]_i_2_n_1 ),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[5] ),
        .I3(O[0]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[5]_i_4_n_1 ),
        .O(\pc_reg[31] [5]));
  LUT2 #(
    .INIT(4'hB)) 
    \pc[5]_i_2 
       (.I0(\pc_reg[1] ),
        .I1(A0[5]),
        .O(\pc[5]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[5]_i_4 
       (.I0(\pc_reg[31]_0 [2]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[5]_i_4_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[6]_i_1 
       (.I0(JrPC[6]),
        .I1(\pc_reg[2] ),
        .I2(\pc[6]_i_2_n_1 ),
        .I3(O[1]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[6] ),
        .O(\pc_reg[31] [6]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[6]_i_2 
       (.I0(\pc_reg[31]_0 [3]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[6]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[7]_i_1 
       (.I0(JrPC[7]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[7] ),
        .I3(O[2]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[7]_i_3_n_1 ),
        .O(\pc_reg[31] [7]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[7]_i_3 
       (.I0(\pc_reg[31]_0 [4]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[7]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8B8BBB8)) 
    \pc[8]_i_1 
       (.I0(JrPC[8]),
        .I1(\pc_reg[2] ),
        .I2(\pc[8]_i_2_n_1 ),
        .I3(O[3]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc_reg[8] ),
        .O(\pc_reg[31] [8]));
  LUT6 #(
    .INIT(64'h0000000088828888)) 
    \pc[8]_i_2 
       (.I0(\pc_reg[31]_0 [5]),
        .I1(douta[26]),
        .I2(\pc[31]_i_9_n_1 ),
        .I3(\pc[31]_i_10_n_1 ),
        .I4(\pc[31]_i_11_n_1 ),
        .I5(\pc_reg[3]_0 ),
        .O(\pc[8]_i_2_n_1 ));
  LUT6 #(
    .INIT(64'hB8B8BBB8BBBBBBBB)) 
    \pc[9]_i_1 
       (.I0(JrPC[9]),
        .I1(\pc_reg[2] ),
        .I2(\pc_reg[9] ),
        .I3(\pc_reg[12] [0]),
        .I4(\pc[31]_i_4_n_1 ),
        .I5(\pc[9]_i_3_n_1 ),
        .O(\pc_reg[31] [9]));
  LUT6 #(
    .INIT(64'hFFFF5655FFFFFFFF)) 
    \pc[9]_i_3 
       (.I0(douta[26]),
        .I1(\pc[31]_i_9_n_1 ),
        .I2(\pc[31]_i_10_n_1 ),
        .I3(\pc[31]_i_11_n_1 ),
        .I4(\pc_reg[3]_0 ),
        .I5(\pc_reg[31]_0 [6]),
        .O(\pc[9]_i_3_n_1 ));
  (* INIT_A = "64'hE4E4E4E4E4E4E4E4" *) 
  (* INIT_B = "64'hFFAA5500FFAA5500" *) 
  (* INIT_C = "64'h5555555500000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_UNIQ_BASE_ register_reg_r1_0_31_0_5
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[1:0]),
        .DIB(ALUorMemData[3:2]),
        .DIC(ALUorMemData[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(A0[1:0]),
        .DOB(A0[3:2]),
        .DOC(A0[5:4]),
        .DOD(NLW_register_reg_r1_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT4 #(
    .INIT(16'h0010)) 
    register_reg_r1_0_31_0_5_i_1
       (.I0(douta[30]),
        .I1(register_reg_r1_0_31_0_5_i_13_n_1),
        .I2(register_reg_r1_0_31_0_5_i_14_n_1),
        .I3(rst_n_IBUF),
        .O(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT4 #(
    .INIT(16'hFFCA)) 
    register_reg_r1_0_31_0_5_i_10
       (.I0(douta[18]),
        .I1(douta[13]),
        .I2(register_reg_r1_0_31_0_5_i_28_n_1),
        .I3(\bbstub_douta[31] ),
        .O(rW_select[2]));
  LUT4 #(
    .INIT(16'hFFCA)) 
    register_reg_r1_0_31_0_5_i_11
       (.I0(douta[17]),
        .I1(douta[12]),
        .I2(register_reg_r1_0_31_0_5_i_28_n_1),
        .I3(\bbstub_douta[31] ),
        .O(rW_select[1]));
  LUT4 #(
    .INIT(16'hFFCA)) 
    register_reg_r1_0_31_0_5_i_12
       (.I0(douta[16]),
        .I1(douta[11]),
        .I2(register_reg_r1_0_31_0_5_i_28_n_1),
        .I3(\bbstub_douta[31] ),
        .O(rW_select[0]));
  LUT6 #(
    .INIT(64'hAAAAAA2A0000AA2A)) 
    register_reg_r1_0_31_0_5_i_13
       (.I0(register_reg_r1_0_31_0_5_i_30_n_1),
        .I1(douta[27]),
        .I2(douta[26]),
        .I3(douta[28]),
        .I4(douta[29]),
        .I5(douta[31]),
        .O(register_reg_r1_0_31_0_5_i_13_n_1));
  LUT5 #(
    .INIT(32'hFFFFFFFE)) 
    register_reg_r1_0_31_0_5_i_14
       (.I0(rW_select[1]),
        .I1(rW_select[3]),
        .I2(rW_select[4]),
        .I3(rW_select[2]),
        .I4(rW_select[0]),
        .O(register_reg_r1_0_31_0_5_i_14_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_15
       (.I0(\switch_data_o[15]_i_7_n_1 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_15_n_1));
  LUT6 #(
    .INIT(64'hFEFFFFFFFFFFFFFF)) 
    register_reg_r1_0_31_0_5_i_16
       (.I0(douta[29]),
        .I1(douta[30]),
        .I2(douta[28]),
        .I3(douta[31]),
        .I4(douta[26]),
        .I5(douta[27]),
        .O(\bbstub_douta[27] ));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_18
       (.I0(\switch_data_o[15]_i_6_n_1 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_18_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_2
       (.I0(register_reg_r1_0_31_0_5_i_15_n_1),
        .I1(register_reg_r2_0_31_30_31_0[1]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[1]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_6),
        .O(ALUorMemData[1]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_20
       (.I0(\mem_addr_o_reg[3]_i_4 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_20_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_22
       (.I0(\mem_addr_o_reg[2]_i_5 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_22_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_24
       (.I0(\mem_addr_o_reg[5]_i_5 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_24_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_0_5_i_26
       (.I0(\mem_addr_o_reg[4]_i_4 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_0_5_i_26_n_1));
  LUT6 #(
    .INIT(64'h0000000000000001)) 
    register_reg_r1_0_31_0_5_i_28
       (.I0(douta[27]),
        .I1(douta[26]),
        .I2(douta[29]),
        .I3(douta[31]),
        .I4(douta[28]),
        .I5(douta[30]),
        .O(register_reg_r1_0_31_0_5_i_28_n_1));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    register_reg_r1_0_31_0_5_i_29
       (.I0(douta[29]),
        .I1(douta[28]),
        .I2(douta[26]),
        .I3(douta[27]),
        .I4(douta[30]),
        .I5(douta[31]),
        .O(\bbstub_douta[31] ));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_3
       (.I0(register_reg_r1_0_31_0_5_i_18_n_1),
        .I1(register_reg_r2_0_31_30_31_0[0]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[0]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_1),
        .O(ALUorMemData[0]));
  LUT6 #(
    .INIT(64'hFFFFFFFF8AAF8AAA)) 
    register_reg_r1_0_31_0_5_i_30
       (.I0(douta[3]),
        .I1(douta[2]),
        .I2(douta[1]),
        .I3(douta[5]),
        .I4(douta[0]),
        .I5(register_reg_r1_0_31_0_5_i_33_n_1),
        .O(register_reg_r1_0_31_0_5_i_30_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFFFE)) 
    register_reg_r1_0_31_0_5_i_33
       (.I0(douta[28]),
        .I1(douta[29]),
        .I2(douta[26]),
        .I3(douta[31]),
        .I4(douta[27]),
        .I5(douta[4]),
        .O(register_reg_r1_0_31_0_5_i_33_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_4
       (.I0(register_reg_r1_0_31_0_5_i_20_n_1),
        .I1(register_reg_r2_0_31_30_31_0[3]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[3]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_4),
        .O(ALUorMemData[3]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_5
       (.I0(register_reg_r1_0_31_0_5_i_22_n_1),
        .I1(register_reg_r2_0_31_30_31_0[2]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[2]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_5),
        .O(ALUorMemData[2]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_6
       (.I0(register_reg_r1_0_31_0_5_i_24_n_1),
        .I1(register_reg_r2_0_31_30_31_0[5]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[5]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_2),
        .O(ALUorMemData[5]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_0_5_i_7
       (.I0(register_reg_r1_0_31_0_5_i_26_n_1),
        .I1(register_reg_r2_0_31_30_31_0[4]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[4]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_0_5_3),
        .O(ALUorMemData[4]));
  LUT4 #(
    .INIT(16'hFFCA)) 
    register_reg_r1_0_31_0_5_i_8
       (.I0(douta[20]),
        .I1(douta[15]),
        .I2(register_reg_r1_0_31_0_5_i_28_n_1),
        .I3(\bbstub_douta[31] ),
        .O(rW_select[4]));
  LUT4 #(
    .INIT(16'hFFCA)) 
    register_reg_r1_0_31_0_5_i_9
       (.I0(douta[19]),
        .I1(douta[14]),
        .I2(register_reg_r1_0_31_0_5_i_28_n_1),
        .I3(\bbstub_douta[31] ),
        .O(rW_select[3]));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD1 register_reg_r1_0_31_12_17
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(writeData[2:1]),
        .DIB(ALUorMemData[15:14]),
        .DIC(ALUorMemData[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(A0[13:12]),
        .DOB(A0[15:14]),
        .DOC(A0[17:16]),
        .DOD(NLW_register_reg_r1_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_11
       (.I0(ALUresult0_carry__2),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_12_17_i_11_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_13
       (.I0(\mem_addr_o_reg[14]_i_7 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_12_17_i_13_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_15
       (.I0(n_0_131_BUFG_inst_i_5_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_12_17_i_15_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_12_17_i_17
       (.I0(n_0_131_BUFG_inst_i_6_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_12_17_i_17_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_12_17_i_3
       (.I0(register_reg_r1_0_31_12_17_i_11_n_1),
        .I1(register_reg_r2_0_31_30_31_0[12]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[12]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_12_17_2),
        .O(ALUorMemData[15]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_12_17_i_4
       (.I0(register_reg_r1_0_31_12_17_i_13_n_1),
        .I1(register_reg_r2_0_31_30_31_0[11]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[11]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_12_17_3),
        .O(ALUorMemData[14]));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_12_17_i_5
       (.I0(register_reg_r1_0_31_12_17_i_15_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[14]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[1]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[17]));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_12_17_i_6
       (.I0(register_reg_r1_0_31_12_17_i_17_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[13]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[0]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[16]));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD2 register_reg_r1_0_31_18_23
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[19:18]),
        .DIB(ALUorMemData[21:20]),
        .DIC(ALUorMemData[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(A0[19:18]),
        .DOB(A0[21:20]),
        .DOC(A0[23:22]),
        .DOD(NLW_register_reg_r1_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_1
       (.I0(register_reg_r1_0_31_18_23_i_7_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[16]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[3]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[19]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_18_23_i_11
       (.I0(register_reg_r1_0_31_18_23_i_17_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_11_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_18_23_i_12
       (.I0(n_0_131_BUFG_inst_i_4_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_12_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_18_23_i_13
       (.I0(register_reg_r1_0_31_18_23_i_18_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_13_n_1));
  LUT6 #(
    .INIT(64'h00000000FFFF00A2)) 
    register_reg_r1_0_31_18_23_i_14
       (.I0(register_reg_r1_0_31_18_23_i_19_n_1),
        .I1(douta[3]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_18_23_i_20_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_11_1 ),
        .O(register_reg_r1_0_31_18_23_i_14_n_1));
  LUT6 #(
    .INIT(64'h00000000FFFF00D0)) 
    register_reg_r1_0_31_18_23_i_15
       (.I0(douta[2]),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(register_reg_r1_0_31_18_23_i_22_n_1),
        .I3(register_reg_r1_0_31_18_23_i_23_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_13_0 ),
        .O(register_reg_r1_0_31_18_23_i_15_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    register_reg_r1_0_31_18_23_i_16
       (.I0(register_reg_r1_0_31_18_23_i_25_n_1),
        .I1(douta[5]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_18_23_i_26_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_19_0 ),
        .O(register_reg_r1_0_31_18_23_i_16_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    register_reg_r1_0_31_18_23_i_17
       (.I0(register_reg_r1_0_31_18_23_i_28_n_1),
        .I1(douta[4]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_18_23_i_29_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_11_0 ),
        .O(register_reg_r1_0_31_18_23_i_17_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF0075)) 
    register_reg_r1_0_31_18_23_i_18
       (.I0(register_reg_r1_0_31_18_23_i_31_n_1),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(douta[6]),
        .I3(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I4(register_reg_r1_0_31_18_23_i_32_n_1),
        .I5(\pc[31]_i_16_0 ),
        .O(register_reg_r1_0_31_18_23_i_18_n_1));
  LUT4 #(
    .INIT(16'h45FF)) 
    register_reg_r1_0_31_18_23_i_19
       (.I0(register_reg_r1_0_31_18_23_i_34_n_1),
        .I1(register_reg_r1_0_31_18_23_i_35_n_1),
        .I2(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_19_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_2
       (.I0(register_reg_r1_0_31_18_23_i_8_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[15]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[2]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[18]));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_18_23_i_20
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_18_23_i_36_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_37_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_20_n_1));
  LUT6 #(
    .INIT(64'h45454500FFFFFFFF)) 
    register_reg_r1_0_31_18_23_i_22
       (.I0(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I1(register_reg_r1_0_31_18_23_i_37_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(n_0_131_BUFG_inst_i_29_n_1),
        .I5(register_reg_r1_0_31_18_23_i_16_0),
        .O(register_reg_r1_0_31_18_23_i_22_n_1));
  LUT4 #(
    .INIT(16'h8A88)) 
    register_reg_r1_0_31_18_23_i_23
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_18_23_i_39_n_1),
        .I2(register_reg_r1_0_31_18_23_i_40_n_1),
        .I3(\mem_addr_o_reg[14]_i_9_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_23_n_1));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    register_reg_r1_0_31_18_23_i_25
       (.I0(register_reg_r1_0_31_18_23_i_42_n_1),
        .I1(register_reg_r1_0_31_18_23_i_43_n_1),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_44_n_1),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_25_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_18_23_i_26
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_18_23_i_45_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_46_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_26_n_1));
  LUT4 #(
    .INIT(16'h45FF)) 
    register_reg_r1_0_31_18_23_i_28
       (.I0(register_reg_r1_0_31_18_23_i_48_n_1),
        .I1(register_reg_r1_0_31_18_23_i_43_n_1),
        .I2(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_28_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_18_23_i_29
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_18_23_i_46_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_36_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_29_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_3
       (.I0(register_reg_r1_0_31_18_23_i_9_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[18]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[5]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[21]));
  LUT6 #(
    .INIT(64'h54005454FFFFFFFF)) 
    register_reg_r1_0_31_18_23_i_31
       (.I0(register_reg_r1_0_31_18_23_i_50_n_1),
        .I1(register_reg_r1_0_31_18_23_i_51_n_1),
        .I2(\mem_addr_o_reg[15]_i_8_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_52_n_1),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_31_n_1));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    register_reg_r1_0_31_18_23_i_32
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(n_0_131_BUFG_inst_i_24_n_1),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_45_n_1),
        .O(register_reg_r1_0_31_18_23_i_32_n_1));
  LUT6 #(
    .INIT(64'h00C050D000C05FDF)) 
    register_reg_r1_0_31_18_23_i_34
       (.I0(register_reg_r1_0_31_18_23_i_54_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(register_reg_r1_0_31_18_23_i_55_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_40_n_1),
        .O(register_reg_r1_0_31_18_23_i_34_n_1));
  LUT6 #(
    .INIT(64'hB8BBB8BBB8BBB888)) 
    register_reg_r1_0_31_18_23_i_35
       (.I0(register_reg_r1_0_31_18_23_i_56_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_37_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_35_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_18_23_i_36
       (.I0(n_0_131_BUFG_inst_i_44_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_57_n_1),
        .O(register_reg_r1_0_31_18_23_i_36_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_18_23_i_37
       (.I0(n_0_131_BUFG_inst_i_42_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_58_n_1),
        .O(register_reg_r1_0_31_18_23_i_37_n_1));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    register_reg_r1_0_31_18_23_i_38
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__1_i_13_n_1),
        .I4(A0[19]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_3 ));
  LUT6 #(
    .INIT(64'h00C050D000C05FDF)) 
    register_reg_r1_0_31_18_23_i_39
       (.I0(register_reg_r1_0_31_18_23_i_55_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(n_0_131_BUFG_inst_i_26_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(n_0_131_BUFG_inst_i_41_n_1),
        .O(register_reg_r1_0_31_18_23_i_39_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_4
       (.I0(register_reg_r1_0_31_18_23_i_11_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[17]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[4]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[20]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_40
       (.I0(\mem_addr_o_reg[14]_i_24_n_1 ),
        .I1(register_reg_r1_0_31_18_23_i_59_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_27_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_60_n_1),
        .O(register_reg_r1_0_31_18_23_i_40_n_1));
  LUT5 #(
    .INIT(32'hBF0B4BF4)) 
    register_reg_r1_0_31_18_23_i_41
       (.I0(\pc_reg[1] ),
        .I1(A0[18]),
        .I2(\u_ALU_1/B_signed [18]),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_6 ));
  LUT4 #(
    .INIT(16'h5030)) 
    register_reg_r1_0_31_18_23_i_42
       (.I0(register_reg_r1_0_31_18_23_i_61_n_1),
        .I1(register_reg_r1_0_31_18_23_i_51_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\bbstub_douta[30] ),
        .O(register_reg_r1_0_31_18_23_i_42_n_1));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    register_reg_r1_0_31_18_23_i_43
       (.I0(\mem_addr_o_reg[15]_i_27_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_26_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_62_n_1),
        .O(register_reg_r1_0_31_18_23_i_43_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_44
       (.I0(register_reg_r1_0_31_18_23_i_63_n_1),
        .I1(n_0_131_BUFG_inst_i_39_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_64_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_30_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_44_n_1));
  LUT6 #(
    .INIT(64'h888888888BBB8B88)) 
    register_reg_r1_0_31_18_23_i_45
       (.I0(register_reg_r1_0_31_18_23_i_57_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_65_n_1),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(register_reg_r1_0_31_18_23_i_66_n_1),
        .I5(register_reg_r1_0_31_18_23_i_67_n_1),
        .O(register_reg_r1_0_31_18_23_i_45_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_18_23_i_46
       (.I0(register_reg_r1_0_31_18_23_i_58_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(n_0_131_BUFG_inst_i_37_n_1),
        .O(register_reg_r1_0_31_18_23_i_46_n_1));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    register_reg_r1_0_31_18_23_i_47
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__1_i_11_n_1),
        .I4(A0[21]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_4 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_18_23_i_48
       (.I0(register_reg_r1_0_31_18_23_i_61_n_1),
        .I1(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_54_n_1),
        .I4(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_35_n_1),
        .O(register_reg_r1_0_31_18_23_i_48_n_1));
  LUT5 #(
    .INIT(32'hBF0B4BF4)) 
    register_reg_r1_0_31_18_23_i_49
       (.I0(\pc_reg[1] ),
        .I1(A0[20]),
        .I2(\u_ALU_1/B_signed [20]),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_5 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_5
       (.I0(register_reg_r1_0_31_18_23_i_12_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[20]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[7]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[23]));
  LUT4 #(
    .INIT(16'h5030)) 
    register_reg_r1_0_31_18_23_i_50
       (.I0(register_reg_r1_0_31_18_23_i_44_n_1),
        .I1(n_0_131_BUFG_inst_i_35_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\bbstub_douta[30] ),
        .O(register_reg_r1_0_31_18_23_i_50_n_1));
  LUT6 #(
    .INIT(64'hBBB8FFFFBBB80000)) 
    register_reg_r1_0_31_18_23_i_51
       (.I0(\mem_addr_o_reg[15]_i_37_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_68_n_1),
        .O(register_reg_r1_0_31_18_23_i_51_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_52
       (.I0(register_reg_r1_0_31_18_23_i_69_n_1),
        .I1(register_reg_r1_0_31_18_23_i_70_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_71_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(n_0_131_BUFG_inst_i_46_n_1),
        .O(register_reg_r1_0_31_18_23_i_52_n_1));
  LUT5 #(
    .INIT(32'hBF0B4BF4)) 
    register_reg_r1_0_31_18_23_i_53
       (.I0(\pc_reg[1] ),
        .I1(A0[22]),
        .I2(\u_ALU_1/B_signed [22]),
        .I3(\bbstub_douta[30] ),
        .I4(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_4 ));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_54
       (.I0(register_reg_r1_0_31_18_23_i_64_n_1),
        .I1(\mem_addr_o_reg[15]_i_30_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(n_0_131_BUFG_inst_i_39_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_13_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_54_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_55
       (.I0(register_reg_r1_0_31_18_23_i_70_n_1),
        .I1(\mem_addr_o_reg[15]_i_31_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(n_0_131_BUFG_inst_i_46_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_33_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_55_n_1));
  LUT5 #(
    .INIT(32'h5555FFF3)) 
    register_reg_r1_0_31_18_23_i_56
       (.I0(\mem_addr_o_reg[15]_i_35_n_1 ),
        .I1(B0[24]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_56_n_1));
  LUT6 #(
    .INIT(64'hAFAF2020AFA02F20)) 
    register_reg_r1_0_31_18_23_i_57
       (.I0(\mem_addr_o_reg[15]_i_37_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[10]_i_14_n_1 ),
        .I4(i__carry__2_i_10_n_1),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_57_n_1));
  LUT6 #(
    .INIT(64'hAFAF2020AFA02F20)) 
    register_reg_r1_0_31_18_23_i_58
       (.I0(\mem_addr_o_reg[15]_i_27_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_26_n_1 ),
        .I4(i__carry__2_i_10_n_1),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_58_n_1));
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    register_reg_r1_0_31_18_23_i_59
       (.I0(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I1(B0[23]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I4(B0[31]),
        .O(register_reg_r1_0_31_18_23_i_59_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_18_23_i_6
       (.I0(register_reg_r1_0_31_18_23_i_13_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[19]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[6]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[22]));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_18_23_i_60
       (.I0(B0[25]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_60_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_18_23_i_61
       (.I0(register_reg_r1_0_31_18_23_i_71_n_1),
        .I1(n_0_131_BUFG_inst_i_46_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_18_23_i_70_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_31_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_61_n_1));
  LUT6 #(
    .INIT(64'hFFFFCFCFFFFF5F50)) 
    register_reg_r1_0_31_18_23_i_62
       (.I0(\mem_data_o_reg[23]_i_2_8 ),
        .I1(i__carry__2_i_10_n_1),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_62_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_18_23_i_63
       (.I0(B0[13]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[5]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[21]),
        .O(register_reg_r1_0_31_18_23_i_63_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_18_23_i_64
       (.I0(B0[11]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[3]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[19]),
        .O(register_reg_r1_0_31_18_23_i_64_n_1));
  LUT4 #(
    .INIT(16'h0002)) 
    register_reg_r1_0_31_18_23_i_65
       (.I0(B0[24]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_65_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_18_23_i_66
       (.I0(B0[28]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_66_n_1));
  LUT3 #(
    .INIT(8'h08)) 
    register_reg_r1_0_31_18_23_i_67
       (.I0(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I1(B0[31]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_67_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFF47)) 
    register_reg_r1_0_31_18_23_i_68
       (.I0(B0[24]),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(B0[28]),
        .I3(\mem_data_o_reg[23]_i_2_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_18_23_i_68_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_18_23_i_69
       (.I0(B0[14]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[6]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[22]),
        .O(register_reg_r1_0_31_18_23_i_69_n_1));
  LUT6 #(
    .INIT(64'h5555555555554555)) 
    register_reg_r1_0_31_18_23_i_7
       (.I0(register_reg_r1_0_31_18_23_i_14_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_7_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_18_23_i_70
       (.I0(B0[10]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[2]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[18]),
        .O(register_reg_r1_0_31_18_23_i_70_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_18_23_i_71
       (.I0(B0[12]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[4]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[20]),
        .O(register_reg_r1_0_31_18_23_i_71_n_1));
  LUT6 #(
    .INIT(64'h5555555555554555)) 
    register_reg_r1_0_31_18_23_i_8
       (.I0(register_reg_r1_0_31_18_23_i_15_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_8_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_18_23_i_9
       (.I0(register_reg_r1_0_31_18_23_i_16_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_18_23_i_9_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD3 register_reg_r1_0_31_24_29
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[25:24]),
        .DIB(ALUorMemData[27:26]),
        .DIC(ALUorMemData[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(A0[25:24]),
        .DOB(A0[27:26]),
        .DOC(A0[29:28]),
        .DOD(NLW_register_reg_r1_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_1
       (.I0(register_reg_r1_0_31_24_29_i_7_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[22]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[9]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[25]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_10
       (.I0(register_reg_r1_0_31_24_29_i_17_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_10_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_11
       (.I0(register_reg_r1_0_31_24_29_i_18_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_11_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_12
       (.I0(register_reg_r1_0_31_24_29_i_19_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_12_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_14
       (.I0(register_reg_r1_0_31_24_29_i_20_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_14_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    register_reg_r1_0_31_24_29_i_15
       (.I0(register_reg_r1_0_31_24_29_i_21_n_1),
        .I1(douta[9]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_24_29_i_22_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[2]_i_4_0 ),
        .O(register_reg_r1_0_31_24_29_i_15_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF2F)) 
    register_reg_r1_0_31_24_29_i_16
       (.I0(douta[8]),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(register_reg_r1_0_31_24_29_i_24_n_1),
        .I3(register_reg_r1_0_31_24_29_i_25_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\switch_data_o[15]_i_8_0 ),
        .O(register_reg_r1_0_31_24_29_i_16_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    register_reg_r1_0_31_24_29_i_17
       (.I0(register_reg_r1_0_31_24_29_i_27_n_1),
        .I1(douta[11]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_24_29_i_28_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(register_reg_r1_0_31_24_29_i_10_0),
        .O(register_reg_r1_0_31_24_29_i_17_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF5D)) 
    register_reg_r1_0_31_24_29_i_18
       (.I0(register_reg_r1_0_31_24_29_i_30_n_1),
        .I1(douta[10]),
        .I2(register_reg_r1_0_31_24_29_i_19_0),
        .I3(register_reg_r1_0_31_24_29_i_31_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_10_1 ),
        .O(register_reg_r1_0_31_24_29_i_18_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFA2)) 
    register_reg_r1_0_31_24_29_i_19
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_24_29_i_33_n_1),
        .I2(register_reg_r1_0_31_24_29_i_34_n_1),
        .I3(register_reg_r1_0_31_24_29_i_35_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[2]_i_3_1 ),
        .O(register_reg_r1_0_31_24_29_i_19_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_2
       (.I0(register_reg_r1_0_31_24_29_i_9_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[21]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[8]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[24]));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FF2F)) 
    register_reg_r1_0_31_24_29_i_20
       (.I0(douta[12]),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(register_reg_r1_0_31_24_29_i_37_n_1),
        .I3(register_reg_r1_0_31_24_29_i_38_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_10_0 ),
        .O(register_reg_r1_0_31_24_29_i_20_n_1));
  LUT6 #(
    .INIT(64'h0B0B000BFFFFFFFF)) 
    register_reg_r1_0_31_24_29_i_21
       (.I0(register_reg_r1_0_31_24_29_i_40_n_1),
        .I1(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_41_n_1),
        .I3(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I4(register_reg_r1_0_31_24_29_i_42_n_1),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_21_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_24_29_i_22
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_24_29_i_43_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_44_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_22_n_1));
  LUT6 #(
    .INIT(64'h0000BBB0FFFFFFFF)) 
    register_reg_r1_0_31_24_29_i_24
       (.I0(register_reg_r1_0_31_24_29_i_44_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(n_0_131_BUFG_inst_i_23_n_1),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_16_0),
        .O(register_reg_r1_0_31_24_29_i_24_n_1));
  LUT4 #(
    .INIT(16'h88A8)) 
    register_reg_r1_0_31_24_29_i_25
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_24_29_i_46_n_1),
        .I2(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_40_n_1),
        .O(register_reg_r1_0_31_24_29_i_25_n_1));
  LUT6 #(
    .INIT(64'h45450045FFFFFFFF)) 
    register_reg_r1_0_31_24_29_i_27
       (.I0(register_reg_r1_0_31_24_29_i_48_n_1),
        .I1(register_reg_r1_0_31_24_29_i_49_n_1),
        .I2(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I3(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I4(register_reg_r1_0_31_24_29_i_50_n_1),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_27_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_24_29_i_28
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_24_29_i_51_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_52_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_28_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_3
       (.I0(register_reg_r1_0_31_24_29_i_10_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[24]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[11]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[27]));
  LUT4 #(
    .INIT(16'h45FF)) 
    register_reg_r1_0_31_24_29_i_30
       (.I0(register_reg_r1_0_31_24_29_i_54_n_1),
        .I1(register_reg_r1_0_31_24_29_i_42_n_1),
        .I2(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I3(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_30_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_24_29_i_31
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_24_29_i_52_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_43_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_31_n_1));
  LUT4 #(
    .INIT(16'hFD5D)) 
    register_reg_r1_0_31_24_29_i_33
       (.I0(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I1(register_reg_r1_0_31_24_29_i_56_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_57_n_1),
        .O(register_reg_r1_0_31_24_29_i_33_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    register_reg_r1_0_31_24_29_i_34
       (.I0(register_reg_r1_0_31_24_29_i_58_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_59_n_1),
        .I3(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I4(register_reg_r1_0_31_24_29_i_60_n_1),
        .I5(register_reg_r1_0_31_24_29_i_61_n_1),
        .O(register_reg_r1_0_31_24_29_i_34_n_1));
  LUT3 #(
    .INIT(8'hBA)) 
    register_reg_r1_0_31_24_29_i_35
       (.I0(register_reg_r1_0_31_24_29_i_62_n_1),
        .I1(register_reg_r1_0_31_24_29_i_19_0),
        .I2(douta[13]),
        .O(register_reg_r1_0_31_24_29_i_35_n_1));
  LUT6 #(
    .INIT(64'h0000BBB0FFFFFFFF)) 
    register_reg_r1_0_31_24_29_i_37
       (.I0(register_reg_r1_0_31_24_29_i_64_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_51_n_1),
        .I3(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_16_0),
        .O(register_reg_r1_0_31_24_29_i_37_n_1));
  LUT6 #(
    .INIT(64'hAA20AAAAAA20AA20)) 
    register_reg_r1_0_31_24_29_i_38
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_24_29_i_65_n_1),
        .I2(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_66_n_1),
        .I4(register_reg_r1_0_31_24_29_i_50_n_1),
        .I5(\mem_addr_o_reg[13]_i_10_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_38_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_4
       (.I0(register_reg_r1_0_31_24_29_i_11_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[23]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[10]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[26]));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    register_reg_r1_0_31_24_29_i_40
       (.I0(register_reg_r1_0_31_18_23_i_69_n_1),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_70_n_1),
        .I3(register_reg_r1_0_31_24_29_i_68_n_1),
        .I4(register_reg_r1_0_31_18_23_i_71_n_1),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_40_n_1));
  LUT5 #(
    .INIT(32'h00001F11)) 
    register_reg_r1_0_31_24_29_i_41
       (.I0(register_reg_r1_0_31_24_29_i_69_n_1),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_70_n_1),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\bbstub_douta[30] ),
        .O(register_reg_r1_0_31_24_29_i_41_n_1));
  LUT6 #(
    .INIT(64'hFF33CC00B8B8B8B8)) 
    register_reg_r1_0_31_24_29_i_42
       (.I0(register_reg_r1_0_31_24_29_i_71_n_1),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_64_n_1),
        .I3(register_reg_r1_0_31_24_29_i_72_n_1),
        .I4(register_reg_r1_0_31_18_23_i_63_n_1),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_42_n_1));
  LUT6 #(
    .INIT(64'hBBB8BBBB00B80088)) 
    register_reg_r1_0_31_24_29_i_43
       (.I0(n_0_131_BUFG_inst_i_36_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_19_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(i__carry__2_i_10_n_1),
        .O(register_reg_r1_0_31_24_29_i_43_n_1));
  LUT6 #(
    .INIT(64'hBBB8BBBB00B80088)) 
    register_reg_r1_0_31_24_29_i_44
       (.I0(n_0_131_BUFG_inst_i_38_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(i__carry__2_i_10_n_1),
        .O(register_reg_r1_0_31_24_29_i_44_n_1));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    register_reg_r1_0_31_24_29_i_45
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__2_i_15_n_1),
        .I4(A0[25]),
        .I5(\pc_reg[1] ),
        .O(\pc[1]_i_2_2 ));
  LUT6 #(
    .INIT(64'h04C404C404C40FCF)) 
    register_reg_r1_0_31_24_29_i_46
       (.I0(register_reg_r1_0_31_24_29_i_69_n_1),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\bbstub_douta[30] ),
        .I3(n_0_131_BUFG_inst_i_34_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(n_0_131_BUFG_inst_i_21_n_1),
        .O(register_reg_r1_0_31_24_29_i_46_n_1));
  LUT6 #(
    .INIT(64'h2828882802022802)) 
    register_reg_r1_0_31_24_29_i_47
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(A0[24]),
        .I4(\pc_reg[1] ),
        .I5(\u_ALU_1/B_signed [24]),
        .O(i__carry__2_i_16_0));
  LUT5 #(
    .INIT(32'h00001F11)) 
    register_reg_r1_0_31_24_29_i_48
       (.I0(register_reg_r1_0_31_24_29_i_73_n_1),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_74_n_1),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\bbstub_douta[30] ),
        .O(register_reg_r1_0_31_24_29_i_48_n_1));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_24_29_i_49
       (.I0(register_reg_r1_0_31_30_31_i_16_n_1),
        .I1(register_reg_r1_0_31_18_23_i_69_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_68_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_71_n_1),
        .O(register_reg_r1_0_31_24_29_i_49_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_5
       (.I0(register_reg_r1_0_31_24_29_i_12_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[26]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[13]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[29]));
  LUT6 #(
    .INIT(64'hAFA0CFCFAFA0C0C0)) 
    register_reg_r1_0_31_24_29_i_50
       (.I0(register_reg_r1_0_31_24_29_i_75_n_1),
        .I1(register_reg_r1_0_31_24_29_i_71_n_1),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_72_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_63_n_1),
        .O(register_reg_r1_0_31_24_29_i_50_n_1));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    register_reg_r1_0_31_24_29_i_51
       (.I0(\mem_addr_o_reg[11]_i_19_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(i__carry__2_i_9_n_1),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(i__carry__2_i_10_n_1),
        .O(register_reg_r1_0_31_24_29_i_51_n_1));
  LUT6 #(
    .INIT(64'hFFB8FFFF00B80000)) 
    register_reg_r1_0_31_24_29_i_52
       (.I0(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[13]_i_26_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(i__carry__2_i_10_n_1),
        .O(register_reg_r1_0_31_24_29_i_52_n_1));
  LUT6 #(
    .INIT(64'h008088A888282202)) 
    register_reg_r1_0_31_24_29_i_53
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\u_ALU_1/B_signed [27]),
        .I2(A0[27]),
        .I3(\pc_reg[1] ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_0 ));
  LUT6 #(
    .INIT(64'h44F444F4FFFF44F4)) 
    register_reg_r1_0_31_24_29_i_54
       (.I0(register_reg_r1_0_31_24_29_i_49_n_1),
        .I1(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I2(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_70_n_1),
        .I4(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I5(register_reg_r1_0_31_24_29_i_73_n_1),
        .O(register_reg_r1_0_31_24_29_i_54_n_1));
  LUT6 #(
    .INIT(64'h2828882802022802)) 
    register_reg_r1_0_31_24_29_i_55
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(A0[26]),
        .I4(\pc_reg[1] ),
        .I5(\u_ALU_1/B_signed [26]),
        .O(i__carry__2_i_14_0));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_24_29_i_56
       (.I0(register_reg_r1_0_31_24_29_i_75_n_1),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_71_n_1),
        .O(register_reg_r1_0_31_24_29_i_56_n_1));
  LUT6 #(
    .INIT(64'h8A00FFFF8A000000)) 
    register_reg_r1_0_31_24_29_i_57
       (.I0(register_reg_r1_0_31_24_29_i_76_n_1),
        .I1(register_reg_r1_0_31_24_29_i_77_n_1),
        .I2(\mem_data_o_reg[23]_i_2_5 ),
        .I3(register_reg_r1_0_31_24_29_i_78_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_24_29_i_72_n_1),
        .O(register_reg_r1_0_31_24_29_i_57_n_1));
  LUT6 #(
    .INIT(64'h8A00FFFF8A000000)) 
    register_reg_r1_0_31_24_29_i_58
       (.I0(register_reg_r1_0_31_24_29_i_79_n_1),
        .I1(register_reg_r1_0_31_24_29_i_77_n_1),
        .I2(\mem_data_o_reg[23]_i_2_0 ),
        .I3(register_reg_r1_0_31_18_23_i_66_n_1),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(register_reg_r1_0_31_24_29_i_68_n_1),
        .O(register_reg_r1_0_31_24_29_i_58_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_24_29_i_59
       (.I0(register_reg_r1_0_31_30_31_i_16_n_1),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(register_reg_r1_0_31_18_23_i_69_n_1),
        .O(register_reg_r1_0_31_24_29_i_59_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_24_29_i_6
       (.I0(register_reg_r1_0_31_24_29_i_14_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[25]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[12]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[28]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    register_reg_r1_0_31_24_29_i_60
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_10_n_1 ),
        .I3(B0[30]),
        .I4(ALUresult0_carry__5_0),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_60_n_1));
  LUT3 #(
    .INIT(8'h01)) 
    register_reg_r1_0_31_24_29_i_61
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_80_n_1),
        .O(register_reg_r1_0_31_24_29_i_61_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAA202020AA)) 
    register_reg_r1_0_31_24_29_i_62
       (.I0(register_reg_r1_0_31_18_23_i_16_0),
        .I1(register_reg_r1_0_31_30_31_i_22_n_1),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(register_reg_r1_0_31_24_29_i_64_n_1),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_11_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_62_n_1));
  LUT6 #(
    .INIT(64'h008088A888282202)) 
    register_reg_r1_0_31_24_29_i_63
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\u_ALU_1/B_signed [29]),
        .I2(A0[29]),
        .I3(\pc_reg[1] ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_2 ));
  LUT6 #(
    .INIT(64'hFFFF1000FFFFDFFF)) 
    register_reg_r1_0_31_24_29_i_64
       (.I0(B0[29]),
        .I1(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[31]),
        .O(register_reg_r1_0_31_24_29_i_64_n_1));
  LUT3 #(
    .INIT(8'hB8)) 
    register_reg_r1_0_31_24_29_i_65
       (.I0(register_reg_r1_0_31_24_29_i_58_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_59_n_1),
        .O(register_reg_r1_0_31_24_29_i_65_n_1));
  LUT4 #(
    .INIT(16'h4F44)) 
    register_reg_r1_0_31_24_29_i_66
       (.I0(register_reg_r1_0_31_24_29_i_74_n_1),
        .I1(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_80_n_1),
        .I3(\mem_addr_o_reg[14]_i_9_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_66_n_1));
  LUT6 #(
    .INIT(64'h2828882802022802)) 
    register_reg_r1_0_31_24_29_i_67
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(A0[28]),
        .I4(\pc_reg[1] ),
        .I5(\u_ALU_1/B_signed [28]),
        .O(i__carry__2_i_12_0));
  LUT6 #(
    .INIT(64'h000000000FFF5533)) 
    register_reg_r1_0_31_24_29_i_68
       (.I0(\mem_data_o_reg[23]_i_2_6 ),
        .I1(\mem_data_o_reg[23]_i_2_9 ),
        .I2(\mem_data_o_reg[23]_i_2_10 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(register_reg_r1_0_31_18_23_i_65_n_1),
        .O(register_reg_r1_0_31_24_29_i_68_n_1));
  LUT6 #(
    .INIT(64'hBBBBBBBBB8BBB888)) 
    register_reg_r1_0_31_24_29_i_69
       (.I0(n_0_131_BUFG_inst_i_38_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(i__carry__2_i_10_n_1),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_69_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_7
       (.I0(register_reg_r1_0_31_24_29_i_15_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_7_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAFFF3FFFF)) 
    register_reg_r1_0_31_24_29_i_70
       (.I0(n_0_131_BUFG_inst_i_36_n_1),
        .I1(B0[28]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_70_n_1));
  LUT6 #(
    .INIT(64'hFFFFCF44FFFFCF77)) 
    register_reg_r1_0_31_24_29_i_71
       (.I0(B0[15]),
        .I1(\mem_addr_o_reg[15]_i_29_n_1 ),
        .I2(B0[7]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[23]),
        .O(register_reg_r1_0_31_24_29_i_71_n_1));
  LUT6 #(
    .INIT(64'h0F53FF5300000000)) 
    register_reg_r1_0_31_24_29_i_72
       (.I0(\mem_data_o_reg[23]_i_2_7 ),
        .I1(\mem_data_o_reg[23]_i_2_11 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_12 ),
        .I5(register_reg_r1_0_31_18_23_i_60_n_1),
        .O(register_reg_r1_0_31_24_29_i_72_n_1));
  LUT6 #(
    .INIT(64'hFFAAFFCCFFF0FFFF)) 
    register_reg_r1_0_31_24_29_i_73
       (.I0(\mem_addr_o_reg[11]_i_18_n_1 ),
        .I1(i__carry__2_i_10_n_1),
        .I2(\mem_addr_o_reg[13]_i_26_n_1 ),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_73_n_1));
  LUT6 #(
    .INIT(64'hFFF5FFFFFFF3FFFF)) 
    register_reg_r1_0_31_24_29_i_74
       (.I0(B0[28]),
        .I1(B0[30]),
        .I2(ALUresult0_carry__5_0),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_74_n_1));
  LUT6 #(
    .INIT(64'h0F53FF5300000000)) 
    register_reg_r1_0_31_24_29_i_75
       (.I0(cpu_data_i[0]),
        .I1(cpu_data_i[5]),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_4 ),
        .I5(register_reg_r1_0_31_24_29_i_81_n_1),
        .O(register_reg_r1_0_31_24_29_i_75_n_1));
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    register_reg_r1_0_31_24_29_i_76
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[21]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[5]),
        .O(register_reg_r1_0_31_24_29_i_76_n_1));
  LUT2 #(
    .INIT(4'h7)) 
    register_reg_r1_0_31_24_29_i_77
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_77_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_24_29_i_78
       (.I0(B0[29]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_78_n_1));
  LUT5 #(
    .INIT(32'hFAFBFFFB)) 
    register_reg_r1_0_31_24_29_i_79
       (.I0(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I1(B0[20]),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(B0[4]),
        .O(register_reg_r1_0_31_24_29_i_79_n_1));
  LUT6 #(
    .INIT(64'hFFF5FFFFFFF3FFFF)) 
    register_reg_r1_0_31_24_29_i_80
       (.I0(B0[29]),
        .I1(B0[31]),
        .I2(ALUresult0_carry__5_0),
        .I3(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_80_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_24_29_i_81
       (.I0(B0[27]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_24_29_i_81_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_24_29_i_9
       (.I0(register_reg_r1_0_31_24_29_i_16_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_24_29_i_9_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD4 register_reg_r1_0_31_30_31
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(A0[31:30]),
        .DOB(NLW_register_reg_r1_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_register_reg_r1_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_register_reg_r1_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_30_31_i_1
       (.I0(register_reg_r1_0_31_30_31_i_3_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[28]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[15]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[31]));
  LUT6 #(
    .INIT(64'hDFFFD5FFDF55D555)) 
    register_reg_r1_0_31_30_31_i_11
       (.I0(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I1(register_reg_r1_0_31_30_31_i_15_n_1),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(register_reg_r1_0_31_30_31_i_16_n_1),
        .I5(register_reg_r1_0_31_24_29_i_58_n_1),
        .O(register_reg_r1_0_31_30_31_i_11_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFF4700)) 
    register_reg_r1_0_31_30_31_i_12
       (.I0(register_reg_r1_0_31_24_29_i_57_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_24_29_i_56_n_1),
        .I3(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I4(register_reg_r1_0_31_30_31_i_20_n_1),
        .I5(register_reg_r1_0_31_30_31_i_21_n_1),
        .O(register_reg_r1_0_31_30_31_i_12_n_1));
  LUT6 #(
    .INIT(64'h4700FFFF47004700)) 
    register_reg_r1_0_31_30_31_i_13
       (.I0(i__carry__2_i_10_n_1),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(register_reg_r1_0_31_30_31_i_22_n_1),
        .I3(register_reg_r1_0_31_18_23_i_16_0),
        .I4(register_reg_r1_0_31_24_29_i_19_0),
        .I5(douta[14]),
        .O(register_reg_r1_0_31_30_31_i_13_n_1));
  LUT6 #(
    .INIT(64'h0F53FF5300000000)) 
    register_reg_r1_0_31_30_31_i_15
       (.I0(cpu_data_i[2]),
        .I1(cpu_data_i[8]),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_1 ),
        .I5(register_reg_r1_0_31_30_31_i_24_n_1),
        .O(register_reg_r1_0_31_30_31_i_15_n_1));
  LUT6 #(
    .INIT(64'h00F05030F0F05030)) 
    register_reg_r1_0_31_30_31_i_16
       (.I0(\mem_data_o_reg[23]_i_2_2 ),
        .I1(\mem_data_o_reg[23]_i_2_13 ),
        .I2(register_reg_r1_0_31_30_31_i_25_n_1),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\mem_data_o_reg[23]_i_2_14 ),
        .O(register_reg_r1_0_31_30_31_i_16_n_1));
  LUT6 #(
    .INIT(64'hF1000000F1FF0000)) 
    register_reg_r1_0_31_30_31_i_17
       (.I0(register_reg_r1_0_31_30_31_i_26_n_1),
        .I1(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I2(register_reg_r1_0_31_30_31_i_27_n_1),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I5(register_reg_r1_0_31_24_29_i_75_n_1),
        .O(register_reg_r1_0_31_30_31_i_17_n_1));
  LUT5 #(
    .INIT(32'hEFFFFFFF)) 
    register_reg_r1_0_31_30_31_i_18
       (.I0(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I1(ALUresult0_carry__5_0),
        .I2(B0[31]),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_18_n_1));
  LUT6 #(
    .INIT(64'hD010FDF12FEFD21E)) 
    register_reg_r1_0_31_30_31_i_19
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry__2_i_10_n_1),
        .I4(JrPC__0),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_12 ));
  LUT6 #(
    .INIT(64'hFFFFAABAAABAAABA)) 
    register_reg_r1_0_31_30_31_i_2
       (.I0(register_reg_r1_0_31_30_31_i_4_n_1),
        .I1(n_0_131_BUFG_inst_i_7_0),
        .I2(register_reg_r2_0_31_30_31_0[27]),
        .I3(\bbstub_douta[27] ),
        .I4(register_reg_r2_0_31_30_31_1[14]),
        .I5(\bbstub_douta[31] ),
        .O(ALUorMemData[30]));
  LUT6 #(
    .INIT(64'h0000000000004000)) 
    register_reg_r1_0_31_30_31_i_20
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(i__carry__2_i_10_n_1),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_20_n_1));
  LUT6 #(
    .INIT(64'h0000000000001000)) 
    register_reg_r1_0_31_30_31_i_21
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_10_n_1 ),
        .I3(B0[30]),
        .I4(ALUresult0_carry__5_0),
        .I5(\mem_addr_o_reg[9]_i_9_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_21_n_1));
  LUT6 #(
    .INIT(64'hFFFF1000FFFFDFFF)) 
    register_reg_r1_0_31_30_31_i_22
       (.I0(B0[30]),
        .I1(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_data_o_reg[23]_i_2_n_1 ),
        .I5(B0[31]),
        .O(register_reg_r1_0_31_30_31_i_22_n_1));
  LUT6 #(
    .INIT(64'h008088A888282202)) 
    register_reg_r1_0_31_30_31_i_23
       (.I0(\mem_addr_o_reg[15]_i_13_2 ),
        .I1(\u_ALU_1/B_signed [30]),
        .I2(A0[30]),
        .I3(\pc_reg[1] ),
        .I4(\bbstub_douta[30] ),
        .I5(\mem_addr_o_reg[10]_i_2_0 ),
        .O(\mem_addr_o_reg[15]_i_11_1 ));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_30_31_i_24
       (.I0(B0[30]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_24_n_1));
  LUT4 #(
    .INIT(16'hFFFD)) 
    register_reg_r1_0_31_30_31_i_25
       (.I0(B0[26]),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_25_n_1));
  LUT4 #(
    .INIT(16'hF4F7)) 
    register_reg_r1_0_31_30_31_i_26
       (.I0(B0[7]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[23]),
        .O(register_reg_r1_0_31_30_31_i_26_n_1));
  LUT5 #(
    .INIT(32'h004400F4)) 
    register_reg_r1_0_31_30_31_i_27
       (.I0(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I1(B0[31]),
        .I2(B0[15]),
        .I3(ALUresult0_carry__5_0),
        .I4(register_reg_r1_0_31_24_29_i_77_n_1),
        .O(register_reg_r1_0_31_30_31_i_27_n_1));
  LUT4 #(
    .INIT(16'h2E22)) 
    register_reg_r1_0_31_30_31_i_28
       (.I0(ALUresult0_carry__5_1),
        .I1(ALUresult0_carry__5),
        .I2(ALUresult0_carry__5_0),
        .I3(B0[30]),
        .O(\u_ALU_1/B_signed [30]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_30_31_i_3
       (.I0(register_reg_r1_0_31_30_31_i_5_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_30_31_i_3_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_30_31_i_4
       (.I0(register_reg_r1_0_31_30_31_i_6_n_1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_30_31_i_4_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFA2)) 
    register_reg_r1_0_31_30_31_i_5
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_30_31_i_7_n_1),
        .I2(register_reg_r1_0_31_30_31_i_8_n_1),
        .I3(register_reg_r1_0_31_30_31_i_9_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[2]_i_3_0 ),
        .O(register_reg_r1_0_31_30_31_i_5_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFF0000FFA2)) 
    register_reg_r1_0_31_30_31_i_6
       (.I0(\mem_addr_o_reg[11]_i_2_n_1 ),
        .I1(register_reg_r1_0_31_30_31_i_11_n_1),
        .I2(register_reg_r1_0_31_30_31_i_12_n_1),
        .I3(register_reg_r1_0_31_30_31_i_13_n_1),
        .I4(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I5(\pc[31]_i_14_0 ),
        .O(register_reg_r1_0_31_30_31_i_6_n_1));
  LUT6 #(
    .INIT(64'hBF8FB080FFFFFFFF)) 
    register_reg_r1_0_31_30_31_i_7
       (.I0(register_reg_r1_0_31_30_31_i_15_n_1),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(register_reg_r1_0_31_30_31_i_16_n_1),
        .I4(register_reg_r1_0_31_24_29_i_58_n_1),
        .I5(\mem_addr_o_reg[13]_i_10_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_7_n_1));
  LUT6 #(
    .INIT(64'hF100FFFFF100F100)) 
    register_reg_r1_0_31_30_31_i_8
       (.I0(register_reg_r1_0_31_24_29_i_57_n_1),
        .I1(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I2(register_reg_r1_0_31_30_31_i_17_n_1),
        .I3(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I4(register_reg_r1_0_31_30_31_i_18_n_1),
        .I5(\mem_addr_o_reg[7]_i_6_n_1 ),
        .O(register_reg_r1_0_31_30_31_i_8_n_1));
  LUT5 #(
    .INIT(32'h40FF4040)) 
    register_reg_r1_0_31_30_31_i_9
       (.I0(ALUresult0_carry__5_0),
        .I1(B0[31]),
        .I2(register_reg_r1_0_31_18_23_i_16_0),
        .I3(register_reg_r1_0_31_24_29_i_19_0),
        .I4(douta[15]),
        .O(register_reg_r1_0_31_30_31_i_9_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD5 register_reg_r1_0_31_6_11
       (.ADDRA(douta[25:21]),
        .ADDRB(douta[25:21]),
        .ADDRC(douta[25:21]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[7:6]),
        .DIB(ALUorMemData[9:8]),
        .DIC({ALUorMemData[11],writeData[0]}),
        .DID({1'b0,1'b0}),
        .DOA(A0[7:6]),
        .DOB(A0[9:8]),
        .DOC(A0[11:10]),
        .DOD(NLW_register_reg_r1_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_1
       (.I0(register_reg_r1_0_31_6_11_i_7_n_1),
        .I1(register_reg_r2_0_31_30_31_0[7]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[7]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_6_11_6),
        .O(ALUorMemData[7]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_11
       (.I0(ALUresult0_carry__1_0),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_6_11_i_11_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_13
       (.I0(ALUresult0_carry__1),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_6_11_i_13_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_15
       (.I0(\mem_addr_o_reg[11]_i_5 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_6_11_i_15_n_1));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_2
       (.I0(register_reg_r1_0_31_6_11_i_9_n_1),
        .I1(register_reg_r2_0_31_30_31_0[6]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[6]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_6_11_7),
        .O(ALUorMemData[6]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_3
       (.I0(register_reg_r1_0_31_6_11_i_11_n_1),
        .I1(register_reg_r2_0_31_30_31_0[9]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[9]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_6_11_4),
        .O(ALUorMemData[9]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_4
       (.I0(register_reg_r1_0_31_6_11_i_13_n_1),
        .I1(register_reg_r2_0_31_30_31_0[8]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[8]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_6_11_5),
        .O(ALUorMemData[8]));
  LUT6 #(
    .INIT(64'hFFFFFFFFAAAAFEAE)) 
    register_reg_r1_0_31_6_11_i_5
       (.I0(register_reg_r1_0_31_6_11_i_15_n_1),
        .I1(register_reg_r2_0_31_30_31_0[10]),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(Q[10]),
        .I4(\bbstub_douta[27] ),
        .I5(register_reg_r2_0_31_6_11_3),
        .O(ALUorMemData[11]));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_7
       (.I0(\mem_addr_o_reg[7]_i_4 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_6_11_i_7_n_1));
  LUT6 #(
    .INIT(64'hAAAAAAAAAAAA8AAA)) 
    register_reg_r1_0_31_6_11_i_9
       (.I0(\mem_addr_o_reg[6]_i_5 ),
        .I1(douta[29]),
        .I2(douta[27]),
        .I3(douta[26]),
        .I4(douta[30]),
        .I5(douta[28]),
        .O(register_reg_r1_0_31_6_11_i_9_n_1));
  (* INIT_A = "64'hE4E4E4E4E4E4E4E4" *) 
  (* INIT_B = "64'hFFAA5500FFAA5500" *) 
  (* INIT_C = "64'h5555555500000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "5" *) 
  RAM32M_HD6 register_reg_r2_0_31_0_5
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[1:0]),
        .DIB(ALUorMemData[3:2]),
        .DIC(ALUorMemData[5:4]),
        .DID({1'b0,1'b0}),
        .DOA(B0[1:0]),
        .DOB(B0[3:2]),
        .DOC(B0[5:4]),
        .DOD(NLW_register_reg_r2_0_31_0_5_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "12" *) 
  (* ram_slice_end = "17" *) 
  RAM32M_HD7 register_reg_r2_0_31_12_17
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(writeData[2:1]),
        .DIB(ALUorMemData[15:14]),
        .DIC(ALUorMemData[17:16]),
        .DID({1'b0,1'b0}),
        .DOA(B0[13:12]),
        .DOB(B0[15:14]),
        .DOC(B0[17:16]),
        .DOD(NLW_register_reg_r2_0_31_12_17_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "18" *) 
  (* ram_slice_end = "23" *) 
  RAM32M_HD8 register_reg_r2_0_31_18_23
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[19:18]),
        .DIB(ALUorMemData[21:20]),
        .DIC(ALUorMemData[23:22]),
        .DID({1'b0,1'b0}),
        .DOA(B0[19:18]),
        .DOB(B0[21:20]),
        .DOC(B0[23:22]),
        .DOD(NLW_register_reg_r2_0_31_18_23_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "24" *) 
  (* ram_slice_end = "29" *) 
  RAM32M_HD9 register_reg_r2_0_31_24_29
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[25:24]),
        .DIB(ALUorMemData[27:26]),
        .DIC(ALUorMemData[29:28]),
        .DID({1'b0,1'b0}),
        .DOA(B0[25:24]),
        .DOB(B0[27:26]),
        .DOC(B0[29:28]),
        .DOD(NLW_register_reg_r2_0_31_24_29_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "30" *) 
  (* ram_slice_end = "31" *) 
  RAM32M_HD10 register_reg_r2_0_31_30_31
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[31:30]),
        .DIB({1'b0,1'b0}),
        .DIC({1'b0,1'b0}),
        .DID({1'b0,1'b0}),
        .DOA(B0[31:30]),
        .DOB(NLW_register_reg_r2_0_31_30_31_DOB_UNCONNECTED[1:0]),
        .DOC(NLW_register_reg_r2_0_31_30_31_DOC_UNCONNECTED[1:0]),
        .DOD(NLW_register_reg_r2_0_31_30_31_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  (* INIT_A = "64'h0000000000000000" *) 
  (* INIT_B = "64'h0000000000000000" *) 
  (* INIT_C = "64'h0000000000000000" *) 
  (* INIT_D = "64'h0000000000000000" *) 
  (* METHODOLOGY_DRC_VIOS = "" *) 
  (* RTL_RAM_BITS = "1024" *) 
  (* RTL_RAM_NAME = "u_CPU_only/u_reg_files_1/register" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "31" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "6" *) 
  (* ram_slice_end = "11" *) 
  RAM32M_HD11 register_reg_r2_0_31_6_11
       (.ADDRA(douta[20:16]),
        .ADDRB(douta[20:16]),
        .ADDRC(douta[20:16]),
        .ADDRD(rW_select),
        .DIA(ALUorMemData[7:6]),
        .DIB(ALUorMemData[9:8]),
        .DIC({ALUorMemData[11],writeData[0]}),
        .DID({1'b0,1'b0}),
        .DOA(B0[7:6]),
        .DOB(B0[9:8]),
        .DOC(B0[11:10]),
        .DOD(NLW_register_reg_r2_0_31_6_11_DOD_UNCONNECTED[1:0]),
        .WCLK(clk_out1),
        .WE(register_reg_r1_0_31_0_5_i_1_n_1));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[0]_i_1 
       (.I0(toggle_switch_IBUF[0]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[16]),
        .O(\toggle_switch[15] [0]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[10]_i_1 
       (.I0(toggle_switch_IBUF[10]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [10]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[11]_i_1 
       (.I0(toggle_switch_IBUF[11]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [11]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[12]_i_1 
       (.I0(toggle_switch_IBUF[12]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [12]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[13]_i_1 
       (.I0(toggle_switch_IBUF[13]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [13]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[14]_i_1 
       (.I0(toggle_switch_IBUF[14]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [14]));
  LUT6 #(
    .INIT(64'h0000000000000040)) 
    \switch_data_o[15]_i_1 
       (.I0(\switch_data_o[15]_i_3_n_1 ),
        .I1(\mem_addr_o_reg[6]_i_5 ),
        .I2(n_0_131_BUFG_inst_i_7_0),
        .I3(ALUresult0_carry__1),
        .I4(\switch_data_o[15]_i_4_n_1 ),
        .I5(\switch_data_o[15]_i_5_n_1 ),
        .O(E));
  LUT5 #(
    .INIT(32'hEEEEFFEF)) 
    \switch_data_o[15]_i_10 
       (.I0(\bbstub_douta[30] ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\switch_data_o[15]_i_18_n_1 ),
        .I4(\switch_data_o[15]_i_19_n_1 ),
        .O(\switch_data_o[15]_i_10_n_1 ));
  LUT6 #(
    .INIT(64'hFFFFEEFEAAAAAAAA)) 
    \switch_data_o[15]_i_11 
       (.I0(\switch_data_o[15]_i_6_0 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I3(\switch_data_o[15]_i_18_n_1 ),
        .I4(\switch_data_o[15]_i_19_n_1 ),
        .I5(\mem_addr_o_reg[14]_i_10_n_1 ),
        .O(\switch_data_o[15]_i_11_n_1 ));
  LUT6 #(
    .INIT(64'h0B000B0BFFFFFFFF)) 
    \switch_data_o[15]_i_12 
       (.I0(\switch_data_o[15]_i_18_n_1 ),
        .I1(\mem_addr_o_reg[7]_i_6_n_1 ),
        .I2(\switch_data_o[15]_i_21_n_1 ),
        .I3(\mem_addr_o_reg[2]_i_7_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_9_n_1 ),
        .I5(\mem_addr_o_reg[11]_i_2_n_1 ),
        .O(\switch_data_o[15]_i_12_n_1 ));
  LUT6 #(
    .INIT(64'h8A888A888A88AAAA)) 
    \switch_data_o[15]_i_13 
       (.I0(\mem_addr_o_reg[14]_i_10_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_11_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_9_n_1 ),
        .I3(\mem_addr_o_reg[14]_i_12_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I5(\switch_data_o[15]_i_18_n_1 ),
        .O(\switch_data_o[15]_i_13_n_1 ));
  LUT6 #(
    .INIT(64'h0228022828880228)) 
    \switch_data_o[15]_i_14 
       (.I0(\mem_addr_o_reg[15]_i_13_1 ),
        .I1(\mem_addr_o_reg[10]_i_2_0 ),
        .I2(\bbstub_douta[30] ),
        .I3(i__carry_i_16_n_1),
        .I4(A0[1]),
        .I5(\pc_reg[1] ),
        .O(\switch_data_o[15]_i_14_n_1 ));
  LUT3 #(
    .INIT(8'h7F)) 
    \switch_data_o[15]_i_16 
       (.I0(n_0_131_BUFG_inst_i_6_n_1),
        .I1(n_0_131_BUFG_inst_i_5_n_1),
        .I2(n_0_131_BUFG_inst_i_4_n_1),
        .O(\switch_data_o[15]_i_16_n_1 ));
  LUT5 #(
    .INIT(32'hFBFFFFFF)) 
    \switch_data_o[15]_i_17 
       (.I0(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I1(B0[0]),
        .I2(ALUresult0_carry__5_0),
        .I3(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I4(\mem_addr_o_reg[15]_i_18_n_1 ),
        .O(\switch_data_o[15]_i_17_n_1 ));
  LUT5 #(
    .INIT(32'hFA3ACA0A)) 
    \switch_data_o[15]_i_18 
       (.I0(\mem_addr_o_reg[3]_i_9_n_1 ),
        .I1(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I2(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I3(\switch_data_o[15]_i_22_n_1 ),
        .I4(\mem_addr_o_reg[5]_i_11_n_1 ),
        .O(\switch_data_o[15]_i_18_n_1 ));
  LUT6 #(
    .INIT(64'h0500110005551155)) 
    \switch_data_o[15]_i_19 
       (.I0(\mem_addr_o_reg[14]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[4]_i_12_n_1 ),
        .I2(\switch_data_o[15]_i_23_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_18_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_23_n_1 ),
        .I5(\mem_addr_o_reg[2]_i_11_n_1 ),
        .O(\switch_data_o[15]_i_19_n_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[15]_i_2 
       (.I0(toggle_switch_IBUF[15]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [15]));
  LUT6 #(
    .INIT(64'h0F08000008080000)) 
    \switch_data_o[15]_i_21 
       (.I0(\mem_data_o_reg[23]_i_2_6 ),
        .I1(\mem_addr_o_reg[13]_i_10_n_1 ),
        .I2(\mem_addr_o_reg[9]_i_9_n_1 ),
        .I3(\mem_data_o_reg[23]_i_2_7 ),
        .I4(\mem_addr_o_reg[2]_i_10_n_1 ),
        .I5(\mem_addr_o_reg[13]_i_8_n_1 ),
        .O(\switch_data_o[15]_i_21_n_1 ));
  LUT6 #(
    .INIT(64'h00000000CFFFAAAA)) 
    \switch_data_o[15]_i_22 
       (.I0(\switch_data_o[15]_i_25_n_1 ),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(B0[17]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\switch_data_o[15]_i_26_n_1 ),
        .O(\switch_data_o[15]_i_22_n_1 ));
  LUT6 #(
    .INIT(64'h00000000CFFFAAAA)) 
    \switch_data_o[15]_i_23 
       (.I0(\mem_addr_o_reg[8]_i_11_n_1 ),
        .I1(\mem_data_o_reg[23]_i_2_n_1 ),
        .I2(B0[16]),
        .I3(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I4(\mem_addr_o_reg[14]_i_35_n_1 ),
        .I5(\switch_data_o[15]_i_27_n_1 ),
        .O(\switch_data_o[15]_i_23_n_1 ));
  LUT6 #(
    .INIT(64'h0220000220200220)) 
    \switch_data_o[15]_i_24 
       (.I0(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_n_1 ),
        .I2(\mem_addr_o_reg[10]_i_2_0 ),
        .I3(\bbstub_douta[30] ),
        .I4(JrPC[0]),
        .I5(i__carry_i_15_n_1),
        .O(i__carry_i_15_0));
  LUT4 #(
    .INIT(16'hF4F7)) 
    \switch_data_o[15]_i_25 
       (.I0(B0[25]),
        .I1(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I2(\mem_data_o_reg[23]_i_2_n_1 ),
        .I3(B0[9]),
        .O(\switch_data_o[15]_i_25_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \switch_data_o[15]_i_26 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[1]),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(\switch_data_o[15]_i_26_n_1 ));
  LUT4 #(
    .INIT(16'h0004)) 
    \switch_data_o[15]_i_27 
       (.I0(\mem_data_o_reg[23]_i_2_n_1 ),
        .I1(B0[0]),
        .I2(\mem_addr_o_reg[14]_i_36_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_29_n_1 ),
        .O(\switch_data_o[15]_i_27_n_1 ));
  LUT5 #(
    .INIT(32'h00300020)) 
    \switch_data_o[15]_i_3 
       (.I0(\mem_addr_o_reg[7]_i_4 ),
        .I1(n_0_131_BUFG_inst_i_2_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_7_n_1),
        .I4(ALUresult0_carry__1_0),
        .O(\switch_data_o[15]_i_3_n_1 ));
  LUT6 #(
    .INIT(64'h00000F0000000E00)) 
    \switch_data_o[15]_i_4 
       (.I0(\switch_data_o[15]_i_6_n_1 ),
        .I1(\mem_addr_o_reg[2]_i_5 ),
        .I2(n_0_131_BUFG_inst_i_7_n_1),
        .I3(\switch_data_o[15]_i_8_n_1 ),
        .I4(n_0_131_BUFG_inst_i_2_n_1),
        .I5(\mem_addr_o_reg[3]_i_4 ),
        .O(\switch_data_o[15]_i_4_n_1 ));
  LUT5 #(
    .INIT(32'hFFDFFFFF)) 
    \switch_data_o[15]_i_5 
       (.I0(\mem_addr_o_reg[4]_i_4 ),
        .I1(n_0_131_BUFG_inst_i_2_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_7_n_1),
        .I4(\mem_addr_o_reg[5]_i_5 ),
        .O(\switch_data_o[15]_i_5_n_1 ));
  LUT5 #(
    .INIT(32'hFFFF4044)) 
    \switch_data_o[15]_i_6 
       (.I0(\mem_addr_o_reg[15]_i_14_n_1 ),
        .I1(\mem_addr_o_reg[15]_i_13_n_1 ),
        .I2(\switch_data_o[15]_i_9_n_1 ),
        .I3(\switch_data_o[15]_i_10_n_1 ),
        .I4(\switch_data_o[15]_i_11_n_1 ),
        .O(\switch_data_o[15]_i_6_n_1 ));
  LUT5 #(
    .INIT(32'hFFFFFD00)) 
    \switch_data_o[15]_i_7 
       (.I0(\switch_data_o[15]_i_12_n_1 ),
        .I1(\switch_data_o[15]_i_13_n_1 ),
        .I2(\switch_data_o[15]_i_14_n_1 ),
        .I3(\mem_addr_o_reg[15]_i_13_0 ),
        .I4(\switch_data_o_reg[0] ),
        .O(\switch_data_o[15]_i_7_n_1 ));
  LUT5 #(
    .INIT(32'h00008000)) 
    \switch_data_o[15]_i_8 
       (.I0(ALUresult0_carry__2),
        .I1(\switch_data_o[15]_i_4_0 ),
        .I2(register_reg_r1_0_31_24_29_i_17_n_1),
        .I3(register_reg_r1_0_31_24_29_i_16_n_1),
        .I4(\switch_data_o[15]_i_16_n_1 ),
        .O(\switch_data_o[15]_i_8_n_1 ));
  LUT6 #(
    .INIT(64'hB800B800B8FFB800)) 
    \switch_data_o[15]_i_9 
       (.I0(CO),
        .I1(\bbstub_douta[30] ),
        .I2(\switch_data_o[15]_i_6_1 ),
        .I3(\mem_addr_o_reg[10]_i_2_0 ),
        .I4(\mem_addr_o_reg[13]_i_8_n_1 ),
        .I5(\switch_data_o[15]_i_17_n_1 ),
        .O(\switch_data_o[15]_i_9_n_1 ));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[1]_i_1 
       (.I0(toggle_switch_IBUF[1]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[17]),
        .O(\toggle_switch[15] [1]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[2]_i_1 
       (.I0(toggle_switch_IBUF[2]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[18]),
        .O(\toggle_switch[15] [2]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[3]_i_1 
       (.I0(toggle_switch_IBUF[3]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[19]),
        .O(\toggle_switch[15] [3]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[4]_i_1 
       (.I0(toggle_switch_IBUF[4]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[20]),
        .O(\toggle_switch[15] [4]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[5]_i_1 
       (.I0(toggle_switch_IBUF[5]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[21]),
        .O(\toggle_switch[15] [5]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[6]_i_1 
       (.I0(toggle_switch_IBUF[6]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[22]),
        .O(\toggle_switch[15] [6]));
  LUT5 #(
    .INIT(32'hFFFE0002)) 
    \switch_data_o[7]_i_1 
       (.I0(toggle_switch_IBUF[7]),
        .I1(\switch_data_o[15]_i_7_n_1 ),
        .I2(\switch_data_o[7]_i_2_n_1 ),
        .I3(\switch_data_o[15]_i_6_n_1 ),
        .I4(toggle_switch_IBUF[23]),
        .O(\toggle_switch[15] [7]));
  LUT5 #(
    .INIT(32'h00300020)) 
    \switch_data_o[7]_i_2 
       (.I0(\mem_addr_o_reg[3]_i_4 ),
        .I1(n_0_131_BUFG_inst_i_2_n_1),
        .I2(\switch_data_o[15]_i_8_n_1 ),
        .I3(n_0_131_BUFG_inst_i_7_n_1),
        .I4(\mem_addr_o_reg[2]_i_5 ),
        .O(\switch_data_o[7]_i_2_n_1 ));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[8]_i_1 
       (.I0(toggle_switch_IBUF[8]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [8]));
  LUT5 #(
    .INIT(32'h00000002)) 
    \switch_data_o[9]_i_1 
       (.I0(toggle_switch_IBUF[9]),
        .I1(\switch_data_o[15]_i_6_n_1 ),
        .I2(\mem_addr_o_reg[2]_i_5 ),
        .I3(\mem_addr_o_reg[3]_i_4 ),
        .I4(\switch_data_o[15]_i_7_n_1 ),
        .O(\toggle_switch[15] [9]));
endmodule

module toggle_switch_interface
   (Q,
    SR,
    E,
    D,
    clk);
  output [15:0]Q;
  input [0:0]SR;
  input [0:0]E;
  input [15:0]D;
  input clk;

  wire [15:0]D;
  wire [0:0]E;
  wire [15:0]Q;
  wire [0:0]SR;
  wire clk;

  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[0] 
       (.C(clk),
        .CE(E),
        .D(D[0]),
        .Q(Q[0]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[10] 
       (.C(clk),
        .CE(E),
        .D(D[10]),
        .Q(Q[10]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[11] 
       (.C(clk),
        .CE(E),
        .D(D[11]),
        .Q(Q[11]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[12] 
       (.C(clk),
        .CE(E),
        .D(D[12]),
        .Q(Q[12]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[13] 
       (.C(clk),
        .CE(E),
        .D(D[13]),
        .Q(Q[13]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[14] 
       (.C(clk),
        .CE(E),
        .D(D[14]),
        .Q(Q[14]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[15] 
       (.C(clk),
        .CE(E),
        .D(D[15]),
        .Q(Q[15]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[1] 
       (.C(clk),
        .CE(E),
        .D(D[1]),
        .Q(Q[1]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[2] 
       (.C(clk),
        .CE(E),
        .D(D[2]),
        .Q(Q[2]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[3] 
       (.C(clk),
        .CE(E),
        .D(D[3]),
        .Q(Q[3]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[4] 
       (.C(clk),
        .CE(E),
        .D(D[4]),
        .Q(Q[4]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[5] 
       (.C(clk),
        .CE(E),
        .D(D[5]),
        .Q(Q[5]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[6] 
       (.C(clk),
        .CE(E),
        .D(D[6]),
        .Q(Q[6]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[7] 
       (.C(clk),
        .CE(E),
        .D(D[7]),
        .Q(Q[7]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[8] 
       (.C(clk),
        .CE(E),
        .D(D[8]),
        .Q(Q[8]),
        .R(SR));
  FDRE #(
    .INIT(1'b0)) 
    \switch_data_o_reg[9] 
       (.C(clk),
        .CE(E),
        .D(D[9]),
        .Q(Q[9]),
        .R(SR));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module data_ram__bindec
   (ena_array,
    addra);
  output [1:0]ena_array;
  input [1:0]addra;

  wire [1:0]addra;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[1]),
        .I1(addra[0]),
        .O(ena_array[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .O(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module data_ram__blk_mem_gen_generic_cstr
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [31:0]douta;
  input [13:0]addra;
  input clka;
  input [31:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [3:0]ena_array;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_9 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;
  wire [0:0]wea;

  data_ram__bindec \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena_array({ena_array[3],ena_array[0]}));
  data_ram__blk_mem_gen_mux \has_mux_a.A 
       (.DOADO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPADOP(\ramloop[13].ram.r_n_8 ),
        .addra(addra[13:12]),
        .clka(clka),
        .douta(douta[31:5]),
        .\douta[12] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\douta[12]_0 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\douta[12]_1 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\douta[12]_2 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\douta[13] (\ramloop[5].ram.r_n_8 ),
        .\douta[13]_0 (\ramloop[6].ram.r_n_8 ),
        .\douta[13]_1 (\ramloop[3].ram.r_n_8 ),
        .\douta[13]_2 (\ramloop[4].ram.r_n_8 ),
        .\douta[21] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\douta[21]_0 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\douta[21]_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\douta[21]_2 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\douta[22] (\ramloop[9].ram.r_n_8 ),
        .\douta[22]_0 (\ramloop[10].ram.r_n_8 ),
        .\douta[22]_1 (\ramloop[7].ram.r_n_8 ),
        .\douta[22]_2 (\ramloop[8].ram.r_n_8 ),
        .\douta[30] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\douta[30]_0 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\douta[30]_1 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\douta[31] (\ramloop[14].ram.r_n_8 ),
        .\douta[31]_0 (\ramloop[11].ram.r_n_8 ),
        .\douta[31]_1 (\ramloop[12].ram.r_n_8 ));
  data_ram__blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[0]),
        .douta(douta[0]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[10].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[22:14]),
        .ena_array(ena_array[3]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[11].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:23]),
        .ena_array(ena_array[0]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[4].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:23]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[5].ram.r_n_9 ),
        .DOADO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPADOP(\ramloop[13].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:23]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[14].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[31:23]),
        .ena_array(ena_array[3]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[2:1]),
        .douta(douta[2:1]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .dina(dina[4:3]),
        .douta(douta[4:3]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[13:5]),
        .ena_array(ena_array[0]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .addra(addra),
        .addra_12_sp_1(\ramloop[4].ram.r_n_9 ),
        .clka(clka),
        .dina(dina[13:5]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[5].ram.r_n_9 ),
        .clka(clka),
        .dina(dina[13:5]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[13:5]),
        .ena_array(ena_array[3]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[22:14]),
        .ena_array(ena_array[0]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[4].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[22:14]),
        .wea(wea));
  data_ram__blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[5].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka),
        .dina(dina[22:14]),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module data_ram__blk_mem_gen_mux
   (douta,
    addra,
    clka,
    DOPADOP,
    \douta[31] ,
    \douta[31]_0 ,
    \douta[31]_1 ,
    DOADO,
    \douta[30] ,
    \douta[30]_0 ,
    \douta[30]_1 ,
    \douta[22] ,
    \douta[22]_0 ,
    \douta[22]_1 ,
    \douta[22]_2 ,
    \douta[21] ,
    \douta[21]_0 ,
    \douta[21]_1 ,
    \douta[21]_2 ,
    \douta[13] ,
    \douta[13]_0 ,
    \douta[13]_1 ,
    \douta[13]_2 ,
    \douta[12] ,
    \douta[12]_0 ,
    \douta[12]_1 ,
    \douta[12]_2 );
  output [26:0]douta;
  input [1:0]addra;
  input clka;
  input [0:0]DOPADOP;
  input [0:0]\douta[31] ;
  input [0:0]\douta[31]_0 ;
  input [0:0]\douta[31]_1 ;
  input [7:0]DOADO;
  input [7:0]\douta[30] ;
  input [7:0]\douta[30]_0 ;
  input [7:0]\douta[30]_1 ;
  input [0:0]\douta[22] ;
  input [0:0]\douta[22]_0 ;
  input [0:0]\douta[22]_1 ;
  input [0:0]\douta[22]_2 ;
  input [7:0]\douta[21] ;
  input [7:0]\douta[21]_0 ;
  input [7:0]\douta[21]_1 ;
  input [7:0]\douta[21]_2 ;
  input [0:0]\douta[13] ;
  input [0:0]\douta[13]_0 ;
  input [0:0]\douta[13]_1 ;
  input [0:0]\douta[13]_2 ;
  input [7:0]\douta[12] ;
  input [7:0]\douta[12]_0 ;
  input [7:0]\douta[12]_1 ;
  input [7:0]\douta[12]_2 ;

  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [1:0]addra;
  wire clka;
  wire [26:0]douta;
  wire [7:0]\douta[12] ;
  wire [7:0]\douta[12]_0 ;
  wire [7:0]\douta[12]_1 ;
  wire [7:0]\douta[12]_2 ;
  wire [0:0]\douta[13] ;
  wire [0:0]\douta[13]_0 ;
  wire [0:0]\douta[13]_1 ;
  wire [0:0]\douta[13]_2 ;
  wire [7:0]\douta[21] ;
  wire [7:0]\douta[21]_0 ;
  wire [7:0]\douta[21]_1 ;
  wire [7:0]\douta[21]_2 ;
  wire [0:0]\douta[22] ;
  wire [0:0]\douta[22]_0 ;
  wire [0:0]\douta[22]_1 ;
  wire [0:0]\douta[22]_2 ;
  wire [7:0]\douta[30] ;
  wire [7:0]\douta[30]_0 ;
  wire [7:0]\douta[30]_1 ;
  wire [0:0]\douta[31] ;
  wire [0:0]\douta[31]_0 ;
  wire [0:0]\douta[31]_1 ;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[10]_INST_0 
       (.I0(\douta[12] [5]),
        .I1(\douta[12]_0 [5]),
        .I2(\douta[12]_1 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [5]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[11]_INST_0 
       (.I0(\douta[12] [6]),
        .I1(\douta[12]_0 [6]),
        .I2(\douta[12]_1 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [6]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[12]_INST_0 
       (.I0(\douta[12] [7]),
        .I1(\douta[12]_0 [7]),
        .I2(\douta[12]_1 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [7]),
        .O(douta[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[13]_INST_0 
       (.I0(\douta[13] ),
        .I1(\douta[13]_0 ),
        .I2(\douta[13]_1 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[13]_2 ),
        .O(douta[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[14]_INST_0 
       (.I0(\douta[21] [0]),
        .I1(\douta[21]_0 [0]),
        .I2(\douta[21]_1 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [0]),
        .O(douta[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[15]_INST_0 
       (.I0(\douta[21] [1]),
        .I1(\douta[21]_0 [1]),
        .I2(\douta[21]_1 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [1]),
        .O(douta[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[16]_INST_0 
       (.I0(\douta[21] [2]),
        .I1(\douta[21]_0 [2]),
        .I2(\douta[21]_1 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [2]),
        .O(douta[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[17]_INST_0 
       (.I0(\douta[21] [3]),
        .I1(\douta[21]_0 [3]),
        .I2(\douta[21]_1 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [3]),
        .O(douta[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[18]_INST_0 
       (.I0(\douta[21] [4]),
        .I1(\douta[21]_0 [4]),
        .I2(\douta[21]_1 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [4]),
        .O(douta[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[19]_INST_0 
       (.I0(\douta[21] [5]),
        .I1(\douta[21]_0 [5]),
        .I2(\douta[21]_1 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [5]),
        .O(douta[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[20]_INST_0 
       (.I0(\douta[21] [6]),
        .I1(\douta[21]_0 [6]),
        .I2(\douta[21]_1 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [6]),
        .O(douta[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[21]_INST_0 
       (.I0(\douta[21] [7]),
        .I1(\douta[21]_0 [7]),
        .I2(\douta[21]_1 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [7]),
        .O(douta[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[22]_INST_0 
       (.I0(\douta[22] ),
        .I1(\douta[22]_0 ),
        .I2(\douta[22]_1 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[22]_2 ),
        .O(douta[17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[23]_INST_0 
       (.I0(DOADO[0]),
        .I1(\douta[30] [0]),
        .I2(\douta[30]_0 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [0]),
        .O(douta[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[24]_INST_0 
       (.I0(DOADO[1]),
        .I1(\douta[30] [1]),
        .I2(\douta[30]_0 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [1]),
        .O(douta[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[25]_INST_0 
       (.I0(DOADO[2]),
        .I1(\douta[30] [2]),
        .I2(\douta[30]_0 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [2]),
        .O(douta[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[26]_INST_0 
       (.I0(DOADO[3]),
        .I1(\douta[30] [3]),
        .I2(\douta[30]_0 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [3]),
        .O(douta[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[27]_INST_0 
       (.I0(DOADO[4]),
        .I1(\douta[30] [4]),
        .I2(\douta[30]_0 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [4]),
        .O(douta[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[28]_INST_0 
       (.I0(DOADO[5]),
        .I1(\douta[30] [5]),
        .I2(\douta[30]_0 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [5]),
        .O(douta[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[29]_INST_0 
       (.I0(DOADO[6]),
        .I1(\douta[30] [6]),
        .I2(\douta[30]_0 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [6]),
        .O(douta[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[30]_INST_0 
       (.I0(DOADO[7]),
        .I1(\douta[30] [7]),
        .I2(\douta[30]_0 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [7]),
        .O(douta[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[31]_INST_0 
       (.I0(DOPADOP),
        .I1(\douta[31] ),
        .I2(\douta[31]_0 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[31]_1 ),
        .O(douta[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(\douta[12] [0]),
        .I1(\douta[12]_0 [0]),
        .I2(\douta[12]_1 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [0]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(\douta[12] [1]),
        .I1(\douta[12]_0 [1]),
        .I2(\douta[12]_1 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [1]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(\douta[12] [2]),
        .I1(\douta[12]_0 [2]),
        .I2(\douta[12]_1 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [2]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[8]_INST_0 
       (.I0(\douta[12] [3]),
        .I1(\douta[12]_0 [3]),
        .I2(\douta[12]_1 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [3]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[9]_INST_0 
       (.I0(\douta[12] [4]),
        .I1(\douta[12]_0 [4]),
        .I2(\douta[12]_1 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [4]),
        .O(douta[4]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [0:0]douta;
  input clka;
  input [13:0]addra;
  input [0:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [0:0]dina;
  wire [0:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [1:0]douta;
  input clka;
  input [13:0]addra;
  input [1:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [1:0]dina;
  wire [1:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [1:0]douta;
  input clka;
  input [13:0]addra;
  input [1:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [1:0]dina;
  wire [1:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized10 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized11 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized12
   (DOADO,
    DOPADOP,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    addra,
    dina,
    wea);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized12 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .DOADO(DOADO),
        .DOPADOP(DOPADOP),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized13 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra_12_sp_1,
    clka,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output addra_12_sp_1;
  input clka;
  input [13:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [13:0]addra;
  wire addra_12_sn_1;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  assign addra_12_sp_1 = addra_12_sn_1;
  data_ram__blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_12_sp_1(addra_12_sn_1),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    clka,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  input clka;
  input [13:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [13:0]addra;
  wire addra_13_sn_1;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  assign addra_13_sp_1 = addra_13_sn_1;
  data_ram__blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module data_ram__blk_mem_gen_prim_width__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;

  data_ram__blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .dina(dina),
        .ena_array(ena_array),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [0:0]douta;
  input clka;
  input [13:0]addra;
  input [0:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [0:0]dina;
  wire [0:0]douta;
  wire [0:0]wea;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:1],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [1:0]douta;
  input clka;
  input [13:0]addra;
  input [1:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [1:0]dina;
  wire [1:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000080000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    addra,
    dina,
    wea);
  output [1:0]douta;
  input clka;
  input [13:0]addra;
  input [1:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [1:0]dina;
  wire [1:0]douta;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000080000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized12
   (DOADO,
    DOPADOP,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra,
    dina,
    wea);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],DOPADOP}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra_12_sp_1,
    clka,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  output addra_12_sp_1;
  input clka;
  input [13:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [13:0]addra;
  wire addra_12_sn_1;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_12_sp_1 = addra_12_sn_1;
  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_12_sn_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[12]),
        .I1(addra[13]),
        .O(addra_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    clka,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  input clka;
  input [13:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [13:0]addra;
  wire addra_13_sn_1;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[13]),
        .I1(addra[12]),
        .O(addra_13_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module data_ram__blk_mem_gen_prim_wrapper_init__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra,
    dina,
    wea);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;
  input [8:0]dina;
  input [0:0]wea;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [8:0]dina;
  wire [0:0]ena_array;
  wire [0:0]wea;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* OPT_MODIFIED = "RETARGET" *) 
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,dina[7:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,dina[8]}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,wea}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module data_ram__blk_mem_gen_top
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [31:0]douta;
  input [13:0]addra;
  input clka;
  input [31:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "14" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     13.776802 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "data_ram.mem" *) 
(* C_INIT_FILE_NAME = "data_ram.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "0" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module data_ram__blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module data_ram__blk_mem_gen_v8_4_4_synth
   (douta,
    addra,
    clka,
    dina,
    wea);
  output [31:0]douta;
  input [13:0]addra;
  input clka;
  input [31:0]dina;
  input [0:0]wea;

  wire [13:0]addra;
  wire clka;
  wire [31:0]dina;
  wire [31:0]douta;
  wire [0:0]wea;

  data_ram__blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .dina(dina),
        .douta(douta),
        .wea(wea));
endmodule

(* ORIG_REF_NAME = "bindec" *) 
module inst_rom__bindec
   (ena_array,
    addra);
  output [1:0]ena_array;
  input [1:0]addra;

  wire [1:0]addra;
  wire [1:0]ena_array;

  LUT2 #(
    .INIT(4'h1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[1]),
        .I1(addra[0]),
        .O(ena_array[0]));
  LUT2 #(
    .INIT(4'h8)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[1]),
        .I1(addra[0]),
        .O(ena_array[1]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module inst_rom__blk_mem_gen_generic_cstr
   (douta,
    addra,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;
  wire [3:0]ena_array;
  wire \ramloop[10].ram.r_n_0 ;
  wire \ramloop[10].ram.r_n_1 ;
  wire \ramloop[10].ram.r_n_2 ;
  wire \ramloop[10].ram.r_n_3 ;
  wire \ramloop[10].ram.r_n_4 ;
  wire \ramloop[10].ram.r_n_5 ;
  wire \ramloop[10].ram.r_n_6 ;
  wire \ramloop[10].ram.r_n_7 ;
  wire \ramloop[10].ram.r_n_8 ;
  wire \ramloop[11].ram.r_n_0 ;
  wire \ramloop[11].ram.r_n_1 ;
  wire \ramloop[11].ram.r_n_2 ;
  wire \ramloop[11].ram.r_n_3 ;
  wire \ramloop[11].ram.r_n_4 ;
  wire \ramloop[11].ram.r_n_5 ;
  wire \ramloop[11].ram.r_n_6 ;
  wire \ramloop[11].ram.r_n_7 ;
  wire \ramloop[11].ram.r_n_8 ;
  wire \ramloop[12].ram.r_n_0 ;
  wire \ramloop[12].ram.r_n_1 ;
  wire \ramloop[12].ram.r_n_2 ;
  wire \ramloop[12].ram.r_n_3 ;
  wire \ramloop[12].ram.r_n_4 ;
  wire \ramloop[12].ram.r_n_5 ;
  wire \ramloop[12].ram.r_n_6 ;
  wire \ramloop[12].ram.r_n_7 ;
  wire \ramloop[12].ram.r_n_8 ;
  wire \ramloop[13].ram.r_n_0 ;
  wire \ramloop[13].ram.r_n_1 ;
  wire \ramloop[13].ram.r_n_2 ;
  wire \ramloop[13].ram.r_n_3 ;
  wire \ramloop[13].ram.r_n_4 ;
  wire \ramloop[13].ram.r_n_5 ;
  wire \ramloop[13].ram.r_n_6 ;
  wire \ramloop[13].ram.r_n_7 ;
  wire \ramloop[13].ram.r_n_8 ;
  wire \ramloop[14].ram.r_n_0 ;
  wire \ramloop[14].ram.r_n_1 ;
  wire \ramloop[14].ram.r_n_2 ;
  wire \ramloop[14].ram.r_n_3 ;
  wire \ramloop[14].ram.r_n_4 ;
  wire \ramloop[14].ram.r_n_5 ;
  wire \ramloop[14].ram.r_n_6 ;
  wire \ramloop[14].ram.r_n_7 ;
  wire \ramloop[14].ram.r_n_8 ;
  wire \ramloop[3].ram.r_n_0 ;
  wire \ramloop[3].ram.r_n_1 ;
  wire \ramloop[3].ram.r_n_2 ;
  wire \ramloop[3].ram.r_n_3 ;
  wire \ramloop[3].ram.r_n_4 ;
  wire \ramloop[3].ram.r_n_5 ;
  wire \ramloop[3].ram.r_n_6 ;
  wire \ramloop[3].ram.r_n_7 ;
  wire \ramloop[3].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_0 ;
  wire \ramloop[4].ram.r_n_1 ;
  wire \ramloop[4].ram.r_n_2 ;
  wire \ramloop[4].ram.r_n_3 ;
  wire \ramloop[4].ram.r_n_4 ;
  wire \ramloop[4].ram.r_n_5 ;
  wire \ramloop[4].ram.r_n_6 ;
  wire \ramloop[4].ram.r_n_7 ;
  wire \ramloop[4].ram.r_n_8 ;
  wire \ramloop[4].ram.r_n_9 ;
  wire \ramloop[5].ram.r_n_0 ;
  wire \ramloop[5].ram.r_n_1 ;
  wire \ramloop[5].ram.r_n_2 ;
  wire \ramloop[5].ram.r_n_3 ;
  wire \ramloop[5].ram.r_n_4 ;
  wire \ramloop[5].ram.r_n_5 ;
  wire \ramloop[5].ram.r_n_6 ;
  wire \ramloop[5].ram.r_n_7 ;
  wire \ramloop[5].ram.r_n_8 ;
  wire \ramloop[5].ram.r_n_9 ;
  wire \ramloop[6].ram.r_n_0 ;
  wire \ramloop[6].ram.r_n_1 ;
  wire \ramloop[6].ram.r_n_2 ;
  wire \ramloop[6].ram.r_n_3 ;
  wire \ramloop[6].ram.r_n_4 ;
  wire \ramloop[6].ram.r_n_5 ;
  wire \ramloop[6].ram.r_n_6 ;
  wire \ramloop[6].ram.r_n_7 ;
  wire \ramloop[6].ram.r_n_8 ;
  wire \ramloop[7].ram.r_n_0 ;
  wire \ramloop[7].ram.r_n_1 ;
  wire \ramloop[7].ram.r_n_2 ;
  wire \ramloop[7].ram.r_n_3 ;
  wire \ramloop[7].ram.r_n_4 ;
  wire \ramloop[7].ram.r_n_5 ;
  wire \ramloop[7].ram.r_n_6 ;
  wire \ramloop[7].ram.r_n_7 ;
  wire \ramloop[7].ram.r_n_8 ;
  wire \ramloop[8].ram.r_n_0 ;
  wire \ramloop[8].ram.r_n_1 ;
  wire \ramloop[8].ram.r_n_2 ;
  wire \ramloop[8].ram.r_n_3 ;
  wire \ramloop[8].ram.r_n_4 ;
  wire \ramloop[8].ram.r_n_5 ;
  wire \ramloop[8].ram.r_n_6 ;
  wire \ramloop[8].ram.r_n_7 ;
  wire \ramloop[8].ram.r_n_8 ;
  wire \ramloop[9].ram.r_n_0 ;
  wire \ramloop[9].ram.r_n_1 ;
  wire \ramloop[9].ram.r_n_2 ;
  wire \ramloop[9].ram.r_n_3 ;
  wire \ramloop[9].ram.r_n_4 ;
  wire \ramloop[9].ram.r_n_5 ;
  wire \ramloop[9].ram.r_n_6 ;
  wire \ramloop[9].ram.r_n_7 ;
  wire \ramloop[9].ram.r_n_8 ;

  inst_rom__bindec \bindec_a.bindec_inst_a 
       (.addra(addra[13:12]),
        .ena_array({ena_array[3],ena_array[0]}));
  inst_rom__blk_mem_gen_mux \has_mux_a.A 
       (.DOADO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPADOP(\ramloop[13].ram.r_n_8 ),
        .addra(addra[13:12]),
        .clka(clka),
        .douta(douta[31:5]),
        .\douta[12] ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\douta[12]_0 ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\douta[12]_1 ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\douta[12]_2 ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\douta[13] (\ramloop[5].ram.r_n_8 ),
        .\douta[13]_0 (\ramloop[6].ram.r_n_8 ),
        .\douta[13]_1 (\ramloop[3].ram.r_n_8 ),
        .\douta[13]_2 (\ramloop[4].ram.r_n_8 ),
        .\douta[21] ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\douta[21]_0 ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\douta[21]_1 ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\douta[21]_2 ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\douta[22] (\ramloop[9].ram.r_n_8 ),
        .\douta[22]_0 (\ramloop[10].ram.r_n_8 ),
        .\douta[22]_1 (\ramloop[7].ram.r_n_8 ),
        .\douta[22]_2 (\ramloop[8].ram.r_n_8 ),
        .\douta[30] ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\douta[30]_0 ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\douta[30]_1 ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\douta[31] (\ramloop[14].ram.r_n_8 ),
        .\douta[31]_0 (\ramloop[11].ram.r_n_8 ),
        .\douta[31]_1 (\ramloop[12].ram.r_n_8 ));
  inst_rom__blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[0]));
  inst_rom__blk_mem_gen_prim_width__parameterized9 \ramloop[10].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[10].ram.r_n_0 ,\ramloop[10].ram.r_n_1 ,\ramloop[10].ram.r_n_2 ,\ramloop[10].ram.r_n_3 ,\ramloop[10].ram.r_n_4 ,\ramloop[10].ram.r_n_5 ,\ramloop[10].ram.r_n_6 ,\ramloop[10].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[10].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[3]));
  inst_rom__blk_mem_gen_prim_width__parameterized10 \ramloop[11].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[11].ram.r_n_0 ,\ramloop[11].ram.r_n_1 ,\ramloop[11].ram.r_n_2 ,\ramloop[11].ram.r_n_3 ,\ramloop[11].ram.r_n_4 ,\ramloop[11].ram.r_n_5 ,\ramloop[11].ram.r_n_6 ,\ramloop[11].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[11].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]));
  inst_rom__blk_mem_gen_prim_width__parameterized11 \ramloop[12].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[12].ram.r_n_0 ,\ramloop[12].ram.r_n_1 ,\ramloop[12].ram.r_n_2 ,\ramloop[12].ram.r_n_3 ,\ramloop[12].ram.r_n_4 ,\ramloop[12].ram.r_n_5 ,\ramloop[12].ram.r_n_6 ,\ramloop[12].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[12].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[4].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka));
  inst_rom__blk_mem_gen_prim_width__parameterized12 \ramloop[13].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (\ramloop[5].ram.r_n_9 ),
        .DOADO({\ramloop[13].ram.r_n_0 ,\ramloop[13].ram.r_n_1 ,\ramloop[13].ram.r_n_2 ,\ramloop[13].ram.r_n_3 ,\ramloop[13].ram.r_n_4 ,\ramloop[13].ram.r_n_5 ,\ramloop[13].ram.r_n_6 ,\ramloop[13].ram.r_n_7 }),
        .DOPADOP(\ramloop[13].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka));
  inst_rom__blk_mem_gen_prim_width__parameterized13 \ramloop[14].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[14].ram.r_n_0 ,\ramloop[14].ram.r_n_1 ,\ramloop[14].ram.r_n_2 ,\ramloop[14].ram.r_n_3 ,\ramloop[14].ram.r_n_4 ,\ramloop[14].ram.r_n_5 ,\ramloop[14].ram.r_n_6 ,\ramloop[14].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[14].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[3]));
  inst_rom__blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[2:1]));
  inst_rom__blk_mem_gen_prim_width__parameterized1 \ramloop[2].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[4:3]));
  inst_rom__blk_mem_gen_prim_width__parameterized2 \ramloop[3].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[3].ram.r_n_0 ,\ramloop[3].ram.r_n_1 ,\ramloop[3].ram.r_n_2 ,\ramloop[3].ram.r_n_3 ,\ramloop[3].ram.r_n_4 ,\ramloop[3].ram.r_n_5 ,\ramloop[3].ram.r_n_6 ,\ramloop[3].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[3].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]));
  inst_rom__blk_mem_gen_prim_width__parameterized3 \ramloop[4].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[4].ram.r_n_0 ,\ramloop[4].ram.r_n_1 ,\ramloop[4].ram.r_n_2 ,\ramloop[4].ram.r_n_3 ,\ramloop[4].ram.r_n_4 ,\ramloop[4].ram.r_n_5 ,\ramloop[4].ram.r_n_6 ,\ramloop[4].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[4].ram.r_n_8 ),
        .addra(addra),
        .addra_12_sp_1(\ramloop[4].ram.r_n_9 ),
        .clka(clka));
  inst_rom__blk_mem_gen_prim_width__parameterized4 \ramloop[5].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[5].ram.r_n_0 ,\ramloop[5].ram.r_n_1 ,\ramloop[5].ram.r_n_2 ,\ramloop[5].ram.r_n_3 ,\ramloop[5].ram.r_n_4 ,\ramloop[5].ram.r_n_5 ,\ramloop[5].ram.r_n_6 ,\ramloop[5].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[5].ram.r_n_8 ),
        .addra(addra),
        .addra_13_sp_1(\ramloop[5].ram.r_n_9 ),
        .clka(clka));
  inst_rom__blk_mem_gen_prim_width__parameterized5 \ramloop[6].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[6].ram.r_n_0 ,\ramloop[6].ram.r_n_1 ,\ramloop[6].ram.r_n_2 ,\ramloop[6].ram.r_n_3 ,\ramloop[6].ram.r_n_4 ,\ramloop[6].ram.r_n_5 ,\ramloop[6].ram.r_n_6 ,\ramloop[6].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[6].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[3]));
  inst_rom__blk_mem_gen_prim_width__parameterized6 \ramloop[7].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[7].ram.r_n_0 ,\ramloop[7].ram.r_n_1 ,\ramloop[7].ram.r_n_2 ,\ramloop[7].ram.r_n_3 ,\ramloop[7].ram.r_n_4 ,\ramloop[7].ram.r_n_5 ,\ramloop[7].ram.r_n_6 ,\ramloop[7].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[7].ram.r_n_8 ),
        .addra(addra[11:0]),
        .clka(clka),
        .ena_array(ena_array[0]));
  inst_rom__blk_mem_gen_prim_width__parameterized7 \ramloop[8].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[8].ram.r_n_0 ,\ramloop[8].ram.r_n_1 ,\ramloop[8].ram.r_n_2 ,\ramloop[8].ram.r_n_3 ,\ramloop[8].ram.r_n_4 ,\ramloop[8].ram.r_n_5 ,\ramloop[8].ram.r_n_6 ,\ramloop[8].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[8].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[4].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka));
  inst_rom__blk_mem_gen_prim_width__parameterized8 \ramloop[9].ram.r 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ({\ramloop[9].ram.r_n_0 ,\ramloop[9].ram.r_n_1 ,\ramloop[9].ram.r_n_2 ,\ramloop[9].ram.r_n_3 ,\ramloop[9].ram.r_n_4 ,\ramloop[9].ram.r_n_5 ,\ramloop[9].ram.r_n_6 ,\ramloop[9].ram.r_n_7 }),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\ramloop[9].ram.r_n_8 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\ramloop[5].ram.r_n_9 ),
        .addra(addra[11:0]),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_mux" *) 
module inst_rom__blk_mem_gen_mux
   (douta,
    addra,
    clka,
    DOPADOP,
    \douta[31] ,
    \douta[31]_0 ,
    \douta[31]_1 ,
    DOADO,
    \douta[30] ,
    \douta[30]_0 ,
    \douta[30]_1 ,
    \douta[22] ,
    \douta[22]_0 ,
    \douta[22]_1 ,
    \douta[22]_2 ,
    \douta[21] ,
    \douta[21]_0 ,
    \douta[21]_1 ,
    \douta[21]_2 ,
    \douta[13] ,
    \douta[13]_0 ,
    \douta[13]_1 ,
    \douta[13]_2 ,
    \douta[12] ,
    \douta[12]_0 ,
    \douta[12]_1 ,
    \douta[12]_2 );
  output [26:0]douta;
  input [1:0]addra;
  input clka;
  input [0:0]DOPADOP;
  input [0:0]\douta[31] ;
  input [0:0]\douta[31]_0 ;
  input [0:0]\douta[31]_1 ;
  input [7:0]DOADO;
  input [7:0]\douta[30] ;
  input [7:0]\douta[30]_0 ;
  input [7:0]\douta[30]_1 ;
  input [0:0]\douta[22] ;
  input [0:0]\douta[22]_0 ;
  input [0:0]\douta[22]_1 ;
  input [0:0]\douta[22]_2 ;
  input [7:0]\douta[21] ;
  input [7:0]\douta[21]_0 ;
  input [7:0]\douta[21]_1 ;
  input [7:0]\douta[21]_2 ;
  input [0:0]\douta[13] ;
  input [0:0]\douta[13]_0 ;
  input [0:0]\douta[13]_1 ;
  input [0:0]\douta[13]_2 ;
  input [7:0]\douta[12] ;
  input [7:0]\douta[12]_0 ;
  input [7:0]\douta[12]_1 ;
  input [7:0]\douta[12]_2 ;

  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [1:0]addra;
  wire clka;
  wire [26:0]douta;
  wire [7:0]\douta[12] ;
  wire [7:0]\douta[12]_0 ;
  wire [7:0]\douta[12]_1 ;
  wire [7:0]\douta[12]_2 ;
  wire [0:0]\douta[13] ;
  wire [0:0]\douta[13]_0 ;
  wire [0:0]\douta[13]_1 ;
  wire [0:0]\douta[13]_2 ;
  wire [7:0]\douta[21] ;
  wire [7:0]\douta[21]_0 ;
  wire [7:0]\douta[21]_1 ;
  wire [7:0]\douta[21]_2 ;
  wire [0:0]\douta[22] ;
  wire [0:0]\douta[22]_0 ;
  wire [0:0]\douta[22]_1 ;
  wire [0:0]\douta[22]_2 ;
  wire [7:0]\douta[30] ;
  wire [7:0]\douta[30]_0 ;
  wire [7:0]\douta[30]_1 ;
  wire [0:0]\douta[31] ;
  wire [0:0]\douta[31]_0 ;
  wire [0:0]\douta[31]_1 ;
  wire [1:0]sel_pipe;

  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[10]_INST_0 
       (.I0(\douta[12] [5]),
        .I1(\douta[12]_0 [5]),
        .I2(\douta[12]_1 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [5]),
        .O(douta[5]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[11]_INST_0 
       (.I0(\douta[12] [6]),
        .I1(\douta[12]_0 [6]),
        .I2(\douta[12]_1 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [6]),
        .O(douta[6]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[12]_INST_0 
       (.I0(\douta[12] [7]),
        .I1(\douta[12]_0 [7]),
        .I2(\douta[12]_1 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [7]),
        .O(douta[7]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[13]_INST_0 
       (.I0(\douta[13] ),
        .I1(\douta[13]_0 ),
        .I2(\douta[13]_1 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[13]_2 ),
        .O(douta[8]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[14]_INST_0 
       (.I0(\douta[21] [0]),
        .I1(\douta[21]_0 [0]),
        .I2(\douta[21]_1 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [0]),
        .O(douta[9]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[15]_INST_0 
       (.I0(\douta[21] [1]),
        .I1(\douta[21]_0 [1]),
        .I2(\douta[21]_1 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [1]),
        .O(douta[10]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[16]_INST_0 
       (.I0(\douta[21] [2]),
        .I1(\douta[21]_0 [2]),
        .I2(\douta[21]_1 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [2]),
        .O(douta[11]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[17]_INST_0 
       (.I0(\douta[21] [3]),
        .I1(\douta[21]_0 [3]),
        .I2(\douta[21]_1 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [3]),
        .O(douta[12]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[18]_INST_0 
       (.I0(\douta[21] [4]),
        .I1(\douta[21]_0 [4]),
        .I2(\douta[21]_1 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [4]),
        .O(douta[13]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[19]_INST_0 
       (.I0(\douta[21] [5]),
        .I1(\douta[21]_0 [5]),
        .I2(\douta[21]_1 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [5]),
        .O(douta[14]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[20]_INST_0 
       (.I0(\douta[21] [6]),
        .I1(\douta[21]_0 [6]),
        .I2(\douta[21]_1 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [6]),
        .O(douta[15]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[21]_INST_0 
       (.I0(\douta[21] [7]),
        .I1(\douta[21]_0 [7]),
        .I2(\douta[21]_1 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[21]_2 [7]),
        .O(douta[16]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[22]_INST_0 
       (.I0(\douta[22] ),
        .I1(\douta[22]_0 ),
        .I2(\douta[22]_1 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[22]_2 ),
        .O(douta[17]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[23]_INST_0 
       (.I0(DOADO[0]),
        .I1(\douta[30] [0]),
        .I2(\douta[30]_0 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [0]),
        .O(douta[18]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[24]_INST_0 
       (.I0(DOADO[1]),
        .I1(\douta[30] [1]),
        .I2(\douta[30]_0 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [1]),
        .O(douta[19]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[25]_INST_0 
       (.I0(DOADO[2]),
        .I1(\douta[30] [2]),
        .I2(\douta[30]_0 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [2]),
        .O(douta[20]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[26]_INST_0 
       (.I0(DOADO[3]),
        .I1(\douta[30] [3]),
        .I2(\douta[30]_0 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [3]),
        .O(douta[21]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[27]_INST_0 
       (.I0(DOADO[4]),
        .I1(\douta[30] [4]),
        .I2(\douta[30]_0 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [4]),
        .O(douta[22]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[28]_INST_0 
       (.I0(DOADO[5]),
        .I1(\douta[30] [5]),
        .I2(\douta[30]_0 [5]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [5]),
        .O(douta[23]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[29]_INST_0 
       (.I0(DOADO[6]),
        .I1(\douta[30] [6]),
        .I2(\douta[30]_0 [6]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [6]),
        .O(douta[24]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[30]_INST_0 
       (.I0(DOADO[7]),
        .I1(\douta[30] [7]),
        .I2(\douta[30]_0 [7]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[30]_1 [7]),
        .O(douta[25]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[31]_INST_0 
       (.I0(DOPADOP),
        .I1(\douta[31] ),
        .I2(\douta[31]_0 ),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[31]_1 ),
        .O(douta[26]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[5]_INST_0 
       (.I0(\douta[12] [0]),
        .I1(\douta[12]_0 [0]),
        .I2(\douta[12]_1 [0]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [0]),
        .O(douta[0]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[6]_INST_0 
       (.I0(\douta[12] [1]),
        .I1(\douta[12]_0 [1]),
        .I2(\douta[12]_1 [1]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [1]),
        .O(douta[1]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[7]_INST_0 
       (.I0(\douta[12] [2]),
        .I1(\douta[12]_0 [2]),
        .I2(\douta[12]_1 [2]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [2]),
        .O(douta[2]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[8]_INST_0 
       (.I0(\douta[12] [3]),
        .I1(\douta[12]_0 [3]),
        .I2(\douta[12]_1 [3]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [3]),
        .O(douta[3]));
  LUT6 #(
    .INIT(64'hCCFFAAF0CC00AAF0)) 
    \douta[9]_INST_0 
       (.I0(\douta[12] [4]),
        .I1(\douta[12]_0 [4]),
        .I2(\douta[12]_1 [4]),
        .I3(sel_pipe[1]),
        .I4(sel_pipe[0]),
        .I5(\douta[12]_2 [4]),
        .O(douta[4]));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[0] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[0]),
        .Q(sel_pipe[0]),
        .R(1'b0));
  FDRE #(
    .INIT(1'b0)) 
    \no_softecc_sel_reg.ce_pri.sel_pipe_reg[1] 
       (.C(clka),
        .CE(1'b1),
        .D(addra[1]),
        .Q(sel_pipe[1]),
        .R(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [0:0]douta;

  inst_rom__blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [1:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized1
   (douta,
    clka,
    addra);
  output [1:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized1 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized10 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized11 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized12
   (DOADO,
    DOPADOP,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    addra);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [11:0]addra;
  wire clka;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized12 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .DOADO(DOADO),
        .DOPADOP(DOPADOP),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized13 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized2 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra_12_sp_1,
    clka,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output addra_12_sp_1;
  input clka;
  input [13:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [13:0]addra;
  wire addra_12_sn_1;
  wire clka;

  assign addra_12_sp_1 = addra_12_sn_1;
  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized3 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_12_sp_1(addra_12_sn_1),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra_13_sp_1,
    clka,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output addra_13_sp_1;
  input clka;
  input [13:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [13:0]addra;
  wire addra_13_sn_1;
  wire clka;

  assign addra_13_sp_1 = addra_13_sn_1;
  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized4 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .addra_13_sp_1(addra_13_sn_1),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized5 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized6 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized7 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized8 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ),
        .addra(addra),
        .clka(clka));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module inst_rom__blk_mem_gen_prim_width__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;

  inst_rom__blk_mem_gen_prim_wrapper_init__parameterized9 \prim_init.ram 
       (.\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram ),
        .\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .addra(addra),
        .clka(clka),
        .ena_array(ena_array));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [0:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [0:0]douta;
  wire [15:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000010585),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(1),
    .READ_WIDTH_B(1),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(1),
    .WRITE_WIDTH_B(1)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR(addra),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:1],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [1:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000305230123),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized1
   (douta,
    clka,
    addra);
  output [1:0]douta;
  input clka;
  input [13:0]addra;

  wire [13:0]addra;
  wire clka;
  wire [1:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:2]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000000000000000000000000000000000000000000000000000010003000B),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(2),
    .READ_WIDTH_B(2),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(2),
    .WRITE_WIDTH_B(2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:2],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized10
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000008828),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000002059000049590068780000184818006878),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized11
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized12
   (DOADO,
    DOPADOP,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    addra);
  output [7:0]DOADO;
  output [0:0]DOPADOP;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [7:0]DOADO;
  wire [0:0]DOPADOP;
  wire [11:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],DOADO}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],DOPADOP}),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized13
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized2
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000016783),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h000000000000000000000000000000FF001020000041E3FF01E000000041E3FF),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized3
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra_12_sp_1,
    clka,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  output addra_12_sp_1;
  input clka;
  input [13:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [13:0]addra;
  wire addra_12_sn_1;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_12_sp_1 = addra_12_sn_1;
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_12_sn_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1 
       (.I0(addra[12]),
        .I1(addra[13]),
        .O(addra_12_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized4
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    addra_13_sp_1,
    clka,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  output addra_13_sp_1;
  input clka;
  input [13:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [13:0]addra;
  wire addra_13_sn_1;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  assign addra_13_sp_1 = addra_13_sn_1;
  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra[11:0],1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(addra_13_sn_1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  LUT2 #(
    .INIT(4'h2)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__0 
       (.I0(addra[13]),
        .I1(addra[12]),
        .O(addra_13_sn_1));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized5
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized6
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000080),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000390101094900487070C0C8C8488048707),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized7
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized8
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ;
  wire [11:0]addra;
  wire clka;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2 ),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module inst_rom__blk_mem_gen_prim_wrapper_init__parameterized9
   (\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ,
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ,
    clka,
    ena_array,
    addra);
  output [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  output [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  input clka;
  input [0:0]ena_array;
  input [11:0]addra;

  wire [7:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 ;
  wire [0:0]\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 ;
  wire [11:0]addra;
  wire clka;
  wire [0:0]ena_array;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_0 }),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_1 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(ena_array),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module inst_rom__blk_mem_gen_top
   (douta,
    addra,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;

  inst_rom__blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "14" *) (* C_ADDRB_WIDTH = "14" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "14" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     12.7204 mW" *) 
(* C_FAMILY = "artix7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "inst_rom.mem" *) 
(* C_INIT_FILE_NAME = "inst_rom.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "16384" *) (* C_READ_DEPTH_B = "16384" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "32" *) (* C_READ_WIDTH_B = "32" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "16384" *) 
(* C_WRITE_DEPTH_B = "16384" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "32" *) (* C_WRITE_WIDTH_B = "32" *) (* C_XDEVICEFAMILY = "artix7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module inst_rom__blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [13:0]addra;
  input [31:0]dina;
  output [31:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [13:0]addrb;
  input [31:0]dinb;
  output [31:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [13:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [31:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [31:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [13:0]s_axi_rdaddrecc;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;

  inst_rom__blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module inst_rom__blk_mem_gen_v8_4_4_synth
   (douta,
    addra,
    clka);
  output [31:0]douta;
  input [13:0]addra;
  input clka;

  wire [13:0]addra;
  wire clka;
  wire [31:0]douta;

  inst_rom__blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
