design_1_entity_name_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_entity_name_0_0/sim/design_1_entity_name_0_0.v,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_clk_wiz_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_rst_clk_wiz_100M_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_rst_clk_wiz_100M_0/sim/design_1_rst_clk_wiz_100M_0.vhd,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_axi_bram_ctrl_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_0/sim/design_1_axi_bram_ctrl_0_0.vhd,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1_axi_bram_ctrl_0_bram_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_0/sim/design_1_axi_bram_ctrl_0_bram_0.v,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"incdir="../../../../../../../../../opt/Xilinx/2025.1/data/rsb/busdef"incdir="../../../../Lab3B.gen/sources_1/bd/design_1/ipshared/a9be"
glbl.v,Verilog,xil_defaultlib,glbl.v
