// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module top_PE_wrapper_5_4_x1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fifo_A_PE_5_4_x169_dout,
        fifo_A_PE_5_4_x169_empty_n,
        fifo_A_PE_5_4_x169_read,
        fifo_A_PE_5_5_x170_din,
        fifo_A_PE_5_5_x170_full_n,
        fifo_A_PE_5_5_x170_write,
        fifo_B_PE_5_4_x1133_dout,
        fifo_B_PE_5_4_x1133_empty_n,
        fifo_B_PE_5_4_x1133_read,
        fifo_B_PE_6_4_x1134_din,
        fifo_B_PE_6_4_x1134_full_n,
        fifo_B_PE_6_4_x1134_write,
        fifo_C_drain_PE_5_4_x1201_din,
        fifo_C_drain_PE_5_4_x1201_full_n,
        fifo_C_drain_PE_5_4_x1201_write
);

parameter    ap_ST_fsm_state1 = 26'd1;
parameter    ap_ST_fsm_state2 = 26'd2;
parameter    ap_ST_fsm_state3 = 26'd4;
parameter    ap_ST_fsm_state4 = 26'd8;
parameter    ap_ST_fsm_state5 = 26'd16;
parameter    ap_ST_fsm_state6 = 26'd32;
parameter    ap_ST_fsm_state7 = 26'd64;
parameter    ap_ST_fsm_state8 = 26'd128;
parameter    ap_ST_fsm_pp2_stage0 = 26'd256;
parameter    ap_ST_fsm_state14 = 26'd512;
parameter    ap_ST_fsm_state15 = 26'd1024;
parameter    ap_ST_fsm_state16 = 26'd2048;
parameter    ap_ST_fsm_state17 = 26'd4096;
parameter    ap_ST_fsm_state18 = 26'd8192;
parameter    ap_ST_fsm_state19 = 26'd16384;
parameter    ap_ST_fsm_state20 = 26'd32768;
parameter    ap_ST_fsm_state21 = 26'd65536;
parameter    ap_ST_fsm_state22 = 26'd131072;
parameter    ap_ST_fsm_state23 = 26'd262144;
parameter    ap_ST_fsm_state24 = 26'd524288;
parameter    ap_ST_fsm_state25 = 26'd1048576;
parameter    ap_ST_fsm_state26 = 26'd2097152;
parameter    ap_ST_fsm_state27 = 26'd4194304;
parameter    ap_ST_fsm_state28 = 26'd8388608;
parameter    ap_ST_fsm_state29 = 26'd16777216;
parameter    ap_ST_fsm_state30 = 26'd33554432;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [511:0] fifo_A_PE_5_4_x169_dout;
input   fifo_A_PE_5_4_x169_empty_n;
output   fifo_A_PE_5_4_x169_read;
output  [511:0] fifo_A_PE_5_5_x170_din;
input   fifo_A_PE_5_5_x170_full_n;
output   fifo_A_PE_5_5_x170_write;
input  [511:0] fifo_B_PE_5_4_x1133_dout;
input   fifo_B_PE_5_4_x1133_empty_n;
output   fifo_B_PE_5_4_x1133_read;
output  [511:0] fifo_B_PE_6_4_x1134_din;
input   fifo_B_PE_6_4_x1134_full_n;
output   fifo_B_PE_6_4_x1134_write;
output  [15:0] fifo_C_drain_PE_5_4_x1201_din;
input   fifo_C_drain_PE_5_4_x1201_full_n;
output   fifo_C_drain_PE_5_4_x1201_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fifo_A_PE_5_4_x169_read;
reg fifo_A_PE_5_5_x170_write;
reg fifo_B_PE_5_4_x1133_read;
reg fifo_B_PE_6_4_x1134_write;
reg fifo_C_drain_PE_5_4_x1201_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [25:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    fifo_A_PE_5_4_x169_blk_n;
wire    ap_CS_fsm_state3;
reg    fifo_A_PE_5_5_x170_blk_n;
wire    ap_CS_fsm_state30;
reg    fifo_B_PE_5_4_x1133_blk_n;
wire    ap_CS_fsm_state5;
reg    fifo_B_PE_6_4_x1134_blk_n;
reg    fifo_C_drain_PE_5_4_x1201_blk_n;
wire    ap_CS_fsm_state14;
reg   [0:0] select_ln29467_2_reg_1812;
reg   [5:0] c8_V_reg_917;
reg   [15:0] empty_reg_928;
wire  signed [15:0] local_A_0_q0;
reg  signed [15:0] reg_940;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_state9_pp2_stage0_iter0;
wire    ap_block_state10_pp2_stage0_iter1;
wire    ap_block_state11_pp2_stage0_iter2;
wire    ap_block_state12_pp2_stage0_iter3;
wire    ap_block_state13_pp2_stage0_iter4;
wire    ap_block_pp2_stage0_11001;
reg   [0:0] icmp_ln890_138_reg_1883;
wire   [15:0] local_A_0_q1;
wire    ap_CS_fsm_state15;
wire  signed [15:0] local_B_0_q0;
reg  signed [15:0] reg_945;
wire   [15:0] local_B_0_q1;
wire   [19:0] add_ln890_117_fu_950_p2;
reg   [19:0] add_ln890_117_reg_1756;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln890_135_fu_962_p2;
reg   [0:0] icmp_ln890_135_reg_1764;
wire   [0:0] icmp_ln890_fu_956_p2;
wire   [0:0] xor_ln29465_fu_968_p2;
reg   [0:0] xor_ln29465_reg_1772;
wire   [0:0] icmp_ln890_136_fu_974_p2;
reg   [0:0] icmp_ln890_136_reg_1780;
wire   [0:0] icmp_ln890_137_fu_980_p2;
reg   [0:0] icmp_ln890_137_reg_1785;
wire   [0:0] or_ln29466_2_fu_992_p2;
reg   [0:0] or_ln29466_2_reg_1790;
wire   [0:0] or_ln29466_fu_1039_p2;
reg   [0:0] or_ln29466_reg_1797;
wire   [0:0] or_ln29467_1_fu_1085_p2;
reg   [0:0] or_ln29467_1_reg_1802;
wire   [0:0] select_ln29467_1_fu_1104_p3;
reg   [0:0] select_ln29467_1_reg_1807;
wire   [0:0] select_ln29467_2_fu_1118_p3;
wire   [5:0] select_ln890_fu_1138_p3;
reg   [5:0] select_ln890_reg_1816;
wire   [3:0] select_ln890_191_fu_1164_p3;
reg   [3:0] select_ln890_191_reg_1821;
wire   [3:0] select_ln890_192_fu_1172_p3;
reg   [3:0] select_ln890_192_reg_1826;
reg   [5:0] local_C_addr_reg_1831;
wire   [5:0] add_ln691_166_fu_1207_p2;
wire    ap_CS_fsm_state4;
wire   [511:0] zext_ln1497_fu_1239_p1;
wire   [0:0] icmp_ln878_fu_1213_p2;
wire   [5:0] add_ln691_167_fu_1243_p2;
wire    ap_CS_fsm_state6;
wire   [511:0] zext_ln1497_20_fu_1275_p1;
wire   [0:0] icmp_ln878_20_fu_1249_p2;
wire   [15:0] select_ln29503_fu_1279_p3;
wire    ap_CS_fsm_state8;
wire   [5:0] add_ln691_168_fu_1286_p2;
reg    ap_enable_reg_pp2_iter0;
wire   [0:0] icmp_ln890_138_fu_1292_p2;
reg   [0:0] icmp_ln890_138_reg_1883_pp2_iter1_reg;
reg   [0:0] icmp_ln890_138_reg_1883_pp2_iter2_reg;
reg   [0:0] icmp_ln890_138_reg_1883_pp2_iter3_reg;
wire  signed [15:0] grp_fu_1428_p3;
reg    ap_enable_reg_pp2_iter4;
wire   [3:0] add_ln691_169_fu_1304_p2;
reg   [3:0] add_ln691_169_reg_1902;
wire   [7:0] select_ln890_193_fu_1315_p3;
reg   [7:0] select_ln890_193_reg_1907;
wire   [12:0] select_ln890_194_fu_1328_p3;
reg   [12:0] select_ln890_194_reg_1912;
wire   [16:0] select_ln890_195_fu_1341_p3;
reg   [16:0] select_ln890_195_reg_1917;
reg   [15:0] v2_V_4688_reg_1922;
reg   [15:0] v2_V_4719_reg_1927;
reg   [15:0] v2_V_4687_reg_1932;
wire    ap_CS_fsm_state16;
reg   [15:0] v2_V_4686_reg_1937;
reg   [15:0] v2_V_4718_reg_1942;
reg   [15:0] v2_V_4717_reg_1947;
reg   [15:0] v2_V_4685_reg_1952;
wire    ap_CS_fsm_state17;
reg   [15:0] v2_V_4684_reg_1957;
reg   [15:0] v2_V_4716_reg_1962;
reg   [15:0] v2_V_4715_reg_1967;
reg   [15:0] v2_V_4683_reg_1972;
wire    ap_CS_fsm_state18;
reg   [15:0] v2_V_4682_reg_1977;
reg   [15:0] v2_V_4714_reg_1982;
reg   [15:0] v2_V_4713_reg_1987;
reg   [15:0] v2_V_4681_reg_1992;
wire    ap_CS_fsm_state19;
reg   [15:0] v2_V_4680_reg_1997;
reg   [15:0] v2_V_4712_reg_2002;
reg   [15:0] v2_V_4711_reg_2007;
reg   [15:0] v2_V_4679_reg_2012;
wire    ap_CS_fsm_state20;
reg   [15:0] v2_V_4678_reg_2017;
reg   [15:0] v2_V_4710_reg_2022;
reg   [15:0] v2_V_4709_reg_2027;
reg   [15:0] v2_V_4677_reg_2032;
wire    ap_CS_fsm_state21;
reg   [15:0] v2_V_4676_reg_2037;
reg   [15:0] v2_V_4708_reg_2042;
reg   [15:0] v2_V_4707_reg_2047;
reg   [15:0] v2_V_4675_reg_2052;
wire    ap_CS_fsm_state22;
reg   [15:0] v2_V_4674_reg_2057;
reg   [15:0] v2_V_4706_reg_2062;
reg   [15:0] v2_V_4705_reg_2067;
reg   [15:0] v2_V_4673_reg_2072;
wire    ap_CS_fsm_state23;
reg   [15:0] v2_V_4672_reg_2077;
reg   [15:0] v2_V_4704_reg_2082;
reg   [15:0] v2_V_4703_reg_2087;
reg   [15:0] v2_V_4671_reg_2092;
wire    ap_CS_fsm_state24;
reg   [15:0] v2_V_4670_reg_2097;
reg   [15:0] v2_V_4702_reg_2102;
reg   [15:0] v2_V_4701_reg_2107;
reg   [15:0] v2_V_4669_reg_2112;
wire    ap_CS_fsm_state25;
reg   [15:0] v2_V_4668_reg_2117;
reg   [15:0] v2_V_4700_reg_2122;
reg   [15:0] v2_V_4699_reg_2127;
reg   [15:0] v2_V_4667_reg_2132;
wire    ap_CS_fsm_state26;
reg   [15:0] v2_V_4666_reg_2137;
reg   [15:0] v2_V_4698_reg_2142;
reg   [15:0] v2_V_4697_reg_2147;
reg   [15:0] v2_V_4665_reg_2152;
wire    ap_CS_fsm_state27;
reg   [15:0] v2_V_4664_reg_2157;
reg   [15:0] v2_V_4696_reg_2162;
reg   [15:0] v2_V_4695_reg_2167;
reg   [15:0] v2_V_4663_reg_2172;
wire    ap_CS_fsm_state28;
reg   [15:0] v2_V_4662_reg_2177;
reg   [15:0] v2_V_4694_reg_2182;
reg   [15:0] v2_V_4693_reg_2187;
reg   [15:0] v2_V_4661_reg_2192;
wire    ap_CS_fsm_state29;
reg   [15:0] v2_V_4660_reg_2197;
reg   [15:0] v2_V_4692_reg_2202;
reg   [15:0] v2_V_4691_reg_2207;
wire    ap_block_pp2_stage0_subdone;
reg    ap_condition_pp2_exit_iter0_state9;
reg    ap_enable_reg_pp2_iter2;
reg    ap_enable_reg_pp2_iter3;
reg   [4:0] local_A_0_address0;
reg    local_A_0_ce0;
reg    local_A_0_we0;
wire   [15:0] local_A_0_d0;
reg   [4:0] local_A_0_address1;
reg    local_A_0_ce1;
reg   [4:0] local_B_0_address0;
reg    local_B_0_ce0;
reg    local_B_0_we0;
wire   [15:0] local_B_0_d0;
reg   [4:0] local_B_0_address1;
reg    local_B_0_ce1;
reg    local_C_ce0;
wire   [15:0] local_C_q0;
reg    local_C_ce1;
reg    local_C_we1;
reg   [19:0] indvar_flatten73_reg_794;
reg    ap_block_state1;
reg    ap_block_state30;
reg   [16:0] indvar_flatten39_reg_805;
reg   [12:0] indvar_flatten13_reg_817;
reg   [5:0] c2_V_reg_829;
reg   [7:0] indvar_flatten_reg_841;
reg   [3:0] c6_V_reg_853;
reg   [3:0] c7_V_reg_865;
reg   [5:0] n_V_reg_877;
reg   [511:0] p_Val2_s_reg_888;
reg   [5:0] n_V_20_reg_897;
reg   [511:0] p_Val2_20_reg_908;
reg   [15:0] ap_phi_mux_empty_phi_fu_933_p4;
wire    ap_block_pp2_stage0;
wire   [63:0] p_cast_fu_1202_p1;
wire   [63:0] zext_ln878_fu_1219_p1;
wire   [63:0] zext_ln878_20_fu_1255_p1;
wire   [63:0] zext_ln890_20_fu_1298_p1;
reg    ap_block_state14;
wire    ap_CS_fsm_state7;
wire   [0:0] xor_ln29466_fu_986_p2;
wire   [0:0] cmp_i_i1359506_fu_998_p2;
wire   [0:0] cmp_i_i505_fu_1009_p2;
wire   [0:0] icmp_ln890509_fu_1020_p2;
wire   [0:0] and_ln29465_3_fu_1035_p2;
wire   [0:0] or_ln29465_fu_1004_p2;
wire   [0:0] and_ln29465_fu_1015_p2;
wire   [0:0] and_ln29465_1_fu_1026_p2;
wire   [0:0] and_ln29465_2_fu_1031_p2;
wire   [5:0] select_ln29466_fu_1044_p3;
wire   [0:0] and_ln29466_2_fu_1068_p2;
wire   [0:0] or_ln29467_fu_1079_p2;
wire   [5:0] add_ln691_fu_1073_p2;
wire   [0:0] cmp_i_i1359_mid1_fu_1098_p2;
wire   [0:0] or_ln29466_1_fu_1052_p2;
wire   [0:0] cmp_i_i_mid1_fu_1112_p2;
wire   [0:0] and_ln29466_fu_1058_p2;
wire   [0:0] and_ln29466_1_fu_1063_p2;
wire   [0:0] xor_ln29467_fu_1126_p2;
wire   [3:0] select_ln29467_fu_1090_p3;
wire   [0:0] and_ln29467_fu_1132_p2;
wire   [0:0] or_ln890_fu_1152_p2;
wire   [0:0] or_ln890_39_fu_1158_p2;
wire   [3:0] add_ln691_165_fu_1146_p2;
wire   [2:0] empty_2890_fu_1184_p1;
wire   [5:0] tmp_71_cast_fu_1188_p3;
wire   [5:0] zext_ln890_fu_1180_p1;
wire   [5:0] empty_2891_fu_1196_p2;
wire   [495:0] r_fu_1229_p4;
wire   [495:0] r_20_fu_1265_p4;
wire   [7:0] add_ln890_fu_1309_p2;
wire   [12:0] add_ln890_115_fu_1322_p2;
wire   [16:0] add_ln890_116_fu_1335_p2;
wire   [15:0] p_Result_s_fu_1348_p1;
wire   [15:0] p_Result_39_fu_1388_p1;
reg   [25:0] ap_NS_fsm;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 26'd1;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter4 = 1'b0;
#0 ap_enable_reg_pp2_iter2 = 1'b0;
#0 ap_enable_reg_pp2_iter3 = 1'b0;
end

top_PE_wrapper_0_0_x1_local_A_0 #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_A_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_A_0_address0),
    .ce0(local_A_0_ce0),
    .we0(local_A_0_we0),
    .d0(local_A_0_d0),
    .q0(local_A_0_q0),
    .address1(local_A_0_address1),
    .ce1(local_A_0_ce1),
    .q1(local_A_0_q1)
);

top_PE_wrapper_0_0_x1_local_A_0 #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
local_B_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_B_0_address0),
    .ce0(local_B_0_ce0),
    .we0(local_B_0_we0),
    .d0(local_B_0_d0),
    .q0(local_B_0_q0),
    .address1(local_B_0_address1),
    .ce1(local_B_0_ce1),
    .q1(local_B_0_q1)
);

top_PE_wrapper_0_0_x0_local_C #(
    .DataWidth( 16 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
local_C_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(local_C_addr_reg_1831),
    .ce0(local_C_ce0),
    .q0(local_C_q0),
    .address1(local_C_addr_reg_1831),
    .ce1(local_C_ce1),
    .we1(local_C_we1),
    .d1(empty_reg_928)
);

top_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U3437(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(local_B_0_q0),
    .din1(local_A_0_q0),
    .din2(ap_phi_mux_empty_phi_fu_933_p4),
    .ce(1'b1),
    .dout(grp_fu_1428_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln890_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state9) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_subdone))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp2_exit_iter0_state9)) begin
                ap_enable_reg_pp2_iter1 <= (1'b1 ^ ap_condition_pp2_exit_iter0_state9);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter3 <= ap_enable_reg_pp2_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp2_stage0_subdone)) begin
            ap_enable_reg_pp2_iter4 <= ap_enable_reg_pp2_iter3;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp2_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        c2_V_reg_829 <= select_ln890_reg_1816;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c2_V_reg_829 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        c6_V_reg_853 <= select_ln890_192_reg_1826;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c6_V_reg_853 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        c7_V_reg_865 <= add_ln691_169_reg_1902;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        c7_V_reg_865 <= 4'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        c8_V_reg_917 <= 6'd0;
    end else if (((icmp_ln890_138_fu_1292_p2 == 1'd0) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        c8_V_reg_917 <= add_ln691_168_fu_1286_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        empty_reg_928 <= select_ln29503_fu_1279_p3;
    end else if (((ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln890_138_reg_1883_pp2_iter3_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        empty_reg_928 <= grp_fu_1428_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        indvar_flatten13_reg_817 <= select_ln890_194_reg_1912;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten13_reg_817 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        indvar_flatten39_reg_805 <= select_ln890_195_reg_1917;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten39_reg_805 <= 17'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        indvar_flatten73_reg_794 <= add_ln890_117_reg_1756;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten73_reg_794 <= 20'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        indvar_flatten_reg_841 <= select_ln890_193_reg_1907;
    end else if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        indvar_flatten_reg_841 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_B_PE_5_4_x1133_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        n_V_20_reg_897 <= 6'd0;
    end else if (((icmp_ln878_20_fu_1249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        n_V_20_reg_897 <= add_ln691_167_fu_1243_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_A_PE_5_4_x169_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        n_V_reg_877 <= 6'd0;
    end else if (((icmp_ln878_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        n_V_reg_877 <= add_ln691_166_fu_1207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_B_PE_5_4_x1133_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        p_Val2_20_reg_908 <= fifo_B_PE_5_4_x1133_dout;
    end else if (((icmp_ln878_20_fu_1249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        p_Val2_20_reg_908 <= zext_ln1497_20_fu_1275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((fifo_A_PE_5_4_x169_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_Val2_s_reg_888 <= fifo_A_PE_5_4_x169_dout;
    end else if (((icmp_ln878_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        p_Val2_s_reg_888 <= zext_ln1497_fu_1239_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_940 <= local_A_0_q1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln890_138_reg_1883 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        reg_940 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        reg_945 <= local_B_0_q1;
    end else if (((1'b1 == ap_CS_fsm_pp2_stage0) & (icmp_ln890_138_reg_1883 == 1'd0) & (1'b0 == ap_block_pp2_stage0_11001) & (ap_enable_reg_pp2_iter1 == 1'b1))) begin
        reg_945 <= local_B_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        add_ln691_169_reg_1902 <= add_ln691_169_fu_1304_p2;
        select_ln890_193_reg_1907 <= select_ln890_193_fu_1315_p3;
        select_ln890_194_reg_1912 <= select_ln890_194_fu_1328_p3;
        select_ln890_195_reg_1917 <= select_ln890_195_fu_1341_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln890_117_reg_1756 <= add_ln890_117_fu_950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln890_fu_956_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln890_135_reg_1764 <= icmp_ln890_135_fu_962_p2;
        icmp_ln890_136_reg_1780 <= icmp_ln890_136_fu_974_p2;
        icmp_ln890_137_reg_1785 <= icmp_ln890_137_fu_980_p2;
        or_ln29466_2_reg_1790 <= or_ln29466_2_fu_992_p2;
        xor_ln29465_reg_1772 <= xor_ln29465_fu_968_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001))) begin
        icmp_ln890_138_reg_1883 <= icmp_ln890_138_fu_1292_p2;
        icmp_ln890_138_reg_1883_pp2_iter1_reg <= icmp_ln890_138_reg_1883;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp2_stage0_11001)) begin
        icmp_ln890_138_reg_1883_pp2_iter2_reg <= icmp_ln890_138_reg_1883_pp2_iter1_reg;
        icmp_ln890_138_reg_1883_pp2_iter3_reg <= icmp_ln890_138_reg_1883_pp2_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        local_C_addr_reg_1831 <= p_cast_fu_1202_p1;
        or_ln29466_reg_1797 <= or_ln29466_fu_1039_p2;
        or_ln29467_1_reg_1802 <= or_ln29467_1_fu_1085_p2;
        select_ln29467_1_reg_1807 <= select_ln29467_1_fu_1104_p3;
        select_ln29467_2_reg_1812 <= select_ln29467_2_fu_1118_p3;
        select_ln890_191_reg_1821 <= select_ln890_191_fu_1164_p3;
        select_ln890_192_reg_1826 <= select_ln890_192_fu_1172_p3;
        select_ln890_reg_1816 <= select_ln890_fu_1138_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        v2_V_4660_reg_2197 <= local_B_0_q1;
        v2_V_4661_reg_2192 <= local_B_0_q0;
        v2_V_4691_reg_2207 <= local_A_0_q1;
        v2_V_4692_reg_2202 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        v2_V_4662_reg_2177 <= local_B_0_q1;
        v2_V_4663_reg_2172 <= local_B_0_q0;
        v2_V_4693_reg_2187 <= local_A_0_q1;
        v2_V_4694_reg_2182 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        v2_V_4664_reg_2157 <= local_B_0_q1;
        v2_V_4665_reg_2152 <= local_B_0_q0;
        v2_V_4695_reg_2167 <= local_A_0_q1;
        v2_V_4696_reg_2162 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        v2_V_4666_reg_2137 <= local_B_0_q1;
        v2_V_4667_reg_2132 <= local_B_0_q0;
        v2_V_4697_reg_2147 <= local_A_0_q1;
        v2_V_4698_reg_2142 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        v2_V_4668_reg_2117 <= local_B_0_q1;
        v2_V_4669_reg_2112 <= local_B_0_q0;
        v2_V_4699_reg_2127 <= local_A_0_q1;
        v2_V_4700_reg_2122 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        v2_V_4670_reg_2097 <= local_B_0_q1;
        v2_V_4671_reg_2092 <= local_B_0_q0;
        v2_V_4701_reg_2107 <= local_A_0_q1;
        v2_V_4702_reg_2102 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        v2_V_4672_reg_2077 <= local_B_0_q1;
        v2_V_4673_reg_2072 <= local_B_0_q0;
        v2_V_4703_reg_2087 <= local_A_0_q1;
        v2_V_4704_reg_2082 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        v2_V_4674_reg_2057 <= local_B_0_q1;
        v2_V_4675_reg_2052 <= local_B_0_q0;
        v2_V_4705_reg_2067 <= local_A_0_q1;
        v2_V_4706_reg_2062 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        v2_V_4676_reg_2037 <= local_B_0_q1;
        v2_V_4677_reg_2032 <= local_B_0_q0;
        v2_V_4707_reg_2047 <= local_A_0_q1;
        v2_V_4708_reg_2042 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        v2_V_4678_reg_2017 <= local_B_0_q1;
        v2_V_4679_reg_2012 <= local_B_0_q0;
        v2_V_4709_reg_2027 <= local_A_0_q1;
        v2_V_4710_reg_2022 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        v2_V_4680_reg_1997 <= local_B_0_q1;
        v2_V_4681_reg_1992 <= local_B_0_q0;
        v2_V_4711_reg_2007 <= local_A_0_q1;
        v2_V_4712_reg_2002 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        v2_V_4682_reg_1977 <= local_B_0_q1;
        v2_V_4683_reg_1972 <= local_B_0_q0;
        v2_V_4713_reg_1987 <= local_A_0_q1;
        v2_V_4714_reg_1982 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        v2_V_4684_reg_1957 <= local_B_0_q1;
        v2_V_4685_reg_1952 <= local_B_0_q0;
        v2_V_4715_reg_1967 <= local_A_0_q1;
        v2_V_4716_reg_1962 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        v2_V_4686_reg_1937 <= local_B_0_q1;
        v2_V_4687_reg_1932 <= local_B_0_q0;
        v2_V_4717_reg_1947 <= local_A_0_q1;
        v2_V_4718_reg_1942 <= local_A_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        v2_V_4688_reg_1922 <= local_B_0_q0;
        v2_V_4719_reg_1927 <= local_A_0_q0;
    end
end

always @ (*) begin
    if ((icmp_ln890_138_fu_1292_p2 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state9 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter2 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b0) & (ap_enable_reg_pp2_iter0 == 1'b0) & (ap_enable_reg_pp2_iter1 == 1'b0))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp2_iter4 == 1'b1) & (icmp_ln890_138_reg_1883_pp2_iter3_reg == 1'd0) & (1'b0 == ap_block_pp2_stage0))) begin
        ap_phi_mux_empty_phi_fu_933_p4 = grp_fu_1428_p3;
    end else begin
        ap_phi_mux_empty_phi_fu_933_p4 = empty_reg_928;
    end
end

always @ (*) begin
    if (((icmp_ln890_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        fifo_A_PE_5_4_x169_blk_n = fifo_A_PE_5_4_x169_empty_n;
    end else begin
        fifo_A_PE_5_4_x169_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_A_PE_5_4_x169_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        fifo_A_PE_5_4_x169_read = 1'b1;
    end else begin
        fifo_A_PE_5_4_x169_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        fifo_A_PE_5_5_x170_blk_n = fifo_A_PE_5_5_x170_full_n;
    end else begin
        fifo_A_PE_5_5_x170_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        fifo_A_PE_5_5_x170_write = 1'b1;
    end else begin
        fifo_A_PE_5_5_x170_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        fifo_B_PE_5_4_x1133_blk_n = fifo_B_PE_5_4_x1133_empty_n;
    end else begin
        fifo_B_PE_5_4_x1133_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((fifo_B_PE_5_4_x1133_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
        fifo_B_PE_5_4_x1133_read = 1'b1;
    end else begin
        fifo_B_PE_5_4_x1133_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        fifo_B_PE_6_4_x1134_blk_n = fifo_B_PE_6_4_x1134_full_n;
    end else begin
        fifo_B_PE_6_4_x1134_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
        fifo_B_PE_6_4_x1134_write = 1'b1;
    end else begin
        fifo_B_PE_6_4_x1134_write = 1'b0;
    end
end

always @ (*) begin
    if (((select_ln29467_2_reg_1812 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        fifo_C_drain_PE_5_4_x1201_blk_n = fifo_C_drain_PE_5_4_x1201_full_n;
    end else begin
        fifo_C_drain_PE_5_4_x1201_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (select_ln29467_2_reg_1812 == 1'd1) & (1'b1 == ap_CS_fsm_state14))) begin
        fifo_C_drain_PE_5_4_x1201_write = 1'b1;
    end else begin
        fifo_C_drain_PE_5_4_x1201_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_A_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_A_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_A_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_A_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_A_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_A_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_A_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_A_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_A_0_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_A_0_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_A_0_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_A_0_address0 = 64'd30;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_A_0_address0 = zext_ln890_20_fu_1298_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        local_A_0_address0 = zext_ln878_fu_1219_p1;
    end else begin
        local_A_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_A_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_A_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_A_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_A_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_A_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_A_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_A_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_A_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_A_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_A_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_A_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_A_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_A_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_A_0_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_A_0_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_A_0_address1 = 64'd31;
    end else begin
        local_A_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state15) | (~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_A_0_ce0 = 1'b1;
    end else begin
        local_A_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)))) begin
        local_A_0_ce1 = 1'b1;
    end else begin
        local_A_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        local_A_0_we0 = 1'b1;
    end else begin
        local_A_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_B_0_address0 = 64'd1;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_B_0_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_B_0_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_B_0_address0 = 64'd7;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address0 = 64'd9;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address0 = 64'd11;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address0 = 64'd13;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address0 = 64'd15;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_B_0_address0 = 64'd17;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_0_address0 = 64'd19;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_B_0_address0 = 64'd21;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_0_address0 = 64'd23;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_B_0_address0 = 64'd25;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_0_address0 = 64'd27;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_B_0_address0 = 64'd29;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_B_0_address0 = 64'd30;
    end else if (((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0))) begin
        local_B_0_address0 = zext_ln890_20_fu_1298_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        local_B_0_address0 = zext_ln878_20_fu_1255_p1;
    end else begin
        local_B_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        local_B_0_address1 = 64'd0;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        local_B_0_address1 = 64'd2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        local_B_0_address1 = 64'd4;
    end else if ((1'b1 == ap_CS_fsm_state26)) begin
        local_B_0_address1 = 64'd6;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        local_B_0_address1 = 64'd8;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        local_B_0_address1 = 64'd10;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        local_B_0_address1 = 64'd12;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        local_B_0_address1 = 64'd14;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        local_B_0_address1 = 64'd16;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        local_B_0_address1 = 64'd18;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        local_B_0_address1 = 64'd20;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        local_B_0_address1 = 64'd22;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        local_B_0_address1 = 64'd24;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        local_B_0_address1 = 64'd26;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        local_B_0_address1 = 64'd28;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        local_B_0_address1 = 64'd31;
    end else begin
        local_B_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state15) | (~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)) | ((ap_enable_reg_pp2_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'b0 == ap_block_pp2_stage0_11001)))) begin
        local_B_0_ce0 = 1'b1;
    end else begin
        local_B_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state28) | (1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state26) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state15) | (~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14)))) begin
        local_B_0_ce1 = 1'b1;
    end else begin
        local_B_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln878_20_fu_1249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        local_B_0_we0 = 1'b1;
    end else begin
        local_B_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        local_C_ce0 = 1'b1;
    end else begin
        local_C_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        local_C_ce1 = 1'b1;
    end else begin
        local_C_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
        local_C_we1 = 1'b1;
    end else begin
        local_C_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln890_fu_956_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((fifo_A_PE_5_4_x169_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((icmp_ln878_fu_1213_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((fifo_B_PE_5_4_x1133_empty_n == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((icmp_ln878_20_fu_1249_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp2_stage0;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((~((icmp_ln890_138_fu_1292_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0)) & ~((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if ((((ap_enable_reg_pp2_iter3 == 1'b0) & (ap_enable_reg_pp2_iter4 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone)) | ((icmp_ln890_138_fu_1292_p2 == 1'd1) & (ap_enable_reg_pp2_iter0 == 1'b1) & (1'b0 == ap_block_pp2_stage0_subdone) & (ap_enable_reg_pp2_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_state14 : begin
            if ((~((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if ((~((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0)) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln691_165_fu_1146_p2 = (select_ln29467_fu_1090_p3 + 4'd1);

assign add_ln691_166_fu_1207_p2 = (n_V_reg_877 + 6'd1);

assign add_ln691_167_fu_1243_p2 = (n_V_20_reg_897 + 6'd1);

assign add_ln691_168_fu_1286_p2 = (c8_V_reg_917 + 6'd1);

assign add_ln691_169_fu_1304_p2 = (select_ln890_191_reg_1821 + 4'd1);

assign add_ln691_fu_1073_p2 = (select_ln29466_fu_1044_p3 + 6'd1);

assign add_ln890_115_fu_1322_p2 = (indvar_flatten13_reg_817 + 13'd1);

assign add_ln890_116_fu_1335_p2 = (indvar_flatten39_reg_805 + 17'd1);

assign add_ln890_117_fu_950_p2 = (indvar_flatten73_reg_794 + 20'd1);

assign add_ln890_fu_1309_p2 = (indvar_flatten_reg_841 + 8'd1);

assign and_ln29465_1_fu_1026_p2 = (xor_ln29465_reg_1772 & icmp_ln890509_fu_1020_p2);

assign and_ln29465_2_fu_1031_p2 = (xor_ln29465_reg_1772 & icmp_ln890_136_reg_1780);

assign and_ln29465_3_fu_1035_p2 = (xor_ln29465_reg_1772 & icmp_ln890_137_reg_1785);

assign and_ln29465_fu_1015_p2 = (xor_ln29465_reg_1772 & cmp_i_i505_fu_1009_p2);

assign and_ln29466_1_fu_1063_p2 = (or_ln29466_2_reg_1790 & and_ln29465_1_fu_1026_p2);

assign and_ln29466_2_fu_1068_p2 = (or_ln29466_2_reg_1790 & and_ln29465_2_fu_1031_p2);

assign and_ln29466_fu_1058_p2 = (or_ln29466_2_reg_1790 & and_ln29465_fu_1015_p2);

assign and_ln29467_fu_1132_p2 = (xor_ln29467_fu_1126_p2 & and_ln29466_1_fu_1063_p2);

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp2_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign ap_block_state10_pp2_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp2_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp2_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp2_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state14 = ((select_ln29467_2_reg_1812 == 1'd1) & (fifo_C_drain_PE_5_4_x1201_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state30 = ((fifo_B_PE_6_4_x1134_full_n == 1'b0) | (fifo_A_PE_5_5_x170_full_n == 1'b0));
end

assign ap_block_state9_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign cmp_i_i1359506_fu_998_p2 = ((c2_V_reg_829 == 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i1359_mid1_fu_1098_p2 = ((add_ln691_fu_1073_p2 == 6'd0) ? 1'b1 : 1'b0);

assign cmp_i_i505_fu_1009_p2 = ((c2_V_reg_829 == 6'd31) ? 1'b1 : 1'b0);

assign cmp_i_i_mid1_fu_1112_p2 = ((add_ln691_fu_1073_p2 == 6'd31) ? 1'b1 : 1'b0);

assign empty_2890_fu_1184_p1 = select_ln890_191_fu_1164_p3[2:0];

assign empty_2891_fu_1196_p2 = (tmp_71_cast_fu_1188_p3 + zext_ln890_fu_1180_p1);

assign fifo_A_PE_5_5_x170_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_39_fu_1388_p1}, {v2_V_4719_reg_1927}}, {v2_V_4718_reg_1942}}, {v2_V_4717_reg_1947}}, {v2_V_4716_reg_1962}}, {v2_V_4715_reg_1967}}, {v2_V_4714_reg_1982}}, {v2_V_4713_reg_1987}}, {v2_V_4712_reg_2002}}, {v2_V_4711_reg_2007}}, {v2_V_4710_reg_2022}}, {v2_V_4709_reg_2027}}, {v2_V_4708_reg_2042}}, {v2_V_4707_reg_2047}}, {v2_V_4706_reg_2062}}, {v2_V_4705_reg_2067}}, {v2_V_4704_reg_2082}}, {v2_V_4703_reg_2087}}, {v2_V_4702_reg_2102}}, {v2_V_4701_reg_2107}}, {v2_V_4700_reg_2122}}, {v2_V_4699_reg_2127}}, {v2_V_4698_reg_2142}}, {v2_V_4697_reg_2147}}, {v2_V_4696_reg_2162}}, {v2_V_4695_reg_2167}}, {v2_V_4694_reg_2182}}, {v2_V_4693_reg_2187}}, {v2_V_4692_reg_2202}}, {v2_V_4691_reg_2207}}, {local_A_0_q0}}, {local_A_0_q1}};

assign fifo_B_PE_6_4_x1134_din = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{p_Result_s_fu_1348_p1}, {v2_V_4688_reg_1922}}, {v2_V_4687_reg_1932}}, {v2_V_4686_reg_1937}}, {v2_V_4685_reg_1952}}, {v2_V_4684_reg_1957}}, {v2_V_4683_reg_1972}}, {v2_V_4682_reg_1977}}, {v2_V_4681_reg_1992}}, {v2_V_4680_reg_1997}}, {v2_V_4679_reg_2012}}, {v2_V_4678_reg_2017}}, {v2_V_4677_reg_2032}}, {v2_V_4676_reg_2037}}, {v2_V_4675_reg_2052}}, {v2_V_4674_reg_2057}}, {v2_V_4673_reg_2072}}, {v2_V_4672_reg_2077}}, {v2_V_4671_reg_2092}}, {v2_V_4670_reg_2097}}, {v2_V_4669_reg_2112}}, {v2_V_4668_reg_2117}}, {v2_V_4667_reg_2132}}, {v2_V_4666_reg_2137}}, {v2_V_4665_reg_2152}}, {v2_V_4664_reg_2157}}, {v2_V_4663_reg_2172}}, {v2_V_4662_reg_2177}}, {v2_V_4661_reg_2192}}, {v2_V_4660_reg_2197}}, {local_B_0_q0}}, {local_B_0_q1}};

assign fifo_C_drain_PE_5_4_x1201_din = empty_reg_928;

assign icmp_ln878_20_fu_1249_p2 = ((n_V_20_reg_897 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1213_p2 = ((n_V_reg_877 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890509_fu_1020_p2 = ((c7_V_reg_865 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln890_135_fu_962_p2 = ((indvar_flatten39_reg_805 == 17'd32768) ? 1'b1 : 1'b0);

assign icmp_ln890_136_fu_974_p2 = ((indvar_flatten_reg_841 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln890_137_fu_980_p2 = ((indvar_flatten13_reg_817 == 13'd2048) ? 1'b1 : 1'b0);

assign icmp_ln890_138_fu_1292_p2 = ((c8_V_reg_917 == 6'd32) ? 1'b1 : 1'b0);

assign icmp_ln890_fu_956_p2 = ((indvar_flatten73_reg_794 == 20'd524288) ? 1'b1 : 1'b0);

assign local_A_0_d0 = p_Val2_s_reg_888[15:0];

assign local_B_0_d0 = p_Val2_20_reg_908[15:0];

assign or_ln29465_fu_1004_p2 = (icmp_ln890_135_reg_1764 | cmp_i_i1359506_fu_998_p2);

assign or_ln29466_1_fu_1052_p2 = (or_ln29465_fu_1004_p2 | and_ln29465_3_fu_1035_p2);

assign or_ln29466_2_fu_992_p2 = (xor_ln29466_fu_986_p2 | icmp_ln890_135_fu_962_p2);

assign or_ln29466_fu_1039_p2 = (icmp_ln890_135_reg_1764 | and_ln29465_3_fu_1035_p2);

assign or_ln29467_1_fu_1085_p2 = (or_ln29467_fu_1079_p2 | icmp_ln890_135_reg_1764);

assign or_ln29467_fu_1079_p2 = (and_ln29466_2_fu_1068_p2 | and_ln29465_3_fu_1035_p2);

assign or_ln890_39_fu_1158_p2 = (or_ln890_fu_1152_p2 | or_ln29466_fu_1039_p2);

assign or_ln890_fu_1152_p2 = (and_ln29467_fu_1132_p2 | and_ln29466_2_fu_1068_p2);

assign p_Result_39_fu_1388_p1 = reg_940;

assign p_Result_s_fu_1348_p1 = reg_945;

assign p_cast_fu_1202_p1 = empty_2891_fu_1196_p2;

assign r_20_fu_1265_p4 = {{p_Val2_20_reg_908[511:16]}};

assign r_fu_1229_p4 = {{p_Val2_s_reg_888[511:16]}};

assign select_ln29466_fu_1044_p3 = ((or_ln29466_fu_1039_p2[0:0] == 1'b1) ? 6'd0 : c2_V_reg_829);

assign select_ln29467_1_fu_1104_p3 = ((and_ln29466_2_fu_1068_p2[0:0] == 1'b1) ? cmp_i_i1359_mid1_fu_1098_p2 : or_ln29466_1_fu_1052_p2);

assign select_ln29467_2_fu_1118_p3 = ((and_ln29466_2_fu_1068_p2[0:0] == 1'b1) ? cmp_i_i_mid1_fu_1112_p2 : and_ln29466_fu_1058_p2);

assign select_ln29467_fu_1090_p3 = ((or_ln29467_1_fu_1085_p2[0:0] == 1'b1) ? 4'd0 : c6_V_reg_853);

assign select_ln29503_fu_1279_p3 = ((select_ln29467_1_reg_1807[0:0] == 1'b1) ? 16'd0 : local_C_q0);

assign select_ln890_191_fu_1164_p3 = ((or_ln890_39_fu_1158_p2[0:0] == 1'b1) ? 4'd0 : c7_V_reg_865);

assign select_ln890_192_fu_1172_p3 = ((and_ln29467_fu_1132_p2[0:0] == 1'b1) ? add_ln691_165_fu_1146_p2 : select_ln29467_fu_1090_p3);

assign select_ln890_193_fu_1315_p3 = ((or_ln29467_1_reg_1802[0:0] == 1'b1) ? 8'd1 : add_ln890_fu_1309_p2);

assign select_ln890_194_fu_1328_p3 = ((or_ln29466_reg_1797[0:0] == 1'b1) ? 13'd1 : add_ln890_115_fu_1322_p2);

assign select_ln890_195_fu_1341_p3 = ((icmp_ln890_135_reg_1764[0:0] == 1'b1) ? 17'd1 : add_ln890_116_fu_1335_p2);

assign select_ln890_fu_1138_p3 = ((and_ln29466_2_fu_1068_p2[0:0] == 1'b1) ? add_ln691_fu_1073_p2 : select_ln29466_fu_1044_p3);

assign tmp_71_cast_fu_1188_p3 = {{empty_2890_fu_1184_p1}, {3'd0}};

assign xor_ln29465_fu_968_p2 = (icmp_ln890_135_fu_962_p2 ^ 1'd1);

assign xor_ln29466_fu_986_p2 = (icmp_ln890_137_fu_980_p2 ^ 1'd1);

assign xor_ln29467_fu_1126_p2 = (1'd1 ^ and_ln29466_2_fu_1068_p2);

assign zext_ln1497_20_fu_1275_p1 = r_20_fu_1265_p4;

assign zext_ln1497_fu_1239_p1 = r_fu_1229_p4;

assign zext_ln878_20_fu_1255_p1 = n_V_20_reg_897;

assign zext_ln878_fu_1219_p1 = n_V_reg_877;

assign zext_ln890_20_fu_1298_p1 = c8_V_reg_917;

assign zext_ln890_fu_1180_p1 = select_ln890_192_fu_1172_p3;

endmodule //top_PE_wrapper_5_4_x1
