# Created by Microsemi Libero Software 11.9.2.1
# Tue Jan 08 14:32:49 2019

# (OPEN DESIGN)


# set default back-annotation base-name
set_defvar "BA_NAME" "TOP_LV_REGUL_CNTL_ba"
set_defvar "KEEP_EXISTING_PHYSICAL_CONSTRAINTS" "1"
set_defvar "SDC_IMPORT_MERGE" "1"
set_defvar "IDE_DESIGNERVIEW_NAME" {Impl1}
set_defvar "IDE_DESIGNERVIEW_COUNT" "1"
set_defvar "IDE_DESIGNERVIEW_REV0" {Impl1}
set_defvar "IDE_DESIGNERVIEW_REVNUM0" "1"
set_defvar "IDE_DESIGNERVIEW_ROOTDIR" {C:\Users\TomO_Laptop\Box Sync\LV_Reg_GEN3_Dig_Cntl_GW\LVRegul_DIg_Cntl\designer}
set_defvar "IDE_DESIGNERVIEW_LASTREV" "1"
set_design  -name "TOP_LV_REGUL_CNTL" -family "ProASIC3"
set_device -die {A3P250} -package {100 VQFP} -speed {STD} -voltage {1.5} -IO_DEFT_STD {LVCMOS 3.3V} -RESERVEMIGRATIONPINS {1} -RESTRICTPROBEPINS {1} -RESTRICTSPIPINS {0} -TARGETDEVICESFORMIGRATION {IS4X4M1} -TEMPR {COM} -UNUSED_MSS_IO_RESISTOR_PULL {None} -VCCI_1.5_VOLTR {COM} -VCCI_1.8_VOLTR {COM} -VCCI_2.5_VOLTR {COM} -VCCI_3.3_VOLTR {COM} -VOLTR {COM}

