// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition"

// DATE "06/18/2024 09:11:34"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module processor_2_with_RAM (
	Resetn,
	Clock,
	Run,
	LEDs,
	Done);
input 	Resetn;
input 	Clock;
input 	Run;
output 	[8:0] LEDs;
output 	Done;

// Design Ports Information
// LEDs[0]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[2]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[3]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[4]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[5]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[6]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[7]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDs[8]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Done	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Resetn	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Run	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \Run~input_o ;
wire \Run_delay1~q ;
wire \Run_delay2~q ;
wire \Run_proc~combout ;
wire \proc|reg_ADDR|Q[0]~feeder_combout ;
wire \proc|counter|Add0~1_sumout ;
wire \Resetn~input_o ;
wire \proc|Tstep_D.T5~0_combout ;
wire \proc|Tstep_Q.T5~q ;
wire \proc|A_in~0_combout ;
wire \proc|reg_IR|Q[7]~DUPLICATE_q ;
wire \proc|reg_IR|Q[8]~DUPLICATE_q ;
wire \proc|add_sub~0_combout ;
wire \proc|add_sub~1_combout ;
wire \proc|alu|comb~0_combout ;
wire \proc|alu|comb~1_combout ;
wire \proc|alu|add_or_sub[1].FA|cout~combout ;
wire \proc|alu|add_or_sub[3].FA|s~combout ;
wire \proc|mux|Selector5~3_combout ;
wire \proc|counter|Add0~10 ;
wire \proc|counter|Add0~13_sumout ;
wire \proc|counter|Q[7]~0_combout ;
wire \proc|mux|Equal0~0_combout ;
wire \proc|reg_IR|Q[1]~DUPLICATE_q ;
wire \proc|decY|Decoder0~0_combout ;
wire \proc|Tstep_Q.T3~q ;
wire \proc|Tstep_Q.T0~DUPLICATE_q ;
wire \proc|decY|Decoder0~1_combout ;
wire \proc|reg_DOUT|Q[1]~feeder_combout ;
wire \proc|reg_DOUT|Q[4]~feeder_combout ;
wire \proc|counter|Add0~14 ;
wire \proc|counter|Add0~17_sumout ;
wire \proc|counter|Add0~18 ;
wire \proc|counter|Add0~21_sumout ;
wire \proc|counter|Add0~22 ;
wire \proc|counter|Add0~25_sumout ;
wire \proc|counter|Add0~26 ;
wire \proc|counter|Add0~29_sumout ;
wire \proc|reg_1|Q[7]~feeder_combout ;
wire \proc|alu|comb~2_combout ;
wire \proc|alu|add_or_sub[3].FA|cout~combout ;
wire \proc|alu|comb~3_combout ;
wire \proc|alu|add_or_sub[6].FA|s~0_combout ;
wire \proc|alu|add_or_sub[6].FA|s~combout ;
wire \proc|reg_G|Q[6]~DUPLICATE_q ;
wire \proc|Tstep_Q.T5~DUPLICATE_q ;
wire \proc|Selector17~0_combout ;
wire \proc|Tstep_Q.T4~q ;
wire \proc|Selector1~2_combout ;
wire \proc|Selector2~0_combout ;
wire \proc|reg_IR|Q[4]~DUPLICATE_q ;
wire \proc|Selector2~1_combout ;
wire \proc|Selector6~0_combout ;
wire \proc|Mux6~0_combout ;
wire \proc|Selector1~5_combout ;
wire \proc|Selector6~1_combout ;
wire \proc|Selector16~0_combout ;
wire \proc|Selector1~0_combout ;
wire \proc|Selector1~1_combout ;
wire \proc|Selector5~0_combout ;
wire \proc|Selector5~1_combout ;
wire \proc|Selector3~0_combout ;
wire \proc|decX|Decoder0~0_combout ;
wire \proc|Selector7~1_combout ;
wire \proc|Selector7~2_combout ;
wire \proc|mux|WideNor0~0_combout ;
wire \proc|Selector3~3_combout ;
wire \proc|Selector3~2_combout ;
wire \proc|Selector3~1_combout ;
wire \proc|Selector3~4_combout ;
wire \proc|Selector3~5_combout ;
wire \proc|Selector2~2_combout ;
wire \proc|Selector2~3_combout ;
wire \proc|Selector2~4_combout ;
wire \proc|mux|WideNor0~1_combout ;
wire \proc|mux|WideNor0~combout ;
wire \proc|counter|Add0~30 ;
wire \proc|counter|Add0~33_sumout ;
wire \proc|reg_G|Q[8]~DUPLICATE_q ;
wire \proc|mux|Selector0~3_combout ;
wire \proc|mux|Selector0~4_combout ;
wire \proc|mux|Equal3~0_combout ;
wire \proc|mux|Equal3~1_combout ;
wire \proc|mux|Equal2~2_combout ;
wire \proc|Selector11~2_combout ;
wire \proc|Selector14~0_combout ;
wire \proc|Selector15~0_combout ;
wire \proc|mux|Selector0~0_combout ;
wire \proc|mux|Equal0~2_combout ;
wire \proc|Selector12~0_combout ;
wire \proc|Selector18~0_combout ;
wire \proc|mux|Selector0~1_combout ;
wire \proc|Selector17~1_combout ;
wire \proc|Selector16~1_combout ;
wire \proc|mux|Selector0~2_combout ;
wire \proc|alu|add_or_sub[8].FA|s~0_combout ;
wire \proc|alu|comb~5_combout ;
wire \proc|alu|comb~4_combout ;
wire \proc|alu|add_or_sub[5].FA|cout~combout ;
wire \proc|alu|add_or_sub[8].FA|s~combout ;
wire \proc|alu|add_or_sub[7].FA|s~combout ;
wire \proc|alu|add_or_sub[5].FA|s~combout ;
wire \proc|reg_G|Q[3]~DUPLICATE_q ;
wire \proc|alu|add_or_sub[1].FA|s~combout ;
wire \proc|reg_G|Q[1]~DUPLICATE_q ;
wire \proc|alu|add_or_sub[0].FA|s~0_combout ;
wire \proc|reg_G|Q[0]~DUPLICATE_q ;
wire \proc|alu|add_or_sub[4].FA|s~0_combout ;
wire \proc|alu|add_or_sub[4].FA|s~combout ;
wire \proc|alu|add_or_sub[2].FA|s~combout ;
wire \proc|WideOr0~0_combout ;
wire \proc|G_not_zero~combout ;
wire \proc|Selector13~0_combout ;
wire \proc|mux|Selector1~3_combout ;
wire \proc|mux|Selector1~4_combout ;
wire \proc|mux|Selector1~0_combout ;
wire \proc|mux|Selector1~1_combout ;
wire \proc|mux|Selector1~2_combout ;
wire \proc|Selector4~1_combout ;
wire \proc|Selector4~0_combout ;
wire \proc|Selector4~2_combout ;
wire \proc|mux|Equal2~1_combout ;
wire \proc|mux|Selector2~0_combout ;
wire \proc|mux|Selector2~2_combout ;
wire \proc|mux|Selector2~3_combout ;
wire \proc|mux|Selector2~4_combout ;
wire \proc|mux|Selector2~1_combout ;
wire \proc|reg_IR|Q[5]~DUPLICATE_q ;
wire \proc|decX|Decoder0~1_combout ;
wire \proc|Selector8~0_combout ;
wire \proc|Mux7~0_combout ;
wire \proc|Selector8~1_combout ;
wire \proc|mux|Equal0~1_combout ;
wire \proc|mux|Selector3~1_combout ;
wire \proc|mux|Selector3~2_combout ;
wire \proc|mux|Selector3~0_combout ;
wire \proc|mux|Selector3~3_combout ;
wire \proc|mux|Selector3~4_combout ;
wire \proc|mux|Selector4~1_combout ;
wire \proc|mux|Selector4~3_combout ;
wire \proc|mux|Selector4~4_combout ;
wire \proc|mux|Selector4~0_combout ;
wire \proc|reg_5|Q[4]~feeder_combout ;
wire \proc|mux|Selector4~2_combout ;
wire \proc|Selector7~0_combout ;
wire \proc|mux|Equal2~0_combout ;
wire \proc|mux|Equal7~0_combout ;
wire \proc|mux|Selector5~4_combout ;
wire \proc|mux|Selector5~1_combout ;
wire \proc|reg_3|Q[3]~feeder_combout ;
wire \proc|mux|Selector5~0_combout ;
wire \proc|mux|Selector5~2_combout ;
wire \proc|Selector19~0_combout ;
wire \proc|counter|Add0~2 ;
wire \proc|counter|Add0~5_sumout ;
wire \proc|counter|Add0~6 ;
wire \proc|counter|Add0~9_sumout ;
wire \proc|reg_G|Q[2]~DUPLICATE_q ;
wire \proc|mux|Selector6~3_combout ;
wire \proc|mux|Selector6~4_combout ;
wire \proc|mux|Selector6~2_combout ;
wire \proc|mux|Selector6~1_combout ;
wire \proc|reg_3|Q[2]~feeder_combout ;
wire \proc|mux|Selector6~0_combout ;
wire \proc|mux|Selector7~2_combout ;
wire \proc|mux|Selector7~1_combout ;
wire \proc|mux|Selector7~3_combout ;
wire \proc|mux|Selector7~4_combout ;
wire \proc|mux|Selector7~0_combout ;
wire \proc|Selector9~0_combout ;
wire \proc|Selector11~0_combout ;
wire \proc|Selector0~0_combout ;
wire \proc|Tstep_Q.T0~q ;
wire \proc|Tstep_D.T1~0_combout ;
wire \proc|Tstep_Q.T1~q ;
wire \proc|Tstep_Q.T2~q ;
wire \proc|Tstep_Q.T3~DUPLICATE_q ;
wire \proc|Tstep_D.T4~0_combout ;
wire \proc|Tstep_Q.T4~DUPLICATE_q ;
wire \proc|Selector11~1_combout ;
wire \W~combout ;
wire \wr_en~combout ;
wire \proc|Selector1~3_combout ;
wire \proc|Selector1~4_combout ;
wire \proc|Selector1~6_combout ;
wire \proc|mux|Selector8~1_combout ;
wire \proc|mux|Selector8~3_combout ;
wire \proc|mux|Selector8~4_combout ;
wire \proc|mux|Selector8~2_combout ;
wire \proc|mux|Selector8~0_combout ;
wire \E~combout ;
wire [8:0] \proc|reg_2|Q ;
wire [8:0] \proc|reg_ADDR|Q ;
wire [8:0] \proc|counter|Q ;
wire [8:0] \ram|altsyncram_component|auto_generated|q_a ;
wire [8:0] \reg_LED|Q ;
wire [8:0] \proc|reg_IR|Q ;
wire [8:0] \proc|reg_3|Q ;
wire [0:0] \proc|reg_W|Q ;
wire [8:0] \proc|reg_DOUT|Q ;
wire [8:0] \proc|reg_6|Q ;
wire [8:0] \proc|reg_0|Q ;
wire [8:0] \proc|reg_5|Q ;
wire [8:0] \proc|BusWires ;
wire [8:0] \proc|reg_4|Q ;
wire [8:0] \proc|reg_1|Q ;
wire [8:0] \proc|reg_G|Q ;
wire [8:0] \proc|reg_A|Q ;
wire [8:0] DOUT;
wire [8:0] RAM_out;
wire [8:0] ADDR;

wire [19:0] \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;

assign \ram|altsyncram_component|auto_generated|q_a [0] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram|altsyncram_component|auto_generated|q_a [1] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram|altsyncram_component|auto_generated|q_a [2] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram|altsyncram_component|auto_generated|q_a [3] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram|altsyncram_component|auto_generated|q_a [4] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram|altsyncram_component|auto_generated|q_a [5] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram|altsyncram_component|auto_generated|q_a [6] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram|altsyncram_component|auto_generated|q_a [7] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram|altsyncram_component|auto_generated|q_a [8] = \ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \LEDs[0]~output (
	.i(\reg_LED|Q [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[0]),
	.obar());
// synopsys translate_off
defparam \LEDs[0]~output .bus_hold = "false";
defparam \LEDs[0]~output .open_drain_output = "false";
defparam \LEDs[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \LEDs[1]~output (
	.i(\reg_LED|Q [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[1]),
	.obar());
// synopsys translate_off
defparam \LEDs[1]~output .bus_hold = "false";
defparam \LEDs[1]~output .open_drain_output = "false";
defparam \LEDs[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \LEDs[2]~output (
	.i(\reg_LED|Q [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[2]),
	.obar());
// synopsys translate_off
defparam \LEDs[2]~output .bus_hold = "false";
defparam \LEDs[2]~output .open_drain_output = "false";
defparam \LEDs[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \LEDs[3]~output (
	.i(\reg_LED|Q [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[3]),
	.obar());
// synopsys translate_off
defparam \LEDs[3]~output .bus_hold = "false";
defparam \LEDs[3]~output .open_drain_output = "false";
defparam \LEDs[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \LEDs[4]~output (
	.i(\reg_LED|Q [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[4]),
	.obar());
// synopsys translate_off
defparam \LEDs[4]~output .bus_hold = "false";
defparam \LEDs[4]~output .open_drain_output = "false";
defparam \LEDs[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \LEDs[5]~output (
	.i(\reg_LED|Q [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[5]),
	.obar());
// synopsys translate_off
defparam \LEDs[5]~output .bus_hold = "false";
defparam \LEDs[5]~output .open_drain_output = "false";
defparam \LEDs[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \LEDs[6]~output (
	.i(\reg_LED|Q [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[6]),
	.obar());
// synopsys translate_off
defparam \LEDs[6]~output .bus_hold = "false";
defparam \LEDs[6]~output .open_drain_output = "false";
defparam \LEDs[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \LEDs[7]~output (
	.i(\reg_LED|Q [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[7]),
	.obar());
// synopsys translate_off
defparam \LEDs[7]~output .bus_hold = "false";
defparam \LEDs[7]~output .open_drain_output = "false";
defparam \LEDs[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \LEDs[8]~output (
	.i(\reg_LED|Q [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDs[8]),
	.obar());
// synopsys translate_off
defparam \LEDs[8]~output .bus_hold = "false";
defparam \LEDs[8]~output .open_drain_output = "false";
defparam \LEDs[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \Done~output (
	.i(\proc|Selector11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Done),
	.obar());
// synopsys translate_off
defparam \Done~output .bus_hold = "false";
defparam \Done~output .open_drain_output = "false";
defparam \Done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N18
cyclonev_io_ibuf \Run~input (
	.i(Run),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Run~input_o ));
// synopsys translate_off
defparam \Run~input .bus_hold = "false";
defparam \Run~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X75_Y1_N17
dffeas Run_delay1(
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Run~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Run_delay1~q ),
	.prn(vcc));
// synopsys translate_off
defparam Run_delay1.is_wysiwyg = "true";
defparam Run_delay1.power_up = "low";
// synopsys translate_on

// Location: FF_X75_Y1_N14
dffeas Run_delay2(
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Run_delay1~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\Run_delay2~q ),
	.prn(vcc));
// synopsys translate_off
defparam Run_delay2.is_wysiwyg = "true";
defparam Run_delay2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y1_N12
cyclonev_lcell_comb Run_proc(
// Equation(s):
// \Run_proc~combout  = LCELL(( \Run_delay2~q  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\Run_delay2~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Run_proc~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam Run_proc.extended_lut = "off";
defparam Run_proc.lut_mask = 64'h0000FFFF0000FFFF;
defparam Run_proc.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \proc|reg_ADDR|Q[0]~feeder (
// Equation(s):
// \proc|reg_ADDR|Q[0]~feeder_combout  = ( \proc|BusWires [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_ADDR|Q[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_ADDR|Q[0]~feeder .extended_lut = "off";
defparam \proc|reg_ADDR|Q[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_ADDR|Q[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \proc|counter|Add0~1 (
// Equation(s):
// \proc|counter|Add0~1_sumout  = SUM(( \proc|counter|Q [0] ) + ( VCC ) + ( !VCC ))
// \proc|counter|Add0~2  = CARRY(( \proc|counter|Q [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~1_sumout ),
	.cout(\proc|counter|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~1 .extended_lut = "off";
defparam \proc|counter|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \proc|counter|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \Resetn~input (
	.i(Resetn),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Resetn~input_o ));
// synopsys translate_off
defparam \Resetn~input .bus_hold = "false";
defparam \Resetn~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N6
cyclonev_lcell_comb \proc|Tstep_D.T5~0 (
// Equation(s):
// \proc|Tstep_D.T5~0_combout  = ( \proc|Tstep_Q.T4~DUPLICATE_q  & ( !\proc|Selector11~0_combout  ) )

	.dataa(gnd),
	.datab(!\proc|Selector11~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Tstep_D.T5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Tstep_D.T5~0 .extended_lut = "off";
defparam \proc|Tstep_D.T5~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \proc|Tstep_D.T5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N8
dffeas \proc|Tstep_Q.T5 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Tstep_D.T5~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T5~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T5 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T5 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N21
cyclonev_lcell_comb \proc|A_in~0 (
// Equation(s):
// \proc|A_in~0_combout  = ( \proc|reg_IR|Q [7] & ( !\proc|reg_IR|Q [8] & ( \proc|Tstep_Q.T3~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q [7]),
	.dataf(!\proc|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|A_in~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|A_in~0 .extended_lut = "off";
defparam \proc|A_in~0 .lut_mask = 64'h00000F0F00000000;
defparam \proc|A_in~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N14
dffeas \proc|reg_A|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N34
dffeas \proc|reg_IR|Q[7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[7]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N11
dffeas \proc|reg_IR|Q[8]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \proc|add_sub~0 (
// Equation(s):
// \proc|add_sub~0_combout  = ( !\proc|reg_IR|Q[8]~DUPLICATE_q  & ( (\proc|Tstep_Q.T4~DUPLICATE_q  & \proc|reg_IR|Q[7]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datad(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|add_sub~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|add_sub~0 .extended_lut = "off";
defparam \proc|add_sub~0 .lut_mask = 64'h000F000F00000000;
defparam \proc|add_sub~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \proc|add_sub~1 (
// Equation(s):
// \proc|add_sub~1_combout  = ( \proc|reg_IR|Q [6] & ( \proc|add_sub~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q [6]),
	.dataf(!\proc|add_sub~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|add_sub~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|add_sub~1 .extended_lut = "off";
defparam \proc|add_sub~1 .lut_mask = 64'h000000000000FFFF;
defparam \proc|add_sub~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N9
cyclonev_lcell_comb \proc|alu|comb~0 (
// Equation(s):
// \proc|alu|comb~0_combout  = ( \proc|BusWires [2] & ( !\proc|add_sub~1_combout  ) ) # ( !\proc|BusWires [2] & ( \proc|add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|add_sub~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~0 .extended_lut = "off";
defparam \proc|alu|comb~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \proc|alu|comb~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N26
dffeas \proc|reg_A|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \proc|alu|comb~1 (
// Equation(s):
// \proc|alu|comb~1_combout  = ( \proc|BusWires [3] & ( !\proc|add_sub~1_combout  ) ) # ( !\proc|BusWires [3] & ( \proc|add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|add_sub~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~1 .extended_lut = "off";
defparam \proc|alu|comb~1 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \proc|alu|comb~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N32
dffeas \proc|reg_A|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N20
dffeas \proc|reg_A|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \proc|alu|add_or_sub[1].FA|cout (
// Equation(s):
// \proc|alu|add_or_sub[1].FA|cout~combout  = ( \proc|BusWires [1] & ( (!\proc|add_sub~1_combout  & (((\proc|BusWires [0] & \proc|reg_A|Q [0])) # (\proc|reg_A|Q [1]))) # (\proc|add_sub~1_combout  & (\proc|reg_A|Q [1] & ((!\proc|BusWires [0]) # (\proc|reg_A|Q 
// [0])))) ) ) # ( !\proc|BusWires [1] & ( (!\proc|add_sub~1_combout  & (\proc|reg_A|Q [1] & (\proc|BusWires [0] & \proc|reg_A|Q [0]))) # (\proc|add_sub~1_combout  & (((!\proc|BusWires [0]) # (\proc|reg_A|Q [0])) # (\proc|reg_A|Q [1]))) ) )

	.dataa(!\proc|add_sub~1_combout ),
	.datab(!\proc|reg_A|Q [1]),
	.datac(!\proc|BusWires [0]),
	.datad(!\proc|reg_A|Q [0]),
	.datae(gnd),
	.dataf(!\proc|BusWires [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[1].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[1].FA|cout .extended_lut = "off";
defparam \proc|alu|add_or_sub[1].FA|cout .lut_mask = 64'h51575157323B323B;
defparam \proc|alu|add_or_sub[1].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \proc|alu|add_or_sub[3].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[3].FA|s~combout  = ( \proc|alu|add_or_sub[1].FA|cout~combout  & ( !\proc|reg_A|Q [3] $ (!\proc|alu|comb~1_combout  $ (((\proc|reg_A|Q [2]) # (\proc|alu|comb~0_combout )))) ) ) # ( !\proc|alu|add_or_sub[1].FA|cout~combout  & ( 
// !\proc|reg_A|Q [3] $ (!\proc|alu|comb~1_combout  $ (((\proc|alu|comb~0_combout  & \proc|reg_A|Q [2])))) ) )

	.dataa(!\proc|reg_A|Q [3]),
	.datab(!\proc|alu|comb~0_combout ),
	.datac(!\proc|reg_A|Q [2]),
	.datad(!\proc|alu|comb~1_combout ),
	.datae(gnd),
	.dataf(!\proc|alu|add_or_sub[1].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[3].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[3].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[3].FA|s .lut_mask = 64'h56A956A96A956A95;
defparam \proc|alu|add_or_sub[3].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N56
dffeas \proc|reg_G|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[3].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N30
cyclonev_lcell_comb \proc|mux|Selector5~3 (
// Equation(s):
// \proc|mux|Selector5~3_combout  = ( \proc|reg_G|Q [3] & ( (!\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T5~q  & \proc|reg_IR|Q [7])) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(!\proc|Tstep_Q.T5~q ),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\proc|reg_G|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector5~3 .extended_lut = "off";
defparam \proc|mux|Selector5~3 .lut_mask = 64'h0000000000220022;
defparam \proc|mux|Selector5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \proc|counter|Add0~9 (
// Equation(s):
// \proc|counter|Add0~9_sumout  = SUM(( \proc|counter|Q [2] ) + ( GND ) + ( \proc|counter|Add0~6  ))
// \proc|counter|Add0~10  = CARRY(( \proc|counter|Q [2] ) + ( GND ) + ( \proc|counter|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~9_sumout ),
	.cout(\proc|counter|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~9 .extended_lut = "off";
defparam \proc|counter|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N9
cyclonev_lcell_comb \proc|counter|Add0~13 (
// Equation(s):
// \proc|counter|Add0~13_sumout  = SUM(( \proc|counter|Q [3] ) + ( GND ) + ( \proc|counter|Add0~10  ))
// \proc|counter|Add0~14  = CARRY(( \proc|counter|Q [3] ) + ( GND ) + ( \proc|counter|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~13_sumout ),
	.cout(\proc|counter|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~13 .extended_lut = "off";
defparam \proc|counter|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \proc|counter|Q[7]~0 (
// Equation(s):
// \proc|counter|Q[7]~0_combout  = ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Selector19~0_combout  ) ) # ( !\proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Selector19~0_combout  ) ) # ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( !\proc|Selector19~0_combout  & ( 
// \proc|Tstep_Q.T1~q  ) ) ) # ( !\proc|reg_IR|Q[7]~DUPLICATE_q  & ( !\proc|Selector19~0_combout  & ( ((!\proc|reg_IR|Q [8] & (\proc|reg_IR|Q [6] & \proc|Tstep_Q.T3~DUPLICATE_q ))) # (\proc|Tstep_Q.T1~q ) ) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(!\proc|reg_IR|Q [6]),
	.datac(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datad(!\proc|Tstep_Q.T1~q ),
	.datae(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.dataf(!\proc|Selector19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|counter|Q[7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Q[7]~0 .extended_lut = "off";
defparam \proc|counter|Q[7]~0 .lut_mask = 64'h02FF00FFFFFFFFFF;
defparam \proc|counter|Q[7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N11
dffeas \proc|counter|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~13_sumout ),
	.asdata(\proc|BusWires [3]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[3] .is_wysiwyg = "true";
defparam \proc|counter|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N3
cyclonev_lcell_comb \proc|mux|Equal0~0 (
// Equation(s):
// \proc|mux|Equal0~0_combout  = ( \proc|reg_IR|Q [6] & ( (!\proc|reg_IR|Q [8] & \proc|Tstep_Q.T5~q ) ) ) # ( !\proc|reg_IR|Q [6] & ( (\proc|Tstep_Q.T5~q  & (!\proc|reg_IR|Q [8] $ (!\proc|reg_IR|Q [7]))) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T5~q ),
	.datad(!\proc|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal0~0 .extended_lut = "off";
defparam \proc|mux|Equal0~0 .lut_mask = 64'h050A050A0A0A0A0A;
defparam \proc|mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N38
dffeas \proc|reg_IR|Q[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N21
cyclonev_lcell_comb \proc|decY|Decoder0~0 (
// Equation(s):
// \proc|decY|Decoder0~0_combout  = ( \proc|reg_IR|Q [2] & ( \proc|reg_IR|Q[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|decY|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|decY|Decoder0~0 .extended_lut = "off";
defparam \proc|decY|Decoder0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \proc|decY|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N23
dffeas \proc|Tstep_Q.T3 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T3 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T3 .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N49
dffeas \proc|Tstep_Q.T0~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T0~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T0~DUPLICATE .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T0~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N18
cyclonev_lcell_comb \proc|decY|Decoder0~1 (
// Equation(s):
// \proc|decY|Decoder0~1_combout  = ( \proc|reg_IR|Q [0] & ( (\proc|reg_IR|Q [2] & \proc|reg_IR|Q[1]~DUPLICATE_q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q [2]),
	.datad(!\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|decY|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|decY|Decoder0~1 .extended_lut = "off";
defparam \proc|decY|Decoder0~1 .lut_mask = 64'h00000000000F000F;
defparam \proc|decY|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y3_N3
cyclonev_lcell_comb \proc|reg_DOUT|Q[1]~feeder (
// Equation(s):
// \proc|reg_DOUT|Q[1]~feeder_combout  = ( \proc|BusWires [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_DOUT|Q[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_DOUT|Q[1]~feeder .extended_lut = "off";
defparam \proc|reg_DOUT|Q[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_DOUT|Q[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y3_N4
dffeas \proc|reg_DOUT|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_DOUT|Q[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N54
cyclonev_lcell_comb \DOUT[1] (
// Equation(s):
// DOUT[1] = LCELL(( \proc|reg_DOUT|Q [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_DOUT|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[1] .extended_lut = "off";
defparam \DOUT[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DOUT[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N14
dffeas \proc|reg_DOUT|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \DOUT[2] (
// Equation(s):
// DOUT[2] = LCELL(( \proc|reg_DOUT|Q [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_DOUT|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[2] .extended_lut = "off";
defparam \DOUT[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DOUT[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N17
dffeas \proc|reg_DOUT|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \DOUT[3] (
// Equation(s):
// DOUT[3] = LCELL(\proc|reg_DOUT|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_DOUT|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[3] .extended_lut = "off";
defparam \DOUT[3] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DOUT[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \proc|reg_DOUT|Q[4]~feeder (
// Equation(s):
// \proc|reg_DOUT|Q[4]~feeder_combout  = ( \proc|BusWires [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_DOUT|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_DOUT|Q[4]~feeder .extended_lut = "off";
defparam \proc|reg_DOUT|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_DOUT|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N20
dffeas \proc|reg_DOUT|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_DOUT|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \DOUT[4] (
// Equation(s):
// DOUT[4] = LCELL(\proc|reg_DOUT|Q [4])

	.dataa(!\proc|reg_DOUT|Q [4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[4] .extended_lut = "off";
defparam \DOUT[4] .lut_mask = 64'h5555555555555555;
defparam \DOUT[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N22
dffeas \proc|reg_DOUT|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \DOUT[5] (
// Equation(s):
// DOUT[5] = LCELL(( \proc|reg_DOUT|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_DOUT|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[5] .extended_lut = "off";
defparam \DOUT[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DOUT[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N40
dffeas \proc|reg_DOUT|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N39
cyclonev_lcell_comb \DOUT[6] (
// Equation(s):
// DOUT[6] = LCELL(\proc|reg_DOUT|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_DOUT|Q [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[6] .extended_lut = "off";
defparam \DOUT[6] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \DOUT[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \proc|counter|Add0~17 (
// Equation(s):
// \proc|counter|Add0~17_sumout  = SUM(( \proc|counter|Q [4] ) + ( GND ) + ( \proc|counter|Add0~14  ))
// \proc|counter|Add0~18  = CARRY(( \proc|counter|Q [4] ) + ( GND ) + ( \proc|counter|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~17_sumout ),
	.cout(\proc|counter|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~17 .extended_lut = "off";
defparam \proc|counter|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N14
dffeas \proc|counter|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~17_sumout ),
	.asdata(\proc|BusWires [4]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[4] .is_wysiwyg = "true";
defparam \proc|counter|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N15
cyclonev_lcell_comb \proc|counter|Add0~21 (
// Equation(s):
// \proc|counter|Add0~21_sumout  = SUM(( \proc|counter|Q [5] ) + ( GND ) + ( \proc|counter|Add0~18  ))
// \proc|counter|Add0~22  = CARRY(( \proc|counter|Q [5] ) + ( GND ) + ( \proc|counter|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~21_sumout ),
	.cout(\proc|counter|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~21 .extended_lut = "off";
defparam \proc|counter|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N16
dffeas \proc|counter|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~21_sumout ),
	.asdata(\proc|BusWires [5]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[5] .is_wysiwyg = "true";
defparam \proc|counter|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \proc|counter|Add0~25 (
// Equation(s):
// \proc|counter|Add0~25_sumout  = SUM(( \proc|counter|Q [6] ) + ( GND ) + ( \proc|counter|Add0~22  ))
// \proc|counter|Add0~26  = CARRY(( \proc|counter|Q [6] ) + ( GND ) + ( \proc|counter|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~25_sumout ),
	.cout(\proc|counter|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~25 .extended_lut = "off";
defparam \proc|counter|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N20
dffeas \proc|counter|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~25_sumout ),
	.asdata(\proc|BusWires [6]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[6] .is_wysiwyg = "true";
defparam \proc|counter|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N21
cyclonev_lcell_comb \proc|counter|Add0~29 (
// Equation(s):
// \proc|counter|Add0~29_sumout  = SUM(( \proc|counter|Q [7] ) + ( GND ) + ( \proc|counter|Add0~26  ))
// \proc|counter|Add0~30  = CARRY(( \proc|counter|Q [7] ) + ( GND ) + ( \proc|counter|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~29_sumout ),
	.cout(\proc|counter|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~29 .extended_lut = "off";
defparam \proc|counter|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N22
dffeas \proc|counter|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~29_sumout ),
	.asdata(\proc|BusWires [7]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[7] .is_wysiwyg = "true";
defparam \proc|counter|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N18
cyclonev_lcell_comb \proc|reg_1|Q[7]~feeder (
// Equation(s):
// \proc|reg_1|Q[7]~feeder_combout  = ( \proc|BusWires [7] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_1|Q[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_1|Q[7]~feeder .extended_lut = "off";
defparam \proc|reg_1|Q[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_1|Q[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N56
dffeas \proc|reg_A|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N51
cyclonev_lcell_comb \proc|alu|comb~2 (
// Equation(s):
// \proc|alu|comb~2_combout  = ( \proc|BusWires [4] & ( !\proc|add_sub~1_combout  ) ) # ( !\proc|BusWires [4] & ( \proc|add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|add_sub~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~2 .extended_lut = "off";
defparam \proc|alu|comb~2 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \proc|alu|comb~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \proc|alu|add_or_sub[3].FA|cout (
// Equation(s):
// \proc|alu|add_or_sub[3].FA|cout~combout  = ( \proc|alu|add_or_sub[1].FA|cout~combout  & ( (!\proc|reg_A|Q [3] & (\proc|alu|comb~1_combout  & ((\proc|alu|comb~0_combout ) # (\proc|reg_A|Q [2])))) # (\proc|reg_A|Q [3] & (((\proc|alu|comb~1_combout ) # 
// (\proc|alu|comb~0_combout )) # (\proc|reg_A|Q [2]))) ) ) # ( !\proc|alu|add_or_sub[1].FA|cout~combout  & ( (!\proc|reg_A|Q [3] & (\proc|reg_A|Q [2] & (\proc|alu|comb~0_combout  & \proc|alu|comb~1_combout ))) # (\proc|reg_A|Q [3] & (((\proc|reg_A|Q [2] & 
// \proc|alu|comb~0_combout )) # (\proc|alu|comb~1_combout ))) ) )

	.dataa(!\proc|reg_A|Q [2]),
	.datab(!\proc|reg_A|Q [3]),
	.datac(!\proc|alu|comb~0_combout ),
	.datad(!\proc|alu|comb~1_combout ),
	.datae(gnd),
	.dataf(!\proc|alu|add_or_sub[1].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[3].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[3].FA|cout .extended_lut = "off";
defparam \proc|alu|add_or_sub[3].FA|cout .lut_mask = 64'h01370137137F137F;
defparam \proc|alu|add_or_sub[3].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N15
cyclonev_lcell_comb \proc|alu|comb~3 (
// Equation(s):
// \proc|alu|comb~3_combout  = !\proc|add_sub~1_combout  $ (!\proc|BusWires [5])

	.dataa(!\proc|add_sub~1_combout ),
	.datab(gnd),
	.datac(!\proc|BusWires [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~3 .extended_lut = "off";
defparam \proc|alu|comb~3 .lut_mask = 64'h5A5A5A5A5A5A5A5A;
defparam \proc|alu|comb~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N20
dffeas \proc|reg_A|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N32
dffeas \proc|reg_A|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [6]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N12
cyclonev_lcell_comb \proc|alu|add_or_sub[6].FA|s~0 (
// Equation(s):
// \proc|alu|add_or_sub[6].FA|s~0_combout  = ( \proc|add_sub~1_combout  & ( \proc|BusWires [6] & ( \proc|reg_A|Q [6] ) ) ) # ( !\proc|add_sub~1_combout  & ( \proc|BusWires [6] & ( !\proc|reg_A|Q [6] ) ) ) # ( \proc|add_sub~1_combout  & ( !\proc|BusWires [6] 
// & ( !\proc|reg_A|Q [6] ) ) ) # ( !\proc|add_sub~1_combout  & ( !\proc|BusWires [6] & ( \proc|reg_A|Q [6] ) ) )

	.dataa(gnd),
	.datab(!\proc|reg_A|Q [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(!\proc|add_sub~1_combout ),
	.dataf(!\proc|BusWires [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[6].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[6].FA|s~0 .extended_lut = "off";
defparam \proc|alu|add_or_sub[6].FA|s~0 .lut_mask = 64'h3333CCCCCCCC3333;
defparam \proc|alu|add_or_sub[6].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \proc|alu|add_or_sub[6].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[6].FA|s~combout  = ( \proc|reg_A|Q [4] & ( \proc|alu|add_or_sub[6].FA|s~0_combout  & ( (!\proc|reg_A|Q [5] & ((!\proc|alu|comb~3_combout ) # ((!\proc|alu|comb~2_combout  & !\proc|alu|add_or_sub[3].FA|cout~combout )))) # (\proc|reg_A|Q 
// [5] & (!\proc|alu|comb~2_combout  & (!\proc|alu|add_or_sub[3].FA|cout~combout  & !\proc|alu|comb~3_combout ))) ) ) ) # ( !\proc|reg_A|Q [4] & ( \proc|alu|add_or_sub[6].FA|s~0_combout  & ( (!\proc|reg_A|Q [5] & ((!\proc|alu|comb~2_combout ) # 
// ((!\proc|alu|add_or_sub[3].FA|cout~combout ) # (!\proc|alu|comb~3_combout )))) # (\proc|reg_A|Q [5] & (!\proc|alu|comb~3_combout  & ((!\proc|alu|comb~2_combout ) # (!\proc|alu|add_or_sub[3].FA|cout~combout )))) ) ) ) # ( \proc|reg_A|Q [4] & ( 
// !\proc|alu|add_or_sub[6].FA|s~0_combout  & ( (!\proc|reg_A|Q [5] & (\proc|alu|comb~3_combout  & ((\proc|alu|add_or_sub[3].FA|cout~combout ) # (\proc|alu|comb~2_combout )))) # (\proc|reg_A|Q [5] & (((\proc|alu|comb~3_combout ) # 
// (\proc|alu|add_or_sub[3].FA|cout~combout )) # (\proc|alu|comb~2_combout ))) ) ) ) # ( !\proc|reg_A|Q [4] & ( !\proc|alu|add_or_sub[6].FA|s~0_combout  & ( (!\proc|reg_A|Q [5] & (\proc|alu|comb~2_combout  & (\proc|alu|add_or_sub[3].FA|cout~combout  & 
// \proc|alu|comb~3_combout ))) # (\proc|reg_A|Q [5] & (((\proc|alu|comb~2_combout  & \proc|alu|add_or_sub[3].FA|cout~combout )) # (\proc|alu|comb~3_combout ))) ) ) )

	.dataa(!\proc|reg_A|Q [5]),
	.datab(!\proc|alu|comb~2_combout ),
	.datac(!\proc|alu|add_or_sub[3].FA|cout~combout ),
	.datad(!\proc|alu|comb~3_combout ),
	.datae(!\proc|reg_A|Q [4]),
	.dataf(!\proc|alu|add_or_sub[6].FA|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[6].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[6].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[6].FA|s .lut_mask = 64'h0157157FFEA8EA80;
defparam \proc|alu|add_or_sub[6].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N25
dffeas \proc|reg_G|Q[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[6].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[6]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N7
dffeas \proc|Tstep_Q.T5~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Tstep_D.T5~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T5~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T5~DUPLICATE .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T5~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N52
dffeas \proc|reg_IR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N22
dffeas \proc|reg_IR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N39
cyclonev_lcell_comb \proc|Selector17~0 (
// Equation(s):
// \proc|Selector17~0_combout  = ( \proc|reg_IR|Q [5] & ( \proc|reg_IR|Q [3] & ( !\proc|reg_IR|Q [4] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [4]),
	.datae(!\proc|reg_IR|Q [5]),
	.dataf(!\proc|reg_IR|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector17~0 .extended_lut = "off";
defparam \proc|Selector17~0 .lut_mask = 64'h000000000000FF00;
defparam \proc|Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N56
dffeas \proc|Tstep_Q.T4 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Tstep_D.T4~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T4~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T4 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T4 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N27
cyclonev_lcell_comb \proc|Selector1~2 (
// Equation(s):
// \proc|Selector1~2_combout  = ( !\proc|reg_IR|Q[8]~DUPLICATE_q  & ( \proc|reg_IR|Q [7] & ( \proc|Tstep_Q.T4~q  ) ) ) # ( \proc|reg_IR|Q[8]~DUPLICATE_q  & ( !\proc|reg_IR|Q [7] & ( (\proc|Tstep_Q.T4~q  & \proc|reg_IR|Q [6]) ) ) )

	.dataa(!\proc|Tstep_Q.T4~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [6]),
	.datae(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.dataf(!\proc|reg_IR|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~2 .extended_lut = "off";
defparam \proc|Selector1~2 .lut_mask = 64'h0000005555550000;
defparam \proc|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N57
cyclonev_lcell_comb \proc|Selector2~0 (
// Equation(s):
// \proc|Selector2~0_combout  = ( \proc|reg_IR|Q [0] & ( !\proc|reg_IR|Q[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector2~0 .extended_lut = "off";
defparam \proc|Selector2~0 .lut_mask = 64'h00000000FF00FF00;
defparam \proc|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N53
dffeas \proc|reg_IR|Q[4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[4]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N12
cyclonev_lcell_comb \proc|Selector2~1 (
// Equation(s):
// \proc|Selector2~1_combout  = ( !\proc|reg_IR|Q[4]~DUPLICATE_q  & ( \proc|reg_IR|Q [3] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector2~1 .extended_lut = "off";
defparam \proc|Selector2~1 .lut_mask = 64'h00FF00FF00000000;
defparam \proc|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N0
cyclonev_lcell_comb \proc|Selector6~0 (
// Equation(s):
// \proc|Selector6~0_combout  = ( \proc|Selector2~0_combout  & ( \proc|Selector2~1_combout  & ( (\proc|Selector1~2_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q  & ((\proc|reg_IR|Q [2]))) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & (\proc|reg_IR|Q [5])))) ) ) ) # ( 
// !\proc|Selector2~0_combout  & ( \proc|Selector2~1_combout  & ( (\proc|Selector1~2_combout  & (\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [5])) ) ) ) # ( \proc|Selector2~0_combout  & ( !\proc|Selector2~1_combout  & ( (\proc|Selector1~2_combout  & 
// (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [2])) ) ) )

	.dataa(!\proc|Selector1~2_combout ),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [5]),
	.datad(!\proc|reg_IR|Q [2]),
	.datae(!\proc|Selector2~0_combout ),
	.dataf(!\proc|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector6~0 .extended_lut = "off";
defparam \proc|Selector6~0 .lut_mask = 64'h0000004401010145;
defparam \proc|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N27
cyclonev_lcell_comb \proc|Mux6~0 (
// Equation(s):
// \proc|Mux6~0_combout  = ( \proc|G_not_zero~combout  & ( (!\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q[8]~DUPLICATE_q ))) # (\proc|reg_IR|Q [7] & (\proc|reg_IR|Q[8]~DUPLICATE_q  & !\proc|reg_IR|Q [6])) ) ) # ( !\proc|G_not_zero~combout  & 
// ( (!\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q[8]~DUPLICATE_q ))) ) )

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datad(!\proc|reg_IR|Q [6]),
	.datae(gnd),
	.dataf(!\proc|G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Mux6~0 .extended_lut = "off";
defparam \proc|Mux6~0 .lut_mask = 64'hAA0AAA0AAF0AAF0A;
defparam \proc|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N15
cyclonev_lcell_comb \proc|Selector1~5 (
// Equation(s):
// \proc|Selector1~5_combout  = ( \proc|G_not_zero~combout  & ( (\proc|Tstep_Q.T3~q  & ((!\proc|reg_IR|Q [6]) # (!\proc|reg_IR|Q [7] $ (!\proc|reg_IR|Q[8]~DUPLICATE_q )))) ) ) # ( !\proc|G_not_zero~combout  & ( (\proc|Tstep_Q.T3~q  & ((!\proc|reg_IR|Q [7] & 
// ((!\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q[8]~DUPLICATE_q ))) # (\proc|reg_IR|Q [7] & (!\proc|reg_IR|Q[8]~DUPLICATE_q )))) ) )

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [6]),
	.datad(!\proc|Tstep_Q.T3~q ),
	.datae(gnd),
	.dataf(!\proc|G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~5 .extended_lut = "off";
defparam \proc|Selector1~5 .lut_mask = 64'h00E600E600F600F6;
defparam \proc|Selector1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N48
cyclonev_lcell_comb \proc|Selector6~1 (
// Equation(s):
// \proc|Selector6~1_combout  = ( \proc|Mux6~0_combout  & ( \proc|Selector1~5_combout  & ( (!\proc|Selector6~0_combout  & ((!\proc|reg_IR|Q [2]) # (!\proc|Selector2~0_combout ))) ) ) ) # ( !\proc|Mux6~0_combout  & ( \proc|Selector1~5_combout  & ( 
// (!\proc|Selector17~0_combout  & !\proc|Selector6~0_combout ) ) ) ) # ( \proc|Mux6~0_combout  & ( !\proc|Selector1~5_combout  & ( !\proc|Selector6~0_combout  ) ) ) # ( !\proc|Mux6~0_combout  & ( !\proc|Selector1~5_combout  & ( !\proc|Selector6~0_combout  ) 
// ) )

	.dataa(!\proc|reg_IR|Q [2]),
	.datab(!\proc|Selector17~0_combout ),
	.datac(!\proc|Selector6~0_combout ),
	.datad(!\proc|Selector2~0_combout ),
	.datae(!\proc|Mux6~0_combout ),
	.dataf(!\proc|Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector6~1 .extended_lut = "off";
defparam \proc|Selector6~1 .lut_mask = 64'hF0F0F0F0C0C0F0A0;
defparam \proc|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N45
cyclonev_lcell_comb \proc|Selector16~0 (
// Equation(s):
// \proc|Selector16~0_combout  = ( !\proc|reg_IR|Q[4]~DUPLICATE_q  & ( (\proc|reg_IR|Q[5]~DUPLICATE_q  & !\proc|reg_IR|Q [3]) ) )

	.dataa(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector16~0 .extended_lut = "off";
defparam \proc|Selector16~0 .lut_mask = 64'h5500550000000000;
defparam \proc|Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N6
cyclonev_lcell_comb \proc|Selector1~0 (
// Equation(s):
// \proc|Selector1~0_combout  = ( !\proc|reg_IR|Q [0] & ( !\proc|reg_IR|Q[1]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~0 .extended_lut = "off";
defparam \proc|Selector1~0 .lut_mask = 64'hFF00FF0000000000;
defparam \proc|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \proc|Selector1~1 (
// Equation(s):
// \proc|Selector1~1_combout  = (!\proc|reg_IR|Q[4]~DUPLICATE_q  & !\proc|reg_IR|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~1 .extended_lut = "off";
defparam \proc|Selector1~1 .lut_mask = 64'hF000F000F000F000;
defparam \proc|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N3
cyclonev_lcell_comb \proc|Selector5~0 (
// Equation(s):
// \proc|Selector5~0_combout  = ( \proc|Selector1~0_combout  & ( \proc|Selector1~1_combout  & ( (\proc|Selector1~2_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q  & (\proc|reg_IR|Q [2])) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & ((\proc|reg_IR|Q [5]))))) ) ) ) # ( 
// !\proc|Selector1~0_combout  & ( \proc|Selector1~1_combout  & ( (\proc|Selector1~2_combout  & (\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [5])) ) ) ) # ( \proc|Selector1~0_combout  & ( !\proc|Selector1~1_combout  & ( (\proc|Selector1~2_combout  & 
// (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [2])) ) ) )

	.dataa(!\proc|Selector1~2_combout ),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [2]),
	.datad(!\proc|reg_IR|Q [5]),
	.datae(!\proc|Selector1~0_combout ),
	.dataf(!\proc|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector5~0 .extended_lut = "off";
defparam \proc|Selector5~0 .lut_mask = 64'h0000040400110415;
defparam \proc|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N12
cyclonev_lcell_comb \proc|Selector5~1 (
// Equation(s):
// \proc|Selector5~1_combout  = ( \proc|Mux6~0_combout  & ( \proc|Selector1~5_combout  & ( (!\proc|Selector5~0_combout  & ((!\proc|reg_IR|Q [2]) # (!\proc|Selector1~0_combout ))) ) ) ) # ( !\proc|Mux6~0_combout  & ( \proc|Selector1~5_combout  & ( 
// (!\proc|Selector16~0_combout  & !\proc|Selector5~0_combout ) ) ) ) # ( \proc|Mux6~0_combout  & ( !\proc|Selector1~5_combout  & ( !\proc|Selector5~0_combout  ) ) ) # ( !\proc|Mux6~0_combout  & ( !\proc|Selector1~5_combout  & ( !\proc|Selector5~0_combout  ) 
// ) )

	.dataa(!\proc|reg_IR|Q [2]),
	.datab(!\proc|Selector16~0_combout ),
	.datac(!\proc|Selector5~0_combout ),
	.datad(!\proc|Selector1~0_combout ),
	.datae(!\proc|Mux6~0_combout ),
	.dataf(!\proc|Selector1~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector5~1 .extended_lut = "off";
defparam \proc|Selector5~1 .lut_mask = 64'hF0F0F0F0C0C0F0A0;
defparam \proc|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \proc|Selector3~0 (
// Equation(s):
// \proc|Selector3~0_combout  = ( !\proc|reg_IR|Q [0] & ( (!\proc|reg_IR|Q [6] & ((!\proc|reg_IR|Q[7]~DUPLICATE_q ) # ((\proc|reg_IR|Q [8] & \proc|G_not_zero~combout )))) # (\proc|reg_IR|Q [6] & (\proc|reg_IR|Q [8] & (!\proc|reg_IR|Q[7]~DUPLICATE_q ))) ) )

	.dataa(!\proc|reg_IR|Q [6]),
	.datab(!\proc|reg_IR|Q [8]),
	.datac(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datad(!\proc|G_not_zero~combout ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~0 .extended_lut = "off";
defparam \proc|Selector3~0 .lut_mask = 64'hB0B2B0B200000000;
defparam \proc|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \proc|decX|Decoder0~0 (
// Equation(s):
// \proc|decX|Decoder0~0_combout  = ( \proc|reg_IR|Q[4]~DUPLICATE_q  & ( \proc|reg_IR|Q[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|decX|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|decX|Decoder0~0 .extended_lut = "off";
defparam \proc|decX|Decoder0~0 .lut_mask = 64'h0000000000FF00FF;
defparam \proc|decX|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \proc|Selector7~1 (
// Equation(s):
// \proc|Selector7~1_combout  = ( !\proc|reg_IR|Q [3] & ( \proc|decX|Decoder0~0_combout  & ( (!\proc|reg_IR|Q [6] & (\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q [8]) # (!\proc|G_not_zero~combout )))) # (\proc|reg_IR|Q [6] & ((!\proc|reg_IR|Q [8]) # 
// ((\proc|reg_IR|Q [7])))) ) ) )

	.dataa(!\proc|reg_IR|Q [6]),
	.datab(!\proc|reg_IR|Q [8]),
	.datac(!\proc|reg_IR|Q [7]),
	.datad(!\proc|G_not_zero~combout ),
	.datae(!\proc|reg_IR|Q [3]),
	.dataf(!\proc|decX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector7~1 .extended_lut = "off";
defparam \proc|Selector7~1 .lut_mask = 64'h000000004F4D0000;
defparam \proc|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N6
cyclonev_lcell_comb \proc|Selector7~2 (
// Equation(s):
// \proc|Selector7~2_combout  = ( \proc|Selector3~0_combout  & ( \proc|Selector7~1_combout  & ( (!\proc|Selector7~0_combout  & !\proc|Selector1~5_combout ) ) ) ) # ( !\proc|Selector3~0_combout  & ( \proc|Selector7~1_combout  & ( (!\proc|Selector7~0_combout  
// & !\proc|Selector1~5_combout ) ) ) ) # ( \proc|Selector3~0_combout  & ( !\proc|Selector7~1_combout  & ( (!\proc|Selector7~0_combout  & ((!\proc|decY|Decoder0~0_combout ) # (!\proc|Selector1~5_combout ))) ) ) ) # ( !\proc|Selector3~0_combout  & ( 
// !\proc|Selector7~1_combout  & ( !\proc|Selector7~0_combout  ) ) )

	.dataa(!\proc|decY|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\proc|Selector7~0_combout ),
	.datad(!\proc|Selector1~5_combout ),
	.datae(!\proc|Selector3~0_combout ),
	.dataf(!\proc|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector7~2 .extended_lut = "off";
defparam \proc|Selector7~2 .lut_mask = 64'hF0F0F0A0F000F000;
defparam \proc|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N24
cyclonev_lcell_comb \proc|mux|WideNor0~0 (
// Equation(s):
// \proc|mux|WideNor0~0_combout  = ( \proc|Selector5~1_combout  & ( \proc|Selector7~2_combout  & ( (\proc|mux|Equal0~1_combout  & ((!\proc|Selector4~2_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector6~1_combout ))) # (\proc|Selector4~2_combout  & 
// (\proc|Selector1~6_combout  & \proc|Selector6~1_combout )))) ) ) ) # ( !\proc|Selector5~1_combout  & ( \proc|Selector7~2_combout  & ( (!\proc|Selector4~2_combout  & (\proc|Selector1~6_combout  & (\proc|Selector6~1_combout  & \proc|mux|Equal0~1_combout ))) 
// ) ) ) # ( \proc|Selector5~1_combout  & ( !\proc|Selector7~2_combout  & ( (!\proc|Selector4~2_combout  & (\proc|Selector1~6_combout  & (\proc|Selector6~1_combout  & \proc|mux|Equal0~1_combout ))) ) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector1~6_combout ),
	.datac(!\proc|Selector6~1_combout ),
	.datad(!\proc|mux|Equal0~1_combout ),
	.datae(!\proc|Selector5~1_combout ),
	.dataf(!\proc|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|WideNor0~0 .extended_lut = "off";
defparam \proc|mux|WideNor0~0 .lut_mask = 64'h0000000200020029;
defparam \proc|mux|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \proc|Selector3~3 (
// Equation(s):
// \proc|Selector3~3_combout  = ( \proc|reg_IR|Q[4]~DUPLICATE_q  & ( !\proc|reg_IR|Q[5]~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~3 .extended_lut = "off";
defparam \proc|Selector3~3 .lut_mask = 64'h00000000FF00FF00;
defparam \proc|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N51
cyclonev_lcell_comb \proc|Selector3~2 (
// Equation(s):
// \proc|Selector3~2_combout  = ( \proc|reg_IR|Q[1]~DUPLICATE_q  & ( !\proc|reg_IR|Q [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~2 .extended_lut = "off";
defparam \proc|Selector3~2 .lut_mask = 64'h00000000F0F0F0F0;
defparam \proc|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N12
cyclonev_lcell_comb \proc|Selector3~1 (
// Equation(s):
// \proc|Selector3~1_combout  = ( \proc|G_not_zero~combout  & ( (!\proc|reg_IR|Q [3] & ((!\proc|reg_IR|Q [7] & (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [6])) # (\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q[8]~DUPLICATE_q ) # (\proc|reg_IR|Q [6]))))) ) ) # 
// ( !\proc|G_not_zero~combout  & ( (!\proc|reg_IR|Q [3] & (((!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_IR|Q [6])) # (\proc|reg_IR|Q [7]))) ) )

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [3]),
	.datad(!\proc|reg_IR|Q [6]),
	.datae(gnd),
	.dataf(!\proc|G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~1 .extended_lut = "off";
defparam \proc|Selector3~1 .lut_mask = 64'h50D050D040D040D0;
defparam \proc|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N36
cyclonev_lcell_comb \proc|Selector3~4 (
// Equation(s):
// \proc|Selector3~4_combout  = ( \proc|reg_IR|Q [3] & ( \proc|Selector1~2_combout  & ( (\proc|Selector3~2_combout  & (!\proc|reg_IR|Q [0] & !\proc|reg_IR|Q[8]~DUPLICATE_q )) ) ) ) # ( !\proc|reg_IR|Q [3] & ( \proc|Selector1~2_combout  & ( 
// (!\proc|reg_IR|Q[8]~DUPLICATE_q  & (((\proc|Selector3~2_combout  & !\proc|reg_IR|Q [0])))) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & (\proc|Selector3~3_combout )) ) ) )

	.dataa(!\proc|Selector3~3_combout ),
	.datab(!\proc|Selector3~2_combout ),
	.datac(!\proc|reg_IR|Q [0]),
	.datad(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datae(!\proc|reg_IR|Q [3]),
	.dataf(!\proc|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~4 .extended_lut = "off";
defparam \proc|Selector3~4 .lut_mask = 64'h0000000030553000;
defparam \proc|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N6
cyclonev_lcell_comb \proc|Selector3~5 (
// Equation(s):
// \proc|Selector3~5_combout  = ( !\proc|Selector3~4_combout  & ( \proc|Selector3~0_combout  & ( (!\proc|Selector1~5_combout ) # ((!\proc|Selector3~2_combout  & ((!\proc|Selector3~3_combout ) # (!\proc|Selector3~1_combout )))) ) ) ) # ( 
// !\proc|Selector3~4_combout  & ( !\proc|Selector3~0_combout  & ( (!\proc|Selector3~3_combout ) # ((!\proc|Selector1~5_combout ) # (!\proc|Selector3~1_combout )) ) ) )

	.dataa(!\proc|Selector3~3_combout ),
	.datab(!\proc|Selector1~5_combout ),
	.datac(!\proc|Selector3~2_combout ),
	.datad(!\proc|Selector3~1_combout ),
	.datae(!\proc|Selector3~4_combout ),
	.dataf(!\proc|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector3~5 .extended_lut = "off";
defparam \proc|Selector3~5 .lut_mask = 64'hFFEE0000FCEC0000;
defparam \proc|Selector3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N33
cyclonev_lcell_comb \proc|Selector2~2 (
// Equation(s):
// \proc|Selector2~2_combout  = ( \proc|Selector2~0_combout  & ( \proc|Selector2~1_combout  & ( (\proc|Selector1~2_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q  & (!\proc|reg_IR|Q [2])) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & ((!\proc|reg_IR|Q [5]))))) ) ) ) # ( 
// !\proc|Selector2~0_combout  & ( \proc|Selector2~1_combout  & ( (\proc|reg_IR|Q[8]~DUPLICATE_q  & (!\proc|reg_IR|Q [5] & \proc|Selector1~2_combout )) ) ) ) # ( \proc|Selector2~0_combout  & ( !\proc|Selector2~1_combout  & ( (!\proc|reg_IR|Q [2] & 
// (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|Selector1~2_combout )) ) ) )

	.dataa(!\proc|reg_IR|Q [2]),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [5]),
	.datad(!\proc|Selector1~2_combout ),
	.datae(!\proc|Selector2~0_combout ),
	.dataf(!\proc|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector2~2 .extended_lut = "off";
defparam \proc|Selector2~2 .lut_mask = 64'h00000088003000B8;
defparam \proc|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N18
cyclonev_lcell_comb \proc|Selector2~3 (
// Equation(s):
// \proc|Selector2~3_combout  = ( \proc|G_not_zero~combout  & ( \proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q[5]~DUPLICATE_q  & (\proc|reg_IR|Q[7]~DUPLICATE_q  & (\proc|reg_IR|Q [6] & \proc|Selector2~1_combout ))) ) ) ) # ( !\proc|G_not_zero~combout  & ( 
// \proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q[5]~DUPLICATE_q  & (\proc|reg_IR|Q[7]~DUPLICATE_q  & \proc|Selector2~1_combout )) ) ) ) # ( \proc|G_not_zero~combout  & ( !\proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q[5]~DUPLICATE_q  & (\proc|Selector2~1_combout  & 
// ((\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q[7]~DUPLICATE_q )))) ) ) ) # ( !\proc|G_not_zero~combout  & ( !\proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q[5]~DUPLICATE_q  & (\proc|Selector2~1_combout  & ((\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q[7]~DUPLICATE_q )))) ) ) )

	.dataa(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datab(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [6]),
	.datad(!\proc|Selector2~1_combout ),
	.datae(!\proc|G_not_zero~combout ),
	.dataf(!\proc|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector2~3 .extended_lut = "off";
defparam \proc|Selector2~3 .lut_mask = 64'h002A002A00220002;
defparam \proc|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N54
cyclonev_lcell_comb \proc|Selector2~4 (
// Equation(s):
// \proc|Selector2~4_combout  = ( !\proc|Selector2~2_combout  & ( \proc|Selector2~3_combout  & ( !\proc|Selector1~5_combout  ) ) ) # ( !\proc|Selector2~2_combout  & ( !\proc|Selector2~3_combout  & ( (!\proc|Mux6~0_combout ) # ((!\proc|Selector2~0_combout ) # 
// ((!\proc|Selector1~5_combout ) # (\proc|reg_IR|Q [2]))) ) ) )

	.dataa(!\proc|Mux6~0_combout ),
	.datab(!\proc|Selector2~0_combout ),
	.datac(!\proc|reg_IR|Q [2]),
	.datad(!\proc|Selector1~5_combout ),
	.datae(!\proc|Selector2~2_combout ),
	.dataf(!\proc|Selector2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector2~4 .extended_lut = "off";
defparam \proc|Selector2~4 .lut_mask = 64'hFFEF0000FF000000;
defparam \proc|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N48
cyclonev_lcell_comb \proc|mux|WideNor0~1 (
// Equation(s):
// \proc|mux|WideNor0~1_combout  = ( \proc|mux|Equal2~1_combout  & ( (!\proc|Selector8~1_combout  & (\proc|Selector3~5_combout  & \proc|Selector2~4_combout )) # (\proc|Selector8~1_combout  & (!\proc|Selector3~5_combout  $ (!\proc|Selector2~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\proc|Selector8~1_combout ),
	.datac(!\proc|Selector3~5_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(gnd),
	.dataf(!\proc|mux|Equal2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|WideNor0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|WideNor0~1 .extended_lut = "off";
defparam \proc|mux|WideNor0~1 .lut_mask = 64'h00000000033C033C;
defparam \proc|mux|WideNor0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N18
cyclonev_lcell_comb \proc|mux|WideNor0 (
// Equation(s):
// \proc|mux|WideNor0~combout  = ( !\proc|mux|WideNor0~1_combout  & ( (!\proc|mux|WideNor0~0_combout  & ((!\proc|reg_IR|Q[7]~DUPLICATE_q ) # ((!\proc|Tstep_Q.T5~DUPLICATE_q ) # (\proc|reg_IR|Q[8]~DUPLICATE_q )))) ) )

	.dataa(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datab(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datac(!\proc|mux|WideNor0~0_combout ),
	.datad(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|mux|WideNor0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|WideNor0 .extended_lut = "off";
defparam \proc|mux|WideNor0 .lut_mask = 64'hE0F0E0F000000000;
defparam \proc|mux|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \proc|counter|Add0~33 (
// Equation(s):
// \proc|counter|Add0~33_sumout  = SUM(( \proc|counter|Q [8] ) + ( GND ) + ( \proc|counter|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~33 .extended_lut = "off";
defparam \proc|counter|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N25
dffeas \proc|counter|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~33_sumout ),
	.asdata(\proc|BusWires [8]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[8] .is_wysiwyg = "true";
defparam \proc|counter|Q[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y2_N2
dffeas \proc|reg_G|Q[8]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[8].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[8]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N6
cyclonev_lcell_comb \proc|mux|Selector0~3 (
// Equation(s):
// \proc|mux|Selector0~3_combout  = ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( (\proc|Tstep_Q.T5~DUPLICATE_q  & (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|reg_G|Q[8]~DUPLICATE_q )) ) )

	.dataa(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datad(!\proc|reg_G|Q[8]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector0~3 .extended_lut = "off";
defparam \proc|mux|Selector0~3 .lut_mask = 64'h0000000000500050;
defparam \proc|mux|Selector0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N2
dffeas \proc|reg_1|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N0
cyclonev_lcell_comb \proc|mux|Selector0~4 (
// Equation(s):
// \proc|mux|Selector0~4_combout  = ( \proc|reg_1|Q [8] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector0~3_combout  & ((!\proc|Selector8~1_combout  & ((!\proc|counter|Q [8]) # (!\proc|Selector2~4_combout ))) # (\proc|Selector8~1_combout  & 
// ((\proc|Selector2~4_combout ))))) ) ) ) # ( !\proc|reg_1|Q [8] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector0~3_combout  & ((!\proc|counter|Q [8]) # ((!\proc|Selector2~4_combout ) # (\proc|Selector8~1_combout )))) ) ) ) # ( \proc|reg_1|Q [8] & 
// ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector0~3_combout  ) ) ) # ( !\proc|reg_1|Q [8] & ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector0~3_combout  ) ) )

	.dataa(!\proc|counter|Q [8]),
	.datab(!\proc|Selector8~1_combout ),
	.datac(!\proc|mux|Selector0~3_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(!\proc|reg_1|Q [8]),
	.dataf(!\proc|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector0~4 .extended_lut = "off";
defparam \proc|mux|Selector0~4 .lut_mask = 64'hF0F0F0F0F0B0C0B0;
defparam \proc|mux|Selector0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N30
cyclonev_lcell_comb \proc|mux|Equal3~0 (
// Equation(s):
// \proc|mux|Equal3~0_combout  = ( \proc|Selector2~4_combout  & ( \proc|Selector7~2_combout  & ( (\proc|Selector8~1_combout  & (\proc|Selector3~5_combout  & (\proc|Selector1~6_combout  & !\proc|mux|Equal0~0_combout ))) ) ) )

	.dataa(!\proc|Selector8~1_combout ),
	.datab(!\proc|Selector3~5_combout ),
	.datac(!\proc|Selector1~6_combout ),
	.datad(!\proc|mux|Equal0~0_combout ),
	.datae(!\proc|Selector2~4_combout ),
	.dataf(!\proc|Selector7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal3~0 .extended_lut = "off";
defparam \proc|mux|Equal3~0 .lut_mask = 64'h0000000000000100;
defparam \proc|mux|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N9
cyclonev_lcell_comb \proc|mux|Equal3~1 (
// Equation(s):
// \proc|mux|Equal3~1_combout  = ( \proc|Selector5~1_combout  & ( (\proc|Selector6~1_combout  & \proc|Selector4~2_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|Selector6~1_combout ),
	.datad(!\proc|Selector4~2_combout ),
	.datae(gnd),
	.dataf(!\proc|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal3~1 .extended_lut = "off";
defparam \proc|mux|Equal3~1 .lut_mask = 64'h00000000000F000F;
defparam \proc|mux|Equal3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N33
cyclonev_lcell_comb \proc|mux|Equal2~2 (
// Equation(s):
// \proc|mux|Equal2~2_combout  = ( !\proc|Selector3~5_combout  & ( (\proc|Selector8~1_combout  & \proc|Selector2~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|Selector8~1_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(gnd),
	.dataf(!\proc|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal2~2 .extended_lut = "off";
defparam \proc|mux|Equal2~2 .lut_mask = 64'h000F000F00000000;
defparam \proc|mux|Equal2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N15
cyclonev_lcell_comb \proc|Selector11~2 (
// Equation(s):
// \proc|Selector11~2_combout  = (!\proc|reg_IR|Q [6] & (\proc|Tstep_Q.T3~DUPLICATE_q  & (!\proc|reg_IR|Q [7] $ (\proc|reg_IR|Q [8]))))

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(!\proc|reg_IR|Q [6]),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector11~2 .extended_lut = "off";
defparam \proc|Selector11~2 .lut_mask = 64'h0084008400840084;
defparam \proc|Selector11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N24
cyclonev_lcell_comb \proc|Selector14~0 (
// Equation(s):
// \proc|Selector14~0_combout  = ( \proc|Selector11~2_combout  & ( \proc|mux|Equal0~0_combout  & ( (\proc|Selector3~3_combout  & !\proc|reg_IR|Q [3]) ) ) ) # ( !\proc|Selector11~2_combout  & ( \proc|mux|Equal0~0_combout  & ( (\proc|Selector3~3_combout  & 
// !\proc|reg_IR|Q [3]) ) ) ) # ( \proc|Selector11~2_combout  & ( !\proc|mux|Equal0~0_combout  & ( (\proc|Selector3~3_combout  & (!\proc|reg_IR|Q [3] & ((!\proc|reg_IR|Q[8]~DUPLICATE_q ) # (\proc|G_not_zero~combout )))) ) ) )

	.dataa(!\proc|Selector3~3_combout ),
	.datab(!\proc|reg_IR|Q [3]),
	.datac(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datad(!\proc|G_not_zero~combout ),
	.datae(!\proc|Selector11~2_combout ),
	.dataf(!\proc|mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector14~0 .extended_lut = "off";
defparam \proc|Selector14~0 .lut_mask = 64'h0000404444444444;
defparam \proc|Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N44
dffeas \proc|reg_2|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \proc|Selector15~0 (
// Equation(s):
// \proc|Selector15~0_combout  = ( \proc|G_not_zero~combout  & ( (\proc|Selector4~1_combout  & ((\proc|Selector11~2_combout ) # (\proc|mux|Equal0~0_combout ))) ) ) # ( !\proc|G_not_zero~combout  & ( (\proc|Selector4~1_combout  & (((!\proc|reg_IR|Q [8] & 
// \proc|Selector11~2_combout )) # (\proc|mux|Equal0~0_combout ))) ) )

	.dataa(!\proc|Selector4~1_combout ),
	.datab(!\proc|mux|Equal0~0_combout ),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(!\proc|Selector11~2_combout ),
	.datae(gnd),
	.dataf(!\proc|G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector15~0 .extended_lut = "off";
defparam \proc|Selector15~0 .lut_mask = 64'h1151115111551155;
defparam \proc|Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N17
dffeas \proc|reg_3|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N42
cyclonev_lcell_comb \proc|mux|Selector0~0 (
// Equation(s):
// \proc|mux|Selector0~0_combout  = ( \proc|reg_2|Q [8] & ( \proc|reg_3|Q [8] & ( (!\proc|mux|Equal3~0_combout  & (((\proc|mux|Equal2~1_combout  & \proc|mux|Equal2~2_combout )))) # (\proc|mux|Equal3~0_combout  & (((\proc|mux|Equal2~1_combout  & 
// \proc|mux|Equal2~2_combout )) # (\proc|mux|Equal3~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [8] & ( \proc|reg_3|Q [8] & ( (\proc|mux|Equal3~0_combout  & \proc|mux|Equal3~1_combout ) ) ) ) # ( \proc|reg_2|Q [8] & ( !\proc|reg_3|Q [8] & ( 
// (\proc|mux|Equal2~1_combout  & \proc|mux|Equal2~2_combout ) ) ) )

	.dataa(!\proc|mux|Equal3~0_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal2~1_combout ),
	.datad(!\proc|mux|Equal2~2_combout ),
	.datae(!\proc|reg_2|Q [8]),
	.dataf(!\proc|reg_3|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector0~0 .extended_lut = "off";
defparam \proc|mux|Selector0~0 .lut_mask = 64'h0000000F1111111F;
defparam \proc|mux|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N51
cyclonev_lcell_comb \proc|mux|Equal0~2 (
// Equation(s):
// \proc|mux|Equal0~2_combout  = ( \proc|Selector6~1_combout  & ( \proc|Selector5~1_combout  & ( !\proc|Selector4~2_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|Selector4~2_combout ),
	.datae(!\proc|Selector6~1_combout ),
	.dataf(!\proc|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal0~2 .extended_lut = "off";
defparam \proc|mux|Equal0~2 .lut_mask = 64'h000000000000FF00;
defparam \proc|mux|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N45
cyclonev_lcell_comb \proc|Selector12~0 (
// Equation(s):
// \proc|Selector12~0_combout  = ( \proc|G_not_zero~combout  & ( \proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q [5] & (\proc|Selector1~1_combout  & ((\proc|mux|Equal0~0_combout ) # (\proc|Selector11~2_combout )))) ) ) ) # ( !\proc|G_not_zero~combout  & ( 
// \proc|reg_IR|Q [8] & ( (\proc|mux|Equal0~0_combout  & (!\proc|reg_IR|Q [5] & \proc|Selector1~1_combout )) ) ) ) # ( \proc|G_not_zero~combout  & ( !\proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q [5] & (\proc|Selector1~1_combout  & ((\proc|mux|Equal0~0_combout ) # 
// (\proc|Selector11~2_combout )))) ) ) ) # ( !\proc|G_not_zero~combout  & ( !\proc|reg_IR|Q [8] & ( (!\proc|reg_IR|Q [5] & (\proc|Selector1~1_combout  & ((\proc|mux|Equal0~0_combout ) # (\proc|Selector11~2_combout )))) ) ) )

	.dataa(!\proc|Selector11~2_combout ),
	.datab(!\proc|mux|Equal0~0_combout ),
	.datac(!\proc|reg_IR|Q [5]),
	.datad(!\proc|Selector1~1_combout ),
	.datae(!\proc|G_not_zero~combout ),
	.dataf(!\proc|reg_IR|Q [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector12~0 .extended_lut = "off";
defparam \proc|Selector12~0 .lut_mask = 64'h0070007000300070;
defparam \proc|Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \proc|reg_0|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N45
cyclonev_lcell_comb \proc|Selector18~0 (
// Equation(s):
// \proc|Selector18~0_combout  = ( !\proc|reg_IR|Q [3] & ( \proc|G_not_zero~combout  & ( (\proc|decX|Decoder0~0_combout  & ((\proc|Selector11~2_combout ) # (\proc|mux|Equal0~0_combout ))) ) ) ) # ( !\proc|reg_IR|Q [3] & ( !\proc|G_not_zero~combout  & ( 
// (\proc|decX|Decoder0~0_combout  & (((!\proc|reg_IR|Q [8] & \proc|Selector11~2_combout )) # (\proc|mux|Equal0~0_combout ))) ) ) )

	.dataa(!\proc|mux|Equal0~0_combout ),
	.datab(!\proc|reg_IR|Q [8]),
	.datac(!\proc|Selector11~2_combout ),
	.datad(!\proc|decX|Decoder0~0_combout ),
	.datae(!\proc|reg_IR|Q [3]),
	.dataf(!\proc|G_not_zero~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector18~0 .extended_lut = "off";
defparam \proc|Selector18~0 .lut_mask = 64'h005D0000005F0000;
defparam \proc|Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N55
dffeas \proc|reg_6|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \proc|mux|Selector0~1 (
// Equation(s):
// \proc|mux|Selector0~1_combout  = ( \proc|reg_6|Q [8] & ( \proc|Selector1~6_combout  & ( (\proc|mux|Equal0~2_combout  & (\proc|mux|Equal0~1_combout  & !\proc|Selector7~2_combout )) ) ) ) # ( \proc|reg_6|Q [8] & ( !\proc|Selector1~6_combout  & ( 
// (\proc|mux|Equal0~2_combout  & (\proc|mux|Equal0~1_combout  & (\proc|reg_0|Q [8] & \proc|Selector7~2_combout ))) ) ) ) # ( !\proc|reg_6|Q [8] & ( !\proc|Selector1~6_combout  & ( (\proc|mux|Equal0~2_combout  & (\proc|mux|Equal0~1_combout  & (\proc|reg_0|Q 
// [8] & \proc|Selector7~2_combout ))) ) ) )

	.dataa(!\proc|mux|Equal0~2_combout ),
	.datab(!\proc|mux|Equal0~1_combout ),
	.datac(!\proc|reg_0|Q [8]),
	.datad(!\proc|Selector7~2_combout ),
	.datae(!\proc|reg_6|Q [8]),
	.dataf(!\proc|Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector0~1 .extended_lut = "off";
defparam \proc|mux|Selector0~1 .lut_mask = 64'h0001000100001100;
defparam \proc|mux|Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N24
cyclonev_lcell_comb \proc|Selector17~1 (
// Equation(s):
// \proc|Selector17~1_combout  = ( \proc|mux|Equal0~0_combout  & ( \proc|Selector11~2_combout  & ( \proc|Selector17~0_combout  ) ) ) # ( !\proc|mux|Equal0~0_combout  & ( \proc|Selector11~2_combout  & ( (\proc|Selector17~0_combout  & 
// ((!\proc|reg_IR|Q[8]~DUPLICATE_q ) # (\proc|G_not_zero~combout ))) ) ) ) # ( \proc|mux|Equal0~0_combout  & ( !\proc|Selector11~2_combout  & ( \proc|Selector17~0_combout  ) ) )

	.dataa(!\proc|G_not_zero~combout ),
	.datab(!\proc|Selector17~0_combout ),
	.datac(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\proc|mux|Equal0~0_combout ),
	.dataf(!\proc|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector17~1 .extended_lut = "off";
defparam \proc|Selector17~1 .lut_mask = 64'h0000333331313333;
defparam \proc|Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N7
dffeas \proc|reg_5|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N9
cyclonev_lcell_comb \proc|Selector16~1 (
// Equation(s):
// \proc|Selector16~1_combout  = ( \proc|mux|Equal0~0_combout  & ( \proc|Selector16~0_combout  ) ) # ( !\proc|mux|Equal0~0_combout  & ( (\proc|Selector16~0_combout  & (\proc|Selector11~2_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q ) # 
// (\proc|G_not_zero~combout )))) ) )

	.dataa(!\proc|G_not_zero~combout ),
	.datab(!\proc|Selector16~0_combout ),
	.datac(!\proc|Selector11~2_combout ),
	.datad(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datae(!\proc|mux|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector16~1 .extended_lut = "off";
defparam \proc|Selector16~1 .lut_mask = 64'h0301333303013333;
defparam \proc|Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N32
dffeas \proc|reg_4|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N54
cyclonev_lcell_comb \proc|mux|Selector0~2 (
// Equation(s):
// \proc|mux|Selector0~2_combout  = ( \proc|Selector6~1_combout  & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & (!\proc|Selector5~1_combout  & \proc|reg_4|Q [8])) ) ) ) # ( !\proc|Selector6~1_combout  & ( \proc|mux|Equal3~0_combout  & ( 
// (!\proc|Selector4~2_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [8])) ) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector5~1_combout ),
	.datac(!\proc|reg_5|Q [8]),
	.datad(!\proc|reg_4|Q [8]),
	.datae(!\proc|Selector6~1_combout ),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector0~2 .extended_lut = "off";
defparam \proc|mux|Selector0~2 .lut_mask = 64'h0000000002020088;
defparam \proc|mux|Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N54
cyclonev_lcell_comb \proc|BusWires[8] (
// Equation(s):
// \proc|BusWires [8] = LCELL(( \proc|mux|Selector0~1_combout  & ( \proc|mux|Selector0~2_combout  ) ) # ( !\proc|mux|Selector0~1_combout  & ( \proc|mux|Selector0~2_combout  ) ) # ( \proc|mux|Selector0~1_combout  & ( !\proc|mux|Selector0~2_combout  ) ) # ( 
// !\proc|mux|Selector0~1_combout  & ( !\proc|mux|Selector0~2_combout  & ( (!\proc|mux|Selector0~4_combout ) # (((\proc|mux|WideNor0~combout  & RAM_out[8])) # (\proc|mux|Selector0~0_combout )) ) ) ))

	.dataa(!\proc|mux|WideNor0~combout ),
	.datab(!RAM_out[8]),
	.datac(!\proc|mux|Selector0~4_combout ),
	.datad(!\proc|mux|Selector0~0_combout ),
	.datae(!\proc|mux|Selector0~1_combout ),
	.dataf(!\proc|mux|Selector0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[8] .extended_lut = "off";
defparam \proc|BusWires[8] .lut_mask = 64'hF1FFFFFFFFFFFFFF;
defparam \proc|BusWires[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N56
dffeas \proc|reg_A|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [8]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N51
cyclonev_lcell_comb \proc|alu|add_or_sub[8].FA|s~0 (
// Equation(s):
// \proc|alu|add_or_sub[8].FA|s~0_combout  = ( \proc|add_sub~1_combout  & ( !\proc|reg_A|Q [8] $ (\proc|BusWires [8]) ) ) # ( !\proc|add_sub~1_combout  & ( !\proc|reg_A|Q [8] $ (!\proc|BusWires [8]) ) )

	.dataa(!\proc|reg_A|Q [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|BusWires [8]),
	.datae(gnd),
	.dataf(!\proc|add_sub~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[8].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[8].FA|s~0 .extended_lut = "off";
defparam \proc|alu|add_or_sub[8].FA|s~0 .lut_mask = 64'h55AA55AAAA55AA55;
defparam \proc|alu|add_or_sub[8].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N36
cyclonev_lcell_comb \proc|alu|comb~5 (
// Equation(s):
// \proc|alu|comb~5_combout  = ( \proc|BusWires [7] & ( !\proc|add_sub~1_combout  ) ) # ( !\proc|BusWires [7] & ( \proc|add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(!\proc|add_sub~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~5 .extended_lut = "off";
defparam \proc|alu|comb~5 .lut_mask = 64'h33333333CCCCCCCC;
defparam \proc|alu|comb~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N44
dffeas \proc|reg_A|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|BusWires [7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|A_in~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_A|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_A|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_A|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N21
cyclonev_lcell_comb \proc|alu|comb~4 (
// Equation(s):
// \proc|alu|comb~4_combout  = ( \proc|BusWires [6] & ( !\proc|add_sub~1_combout  ) ) # ( !\proc|BusWires [6] & ( \proc|add_sub~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|add_sub~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|comb~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|comb~4 .extended_lut = "off";
defparam \proc|alu|comb~4 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \proc|alu|comb~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \proc|alu|add_or_sub[5].FA|cout (
// Equation(s):
// \proc|alu|add_or_sub[5].FA|cout~combout  = ( \proc|alu|comb~3_combout  & ( ((!\proc|alu|comb~2_combout  & (\proc|alu|add_or_sub[3].FA|cout~combout  & \proc|reg_A|Q [4])) # (\proc|alu|comb~2_combout  & ((\proc|reg_A|Q [4]) # 
// (\proc|alu|add_or_sub[3].FA|cout~combout )))) # (\proc|reg_A|Q [5]) ) ) # ( !\proc|alu|comb~3_combout  & ( (\proc|reg_A|Q [5] & ((!\proc|alu|comb~2_combout  & (\proc|alu|add_or_sub[3].FA|cout~combout  & \proc|reg_A|Q [4])) # (\proc|alu|comb~2_combout  & 
// ((\proc|reg_A|Q [4]) # (\proc|alu|add_or_sub[3].FA|cout~combout ))))) ) )

	.dataa(!\proc|reg_A|Q [5]),
	.datab(!\proc|alu|comb~2_combout ),
	.datac(!\proc|alu|add_or_sub[3].FA|cout~combout ),
	.datad(!\proc|reg_A|Q [4]),
	.datae(gnd),
	.dataf(!\proc|alu|comb~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[5].FA|cout~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[5].FA|cout .extended_lut = "off";
defparam \proc|alu|add_or_sub[5].FA|cout .lut_mask = 64'h01150115577F577F;
defparam \proc|alu|add_or_sub[5].FA|cout .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N0
cyclonev_lcell_comb \proc|alu|add_or_sub[8].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[8].FA|s~combout  = ( \proc|alu|comb~4_combout  & ( \proc|alu|add_or_sub[5].FA|cout~combout  & ( !\proc|alu|add_or_sub[8].FA|s~0_combout  $ (((!\proc|alu|comb~5_combout  & !\proc|reg_A|Q [7]))) ) ) ) # ( !\proc|alu|comb~4_combout  & ( 
// \proc|alu|add_or_sub[5].FA|cout~combout  & ( !\proc|alu|add_or_sub[8].FA|s~0_combout  $ (((!\proc|reg_A|Q [6] & ((!\proc|alu|comb~5_combout ) # (!\proc|reg_A|Q [7]))) # (\proc|reg_A|Q [6] & (!\proc|alu|comb~5_combout  & !\proc|reg_A|Q [7])))) ) ) ) # ( 
// \proc|alu|comb~4_combout  & ( !\proc|alu|add_or_sub[5].FA|cout~combout  & ( !\proc|alu|add_or_sub[8].FA|s~0_combout  $ (((!\proc|reg_A|Q [6] & ((!\proc|alu|comb~5_combout ) # (!\proc|reg_A|Q [7]))) # (\proc|reg_A|Q [6] & (!\proc|alu|comb~5_combout  & 
// !\proc|reg_A|Q [7])))) ) ) ) # ( !\proc|alu|comb~4_combout  & ( !\proc|alu|add_or_sub[5].FA|cout~combout  & ( !\proc|alu|add_or_sub[8].FA|s~0_combout  $ (((!\proc|alu|comb~5_combout ) # (!\proc|reg_A|Q [7]))) ) ) )

	.dataa(!\proc|alu|add_or_sub[8].FA|s~0_combout ),
	.datab(!\proc|reg_A|Q [6]),
	.datac(!\proc|alu|comb~5_combout ),
	.datad(!\proc|reg_A|Q [7]),
	.datae(!\proc|alu|comb~4_combout ),
	.dataf(!\proc|alu|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[8].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[8].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[8].FA|s .lut_mask = 64'h555A566A566A5AAA;
defparam \proc|alu|add_or_sub[8].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N1
dffeas \proc|reg_G|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[8].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N6
cyclonev_lcell_comb \proc|alu|add_or_sub[7].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[7].FA|s~combout  = ( \proc|alu|add_or_sub[5].FA|cout~combout  & ( !\proc|reg_A|Q [7] $ (!\proc|alu|comb~5_combout  $ (((\proc|reg_A|Q [6]) # (\proc|alu|comb~4_combout )))) ) ) # ( !\proc|alu|add_or_sub[5].FA|cout~combout  & ( 
// !\proc|reg_A|Q [7] $ (!\proc|alu|comb~5_combout  $ (((\proc|alu|comb~4_combout  & \proc|reg_A|Q [6])))) ) )

	.dataa(!\proc|alu|comb~4_combout ),
	.datab(!\proc|reg_A|Q [7]),
	.datac(!\proc|alu|comb~5_combout ),
	.datad(!\proc|reg_A|Q [6]),
	.datae(gnd),
	.dataf(!\proc|alu|add_or_sub[5].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[7].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[7].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[7].FA|s .lut_mask = 64'h3C693C6969C369C3;
defparam \proc|alu|add_or_sub[7].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N7
dffeas \proc|reg_G|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[7].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \proc|alu|add_or_sub[5].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[5].FA|s~combout  = ( \proc|alu|comb~2_combout  & ( !\proc|reg_A|Q [5] $ (!\proc|alu|comb~3_combout  $ (((\proc|reg_A|Q [4]) # (\proc|alu|add_or_sub[3].FA|cout~combout )))) ) ) # ( !\proc|alu|comb~2_combout  & ( !\proc|reg_A|Q [5] $ 
// (!\proc|alu|comb~3_combout  $ (((\proc|alu|add_or_sub[3].FA|cout~combout  & \proc|reg_A|Q [4])))) ) )

	.dataa(!\proc|reg_A|Q [5]),
	.datab(!\proc|alu|comb~3_combout ),
	.datac(!\proc|alu|add_or_sub[3].FA|cout~combout ),
	.datad(!\proc|reg_A|Q [4]),
	.datae(gnd),
	.dataf(!\proc|alu|comb~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[5].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[5].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[5].FA|s .lut_mask = 64'h6669666969996999;
defparam \proc|alu|add_or_sub[5].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N43
dffeas \proc|reg_G|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[5].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N55
dffeas \proc|reg_G|Q[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[3].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[3]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \proc|alu|add_or_sub[1].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[1].FA|s~combout  = ( \proc|BusWires [1] & ( !\proc|reg_A|Q [1] $ (((\proc|BusWires [0] & (!\proc|reg_A|Q [0] $ (!\proc|add_sub~1_combout ))))) ) ) # ( !\proc|BusWires [1] & ( !\proc|reg_A|Q [1] $ (((!\proc|BusWires [0]) # 
// (!\proc|reg_A|Q [0] $ (\proc|add_sub~1_combout )))) ) )

	.dataa(!\proc|BusWires [0]),
	.datab(!\proc|reg_A|Q [1]),
	.datac(!\proc|reg_A|Q [0]),
	.datad(!\proc|add_sub~1_combout ),
	.datae(gnd),
	.dataf(!\proc|BusWires [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[1].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[1].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[1].FA|s .lut_mask = 64'h36633663C99CC99C;
defparam \proc|alu|add_or_sub[1].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N7
dffeas \proc|reg_G|Q[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[1].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[1]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \proc|alu|add_or_sub[0].FA|s~0 (
// Equation(s):
// \proc|alu|add_or_sub[0].FA|s~0_combout  = ( \proc|reg_A|Q [0] & ( !\proc|BusWires [0] ) ) # ( !\proc|reg_A|Q [0] & ( \proc|BusWires [0] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|BusWires [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_A|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[0].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[0].FA|s~0 .extended_lut = "off";
defparam \proc|alu|add_or_sub[0].FA|s~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \proc|alu|add_or_sub[0].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N49
dffeas \proc|reg_G|Q[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[0].FA|s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[0]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N9
cyclonev_lcell_comb \proc|alu|add_or_sub[4].FA|s~0 (
// Equation(s):
// \proc|alu|add_or_sub[4].FA|s~0_combout  = ( \proc|BusWires [4] & ( !\proc|add_sub~1_combout  $ (\proc|reg_A|Q [4]) ) ) # ( !\proc|BusWires [4] & ( !\proc|add_sub~1_combout  $ (!\proc|reg_A|Q [4]) ) )

	.dataa(gnd),
	.datab(!\proc|add_sub~1_combout ),
	.datac(!\proc|reg_A|Q [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[4].FA|s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[4].FA|s~0 .extended_lut = "off";
defparam \proc|alu|add_or_sub[4].FA|s~0 .lut_mask = 64'h3C3C3C3CC3C3C3C3;
defparam \proc|alu|add_or_sub[4].FA|s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N0
cyclonev_lcell_comb \proc|alu|add_or_sub[4].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[4].FA|s~combout  = ( \proc|alu|comb~1_combout  & ( \proc|alu|add_or_sub[4].FA|s~0_combout  & ( (!\proc|reg_A|Q [3] & ((!\proc|reg_A|Q [2] & ((!\proc|alu|comb~0_combout ) # (!\proc|alu|add_or_sub[1].FA|cout~combout ))) # (\proc|reg_A|Q 
// [2] & (!\proc|alu|comb~0_combout  & !\proc|alu|add_or_sub[1].FA|cout~combout )))) ) ) ) # ( !\proc|alu|comb~1_combout  & ( \proc|alu|add_or_sub[4].FA|s~0_combout  & ( (!\proc|reg_A|Q [3]) # ((!\proc|reg_A|Q [2] & ((!\proc|alu|comb~0_combout ) # 
// (!\proc|alu|add_or_sub[1].FA|cout~combout ))) # (\proc|reg_A|Q [2] & (!\proc|alu|comb~0_combout  & !\proc|alu|add_or_sub[1].FA|cout~combout ))) ) ) ) # ( \proc|alu|comb~1_combout  & ( !\proc|alu|add_or_sub[4].FA|s~0_combout  & ( ((!\proc|reg_A|Q [2] & 
// (\proc|alu|comb~0_combout  & \proc|alu|add_or_sub[1].FA|cout~combout )) # (\proc|reg_A|Q [2] & ((\proc|alu|add_or_sub[1].FA|cout~combout ) # (\proc|alu|comb~0_combout )))) # (\proc|reg_A|Q [3]) ) ) ) # ( !\proc|alu|comb~1_combout  & ( 
// !\proc|alu|add_or_sub[4].FA|s~0_combout  & ( (\proc|reg_A|Q [3] & ((!\proc|reg_A|Q [2] & (\proc|alu|comb~0_combout  & \proc|alu|add_or_sub[1].FA|cout~combout )) # (\proc|reg_A|Q [2] & ((\proc|alu|add_or_sub[1].FA|cout~combout ) # (\proc|alu|comb~0_combout 
// ))))) ) ) )

	.dataa(!\proc|reg_A|Q [2]),
	.datab(!\proc|alu|comb~0_combout ),
	.datac(!\proc|reg_A|Q [3]),
	.datad(!\proc|alu|add_or_sub[1].FA|cout~combout ),
	.datae(!\proc|alu|comb~1_combout ),
	.dataf(!\proc|alu|add_or_sub[4].FA|s~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[4].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[4].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[4].FA|s .lut_mask = 64'h01071F7FFEF8E080;
defparam \proc|alu|add_or_sub[4].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N1
dffeas \proc|reg_G|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[4].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \proc|alu|add_or_sub[2].FA|s (
// Equation(s):
// \proc|alu|add_or_sub[2].FA|s~combout  = ( \proc|alu|add_or_sub[1].FA|cout~combout  & ( !\proc|reg_A|Q [2] $ (\proc|alu|comb~0_combout ) ) ) # ( !\proc|alu|add_or_sub[1].FA|cout~combout  & ( !\proc|reg_A|Q [2] $ (!\proc|alu|comb~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_A|Q [2]),
	.datad(!\proc|alu|comb~0_combout ),
	.datae(gnd),
	.dataf(!\proc|alu|add_or_sub[1].FA|cout~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|alu|add_or_sub[2].FA|s~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|alu|add_or_sub[2].FA|s .extended_lut = "off";
defparam \proc|alu|add_or_sub[2].FA|s .lut_mask = 64'h0FF00FF0F00FF00F;
defparam \proc|alu|add_or_sub[2].FA|s .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N40
dffeas \proc|reg_G|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[2].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N48
cyclonev_lcell_comb \proc|WideOr0~0 (
// Equation(s):
// \proc|WideOr0~0_combout  = ( !\proc|reg_G|Q [2] & ( (!\proc|reg_G|Q[3]~DUPLICATE_q  & (!\proc|reg_G|Q[1]~DUPLICATE_q  & (!\proc|reg_G|Q[0]~DUPLICATE_q  & !\proc|reg_G|Q [4]))) ) )

	.dataa(!\proc|reg_G|Q[3]~DUPLICATE_q ),
	.datab(!\proc|reg_G|Q[1]~DUPLICATE_q ),
	.datac(!\proc|reg_G|Q[0]~DUPLICATE_q ),
	.datad(!\proc|reg_G|Q [4]),
	.datae(gnd),
	.dataf(!\proc|reg_G|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|WideOr0~0 .extended_lut = "off";
defparam \proc|WideOr0~0 .lut_mask = 64'h8000800000000000;
defparam \proc|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N42
cyclonev_lcell_comb \proc|G_not_zero (
// Equation(s):
// \proc|G_not_zero~combout  = LCELL(( \proc|WideOr0~0_combout  & ( (((\proc|reg_G|Q [5]) # (\proc|reg_G|Q [7])) # (\proc|reg_G|Q [8])) # (\proc|reg_G|Q[6]~DUPLICATE_q ) ) ) # ( !\proc|WideOr0~0_combout  ))

	.dataa(!\proc|reg_G|Q[6]~DUPLICATE_q ),
	.datab(!\proc|reg_G|Q [8]),
	.datac(!\proc|reg_G|Q [7]),
	.datad(!\proc|reg_G|Q [5]),
	.datae(gnd),
	.dataf(!\proc|WideOr0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|G_not_zero~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|G_not_zero .extended_lut = "off";
defparam \proc|G_not_zero .lut_mask = 64'hFFFFFFFF7FFF7FFF;
defparam \proc|G_not_zero .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N36
cyclonev_lcell_comb \proc|Selector13~0 (
// Equation(s):
// \proc|Selector13~0_combout  = ( \proc|mux|Equal0~0_combout  & ( \proc|Selector11~2_combout  & ( (!\proc|reg_IR|Q [5] & \proc|Selector2~1_combout ) ) ) ) # ( !\proc|mux|Equal0~0_combout  & ( \proc|Selector11~2_combout  & ( (!\proc|reg_IR|Q [5] & 
// (\proc|Selector2~1_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q ) # (\proc|G_not_zero~combout )))) ) ) ) # ( \proc|mux|Equal0~0_combout  & ( !\proc|Selector11~2_combout  & ( (!\proc|reg_IR|Q [5] & \proc|Selector2~1_combout ) ) ) )

	.dataa(!\proc|G_not_zero~combout ),
	.datab(!\proc|reg_IR|Q [5]),
	.datac(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datad(!\proc|Selector2~1_combout ),
	.datae(!\proc|mux|Equal0~0_combout ),
	.dataf(!\proc|Selector11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector13~0 .extended_lut = "off";
defparam \proc|Selector13~0 .lut_mask = 64'h000000CC00C400CC;
defparam \proc|Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N19
dffeas \proc|reg_1|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_1|Q[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N54
cyclonev_lcell_comb \proc|mux|Selector1~3 (
// Equation(s):
// \proc|mux|Selector1~3_combout  = ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Tstep_Q.T5~DUPLICATE_q  & ( (!\proc|reg_IR|Q [8] & \proc|reg_G|Q [7]) ) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(gnd),
	.datac(!\proc|reg_G|Q [7]),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.dataf(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector1~3 .extended_lut = "off";
defparam \proc|mux|Selector1~3 .lut_mask = 64'h0000000000000A0A;
defparam \proc|mux|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N12
cyclonev_lcell_comb \proc|mux|Selector1~4 (
// Equation(s):
// \proc|mux|Selector1~4_combout  = ( !\proc|mux|Selector1~3_combout  & ( \proc|mux|Equal7~0_combout  & ( (!\proc|Selector2~4_combout  & (((!\proc|reg_1|Q [7]) # (!\proc|Selector8~1_combout )))) # (\proc|Selector2~4_combout  & ((!\proc|counter|Q [7]) # 
// ((\proc|Selector8~1_combout )))) ) ) ) # ( !\proc|mux|Selector1~3_combout  & ( !\proc|mux|Equal7~0_combout  ) )

	.dataa(!\proc|counter|Q [7]),
	.datab(!\proc|reg_1|Q [7]),
	.datac(!\proc|Selector2~4_combout ),
	.datad(!\proc|Selector8~1_combout ),
	.datae(!\proc|mux|Selector1~3_combout ),
	.dataf(!\proc|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector1~4 .extended_lut = "off";
defparam \proc|mux|Selector1~4 .lut_mask = 64'hFFFF0000FACF0000;
defparam \proc|mux|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N14
dffeas \proc|reg_2|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N28
dffeas \proc|reg_3|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N12
cyclonev_lcell_comb \proc|mux|Selector1~0 (
// Equation(s):
// \proc|mux|Selector1~0_combout  = ( \proc|reg_2|Q [7] & ( \proc|reg_3|Q [7] & ( (!\proc|mux|Equal2~2_combout  & (\proc|mux|Equal3~1_combout  & (\proc|mux|Equal3~0_combout ))) # (\proc|mux|Equal2~2_combout  & (((\proc|mux|Equal3~1_combout  & 
// \proc|mux|Equal3~0_combout )) # (\proc|mux|Equal2~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [7] & ( \proc|reg_3|Q [7] & ( (\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout ) ) ) ) # ( \proc|reg_2|Q [7] & ( !\proc|reg_3|Q [7] & ( 
// (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~2_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal3~0_combout ),
	.datad(!\proc|mux|Equal2~1_combout ),
	.datae(!\proc|reg_2|Q [7]),
	.dataf(!\proc|reg_3|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector1~0 .extended_lut = "off";
defparam \proc|mux|Selector1~0 .lut_mask = 64'h0000005503030357;
defparam \proc|mux|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N17
dffeas \proc|reg_0|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N52
dffeas \proc|reg_6|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N15
cyclonev_lcell_comb \proc|mux|Selector1~1 (
// Equation(s):
// \proc|mux|Selector1~1_combout  = ( \proc|reg_0|Q [7] & ( \proc|reg_6|Q [7] & ( (\proc|mux|Equal0~1_combout  & (\proc|mux|Equal0~2_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [7] & ( \proc|reg_6|Q [7] 
// & ( (\proc|Selector1~6_combout  & (\proc|mux|Equal0~1_combout  & (!\proc|Selector7~2_combout  & \proc|mux|Equal0~2_combout ))) ) ) ) # ( \proc|reg_0|Q [7] & ( !\proc|reg_6|Q [7] & ( (!\proc|Selector1~6_combout  & (\proc|mux|Equal0~1_combout  & 
// (\proc|Selector7~2_combout  & \proc|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|mux|Equal0~1_combout ),
	.datac(!\proc|Selector7~2_combout ),
	.datad(!\proc|mux|Equal0~2_combout ),
	.datae(!\proc|reg_0|Q [7]),
	.dataf(!\proc|reg_6|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector1~1 .extended_lut = "off";
defparam \proc|mux|Selector1~1 .lut_mask = 64'h0000000200100012;
defparam \proc|mux|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N58
dffeas \proc|reg_5|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N35
dffeas \proc|reg_4|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N33
cyclonev_lcell_comb \proc|mux|Selector1~2 (
// Equation(s):
// \proc|mux|Selector1~2_combout  = ( \proc|reg_4|Q [7] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector5~1_combout  & (\proc|Selector6~1_combout )) # (\proc|Selector5~1_combout  & (!\proc|Selector6~1_combout  & 
// \proc|reg_5|Q [7])))) ) ) ) # ( !\proc|reg_4|Q [7] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & (\proc|Selector5~1_combout  & (!\proc|Selector6~1_combout  & \proc|reg_5|Q [7]))) ) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector5~1_combout ),
	.datac(!\proc|Selector6~1_combout ),
	.datad(!\proc|reg_5|Q [7]),
	.datae(!\proc|reg_4|Q [7]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector1~2 .extended_lut = "off";
defparam \proc|mux|Selector1~2 .lut_mask = 64'h0000000000200828;
defparam \proc|mux|Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N42
cyclonev_lcell_comb \proc|BusWires[7] (
// Equation(s):
// \proc|BusWires [7] = LCELL(( \proc|mux|Selector1~1_combout  & ( \proc|mux|Selector1~2_combout  ) ) # ( !\proc|mux|Selector1~1_combout  & ( \proc|mux|Selector1~2_combout  ) ) # ( \proc|mux|Selector1~1_combout  & ( !\proc|mux|Selector1~2_combout  ) ) # ( 
// !\proc|mux|Selector1~1_combout  & ( !\proc|mux|Selector1~2_combout  & ( (!\proc|mux|Selector1~4_combout ) # (((RAM_out[7] & \proc|mux|WideNor0~combout )) # (\proc|mux|Selector1~0_combout )) ) ) ))

	.dataa(!RAM_out[7]),
	.datab(!\proc|mux|Selector1~4_combout ),
	.datac(!\proc|mux|WideNor0~combout ),
	.datad(!\proc|mux|Selector1~0_combout ),
	.datae(!\proc|mux|Selector1~1_combout ),
	.dataf(!\proc|mux|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[7] .extended_lut = "off";
defparam \proc|BusWires[7] .lut_mask = 64'hCDFFFFFFFFFFFFFF;
defparam \proc|BusWires[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N4
dffeas \proc|reg_DOUT|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N30
cyclonev_lcell_comb \DOUT[7] (
// Equation(s):
// DOUT[7] = LCELL(( \proc|reg_DOUT|Q [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_DOUT|Q [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[7] .extended_lut = "off";
defparam \DOUT[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DOUT[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \proc|reg_DOUT|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \DOUT[8] (
// Equation(s):
// DOUT[8] = LCELL(\proc|reg_DOUT|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_DOUT|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[8] .extended_lut = "off";
defparam \DOUT[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \DOUT[8] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y2_N0
cyclonev_ram_block \ram|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\wr_en~combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clock~inputCLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,DOUT[8],DOUT[7],DOUT[6],DOUT[5],DOUT[4],DOUT[3],DOUT[2],DOUT[1],DOUT[0]}),
	.portaaddr({ADDR[6],ADDR[5],ADDR[4],ADDR[3],ADDR[2],ADDR[1],ADDR[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(20'b00000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file = "memory_init.mif";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM128x9:ram|altsyncram:altsyncram_component|altsyncram_4sq1:auto_generated|ALTSYNCRAM";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 9;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 20;
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \ram|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000400078001BD000D9001B8000E100007001FF000600002F001FF000580009100153000800005800000000500000100048";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \RAM_out[3] (
// Equation(s):
// RAM_out[3] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [3] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[3] .extended_lut = "off";
defparam \RAM_out[3] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \proc|reg_IR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \proc|Selector4~1 (
// Equation(s):
// \proc|Selector4~1_combout  = ( \proc|reg_IR|Q[4]~DUPLICATE_q  & ( (!\proc|reg_IR|Q[5]~DUPLICATE_q  & \proc|reg_IR|Q [3]) ) )

	.dataa(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector4~1 .extended_lut = "off";
defparam \proc|Selector4~1 .lut_mask = 64'h0000000000AA00AA;
defparam \proc|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N37
dffeas \proc|reg_IR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N9
cyclonev_lcell_comb \proc|Selector4~0 (
// Equation(s):
// \proc|Selector4~0_combout  = ( \proc|reg_IR|Q [0] & ( (!\proc|reg_IR|Q [2] & \proc|reg_IR|Q [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q [2]),
	.datad(!\proc|reg_IR|Q [1]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector4~0 .extended_lut = "off";
defparam \proc|Selector4~0 .lut_mask = 64'h0000000000F000F0;
defparam \proc|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N0
cyclonev_lcell_comb \proc|Selector4~2 (
// Equation(s):
// \proc|Selector4~2_combout  = ( \proc|Mux6~0_combout  & ( \proc|Selector1~2_combout  & ( (!\proc|reg_IR|Q[8]~DUPLICATE_q  & (((\proc|Selector4~0_combout )))) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & (((\proc|Selector4~0_combout  & \proc|Selector1~5_combout )) # 
// (\proc|Selector4~1_combout ))) ) ) ) # ( !\proc|Mux6~0_combout  & ( \proc|Selector1~2_combout  & ( (!\proc|reg_IR|Q[8]~DUPLICATE_q  & (((\proc|Selector4~1_combout  & \proc|Selector1~5_combout )) # (\proc|Selector4~0_combout ))) # 
// (\proc|reg_IR|Q[8]~DUPLICATE_q  & (\proc|Selector4~1_combout )) ) ) ) # ( \proc|Mux6~0_combout  & ( !\proc|Selector1~2_combout  & ( (\proc|Selector4~0_combout  & \proc|Selector1~5_combout ) ) ) ) # ( !\proc|Mux6~0_combout  & ( !\proc|Selector1~2_combout  
// & ( (\proc|Selector4~1_combout  & \proc|Selector1~5_combout ) ) ) )

	.dataa(!\proc|Selector4~1_combout ),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|Selector4~0_combout ),
	.datad(!\proc|Selector1~5_combout ),
	.datae(!\proc|Mux6~0_combout ),
	.dataf(!\proc|Selector1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector4~2 .extended_lut = "off";
defparam \proc|Selector4~2 .lut_mask = 64'h0055000F1D5D1D1F;
defparam \proc|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N30
cyclonev_lcell_comb \proc|mux|Equal2~1 (
// Equation(s):
// \proc|mux|Equal2~1_combout  = ( \proc|Selector5~1_combout  & ( (!\proc|Selector4~2_combout  & (\proc|Selector1~6_combout  & (\proc|mux|Equal2~0_combout  & \proc|Selector6~1_combout ))) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector1~6_combout ),
	.datac(!\proc|mux|Equal2~0_combout ),
	.datad(!\proc|Selector6~1_combout ),
	.datae(gnd),
	.dataf(!\proc|Selector5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal2~1 .extended_lut = "off";
defparam \proc|mux|Equal2~1 .lut_mask = 64'h0000000000020002;
defparam \proc|mux|Equal2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N5
dffeas \proc|reg_2|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N13
dffeas \proc|reg_3|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N3
cyclonev_lcell_comb \proc|mux|Selector2~0 (
// Equation(s):
// \proc|mux|Selector2~0_combout  = ( \proc|reg_2|Q [6] & ( \proc|reg_3|Q [6] & ( (!\proc|mux|Equal2~1_combout  & (((\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout )))) # (\proc|mux|Equal2~1_combout  & (((\proc|mux|Equal3~1_combout  & 
// \proc|mux|Equal3~0_combout )) # (\proc|mux|Equal2~2_combout ))) ) ) ) # ( !\proc|reg_2|Q [6] & ( \proc|reg_3|Q [6] & ( (\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout ) ) ) ) # ( \proc|reg_2|Q [6] & ( !\proc|reg_3|Q [6] & ( 
// (\proc|mux|Equal2~1_combout  & \proc|mux|Equal2~2_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~1_combout ),
	.datab(!\proc|mux|Equal2~2_combout ),
	.datac(!\proc|mux|Equal3~1_combout ),
	.datad(!\proc|mux|Equal3~0_combout ),
	.datae(!\proc|reg_2|Q [6]),
	.dataf(!\proc|reg_3|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector2~0 .extended_lut = "off";
defparam \proc|mux|Selector2~0 .lut_mask = 64'h00001111000F111F;
defparam \proc|mux|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N55
dffeas \proc|reg_5|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N14
dffeas \proc|reg_4|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N18
cyclonev_lcell_comb \proc|mux|Selector2~2 (
// Equation(s):
// \proc|mux|Selector2~2_combout  = ( \proc|Selector6~1_combout  & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector5~1_combout  & (!\proc|Selector4~2_combout  & \proc|reg_4|Q [6])) ) ) ) # ( !\proc|Selector6~1_combout  & ( \proc|mux|Equal3~0_combout  & ( 
// (\proc|reg_5|Q [6] & (\proc|Selector5~1_combout  & !\proc|Selector4~2_combout )) ) ) )

	.dataa(!\proc|reg_5|Q [6]),
	.datab(!\proc|Selector5~1_combout ),
	.datac(!\proc|Selector4~2_combout ),
	.datad(!\proc|reg_4|Q [6]),
	.datae(!\proc|Selector6~1_combout ),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector2~2 .extended_lut = "off";
defparam \proc|mux|Selector2~2 .lut_mask = 64'h00000000101000C0;
defparam \proc|mux|Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N26
dffeas \proc|reg_G|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[6].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N30
cyclonev_lcell_comb \proc|mux|Selector2~3 (
// Equation(s):
// \proc|mux|Selector2~3_combout  = ( !\proc|reg_IR|Q [8] & ( \proc|Tstep_Q.T5~DUPLICATE_q  & ( (\proc|reg_G|Q [6] & \proc|reg_IR|Q[7]~DUPLICATE_q ) ) ) )

	.dataa(!\proc|reg_G|Q [6]),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q [8]),
	.dataf(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector2~3 .extended_lut = "off";
defparam \proc|mux|Selector2~3 .lut_mask = 64'h0000000005050000;
defparam \proc|mux|Selector2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N14
dffeas \proc|reg_1|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N12
cyclonev_lcell_comb \proc|mux|Selector2~4 (
// Equation(s):
// \proc|mux|Selector2~4_combout  = ( \proc|reg_1|Q [6] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector2~3_combout  & ((!\proc|Selector2~4_combout  & ((!\proc|Selector8~1_combout ))) # (\proc|Selector2~4_combout  & ((!\proc|counter|Q [6]) # 
// (\proc|Selector8~1_combout ))))) ) ) ) # ( !\proc|reg_1|Q [6] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector2~3_combout  & ((!\proc|counter|Q [6]) # ((!\proc|Selector2~4_combout ) # (\proc|Selector8~1_combout )))) ) ) ) # ( \proc|reg_1|Q [6] & ( 
// !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector2~3_combout  ) ) ) # ( !\proc|reg_1|Q [6] & ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector2~3_combout  ) ) )

	.dataa(!\proc|counter|Q [6]),
	.datab(!\proc|Selector2~4_combout ),
	.datac(!\proc|mux|Selector2~3_combout ),
	.datad(!\proc|Selector8~1_combout ),
	.datae(!\proc|reg_1|Q [6]),
	.dataf(!\proc|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector2~4 .extended_lut = "off";
defparam \proc|mux|Selector2~4 .lut_mask = 64'hF0F0F0F0E0F0E030;
defparam \proc|mux|Selector2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N8
dffeas \proc|reg_0|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N50
dffeas \proc|reg_6|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \proc|mux|Selector2~1 (
// Equation(s):
// \proc|mux|Selector2~1_combout  = ( \proc|reg_0|Q [6] & ( \proc|reg_6|Q [6] & ( (\proc|mux|Equal0~2_combout  & (\proc|mux|Equal0~1_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [6] & ( \proc|reg_6|Q [6] 
// & ( (\proc|Selector1~6_combout  & (!\proc|Selector7~2_combout  & (\proc|mux|Equal0~2_combout  & \proc|mux|Equal0~1_combout ))) ) ) ) # ( \proc|reg_0|Q [6] & ( !\proc|reg_6|Q [6] & ( (!\proc|Selector1~6_combout  & (\proc|Selector7~2_combout  & 
// (\proc|mux|Equal0~2_combout  & \proc|mux|Equal0~1_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|mux|Equal0~2_combout ),
	.datad(!\proc|mux|Equal0~1_combout ),
	.datae(!\proc|reg_0|Q [6]),
	.dataf(!\proc|reg_6|Q [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector2~1 .extended_lut = "off";
defparam \proc|mux|Selector2~1 .lut_mask = 64'h0000000200040006;
defparam \proc|mux|Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N30
cyclonev_lcell_comb \proc|BusWires[6] (
// Equation(s):
// \proc|BusWires [6] = LCELL(( \proc|mux|Selector2~4_combout  & ( \proc|mux|Selector2~1_combout  ) ) # ( !\proc|mux|Selector2~4_combout  & ( \proc|mux|Selector2~1_combout  ) ) # ( \proc|mux|Selector2~4_combout  & ( !\proc|mux|Selector2~1_combout  & ( 
// (((RAM_out[6] & \proc|mux|WideNor0~combout )) # (\proc|mux|Selector2~2_combout )) # (\proc|mux|Selector2~0_combout ) ) ) ) # ( !\proc|mux|Selector2~4_combout  & ( !\proc|mux|Selector2~1_combout  ) ))

	.dataa(!\proc|mux|Selector2~0_combout ),
	.datab(!RAM_out[6]),
	.datac(!\proc|mux|Selector2~2_combout ),
	.datad(!\proc|mux|WideNor0~combout ),
	.datae(!\proc|mux|Selector2~4_combout ),
	.dataf(!\proc|mux|Selector2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[6] .extended_lut = "off";
defparam \proc|BusWires[6] .lut_mask = 64'hFFFF5F7FFFFFFFFF;
defparam \proc|BusWires[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N29
dffeas \proc|reg_ADDR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \ADDR[6] (
// Equation(s):
// ADDR[6] = LCELL(\proc|reg_ADDR|Q [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[6] .extended_lut = "off";
defparam \ADDR[6] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[6] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N0
cyclonev_lcell_comb \RAM_out[5] (
// Equation(s):
// RAM_out[5] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[5] .extended_lut = "off";
defparam \RAM_out[5] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N23
dffeas \proc|reg_IR|Q[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[5]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \proc|decX|Decoder0~1 (
// Equation(s):
// \proc|decX|Decoder0~1_combout  = ( \proc|reg_IR|Q[4]~DUPLICATE_q  & ( (\proc|reg_IR|Q[5]~DUPLICATE_q  & \proc|reg_IR|Q [3]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(gnd),
	.dataf(!\proc|reg_IR|Q[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|decX|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|decX|Decoder0~1 .extended_lut = "off";
defparam \proc|decX|Decoder0~1 .lut_mask = 64'h00000000000F000F;
defparam \proc|decX|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \proc|Selector8~0 (
// Equation(s):
// \proc|Selector8~0_combout  = ( \proc|decX|Decoder0~1_combout  & ( \proc|Tstep_Q.T4~DUPLICATE_q  & ( (!\proc|reg_IR|Q [7] & (((\proc|reg_IR|Q [6] & \proc|reg_IR|Q [8])))) # (\proc|reg_IR|Q [7] & (\proc|decY|Decoder0~1_combout  & ((!\proc|reg_IR|Q [8])))) ) 
// ) ) # ( !\proc|decX|Decoder0~1_combout  & ( \proc|Tstep_Q.T4~DUPLICATE_q  & ( (\proc|reg_IR|Q [7] & (\proc|decY|Decoder0~1_combout  & !\proc|reg_IR|Q [8])) ) ) )

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(!\proc|decY|Decoder0~1_combout ),
	.datac(!\proc|reg_IR|Q [6]),
	.datad(!\proc|reg_IR|Q [8]),
	.datae(!\proc|decX|Decoder0~1_combout ),
	.dataf(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector8~0 .extended_lut = "off";
defparam \proc|Selector8~0 .lut_mask = 64'h000000001100110A;
defparam \proc|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \proc|Mux7~0 (
// Equation(s):
// \proc|Mux7~0_combout  = ( \proc|G_not_zero~combout  & ( \proc|decX|Decoder0~1_combout  & ( (!\proc|reg_IR|Q [7] & (((\proc|reg_IR|Q [6] & !\proc|reg_IR|Q [8])) # (\proc|decY|Decoder0~1_combout ))) # (\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q [8]) # 
// ((\proc|decY|Decoder0~1_combout  & !\proc|reg_IR|Q [6])))) ) ) ) # ( !\proc|G_not_zero~combout  & ( \proc|decX|Decoder0~1_combout  & ( (!\proc|reg_IR|Q [7] & (((\proc|reg_IR|Q [6] & !\proc|reg_IR|Q [8])) # (\proc|decY|Decoder0~1_combout ))) # 
// (\proc|reg_IR|Q [7] & (((!\proc|reg_IR|Q [8])))) ) ) ) # ( \proc|G_not_zero~combout  & ( !\proc|decX|Decoder0~1_combout  & ( (!\proc|reg_IR|Q [7] & (((\proc|reg_IR|Q [6] & !\proc|reg_IR|Q [8])) # (\proc|decY|Decoder0~1_combout ))) # (\proc|reg_IR|Q [7] & 
// (\proc|decY|Decoder0~1_combout  & (!\proc|reg_IR|Q [6] & \proc|reg_IR|Q [8]))) ) ) ) # ( !\proc|G_not_zero~combout  & ( !\proc|decX|Decoder0~1_combout  & ( (!\proc|reg_IR|Q [7] & (((\proc|reg_IR|Q [6] & !\proc|reg_IR|Q [8])) # 
// (\proc|decY|Decoder0~1_combout ))) ) ) )

	.dataa(!\proc|reg_IR|Q [7]),
	.datab(!\proc|decY|Decoder0~1_combout ),
	.datac(!\proc|reg_IR|Q [6]),
	.datad(!\proc|reg_IR|Q [8]),
	.datae(!\proc|G_not_zero~combout ),
	.dataf(!\proc|decX|Decoder0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Mux7~0 .extended_lut = "off";
defparam \proc|Mux7~0 .lut_mask = 64'h2A222A327F227F32;
defparam \proc|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N39
cyclonev_lcell_comb \proc|Selector8~1 (
// Equation(s):
// \proc|Selector8~1_combout  = ( \proc|Mux7~0_combout  & ( (!\proc|Tstep_Q.T3~q  & (\proc|Tstep_Q.T0~DUPLICATE_q  & !\proc|Selector8~0_combout )) ) ) # ( !\proc|Mux7~0_combout  & ( (\proc|Tstep_Q.T0~DUPLICATE_q  & !\proc|Selector8~0_combout ) ) )

	.dataa(!\proc|Tstep_Q.T3~q ),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T0~DUPLICATE_q ),
	.datad(!\proc|Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\proc|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector8~1 .extended_lut = "off";
defparam \proc|Selector8~1 .lut_mask = 64'h0F000F000A000A00;
defparam \proc|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N24
cyclonev_lcell_comb \proc|mux|Equal0~1 (
// Equation(s):
// \proc|mux|Equal0~1_combout  = ( \proc|Selector3~5_combout  & ( (!\proc|mux|Equal0~0_combout  & (\proc|Selector8~1_combout  & \proc|Selector2~4_combout )) ) )

	.dataa(gnd),
	.datab(!\proc|mux|Equal0~0_combout ),
	.datac(!\proc|Selector8~1_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(gnd),
	.dataf(!\proc|Selector3~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal0~1 .extended_lut = "off";
defparam \proc|mux|Equal0~1 .lut_mask = 64'h00000000000C000C;
defparam \proc|mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N14
dffeas \proc|reg_0|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N20
dffeas \proc|reg_6|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \proc|mux|Selector3~1 (
// Equation(s):
// \proc|mux|Selector3~1_combout  = ( \proc|reg_0|Q [5] & ( \proc|reg_6|Q [5] & ( (\proc|mux|Equal0~1_combout  & (\proc|mux|Equal0~2_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [5] & ( \proc|reg_6|Q [5] 
// & ( (\proc|Selector1~6_combout  & (\proc|mux|Equal0~1_combout  & (\proc|mux|Equal0~2_combout  & !\proc|Selector7~2_combout ))) ) ) ) # ( \proc|reg_0|Q [5] & ( !\proc|reg_6|Q [5] & ( (!\proc|Selector1~6_combout  & (\proc|mux|Equal0~1_combout  & 
// (\proc|mux|Equal0~2_combout  & \proc|Selector7~2_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|mux|Equal0~1_combout ),
	.datac(!\proc|mux|Equal0~2_combout ),
	.datad(!\proc|Selector7~2_combout ),
	.datae(!\proc|reg_0|Q [5]),
	.dataf(!\proc|reg_6|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector3~1 .extended_lut = "off";
defparam \proc|mux|Selector3~1 .lut_mask = 64'h0000000201000102;
defparam \proc|mux|Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N23
dffeas \proc|reg_5|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N53
dffeas \proc|reg_4|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N51
cyclonev_lcell_comb \proc|mux|Selector3~2 (
// Equation(s):
// \proc|mux|Selector3~2_combout  = ( \proc|reg_4|Q [5] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector6~1_combout  & (\proc|reg_5|Q [5] & \proc|Selector5~1_combout )) # (\proc|Selector6~1_combout  & 
// ((!\proc|Selector5~1_combout ))))) ) ) ) # ( !\proc|reg_4|Q [5] & ( \proc|mux|Equal3~0_combout  & ( (\proc|reg_5|Q [5] & (!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & !\proc|Selector4~2_combout ))) ) ) )

	.dataa(!\proc|reg_5|Q [5]),
	.datab(!\proc|Selector6~1_combout ),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|Selector4~2_combout ),
	.datae(!\proc|reg_4|Q [5]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector3~2 .extended_lut = "off";
defparam \proc|mux|Selector3~2 .lut_mask = 64'h0000000004003400;
defparam \proc|mux|Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N47
dffeas \proc|reg_2|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N50
dffeas \proc|reg_3|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N45
cyclonev_lcell_comb \proc|mux|Selector3~0 (
// Equation(s):
// \proc|mux|Selector3~0_combout  = ( \proc|reg_2|Q [5] & ( \proc|reg_3|Q [5] & ( (!\proc|mux|Equal3~0_combout  & (((\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout )))) # (\proc|mux|Equal3~0_combout  & (((\proc|mux|Equal2~2_combout  & 
// \proc|mux|Equal2~1_combout )) # (\proc|mux|Equal3~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [5] & ( \proc|reg_3|Q [5] & ( (\proc|mux|Equal3~0_combout  & \proc|mux|Equal3~1_combout ) ) ) ) # ( \proc|reg_2|Q [5] & ( !\proc|reg_3|Q [5] & ( 
// (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ) ) ) )

	.dataa(!\proc|mux|Equal3~0_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal2~2_combout ),
	.datad(!\proc|mux|Equal2~1_combout ),
	.datae(!\proc|reg_2|Q [5]),
	.dataf(!\proc|reg_3|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector3~0 .extended_lut = "off";
defparam \proc|mux|Selector3~0 .lut_mask = 64'h0000000F1111111F;
defparam \proc|mux|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N24
cyclonev_lcell_comb \proc|mux|Selector3~3 (
// Equation(s):
// \proc|mux|Selector3~3_combout  = ( !\proc|reg_IR|Q [8] & ( \proc|reg_G|Q [5] & ( (\proc|Tstep_Q.T5~DUPLICATE_q  & \proc|reg_IR|Q[7]~DUPLICATE_q ) ) ) )

	.dataa(gnd),
	.datab(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q [8]),
	.dataf(!\proc|reg_G|Q [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector3~3 .extended_lut = "off";
defparam \proc|mux|Selector3~3 .lut_mask = 64'h0000000003030000;
defparam \proc|mux|Selector3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N8
dffeas \proc|reg_1|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N6
cyclonev_lcell_comb \proc|mux|Selector3~4 (
// Equation(s):
// \proc|mux|Selector3~4_combout  = ( \proc|reg_1|Q [5] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector3~3_combout  & ((!\proc|Selector2~4_combout  & ((!\proc|Selector8~1_combout ))) # (\proc|Selector2~4_combout  & ((!\proc|counter|Q [5]) # 
// (\proc|Selector8~1_combout ))))) ) ) ) # ( !\proc|reg_1|Q [5] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector3~3_combout  & ((!\proc|Selector2~4_combout ) # ((!\proc|counter|Q [5]) # (\proc|Selector8~1_combout )))) ) ) ) # ( \proc|reg_1|Q [5] & ( 
// !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector3~3_combout  ) ) ) # ( !\proc|reg_1|Q [5] & ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector3~3_combout  ) ) )

	.dataa(!\proc|mux|Selector3~3_combout ),
	.datab(!\proc|Selector2~4_combout ),
	.datac(!\proc|counter|Q [5]),
	.datad(!\proc|Selector8~1_combout ),
	.datae(!\proc|reg_1|Q [5]),
	.dataf(!\proc|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector3~4 .extended_lut = "off";
defparam \proc|mux|Selector3~4 .lut_mask = 64'hAAAAAAAAA8AAA822;
defparam \proc|mux|Selector3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N54
cyclonev_lcell_comb \proc|BusWires[5] (
// Equation(s):
// \proc|BusWires [5] = LCELL(( \proc|mux|Selector3~0_combout  & ( \proc|mux|Selector3~4_combout  ) ) # ( !\proc|mux|Selector3~0_combout  & ( \proc|mux|Selector3~4_combout  & ( (((\proc|mux|WideNor0~combout  & RAM_out[5])) # (\proc|mux|Selector3~2_combout )) 
// # (\proc|mux|Selector3~1_combout ) ) ) ) # ( \proc|mux|Selector3~0_combout  & ( !\proc|mux|Selector3~4_combout  ) ) # ( !\proc|mux|Selector3~0_combout  & ( !\proc|mux|Selector3~4_combout  ) ))

	.dataa(!\proc|mux|Selector3~1_combout ),
	.datab(!\proc|mux|WideNor0~combout ),
	.datac(!\proc|mux|Selector3~2_combout ),
	.datad(!RAM_out[5]),
	.datae(!\proc|mux|Selector3~0_combout ),
	.dataf(!\proc|mux|Selector3~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[5] .extended_lut = "off";
defparam \proc|BusWires[5] .lut_mask = 64'hFFFFFFFF5F7FFFFF;
defparam \proc|BusWires[5] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N56
dffeas \proc|reg_ADDR|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[5] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \ADDR[5] (
// Equation(s):
// ADDR[5] = LCELL(( \proc|reg_ADDR|Q [5] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\proc|reg_ADDR|Q [5]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[5]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[5] .extended_lut = "off";
defparam \ADDR[5] .lut_mask = 64'h0000FFFF0000FFFF;
defparam \ADDR[5] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \RAM_out[4] (
// Equation(s):
// RAM_out[4] = LCELL(\ram|altsyncram_component|auto_generated|q_a [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ram|altsyncram_component|auto_generated|q_a [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[4] .extended_lut = "off";
defparam \RAM_out[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \RAM_out[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N11
dffeas \proc|reg_0|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \proc|reg_6|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N9
cyclonev_lcell_comb \proc|mux|Selector4~1 (
// Equation(s):
// \proc|mux|Selector4~1_combout  = ( \proc|reg_0|Q [4] & ( \proc|reg_6|Q [4] & ( (\proc|mux|Equal0~1_combout  & (\proc|mux|Equal0~2_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [4] & ( \proc|reg_6|Q [4] 
// & ( (\proc|Selector1~6_combout  & (!\proc|Selector7~2_combout  & (\proc|mux|Equal0~1_combout  & \proc|mux|Equal0~2_combout ))) ) ) ) # ( \proc|reg_0|Q [4] & ( !\proc|reg_6|Q [4] & ( (!\proc|Selector1~6_combout  & (\proc|Selector7~2_combout  & 
// (\proc|mux|Equal0~1_combout  & \proc|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|mux|Equal0~1_combout ),
	.datad(!\proc|mux|Equal0~2_combout ),
	.datae(!\proc|reg_0|Q [4]),
	.dataf(!\proc|reg_6|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector4~1 .extended_lut = "off";
defparam \proc|mux|Selector4~1 .lut_mask = 64'h0000000200040006;
defparam \proc|mux|Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y4_N36
cyclonev_lcell_comb \proc|mux|Selector4~3 (
// Equation(s):
// \proc|mux|Selector4~3_combout  = ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Tstep_Q.T5~DUPLICATE_q  & ( (\proc|reg_G|Q [4] & !\proc|reg_IR|Q [8]) ) ) )

	.dataa(!\proc|reg_G|Q [4]),
	.datab(gnd),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(gnd),
	.datae(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.dataf(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector4~3 .extended_lut = "off";
defparam \proc|mux|Selector4~3 .lut_mask = 64'h0000000000005050;
defparam \proc|mux|Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y4_N38
dffeas \proc|reg_1|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y4_N36
cyclonev_lcell_comb \proc|mux|Selector4~4 (
// Equation(s):
// \proc|mux|Selector4~4_combout  = ( \proc|reg_1|Q [4] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector4~3_combout  & ((!\proc|Selector8~1_combout  & ((!\proc|counter|Q [4]) # (!\proc|Selector2~4_combout ))) # (\proc|Selector8~1_combout  & 
// ((\proc|Selector2~4_combout ))))) ) ) ) # ( !\proc|reg_1|Q [4] & ( \proc|mux|Equal7~0_combout  & ( (!\proc|mux|Selector4~3_combout  & ((!\proc|counter|Q [4]) # ((!\proc|Selector2~4_combout ) # (\proc|Selector8~1_combout )))) ) ) ) # ( \proc|reg_1|Q [4] & 
// ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector4~3_combout  ) ) ) # ( !\proc|reg_1|Q [4] & ( !\proc|mux|Equal7~0_combout  & ( !\proc|mux|Selector4~3_combout  ) ) )

	.dataa(!\proc|counter|Q [4]),
	.datab(!\proc|Selector8~1_combout ),
	.datac(!\proc|mux|Selector4~3_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(!\proc|reg_1|Q [4]),
	.dataf(!\proc|mux|Equal7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector4~4 .extended_lut = "off";
defparam \proc|mux|Selector4~4 .lut_mask = 64'hF0F0F0F0F0B0C0B0;
defparam \proc|mux|Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N2
dffeas \proc|reg_2|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N41
dffeas \proc|reg_3|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N0
cyclonev_lcell_comb \proc|mux|Selector4~0 (
// Equation(s):
// \proc|mux|Selector4~0_combout  = ( \proc|reg_2|Q [4] & ( \proc|reg_3|Q [4] & ( (!\proc|mux|Equal2~1_combout  & (((\proc|mux|Equal3~0_combout  & \proc|mux|Equal3~1_combout )))) # (\proc|mux|Equal2~1_combout  & (((\proc|mux|Equal3~0_combout  & 
// \proc|mux|Equal3~1_combout )) # (\proc|mux|Equal2~2_combout ))) ) ) ) # ( !\proc|reg_2|Q [4] & ( \proc|reg_3|Q [4] & ( (\proc|mux|Equal3~0_combout  & \proc|mux|Equal3~1_combout ) ) ) ) # ( \proc|reg_2|Q [4] & ( !\proc|reg_3|Q [4] & ( 
// (\proc|mux|Equal2~1_combout  & \proc|mux|Equal2~2_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~1_combout ),
	.datab(!\proc|mux|Equal2~2_combout ),
	.datac(!\proc|mux|Equal3~0_combout ),
	.datad(!\proc|mux|Equal3~1_combout ),
	.datae(!\proc|reg_2|Q [4]),
	.dataf(!\proc|reg_3|Q [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector4~0 .extended_lut = "off";
defparam \proc|mux|Selector4~0 .lut_mask = 64'h00001111000F111F;
defparam \proc|mux|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N42
cyclonev_lcell_comb \proc|reg_5|Q[4]~feeder (
// Equation(s):
// \proc|reg_5|Q[4]~feeder_combout  = ( \proc|BusWires [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_5|Q[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_5|Q[4]~feeder .extended_lut = "off";
defparam \proc|reg_5|Q[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_5|Q[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N44
dffeas \proc|reg_5|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_5|Q[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N5
dffeas \proc|reg_4|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N3
cyclonev_lcell_comb \proc|mux|Selector4~2 (
// Equation(s):
// \proc|mux|Selector4~2_combout  = ( \proc|reg_4|Q [4] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [4])) # (\proc|Selector6~1_combout  & 
// (!\proc|Selector5~1_combout )))) ) ) ) # ( !\proc|reg_4|Q [4] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & (!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [4]))) ) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector6~1_combout ),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|reg_5|Q [4]),
	.datae(!\proc|reg_4|Q [4]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector4~2 .extended_lut = "off";
defparam \proc|mux|Selector4~2 .lut_mask = 64'h0000000000082028;
defparam \proc|mux|Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N18
cyclonev_lcell_comb \proc|BusWires[4] (
// Equation(s):
// \proc|BusWires [4] = LCELL(( \proc|mux|Selector4~0_combout  & ( \proc|mux|Selector4~2_combout  ) ) # ( !\proc|mux|Selector4~0_combout  & ( \proc|mux|Selector4~2_combout  ) ) # ( \proc|mux|Selector4~0_combout  & ( !\proc|mux|Selector4~2_combout  ) ) # ( 
// !\proc|mux|Selector4~0_combout  & ( !\proc|mux|Selector4~2_combout  & ( ((!\proc|mux|Selector4~4_combout ) # ((RAM_out[4] & \proc|mux|WideNor0~combout ))) # (\proc|mux|Selector4~1_combout ) ) ) ))

	.dataa(!RAM_out[4]),
	.datab(!\proc|mux|Selector4~1_combout ),
	.datac(!\proc|mux|Selector4~4_combout ),
	.datad(!\proc|mux|WideNor0~combout ),
	.datae(!\proc|mux|Selector4~0_combout ),
	.dataf(!\proc|mux|Selector4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[4] .extended_lut = "off";
defparam \proc|BusWires[4] .lut_mask = 64'hF3F7FFFFFFFFFFFF;
defparam \proc|BusWires[4] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N59
dffeas \proc|reg_ADDR|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[4] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \ADDR[4] (
// Equation(s):
// ADDR[4] = LCELL(\proc|reg_ADDR|Q [4])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[4]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[4] .extended_lut = "off";
defparam \ADDR[4] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[4] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N9
cyclonev_lcell_comb \RAM_out[0] (
// Equation(s):
// RAM_out[0] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[0] .extended_lut = "off";
defparam \RAM_out[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N11
dffeas \proc|reg_IR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(RAM_out[0]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N42
cyclonev_lcell_comb \proc|Selector7~0 (
// Equation(s):
// \proc|Selector7~0_combout  = ( \proc|reg_IR|Q[8]~DUPLICATE_q  & ( \proc|decX|Decoder0~0_combout  & ( (\proc|Selector1~2_combout  & !\proc|reg_IR|Q [3]) ) ) ) # ( !\proc|reg_IR|Q[8]~DUPLICATE_q  & ( \proc|decX|Decoder0~0_combout  & ( 
// (\proc|decY|Decoder0~0_combout  & (!\proc|reg_IR|Q [0] & \proc|Selector1~2_combout )) ) ) ) # ( !\proc|reg_IR|Q[8]~DUPLICATE_q  & ( !\proc|decX|Decoder0~0_combout  & ( (\proc|decY|Decoder0~0_combout  & (!\proc|reg_IR|Q [0] & \proc|Selector1~2_combout )) ) 
// ) )

	.dataa(!\proc|decY|Decoder0~0_combout ),
	.datab(!\proc|reg_IR|Q [0]),
	.datac(!\proc|Selector1~2_combout ),
	.datad(!\proc|reg_IR|Q [3]),
	.datae(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.dataf(!\proc|decX|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector7~0 .extended_lut = "off";
defparam \proc|Selector7~0 .lut_mask = 64'h0404000004040F00;
defparam \proc|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N0
cyclonev_lcell_comb \proc|mux|Equal2~0 (
// Equation(s):
// \proc|mux|Equal2~0_combout  = ( \proc|Selector3~0_combout  & ( \proc|Selector7~1_combout  & ( (!\proc|mux|Equal0~0_combout  & (!\proc|Selector7~0_combout  & !\proc|Selector1~5_combout )) ) ) ) # ( !\proc|Selector3~0_combout  & ( \proc|Selector7~1_combout  
// & ( (!\proc|mux|Equal0~0_combout  & (!\proc|Selector7~0_combout  & !\proc|Selector1~5_combout )) ) ) ) # ( \proc|Selector3~0_combout  & ( !\proc|Selector7~1_combout  & ( (!\proc|mux|Equal0~0_combout  & (!\proc|Selector7~0_combout  & 
// ((!\proc|decY|Decoder0~0_combout ) # (!\proc|Selector1~5_combout )))) ) ) ) # ( !\proc|Selector3~0_combout  & ( !\proc|Selector7~1_combout  & ( (!\proc|mux|Equal0~0_combout  & !\proc|Selector7~0_combout ) ) ) )

	.dataa(!\proc|mux|Equal0~0_combout ),
	.datab(!\proc|decY|Decoder0~0_combout ),
	.datac(!\proc|Selector7~0_combout ),
	.datad(!\proc|Selector1~5_combout ),
	.datae(!\proc|Selector3~0_combout ),
	.dataf(!\proc|Selector7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal2~0 .extended_lut = "off";
defparam \proc|mux|Equal2~0 .lut_mask = 64'hA0A0A080A000A000;
defparam \proc|mux|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N54
cyclonev_lcell_comb \proc|mux|Equal7~0 (
// Equation(s):
// \proc|mux|Equal7~0_combout  = ( \proc|Selector6~1_combout  & ( \proc|Selector1~6_combout  & ( (\proc|mux|Equal2~0_combout  & (!\proc|Selector4~2_combout  & (\proc|Selector5~1_combout  & \proc|Selector3~5_combout ))) ) ) )

	.dataa(!\proc|mux|Equal2~0_combout ),
	.datab(!\proc|Selector4~2_combout ),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|Selector3~5_combout ),
	.datae(!\proc|Selector6~1_combout ),
	.dataf(!\proc|Selector1~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Equal7~0 .extended_lut = "off";
defparam \proc|mux|Equal7~0 .lut_mask = 64'h0000000000000004;
defparam \proc|mux|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N20
dffeas \proc|reg_1|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N18
cyclonev_lcell_comb \proc|mux|Selector5~4 (
// Equation(s):
// \proc|mux|Selector5~4_combout  = ( \proc|reg_1|Q [3] & ( \proc|Selector8~1_combout  & ( (!\proc|mux|Selector5~3_combout  & ((!\proc|mux|Equal7~0_combout ) # (\proc|Selector2~4_combout ))) ) ) ) # ( !\proc|reg_1|Q [3] & ( \proc|Selector8~1_combout  & ( 
// !\proc|mux|Selector5~3_combout  ) ) ) # ( \proc|reg_1|Q [3] & ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector5~3_combout  & ((!\proc|counter|Q [3]) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|Selector2~4_combout )))) ) ) ) # ( !\proc|reg_1|Q [3] & 
// ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector5~3_combout  & ((!\proc|counter|Q [3]) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|Selector2~4_combout )))) ) ) )

	.dataa(!\proc|mux|Selector5~3_combout ),
	.datab(!\proc|counter|Q [3]),
	.datac(!\proc|mux|Equal7~0_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(!\proc|reg_1|Q [3]),
	.dataf(!\proc|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector5~4 .extended_lut = "off";
defparam \proc|mux|Selector5~4 .lut_mask = 64'hAAA8AAA8AAAAA0AA;
defparam \proc|mux|Selector5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N23
dffeas \proc|reg_6|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N2
dffeas \proc|reg_0|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \proc|mux|Selector5~1 (
// Equation(s):
// \proc|mux|Selector5~1_combout  = ( \proc|reg_0|Q [3] & ( \proc|mux|Equal0~2_combout  & ( (\proc|mux|Equal0~1_combout  & ((!\proc|Selector7~2_combout  & (\proc|reg_6|Q [3] & \proc|Selector1~6_combout )) # (\proc|Selector7~2_combout  & 
// ((!\proc|Selector1~6_combout ))))) ) ) ) # ( !\proc|reg_0|Q [3] & ( \proc|mux|Equal0~2_combout  & ( (\proc|reg_6|Q [3] & (!\proc|Selector7~2_combout  & (\proc|Selector1~6_combout  & \proc|mux|Equal0~1_combout ))) ) ) )

	.dataa(!\proc|reg_6|Q [3]),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|Selector1~6_combout ),
	.datad(!\proc|mux|Equal0~1_combout ),
	.datae(!\proc|reg_0|Q [3]),
	.dataf(!\proc|mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector5~1 .extended_lut = "off";
defparam \proc|mux|Selector5~1 .lut_mask = 64'h0000000000040034;
defparam \proc|mux|Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N32
dffeas \proc|reg_2|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N30
cyclonev_lcell_comb \proc|reg_3|Q[3]~feeder (
// Equation(s):
// \proc|reg_3|Q[3]~feeder_combout  = ( \proc|BusWires [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_3|Q[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_3|Q[3]~feeder .extended_lut = "off";
defparam \proc|reg_3|Q[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_3|Q[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N31
dffeas \proc|reg_3|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_3|Q[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N30
cyclonev_lcell_comb \proc|mux|Selector5~0 (
// Equation(s):
// \proc|mux|Selector5~0_combout  = ( \proc|reg_2|Q [3] & ( \proc|reg_3|Q [3] & ( (!\proc|mux|Equal2~2_combout  & (\proc|mux|Equal3~1_combout  & (\proc|mux|Equal3~0_combout ))) # (\proc|mux|Equal2~2_combout  & (((\proc|mux|Equal3~1_combout  & 
// \proc|mux|Equal3~0_combout )) # (\proc|mux|Equal2~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [3] & ( \proc|reg_3|Q [3] & ( (\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout ) ) ) ) # ( \proc|reg_2|Q [3] & ( !\proc|reg_3|Q [3] & ( 
// (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~2_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal3~0_combout ),
	.datad(!\proc|mux|Equal2~1_combout ),
	.datae(!\proc|reg_2|Q [3]),
	.dataf(!\proc|reg_3|Q [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector5~0 .extended_lut = "off";
defparam \proc|mux|Selector5~0 .lut_mask = 64'h0000005503030357;
defparam \proc|mux|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y1_N20
dffeas \proc|reg_5|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y1_N17
dffeas \proc|reg_4|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y1_N15
cyclonev_lcell_comb \proc|mux|Selector5~2 (
// Equation(s):
// \proc|mux|Selector5~2_combout  = ( \proc|reg_4|Q [3] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [3])) # (\proc|Selector6~1_combout  & 
// (!\proc|Selector5~1_combout )))) ) ) ) # ( !\proc|reg_4|Q [3] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & (!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [3]))) ) ) )

	.dataa(!\proc|Selector4~2_combout ),
	.datab(!\proc|Selector6~1_combout ),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|reg_5|Q [3]),
	.datae(!\proc|reg_4|Q [3]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector5~2 .extended_lut = "off";
defparam \proc|mux|Selector5~2 .lut_mask = 64'h0000000000082028;
defparam \proc|mux|Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N12
cyclonev_lcell_comb \proc|BusWires[3] (
// Equation(s):
// \proc|BusWires [3] = LCELL(( \proc|mux|WideNor0~combout  & ( \proc|mux|Selector5~2_combout  ) ) # ( !\proc|mux|WideNor0~combout  & ( \proc|mux|Selector5~2_combout  ) ) # ( \proc|mux|WideNor0~combout  & ( !\proc|mux|Selector5~2_combout  & ( 
// (!\proc|mux|Selector5~4_combout ) # (((\proc|mux|Selector5~0_combout ) # (RAM_out[3])) # (\proc|mux|Selector5~1_combout )) ) ) ) # ( !\proc|mux|WideNor0~combout  & ( !\proc|mux|Selector5~2_combout  & ( (!\proc|mux|Selector5~4_combout ) # 
// ((\proc|mux|Selector5~0_combout ) # (\proc|mux|Selector5~1_combout )) ) ) ))

	.dataa(!\proc|mux|Selector5~4_combout ),
	.datab(!\proc|mux|Selector5~1_combout ),
	.datac(!RAM_out[3]),
	.datad(!\proc|mux|Selector5~0_combout ),
	.datae(!\proc|mux|WideNor0~combout ),
	.dataf(!\proc|mux|Selector5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[3] .extended_lut = "off";
defparam \proc|BusWires[3] .lut_mask = 64'hBBFFBFFFFFFFFFFF;
defparam \proc|BusWires[3] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N43
dffeas \proc|reg_ADDR|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[3] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N48
cyclonev_lcell_comb \ADDR[3] (
// Equation(s):
// ADDR[3] = LCELL(\proc|reg_ADDR|Q [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_ADDR|Q [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[3] .extended_lut = "off";
defparam \ADDR[3] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADDR[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N45
cyclonev_lcell_comb \RAM_out[8] (
// Equation(s):
// RAM_out[8] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [8] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[8] .extended_lut = "off";
defparam \RAM_out[8] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[8] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N10
dffeas \proc|reg_IR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \proc|Selector19~0 (
// Equation(s):
// \proc|Selector19~0_combout  = ( \proc|G_not_zero~combout  & ( (\proc|decX|Decoder0~1_combout  & ((\proc|mux|Equal0~0_combout ) # (\proc|Selector11~2_combout ))) ) ) # ( !\proc|G_not_zero~combout  & ( (\proc|decX|Decoder0~1_combout  & (((!\proc|reg_IR|Q 
// [8] & \proc|Selector11~2_combout )) # (\proc|mux|Equal0~0_combout ))) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(!\proc|decX|Decoder0~1_combout ),
	.datac(!\proc|Selector11~2_combout ),
	.datad(!\proc|mux|Equal0~0_combout ),
	.datae(!\proc|G_not_zero~combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector19~0 .extended_lut = "off";
defparam \proc|Selector19~0 .lut_mask = 64'h0233033302330333;
defparam \proc|Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \proc|counter|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~1_sumout ),
	.asdata(\proc|BusWires [0]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[0] .is_wysiwyg = "true";
defparam \proc|counter|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N3
cyclonev_lcell_comb \proc|counter|Add0~5 (
// Equation(s):
// \proc|counter|Add0~5_sumout  = SUM(( \proc|counter|Q [1] ) + ( GND ) + ( \proc|counter|Add0~2  ))
// \proc|counter|Add0~6  = CARRY(( \proc|counter|Q [1] ) + ( GND ) + ( \proc|counter|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|counter|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\proc|counter|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\proc|counter|Add0~5_sumout ),
	.cout(\proc|counter|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \proc|counter|Add0~5 .extended_lut = "off";
defparam \proc|counter|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \proc|counter|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N4
dffeas \proc|counter|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~5_sumout ),
	.asdata(\proc|BusWires [1]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[1] .is_wysiwyg = "true";
defparam \proc|counter|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N7
dffeas \proc|counter|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|counter|Add0~9_sumout ),
	.asdata(\proc|BusWires [2]),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\proc|Selector19~0_combout ),
	.ena(\proc|counter|Q[7]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|counter|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|counter|Q[2] .is_wysiwyg = "true";
defparam \proc|counter|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \proc|reg_G|Q[2]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[2].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[2]~DUPLICATE .is_wysiwyg = "true";
defparam \proc|reg_G|Q[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \proc|mux|Selector6~3 (
// Equation(s):
// \proc|mux|Selector6~3_combout  = ( \proc|Tstep_Q.T5~DUPLICATE_q  & ( (\proc|reg_IR|Q[7]~DUPLICATE_q  & (!\proc|reg_IR|Q [8] & \proc|reg_G|Q[2]~DUPLICATE_q )) ) )

	.dataa(gnd),
	.datab(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(!\proc|reg_G|Q[2]~DUPLICATE_q ),
	.datae(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector6~3 .extended_lut = "off";
defparam \proc|mux|Selector6~3 .lut_mask = 64'h0000003000000030;
defparam \proc|mux|Selector6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N50
dffeas \proc|reg_1|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N48
cyclonev_lcell_comb \proc|mux|Selector6~4 (
// Equation(s):
// \proc|mux|Selector6~4_combout  = ( \proc|reg_1|Q [2] & ( \proc|Selector8~1_combout  & ( (!\proc|mux|Selector6~3_combout  & ((!\proc|mux|Equal7~0_combout ) # (\proc|Selector2~4_combout ))) ) ) ) # ( !\proc|reg_1|Q [2] & ( \proc|Selector8~1_combout  & ( 
// !\proc|mux|Selector6~3_combout  ) ) ) # ( \proc|reg_1|Q [2] & ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector6~3_combout  & ((!\proc|counter|Q [2]) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|Selector2~4_combout )))) ) ) ) # ( !\proc|reg_1|Q [2] & 
// ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector6~3_combout  & ((!\proc|counter|Q [2]) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|Selector2~4_combout )))) ) ) )

	.dataa(!\proc|counter|Q [2]),
	.datab(!\proc|mux|Selector6~3_combout ),
	.datac(!\proc|mux|Equal7~0_combout ),
	.datad(!\proc|Selector2~4_combout ),
	.datae(!\proc|reg_1|Q [2]),
	.dataf(!\proc|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector6~4 .extended_lut = "off";
defparam \proc|mux|Selector6~4 .lut_mask = 64'hCCC8CCC8CCCCC0CC;
defparam \proc|mux|Selector6~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N41
dffeas \proc|reg_4|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y1_N17
dffeas \proc|reg_5|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y1_N54
cyclonev_lcell_comb \proc|mux|Selector6~2 (
// Equation(s):
// \proc|mux|Selector6~2_combout  = ( !\proc|Selector4~2_combout  & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector5~1_combout  & (\proc|reg_4|Q [2] & ((\proc|Selector6~1_combout )))) # (\proc|Selector5~1_combout  & (((\proc|reg_5|Q [2] & 
// !\proc|Selector6~1_combout )))) ) ) )

	.dataa(!\proc|reg_4|Q [2]),
	.datab(!\proc|reg_5|Q [2]),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|Selector6~1_combout ),
	.datae(!\proc|Selector4~2_combout ),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector6~2 .extended_lut = "off";
defparam \proc|mux|Selector6~2 .lut_mask = 64'h0000000003500000;
defparam \proc|mux|Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N58
dffeas \proc|reg_6|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N29
dffeas \proc|reg_0|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N27
cyclonev_lcell_comb \proc|mux|Selector6~1 (
// Equation(s):
// \proc|mux|Selector6~1_combout  = ( \proc|reg_0|Q [2] & ( \proc|mux|Equal0~2_combout  & ( (\proc|mux|Equal0~1_combout  & ((!\proc|Selector7~2_combout  & (\proc|reg_6|Q [2] & \proc|Selector1~6_combout )) # (\proc|Selector7~2_combout  & 
// ((!\proc|Selector1~6_combout ))))) ) ) ) # ( !\proc|reg_0|Q [2] & ( \proc|mux|Equal0~2_combout  & ( (\proc|reg_6|Q [2] & (!\proc|Selector7~2_combout  & (\proc|mux|Equal0~1_combout  & \proc|Selector1~6_combout ))) ) ) )

	.dataa(!\proc|reg_6|Q [2]),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|mux|Equal0~1_combout ),
	.datad(!\proc|Selector1~6_combout ),
	.datae(!\proc|reg_0|Q [2]),
	.dataf(!\proc|mux|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector6~1 .extended_lut = "off";
defparam \proc|mux|Selector6~1 .lut_mask = 64'h0000000000040304;
defparam \proc|mux|Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N35
dffeas \proc|reg_2|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X75_Y3_N39
cyclonev_lcell_comb \proc|reg_3|Q[2]~feeder (
// Equation(s):
// \proc|reg_3|Q[2]~feeder_combout  = ( \proc|BusWires [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|BusWires [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|reg_3|Q[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|reg_3|Q[2]~feeder .extended_lut = "off";
defparam \proc|reg_3|Q[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \proc|reg_3|Q[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N40
dffeas \proc|reg_3|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_3|Q[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N33
cyclonev_lcell_comb \proc|mux|Selector6~0 (
// Equation(s):
// \proc|mux|Selector6~0_combout  = ( \proc|reg_2|Q [2] & ( \proc|reg_3|Q [2] & ( (!\proc|mux|Equal2~2_combout  & (\proc|mux|Equal3~1_combout  & ((\proc|mux|Equal3~0_combout )))) # (\proc|mux|Equal2~2_combout  & (((\proc|mux|Equal3~1_combout  & 
// \proc|mux|Equal3~0_combout )) # (\proc|mux|Equal2~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [2] & ( \proc|reg_3|Q [2] & ( (\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout ) ) ) ) # ( \proc|reg_2|Q [2] & ( !\proc|reg_3|Q [2] & ( 
// (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~2_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal2~1_combout ),
	.datad(!\proc|mux|Equal3~0_combout ),
	.datae(!\proc|reg_2|Q [2]),
	.dataf(!\proc|reg_3|Q [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector6~0 .extended_lut = "off";
defparam \proc|mux|Selector6~0 .lut_mask = 64'h0000050500330537;
defparam \proc|mux|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N24
cyclonev_lcell_comb \proc|BusWires[2] (
// Equation(s):
// \proc|BusWires [2] = LCELL(( \proc|mux|WideNor0~combout  & ( \proc|mux|Selector6~0_combout  ) ) # ( !\proc|mux|WideNor0~combout  & ( \proc|mux|Selector6~0_combout  ) ) # ( \proc|mux|WideNor0~combout  & ( !\proc|mux|Selector6~0_combout  & ( 
// ((!\proc|mux|Selector6~4_combout ) # ((\proc|mux|Selector6~1_combout ) # (\proc|mux|Selector6~2_combout ))) # (RAM_out[2]) ) ) ) # ( !\proc|mux|WideNor0~combout  & ( !\proc|mux|Selector6~0_combout  & ( (!\proc|mux|Selector6~4_combout ) # 
// ((\proc|mux|Selector6~1_combout ) # (\proc|mux|Selector6~2_combout )) ) ) ))

	.dataa(!RAM_out[2]),
	.datab(!\proc|mux|Selector6~4_combout ),
	.datac(!\proc|mux|Selector6~2_combout ),
	.datad(!\proc|mux|Selector6~1_combout ),
	.datae(!\proc|mux|WideNor0~combout ),
	.dataf(!\proc|mux|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[2] .extended_lut = "off";
defparam \proc|BusWires[2] .lut_mask = 64'hCFFFDFFFFFFFFFFF;
defparam \proc|BusWires[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N14
dffeas \proc|reg_ADDR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N12
cyclonev_lcell_comb \ADDR[2] (
// Equation(s):
// ADDR[2] = LCELL(\proc|reg_ADDR|Q [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[2] .extended_lut = "off";
defparam \ADDR[2] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N36
cyclonev_lcell_comb \RAM_out[1] (
// Equation(s):
// RAM_out[1] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [1] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[1] .extended_lut = "off";
defparam \RAM_out[1] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N46
dffeas \proc|reg_5|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N56
dffeas \proc|reg_4|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N54
cyclonev_lcell_comb \proc|mux|Selector7~2 (
// Equation(s):
// \proc|mux|Selector7~2_combout  = ( \proc|reg_4|Q [1] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector6~1_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [1])) # (\proc|Selector6~1_combout  & 
// (!\proc|Selector5~1_combout )))) ) ) ) # ( !\proc|reg_4|Q [1] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector6~1_combout  & (!\proc|Selector4~2_combout  & (\proc|Selector5~1_combout  & \proc|reg_5|Q [1]))) ) ) )

	.dataa(!\proc|Selector6~1_combout ),
	.datab(!\proc|Selector4~2_combout ),
	.datac(!\proc|Selector5~1_combout ),
	.datad(!\proc|reg_5|Q [1]),
	.datae(!\proc|reg_4|Q [1]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector7~2 .extended_lut = "off";
defparam \proc|mux|Selector7~2 .lut_mask = 64'h0000000000084048;
defparam \proc|mux|Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N38
dffeas \proc|reg_0|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N32
dffeas \proc|reg_6|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \proc|mux|Selector7~1 (
// Equation(s):
// \proc|mux|Selector7~1_combout  = ( \proc|reg_0|Q [1] & ( \proc|reg_6|Q [1] & ( (\proc|mux|Equal0~2_combout  & (\proc|mux|Equal0~1_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [1] & ( \proc|reg_6|Q [1] 
// & ( (\proc|Selector1~6_combout  & (!\proc|Selector7~2_combout  & (\proc|mux|Equal0~2_combout  & \proc|mux|Equal0~1_combout ))) ) ) ) # ( \proc|reg_0|Q [1] & ( !\proc|reg_6|Q [1] & ( (!\proc|Selector1~6_combout  & (\proc|Selector7~2_combout  & 
// (\proc|mux|Equal0~2_combout  & \proc|mux|Equal0~1_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|mux|Equal0~2_combout ),
	.datad(!\proc|mux|Equal0~1_combout ),
	.datae(!\proc|reg_0|Q [1]),
	.dataf(!\proc|reg_6|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector7~1 .extended_lut = "off";
defparam \proc|mux|Selector7~1 .lut_mask = 64'h0000000200040006;
defparam \proc|mux|Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N8
dffeas \proc|reg_G|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[1].FA|s~combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N33
cyclonev_lcell_comb \proc|mux|Selector7~3 (
// Equation(s):
// \proc|mux|Selector7~3_combout  = ( \proc|reg_G|Q [1] & ( (!\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T5~q  & \proc|reg_IR|Q [7])) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T5~q ),
	.datad(!\proc|reg_IR|Q [7]),
	.datae(gnd),
	.dataf(!\proc|reg_G|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector7~3 .extended_lut = "off";
defparam \proc|mux|Selector7~3 .lut_mask = 64'h00000000000A000A;
defparam \proc|mux|Selector7~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N44
dffeas \proc|reg_1|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N42
cyclonev_lcell_comb \proc|mux|Selector7~4 (
// Equation(s):
// \proc|mux|Selector7~4_combout  = ( \proc|reg_1|Q [1] & ( \proc|Selector8~1_combout  & ( (!\proc|mux|Selector7~3_combout  & ((!\proc|mux|Equal7~0_combout ) # (\proc|Selector2~4_combout ))) ) ) ) # ( !\proc|reg_1|Q [1] & ( \proc|Selector8~1_combout  & ( 
// !\proc|mux|Selector7~3_combout  ) ) ) # ( \proc|reg_1|Q [1] & ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector7~3_combout  & ((!\proc|Selector2~4_combout ) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|counter|Q [1])))) ) ) ) # ( !\proc|reg_1|Q [1] & 
// ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector7~3_combout  & ((!\proc|Selector2~4_combout ) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|counter|Q [1])))) ) ) )

	.dataa(!\proc|mux|Selector7~3_combout ),
	.datab(!\proc|Selector2~4_combout ),
	.datac(!\proc|mux|Equal7~0_combout ),
	.datad(!\proc|counter|Q [1]),
	.datae(!\proc|reg_1|Q [1]),
	.dataf(!\proc|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector7~4 .extended_lut = "off";
defparam \proc|mux|Selector7~4 .lut_mask = 64'hAAA8AAA8AAAAA2A2;
defparam \proc|mux|Selector7~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y2_N17
dffeas \proc|reg_2|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N25
dffeas \proc|reg_3|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y2_N15
cyclonev_lcell_comb \proc|mux|Selector7~0 (
// Equation(s):
// \proc|mux|Selector7~0_combout  = ( \proc|reg_2|Q [1] & ( \proc|reg_3|Q [1] & ( (!\proc|mux|Equal2~2_combout  & (\proc|mux|Equal3~1_combout  & ((\proc|mux|Equal3~0_combout )))) # (\proc|mux|Equal2~2_combout  & (((\proc|mux|Equal3~1_combout  & 
// \proc|mux|Equal3~0_combout )) # (\proc|mux|Equal2~1_combout ))) ) ) ) # ( !\proc|reg_2|Q [1] & ( \proc|reg_3|Q [1] & ( (\proc|mux|Equal3~1_combout  & \proc|mux|Equal3~0_combout ) ) ) ) # ( \proc|reg_2|Q [1] & ( !\proc|reg_3|Q [1] & ( 
// (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ) ) ) )

	.dataa(!\proc|mux|Equal2~2_combout ),
	.datab(!\proc|mux|Equal3~1_combout ),
	.datac(!\proc|mux|Equal2~1_combout ),
	.datad(!\proc|mux|Equal3~0_combout ),
	.datae(!\proc|reg_2|Q [1]),
	.dataf(!\proc|reg_3|Q [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector7~0 .extended_lut = "off";
defparam \proc|mux|Selector7~0 .lut_mask = 64'h0000050500330537;
defparam \proc|mux|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \proc|BusWires[1] (
// Equation(s):
// \proc|BusWires [1] = LCELL(( \proc|mux|WideNor0~combout  & ( \proc|mux|Selector7~0_combout  ) ) # ( !\proc|mux|WideNor0~combout  & ( \proc|mux|Selector7~0_combout  ) ) # ( \proc|mux|WideNor0~combout  & ( !\proc|mux|Selector7~0_combout  & ( 
// (((!\proc|mux|Selector7~4_combout ) # (\proc|mux|Selector7~1_combout )) # (\proc|mux|Selector7~2_combout )) # (RAM_out[1]) ) ) ) # ( !\proc|mux|WideNor0~combout  & ( !\proc|mux|Selector7~0_combout  & ( ((!\proc|mux|Selector7~4_combout ) # 
// (\proc|mux|Selector7~1_combout )) # (\proc|mux|Selector7~2_combout ) ) ) ))

	.dataa(!RAM_out[1]),
	.datab(!\proc|mux|Selector7~2_combout ),
	.datac(!\proc|mux|Selector7~1_combout ),
	.datad(!\proc|mux|Selector7~4_combout ),
	.datae(!\proc|mux|WideNor0~combout ),
	.dataf(!\proc|mux|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[1] .extended_lut = "off";
defparam \proc|BusWires[1] .lut_mask = 64'hFF3FFF7FFFFFFFFF;
defparam \proc|BusWires[1] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \proc|reg_ADDR|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[1] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \ADDR[1] (
// Equation(s):
// ADDR[1] = LCELL(\proc|reg_ADDR|Q [1])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[1] .extended_lut = "off";
defparam \ADDR[1] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N45
cyclonev_lcell_comb \RAM_out[7] (
// Equation(s):
// RAM_out[7] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [7] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[7] .extended_lut = "off";
defparam \RAM_out[7] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N35
dffeas \proc|reg_IR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N36
cyclonev_lcell_comb \proc|Selector9~0 (
// Equation(s):
// \proc|Selector9~0_combout  = ( \proc|Tstep_Q.T3~DUPLICATE_q  & ( (!\proc|Tstep_Q.T0~q ) # ((!\proc|reg_IR|Q [7] & ((\proc|reg_IR|Q [6]) # (\proc|reg_IR|Q [8])))) ) ) # ( !\proc|Tstep_Q.T3~DUPLICATE_q  & ( !\proc|Tstep_Q.T0~q  ) )

	.dataa(!\proc|Tstep_Q.T0~q ),
	.datab(!\proc|reg_IR|Q [7]),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(!\proc|reg_IR|Q [6]),
	.datae(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector9~0 .extended_lut = "off";
defparam \proc|Selector9~0 .lut_mask = 64'hAAAAAEEEAAAAAEEE;
defparam \proc|Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N34
dffeas \proc|reg_ADDR|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|reg_ADDR|Q[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \ADDR[0] (
// Equation(s):
// ADDR[0] = LCELL(\proc|reg_ADDR|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_ADDR|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[0] .extended_lut = "off";
defparam \ADDR[0] .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \ADDR[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \RAM_out[6] (
// Equation(s):
// RAM_out[6] = LCELL(\ram|altsyncram_component|auto_generated|q_a [6])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ram|altsyncram_component|auto_generated|q_a [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[6]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[6] .extended_lut = "off";
defparam \RAM_out[6] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \RAM_out[6] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N35
dffeas \proc|reg_IR|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[6] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \proc|Selector11~0 (
// Equation(s):
// \proc|Selector11~0_combout  = ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Tstep_Q.T4~DUPLICATE_q  & ( (!\proc|reg_IR|Q [8] & (((\proc|Tstep_Q.T5~DUPLICATE_q )))) # (\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T3~DUPLICATE_q  & (!\proc|reg_IR|Q [6]))) ) ) ) # ( 
// !\proc|reg_IR|Q[7]~DUPLICATE_q  & ( \proc|Tstep_Q.T4~DUPLICATE_q  & ( (!\proc|reg_IR|Q [6] & ((!\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T3~DUPLICATE_q )) # (\proc|reg_IR|Q [8] & ((\proc|Tstep_Q.T5~DUPLICATE_q ))))) # (\proc|reg_IR|Q [6] & 
// (((\proc|Tstep_Q.T5~DUPLICATE_q ) # (\proc|reg_IR|Q [8])))) ) ) ) # ( \proc|reg_IR|Q[7]~DUPLICATE_q  & ( !\proc|Tstep_Q.T4~DUPLICATE_q  & ( (!\proc|reg_IR|Q [8] & (((\proc|Tstep_Q.T5~DUPLICATE_q )))) # (\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T3~DUPLICATE_q  
// & (!\proc|reg_IR|Q [6]))) ) ) ) # ( !\proc|reg_IR|Q[7]~DUPLICATE_q  & ( !\proc|Tstep_Q.T4~DUPLICATE_q  & ( (!\proc|reg_IR|Q [6] & ((!\proc|reg_IR|Q [8] & (\proc|Tstep_Q.T3~DUPLICATE_q )) # (\proc|reg_IR|Q [8] & ((\proc|Tstep_Q.T5~DUPLICATE_q ))))) # 
// (\proc|reg_IR|Q [6] & (((!\proc|reg_IR|Q [8] & \proc|Tstep_Q.T5~DUPLICATE_q )))) ) ) )

	.dataa(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datab(!\proc|reg_IR|Q [6]),
	.datac(!\proc|reg_IR|Q [8]),
	.datad(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datae(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.dataf(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector11~0 .extended_lut = "off";
defparam \proc|Selector11~0 .lut_mask = 64'h407C04F4437F04F4;
defparam \proc|Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N48
cyclonev_lcell_comb \proc|Selector0~0 (
// Equation(s):
// \proc|Selector0~0_combout  = ( \proc|Tstep_Q.T0~q  & ( !\proc|Tstep_Q.T5~DUPLICATE_q  & ( (!\proc|Selector11~0_combout ) # ((!\proc|Tstep_Q.T3~DUPLICATE_q  & !\proc|Tstep_Q.T4~DUPLICATE_q )) ) ) ) # ( !\proc|Tstep_Q.T0~q  & ( !\proc|Tstep_Q.T5~DUPLICATE_q 
//  & ( (\Run_proc~combout  & ((!\proc|Selector11~0_combout ) # ((!\proc|Tstep_Q.T3~DUPLICATE_q  & !\proc|Tstep_Q.T4~DUPLICATE_q )))) ) ) )

	.dataa(!\Run_proc~combout ),
	.datab(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datac(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datad(!\proc|Selector11~0_combout ),
	.datae(!\proc|Tstep_Q.T0~q ),
	.dataf(!\proc|Tstep_Q.T5~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector0~0 .extended_lut = "off";
defparam \proc|Selector0~0 .lut_mask = 64'h5540FFC000000000;
defparam \proc|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N50
dffeas \proc|Tstep_Q.T0 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T0 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N9
cyclonev_lcell_comb \proc|Tstep_D.T1~0 (
// Equation(s):
// \proc|Tstep_D.T1~0_combout  = ( \Run_proc~combout  & ( !\proc|Tstep_Q.T0~q  ) )

	.dataa(!\proc|Tstep_Q.T0~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Run_proc~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Tstep_D.T1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Tstep_D.T1~0 .extended_lut = "off";
defparam \proc|Tstep_D.T1~0 .lut_mask = 64'h00000000AAAAAAAA;
defparam \proc|Tstep_D.T1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y3_N11
dffeas \proc|Tstep_Q.T1 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Tstep_D.T1~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T1 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T1 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N53
dffeas \proc|Tstep_Q.T2 (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|Tstep_Q.T1~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T2 .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T2 .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y2_N22
dffeas \proc|Tstep_Q.T3~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|Tstep_Q.T2~q ),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T3~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T3~DUPLICATE .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T3~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N54
cyclonev_lcell_comb \proc|Tstep_D.T4~0 (
// Equation(s):
// \proc|Tstep_D.T4~0_combout  = ( !\proc|Selector11~0_combout  & ( \proc|Tstep_Q.T3~DUPLICATE_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|Tstep_Q.T3~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|Selector11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Tstep_D.T4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Tstep_D.T4~0 .extended_lut = "off";
defparam \proc|Tstep_D.T4~0 .lut_mask = 64'h0F0F0F0F00000000;
defparam \proc|Tstep_D.T4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N55
dffeas \proc|Tstep_Q.T4~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|Tstep_D.T4~0_combout ),
	.asdata(vcc),
	.clrn(\Resetn~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|Tstep_Q.T4~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \proc|Tstep_Q.T4~DUPLICATE .is_wysiwyg = "true";
defparam \proc|Tstep_Q.T4~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \proc|Selector11~1 (
// Equation(s):
// \proc|Selector11~1_combout  = (\proc|Tstep_Q.T4~DUPLICATE_q  & (!\proc|reg_IR|Q[7]~DUPLICATE_q  & (\proc|reg_IR|Q [6] & \proc|reg_IR|Q [8])))

	.dataa(!\proc|Tstep_Q.T4~DUPLICATE_q ),
	.datab(!\proc|reg_IR|Q[7]~DUPLICATE_q ),
	.datac(!\proc|reg_IR|Q [6]),
	.datad(!\proc|reg_IR|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector11~1 .extended_lut = "off";
defparam \proc|Selector11~1 .lut_mask = 64'h0004000400040004;
defparam \proc|Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N58
dffeas \proc|reg_W|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|Selector11~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_W|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_W|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_W|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb W(
// Equation(s):
// \W~combout  = LCELL(\proc|reg_W|Q [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(!\proc|reg_W|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\W~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam W.extended_lut = "off";
defparam W.lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam W.shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N11
dffeas \proc|reg_ADDR|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[7] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \ADDR[7] (
// Equation(s):
// ADDR[7] = LCELL(\proc|reg_ADDR|Q [7])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[7]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[7] .extended_lut = "off";
defparam \ADDR[7] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[7] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \proc|reg_ADDR|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector9~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_ADDR|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_ADDR|Q[8] .is_wysiwyg = "true";
defparam \proc|reg_ADDR|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \ADDR[8] (
// Equation(s):
// ADDR[8] = LCELL(\proc|reg_ADDR|Q [8])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\proc|reg_ADDR|Q [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(ADDR[8]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ADDR[8] .extended_lut = "off";
defparam \ADDR[8] .lut_mask = 64'h00FF00FF00FF00FF;
defparam \ADDR[8] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N15
cyclonev_lcell_comb wr_en(
// Equation(s):
// \wr_en~combout  = LCELL(( !ADDR[7] & ( !ADDR[8] & ( \W~combout  ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\W~combout ),
	.datad(gnd),
	.datae(!ADDR[7]),
	.dataf(!ADDR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wr_en~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam wr_en.extended_lut = "off";
defparam wr_en.lut_mask = 64'h0F0F000000000000;
defparam wr_en.shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y1_N24
cyclonev_lcell_comb \RAM_out[2] (
// Equation(s):
// RAM_out[2] = LCELL(( \ram|altsyncram_component|auto_generated|q_a [2] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ram|altsyncram_component|auto_generated|q_a [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(RAM_out[2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \RAM_out[2] .extended_lut = "off";
defparam \RAM_out[2] .lut_mask = 64'h00000000FFFFFFFF;
defparam \RAM_out[2] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y1_N26
dffeas \proc|reg_IR|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(RAM_out[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Tstep_Q.T2~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_IR|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_IR|Q[2] .is_wysiwyg = "true";
defparam \proc|reg_IR|Q[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y1_N30
cyclonev_lcell_comb \proc|Selector1~3 (
// Equation(s):
// \proc|Selector1~3_combout  = ( \proc|Selector1~0_combout  & ( \proc|Selector1~1_combout  & ( (\proc|Selector1~2_combout  & ((!\proc|reg_IR|Q[8]~DUPLICATE_q  & (!\proc|reg_IR|Q [2])) # (\proc|reg_IR|Q[8]~DUPLICATE_q  & ((!\proc|reg_IR|Q [5]))))) ) ) ) # ( 
// !\proc|Selector1~0_combout  & ( \proc|Selector1~1_combout  & ( (\proc|reg_IR|Q[8]~DUPLICATE_q  & (\proc|Selector1~2_combout  & !\proc|reg_IR|Q [5])) ) ) ) # ( \proc|Selector1~0_combout  & ( !\proc|Selector1~1_combout  & ( (!\proc|reg_IR|Q [2] & 
// (!\proc|reg_IR|Q[8]~DUPLICATE_q  & \proc|Selector1~2_combout )) ) ) )

	.dataa(!\proc|reg_IR|Q [2]),
	.datab(!\proc|reg_IR|Q[8]~DUPLICATE_q ),
	.datac(!\proc|Selector1~2_combout ),
	.datad(!\proc|reg_IR|Q [5]),
	.datae(!\proc|Selector1~0_combout ),
	.dataf(!\proc|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~3 .extended_lut = "off";
defparam \proc|Selector1~3 .lut_mask = 64'h0000080803000B08;
defparam \proc|Selector1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \proc|Selector1~4 (
// Equation(s):
// \proc|Selector1~4_combout  = ( !\proc|reg_IR|Q[5]~DUPLICATE_q  & ( \proc|Selector1~1_combout  & ( (!\proc|reg_IR|Q [6] & (\proc|reg_IR|Q [7] & ((!\proc|reg_IR|Q [8]) # (!\proc|G_not_zero~combout )))) # (\proc|reg_IR|Q [6] & ((!\proc|reg_IR|Q [8]) # 
// ((\proc|reg_IR|Q [7])))) ) ) )

	.dataa(!\proc|reg_IR|Q [6]),
	.datab(!\proc|reg_IR|Q [8]),
	.datac(!\proc|G_not_zero~combout ),
	.datad(!\proc|reg_IR|Q [7]),
	.datae(!\proc|reg_IR|Q[5]~DUPLICATE_q ),
	.dataf(!\proc|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~4 .extended_lut = "off";
defparam \proc|Selector1~4 .lut_mask = 64'h0000000044FD0000;
defparam \proc|Selector1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y2_N18
cyclonev_lcell_comb \proc|Selector1~6 (
// Equation(s):
// \proc|Selector1~6_combout  = ( !\proc|Selector1~3_combout  & ( \proc|Selector1~4_combout  & ( !\proc|Selector1~5_combout  ) ) ) # ( !\proc|Selector1~3_combout  & ( !\proc|Selector1~4_combout  & ( ((!\proc|Selector1~0_combout ) # ((!\proc|Mux6~0_combout ) 
// # (!\proc|Selector1~5_combout ))) # (\proc|reg_IR|Q [2]) ) ) )

	.dataa(!\proc|reg_IR|Q [2]),
	.datab(!\proc|Selector1~0_combout ),
	.datac(!\proc|Mux6~0_combout ),
	.datad(!\proc|Selector1~5_combout ),
	.datae(!\proc|Selector1~3_combout ),
	.dataf(!\proc|Selector1~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|Selector1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|Selector1~6 .extended_lut = "off";
defparam \proc|Selector1~6 .lut_mask = 64'hFFFD0000FF000000;
defparam \proc|Selector1~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N41
dffeas \proc|reg_0|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector12~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_0|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_0|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_0|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N35
dffeas \proc|reg_6|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector18~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_6|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_6|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_6|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \proc|mux|Selector8~1 (
// Equation(s):
// \proc|mux|Selector8~1_combout  = ( \proc|reg_0|Q [0] & ( \proc|reg_6|Q [0] & ( (\proc|mux|Equal0~1_combout  & (\proc|mux|Equal0~2_combout  & (!\proc|Selector1~6_combout  $ (!\proc|Selector7~2_combout )))) ) ) ) # ( !\proc|reg_0|Q [0] & ( \proc|reg_6|Q [0] 
// & ( (\proc|Selector1~6_combout  & (!\proc|Selector7~2_combout  & (\proc|mux|Equal0~1_combout  & \proc|mux|Equal0~2_combout ))) ) ) ) # ( \proc|reg_0|Q [0] & ( !\proc|reg_6|Q [0] & ( (!\proc|Selector1~6_combout  & (\proc|Selector7~2_combout  & 
// (\proc|mux|Equal0~1_combout  & \proc|mux|Equal0~2_combout ))) ) ) )

	.dataa(!\proc|Selector1~6_combout ),
	.datab(!\proc|Selector7~2_combout ),
	.datac(!\proc|mux|Equal0~1_combout ),
	.datad(!\proc|mux|Equal0~2_combout ),
	.datae(!\proc|reg_0|Q [0]),
	.dataf(!\proc|reg_6|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector8~1 .extended_lut = "off";
defparam \proc|mux|Selector8~1 .lut_mask = 64'h0000000200040006;
defparam \proc|mux|Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \proc|reg_G|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\proc|alu|add_or_sub[0].FA|s~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\proc|add_sub~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_G|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_G|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_G|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N0
cyclonev_lcell_comb \proc|mux|Selector8~3 (
// Equation(s):
// \proc|mux|Selector8~3_combout  = ( \proc|Tstep_Q.T5~q  & ( (!\proc|reg_IR|Q [8] & (\proc|reg_IR|Q [7] & \proc|reg_G|Q [0])) ) )

	.dataa(!\proc|reg_IR|Q [8]),
	.datab(!\proc|reg_IR|Q [7]),
	.datac(!\proc|reg_G|Q [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|Tstep_Q.T5~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector8~3 .extended_lut = "off";
defparam \proc|mux|Selector8~3 .lut_mask = 64'h0000000002020202;
defparam \proc|mux|Selector8~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y3_N38
dffeas \proc|reg_1|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector13~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_1|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_1|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_1|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y3_N36
cyclonev_lcell_comb \proc|mux|Selector8~4 (
// Equation(s):
// \proc|mux|Selector8~4_combout  = ( \proc|reg_1|Q [0] & ( \proc|Selector8~1_combout  & ( (!\proc|mux|Selector8~3_combout  & ((!\proc|mux|Equal7~0_combout ) # (\proc|Selector2~4_combout ))) ) ) ) # ( !\proc|reg_1|Q [0] & ( \proc|Selector8~1_combout  & ( 
// !\proc|mux|Selector8~3_combout  ) ) ) # ( \proc|reg_1|Q [0] & ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector8~3_combout  & ((!\proc|Selector2~4_combout ) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|counter|Q [0])))) ) ) ) # ( !\proc|reg_1|Q [0] & 
// ( !\proc|Selector8~1_combout  & ( (!\proc|mux|Selector8~3_combout  & ((!\proc|Selector2~4_combout ) # ((!\proc|mux|Equal7~0_combout ) # (!\proc|counter|Q [0])))) ) ) )

	.dataa(!\proc|mux|Selector8~3_combout ),
	.datab(!\proc|Selector2~4_combout ),
	.datac(!\proc|mux|Equal7~0_combout ),
	.datad(!\proc|counter|Q [0]),
	.datae(!\proc|reg_1|Q [0]),
	.dataf(!\proc|Selector8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector8~4 .extended_lut = "off";
defparam \proc|mux|Selector8~4 .lut_mask = 64'hAAA8AAA8AAAAA2A2;
defparam \proc|mux|Selector8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X75_Y3_N1
dffeas \proc|reg_5|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector17~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_5|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_5|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_5|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y3_N29
dffeas \proc|reg_4|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector16~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_4|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_4|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_4|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y3_N27
cyclonev_lcell_comb \proc|mux|Selector8~2 (
// Equation(s):
// \proc|mux|Selector8~2_combout  = ( \proc|reg_4|Q [0] & ( \proc|mux|Equal3~0_combout  & ( (!\proc|Selector4~2_combout  & ((!\proc|Selector5~1_combout  & ((\proc|Selector6~1_combout ))) # (\proc|Selector5~1_combout  & (\proc|reg_5|Q [0] & 
// !\proc|Selector6~1_combout )))) ) ) ) # ( !\proc|reg_4|Q [0] & ( \proc|mux|Equal3~0_combout  & ( (\proc|Selector5~1_combout  & (!\proc|Selector4~2_combout  & (\proc|reg_5|Q [0] & !\proc|Selector6~1_combout ))) ) ) )

	.dataa(!\proc|Selector5~1_combout ),
	.datab(!\proc|Selector4~2_combout ),
	.datac(!\proc|reg_5|Q [0]),
	.datad(!\proc|Selector6~1_combout ),
	.datae(!\proc|reg_4|Q [0]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector8~2 .extended_lut = "off";
defparam \proc|mux|Selector8~2 .lut_mask = 64'h0000000004000488;
defparam \proc|mux|Selector8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y2_N11
dffeas \proc|reg_2|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector14~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_2|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_2|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_2|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y2_N38
dffeas \proc|reg_3|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector15~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_3|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_3|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_3|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y2_N36
cyclonev_lcell_comb \proc|mux|Selector8~0 (
// Equation(s):
// \proc|mux|Selector8~0_combout  = ( \proc|reg_3|Q [0] & ( \proc|mux|Equal3~0_combout  & ( ((\proc|reg_2|Q [0] & (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout ))) # (\proc|mux|Equal3~1_combout ) ) ) ) # ( !\proc|reg_3|Q [0] & ( 
// \proc|mux|Equal3~0_combout  & ( (\proc|reg_2|Q [0] & (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout )) ) ) ) # ( \proc|reg_3|Q [0] & ( !\proc|mux|Equal3~0_combout  & ( (\proc|reg_2|Q [0] & (\proc|mux|Equal2~2_combout  & 
// \proc|mux|Equal2~1_combout )) ) ) ) # ( !\proc|reg_3|Q [0] & ( !\proc|mux|Equal3~0_combout  & ( (\proc|reg_2|Q [0] & (\proc|mux|Equal2~2_combout  & \proc|mux|Equal2~1_combout )) ) ) )

	.dataa(!\proc|reg_2|Q [0]),
	.datab(!\proc|mux|Equal2~2_combout ),
	.datac(!\proc|mux|Equal2~1_combout ),
	.datad(!\proc|mux|Equal3~1_combout ),
	.datae(!\proc|reg_3|Q [0]),
	.dataf(!\proc|mux|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|mux|Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|mux|Selector8~0 .extended_lut = "off";
defparam \proc|mux|Selector8~0 .lut_mask = 64'h01010101010101FF;
defparam \proc|mux|Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N18
cyclonev_lcell_comb \proc|BusWires[0] (
// Equation(s):
// \proc|BusWires [0] = LCELL(( \proc|mux|WideNor0~combout  & ( \proc|mux|Selector8~0_combout  ) ) # ( !\proc|mux|WideNor0~combout  & ( \proc|mux|Selector8~0_combout  ) ) # ( \proc|mux|WideNor0~combout  & ( !\proc|mux|Selector8~0_combout  & ( 
// ((!\proc|mux|Selector8~4_combout ) # ((\proc|mux|Selector8~2_combout ) # (RAM_out[0]))) # (\proc|mux|Selector8~1_combout ) ) ) ) # ( !\proc|mux|WideNor0~combout  & ( !\proc|mux|Selector8~0_combout  & ( ((!\proc|mux|Selector8~4_combout ) # 
// (\proc|mux|Selector8~2_combout )) # (\proc|mux|Selector8~1_combout ) ) ) ))

	.dataa(!\proc|mux|Selector8~1_combout ),
	.datab(!\proc|mux|Selector8~4_combout ),
	.datac(!RAM_out[0]),
	.datad(!\proc|mux|Selector8~2_combout ),
	.datae(!\proc|mux|WideNor0~combout ),
	.dataf(!\proc|mux|Selector8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\proc|BusWires [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \proc|BusWires[0] .extended_lut = "off";
defparam \proc|BusWires[0] .lut_mask = 64'hDDFFDFFFFFFFFFFF;
defparam \proc|BusWires[0] .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y2_N47
dffeas \proc|reg_DOUT|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\proc|BusWires [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\proc|Selector11~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\proc|reg_DOUT|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \proc|reg_DOUT|Q[0] .is_wysiwyg = "true";
defparam \proc|reg_DOUT|Q[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N27
cyclonev_lcell_comb \DOUT[0] (
// Equation(s):
// DOUT[0] = LCELL(( \proc|reg_DOUT|Q [0] ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\proc|reg_DOUT|Q [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(DOUT[0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DOUT[0] .extended_lut = "off";
defparam \DOUT[0] .lut_mask = 64'h00000000FFFFFFFF;
defparam \DOUT[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X68_Y2_N51
cyclonev_lcell_comb E(
// Equation(s):
// \E~combout  = LCELL(( ADDR[7] & ( !ADDR[8] & ( \W~combout  ) ) ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\W~combout ),
	.datad(gnd),
	.datae(!ADDR[7]),
	.dataf(!ADDR[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\E~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam E.extended_lut = "off";
defparam E.lut_mask = 64'h00000F0F00000000;
defparam E.shared_arith = "off";
// synopsys translate_on

// Location: FF_X68_Y2_N40
dffeas \reg_LED|Q[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DOUT[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[0] .is_wysiwyg = "true";
defparam \reg_LED|Q[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N56
dffeas \reg_LED|Q[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[1]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[1] .is_wysiwyg = "true";
defparam \reg_LED|Q[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N41
dffeas \reg_LED|Q[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[2]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[2] .is_wysiwyg = "true";
defparam \reg_LED|Q[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \reg_LED|Q[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[3]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[3] .is_wysiwyg = "true";
defparam \reg_LED|Q[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N34
dffeas \reg_LED|Q[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[4]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[4] .is_wysiwyg = "true";
defparam \reg_LED|Q[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N49
dffeas \reg_LED|Q[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[5]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[5] .is_wysiwyg = "true";
defparam \reg_LED|Q[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N53
dffeas \reg_LED|Q[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DOUT[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[6] .is_wysiwyg = "true";
defparam \reg_LED|Q[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y2_N32
dffeas \reg_LED|Q[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(DOUT[7]),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[7] .is_wysiwyg = "true";
defparam \reg_LED|Q[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N37
dffeas \reg_LED|Q[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(DOUT[8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\E~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_LED|Q [8]),
	.prn(vcc));
// synopsys translate_off
defparam \reg_LED|Q[8] .is_wysiwyg = "true";
defparam \reg_LED|Q[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y10_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
