{
  "main": {
    "id": "c7572418f75e2b2b",
    "type": "split",
    "children": [
      {
        "id": "bb854715cfee066f",
        "type": "tabs",
        "children": [
          {
            "id": "f430c8164a7c5b2a",
            "type": "leaf",
            "pinned": true,
            "state": {
              "type": "markdown",
              "state": {
                "file": "semester-1/digitaltechnik/Speicherschaltungen Library.md",
                "mode": "source",
                "source": false
              },
              "pinned": true
            }
          },
          {
            "id": "569d6152ea43d077",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "semester-1/digitaltechnik/zähler/Asynchroner Frequenzteiler.md",
                "mode": "source",
                "source": false
              }
            }
          },
          {
            "id": "045e4affb0db42b1",
            "type": "leaf",
            "pinned": true,
            "state": {
              "type": "markdown",
              "state": {
                "file": "semester-1/logik/prolog/Prolog Library.md",
                "mode": "source",
                "source": false
              },
              "pinned": true
            }
          },
          {
            "id": "318fc18ef2bb26e2",
            "type": "leaf",
            "pinned": true,
            "state": {
              "type": "markdown",
              "state": {
                "file": "semester-1/logik/prolog/5.6 Listen/Hub Prolog 5.6 Listen.md",
                "mode": "source",
                "source": false
              },
              "pinned": true
            }
          },
          {
            "id": "7556a0af38938396",
            "type": "leaf",
            "state": {
              "type": "markdown",
              "state": {
                "file": "semester-1/logik/prolog/Master Prolog 5.7 Cut.md",
                "mode": "source",
                "source": false
              }
            }
          }
        ],
        "currentTab": 2
      }
    ],
    "direction": "vertical"
  },
  "left": {
    "id": "be13d8a5f479695a",
    "type": "split",
    "children": [
      {
        "id": "b920b5b2d2c24b81",
        "type": "tabs",
        "children": [
          {
            "id": "fb1bb73006943f2b",
            "type": "leaf",
            "state": {
              "type": "file-explorer",
              "state": {
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "552a406fd8e226b5",
            "type": "leaf",
            "state": {
              "type": "search",
              "state": {
                "query": "tag:todo",
                "matchingCase": false,
                "explainSearch": false,
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical"
              }
            }
          },
          {
            "id": "6e98ce5415107e43",
            "type": "leaf",
            "state": {
              "type": "bookmarks",
              "state": {}
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 364.51103591918945
  },
  "right": {
    "id": "6f7f12ab120220c0",
    "type": "split",
    "children": [
      {
        "id": "f4854a5d0bf1ab70",
        "type": "tabs",
        "children": [
          {
            "id": "c321e22666e2e60a",
            "type": "leaf",
            "state": {
              "type": "backlink",
              "state": {
                "file": "semester-1/logik/prolog/Prolog Library.md",
                "collapseAll": false,
                "extraContext": false,
                "sortOrder": "alphabetical",
                "showSearch": false,
                "searchQuery": "",
                "backlinkCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "a8972d148579c849",
            "type": "leaf",
            "state": {
              "type": "outgoing-link",
              "state": {
                "file": "semester-1/logik/prolog/Prolog Library.md",
                "linksCollapsed": false,
                "unlinkedCollapsed": true
              }
            }
          },
          {
            "id": "47f19d8c012e34e3",
            "type": "leaf",
            "state": {
              "type": "tag",
              "state": {
                "sortOrder": "frequency",
                "useHierarchy": true
              }
            }
          },
          {
            "id": "7163db37e0e9d7be",
            "type": "leaf",
            "state": {
              "type": "outline",
              "state": {
                "file": "semester-1/logik/prolog/Prolog Library.md"
              }
            }
          }
        ]
      }
    ],
    "direction": "horizontal",
    "width": 300,
    "collapsed": true
  },
  "left-ribbon": {
    "hiddenItems": {
      "switcher:Open quick switcher": false,
      "graph:Open graph view": false,
      "canvas:Create new canvas": false,
      "daily-notes:Open today's daily note": false,
      "templates:Insert template": false,
      "command-palette:Open command palette": false,
      "vscode-editor:Create Code File": false,
      "meld-encrypt:New encrypted note": false,
      "meld-encrypt:Convert to or from an Encrypted note": false
    }
  },
  "active": "045e4affb0db42b1",
  "lastOpenFiles": [
    "semester-1/logik/prolog/5.6 Listen/Hub Prolog 5.6 Listen.md",
    "semester-1/logik/prolog/Master Prolog 5.7 Cut.md",
    "semester-1/logik/prolog/Negation as Failure.md",
    "semester-1/logik/prolog/Prolog Library.md",
    "semester-1/digitaltechnik/zähler/Asynchroner Frequenzteiler.md",
    "semester-1/lineare-algebra/Master Lineare Algebra.md",
    "semester-1/logik/prolog/5.3 Unifikation/Unifikation.md",
    "semester-1/logik/prolog/code/palindrome.pl",
    "semester-1/logik/prolog/Übung Palindrom.md",
    "semester-1/logik/prolog/He.md",
    "semester-1/logik/prolog/5.6 Listen/Verschachtelte Liste.md",
    "semester-1/digitaltechnik/Speicherschaltungen Library.md",
    "semester-1/digitaltechnik/flipflops/Erweiterte Warheitstabelle.md",
    "semester-1/digitaltechnik/auswahlschaltungen/Schieberegister mit serieller Ein- und Ausgabe.md",
    "semester-1/digitaltechnik/flipflops/Taktgesteuertes SR-Flipflop.md",
    "semester-1/digitaltechnik/Aufgaben/Tipps Klausur D-Technik.md",
    "semester-1/digitaltechnik/flipflops/T-Flipflop (Toggle-FF).md",
    "semester-1/digitaltechnik/Master Digitaltechnik.md",
    "semester-1/digitaltechnik/flipflops/Master Flipflops.md",
    "semester-1/digitaltechnik/flipflops/Flipflops.md",
    "semester-1/digitaltechnik/flipflops/SR-Flipflop.md",
    "semester-1/digitaltechnik/Aufgaben/Digitaltechnik_Uebung_4.pdf",
    "semester-1/digitaltechnik/Aufgaben/Digitaltechnik_Uebung_3.pdf",
    "semester-1/digitaltechnik/auswahlschaltungen/Schieberegister.md",
    "semester-1/digitaltechnik/auswahlschaltungen/images/Pasted image 20240207162132.png",
    "semester-1/goodnotes/Digitaltechnik/scripts/Digitaltechnik_2.pdf",
    "semester-1/digitaltechnik/auswahlschaltungen/1-bit Komparator mit Sperrschaltung.md",
    "semester-1/digitaltechnik/zähler/Frequenz am n-ten Flipflop.md",
    "semester-1/digitaltechnik/zähler/images/Pasted image 20240207161153.png",
    "semester-1/digitaltechnik/zähler/images/Pasted image 20240207161002.png",
    "semester-1/digitaltechnik/zähler/Asynchronzähler.md",
    "modulhandbuch.pdf",
    "semester-1/digitaltechnik/zähler/Bei Synchronzählerberechnung immer von Links nach Rechts arbeiten.md",
    "semester-1/digitaltechnik/zähler/Synchronzähler rückwärts.md",
    "semester-1/logik/scripts/Logik-handout.pdf",
    "semester-1/goodnotes/Logik/Aufschriebe/Lgk 1.1 Aussagenlogik.pdf",
    "semester-1/goodnotes/Logik/Aufschriebe/Lgk 1.2 Prädikatenlogik.pdf",
    "semester-1/logik/prolog/images/Pasted image 20240206145231.png",
    "semester-1/logik/prolog/images/Pasted image 20240206145103.png",
    "semester-1/logik/prolog/images/Pasted image 20240206144035.png",
    "semester-1/logik/prolog/code/cut_fail.pl",
    "semester-1/logik/prolog/images/Pasted image 20240206143029.png",
    "semester-1/logik/prolog/images/Pasted image 20240206142200.png",
    "semester-1/logik/prolog/images/Pasted image 20240206141800.png",
    "semester-1/logik/prolog/code/file.pl",
    "semester-1/logik/prolog/images/Pasted image 20240206133241.png"
  ]
}