<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ad9226_test.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_rd.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FIFO_rd.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FIFO_rd.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FIFO_rd.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FIFO_top.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="FIFO_top.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="FIFO_top.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="FIFO_top.xst"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ad.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ad.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ad.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ad9226_test.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ad9226_test.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ad9226_test.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ad9226_test.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ad9226_test.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ad9226_test.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ad9226_test.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ad9226_test.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ad9226_test.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ad9226_test.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ad9226_test.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ad9226_test.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ad9226_test.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ad9226_test.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ad9226_test.ptwx"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ad9226_test.spl"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ad9226_test.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ad9226_test.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ad9226_test.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ad9226_test.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ad9226_test.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ad9226_test.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ad9226_test.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ad9226_test.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ad9226_test.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ad9226_test.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad9226_test_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ad9226_test_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ad9226_test_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ad9226_test_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ad9226_test_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ad9226_test_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad9226_test_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad9226_test_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ad9226_test_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ad9226_test_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad9226_test_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ad9226_test_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ad9226_test_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ad9226_test_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ad9226_test_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="clkdiv.tfi"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fifo_28_1024.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="fifo_wr.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="fifo_wr.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="fifo_wr.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="fifo_wr.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="uart.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="uart.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="uart.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="uart.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="volt_cal.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="volt_cal.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="volt_cal.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524679862" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1321705353062746806" xil_pn:start_ts="1524679861">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-4223294251384146964" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519637110" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-41853233073365668" xil_pn:start_ts="1519637110">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:in_ck="-5706734807831242096" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-1111751736514367826" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:in_ck="-5706734807831242096" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="8977612015756273942" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519629608" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-5985514781599836634" xil_pn:start_ts="1519629608">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1525923312" xil_pn:in_ck="-8745029524129895498" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-3484620793183502293" xil_pn:start_ts="1525923287">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.lso"/>
      <outfile xil_pn:name="ad9226_test.ngc"/>
      <outfile xil_pn:name="ad9226_test.ngr"/>
      <outfile xil_pn:name="ad9226_test.prj"/>
      <outfile xil_pn:name="ad9226_test.stx"/>
      <outfile xil_pn:name="ad9226_test.syr"/>
      <outfile xil_pn:name="ad9226_test.xst"/>
      <outfile xil_pn:name="ad9226_test_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1519629700" xil_pn:in_ck="-6778282499056703517" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5833916585204351399" xil_pn:start_ts="1519629700">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1519808269" xil_pn:in_ck="7207397004614282464" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-3160409841167937756" xil_pn:start_ts="1519808241">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.bld"/>
      <outfile xil_pn:name="ad9226_test.ngd"/>
      <outfile xil_pn:name="ad9226_test_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1519808343" xil_pn:in_ck="-5765343686007926079" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-398923363910175968" xil_pn:start_ts="1519808269">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.pcf"/>
      <outfile xil_pn:name="ad9226_test_map.map"/>
      <outfile xil_pn:name="ad9226_test_map.mrp"/>
      <outfile xil_pn:name="ad9226_test_map.ncd"/>
      <outfile xil_pn:name="ad9226_test_map.ngm"/>
      <outfile xil_pn:name="ad9226_test_map.xrpt"/>
      <outfile xil_pn:name="ad9226_test_summary.xml"/>
      <outfile xil_pn:name="ad9226_test_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1519808443" xil_pn:in_ck="114529492536418234" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-3829590541433901613" xil_pn:start_ts="1519808343">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.ncd"/>
      <outfile xil_pn:name="ad9226_test.pad"/>
      <outfile xil_pn:name="ad9226_test.par"/>
      <outfile xil_pn:name="ad9226_test.ptwx"/>
      <outfile xil_pn:name="ad9226_test.unroutes"/>
      <outfile xil_pn:name="ad9226_test.xpi"/>
      <outfile xil_pn:name="ad9226_test_pad.csv"/>
      <outfile xil_pn:name="ad9226_test_pad.txt"/>
      <outfile xil_pn:name="ad9226_test_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524680081" xil_pn:in_ck="-6778282499056711142" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1524679982">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.bgn"/>
      <outfile xil_pn:name="ad9226_test.bit"/>
      <outfile xil_pn:name="ad9226_test.drc"/>
      <outfile xil_pn:name="ad9226_test.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524680647" xil_pn:in_ck="-6778282499056723996" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1524680645">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <outfile xil_pn:name="_impact.cmd"/>
      <outfile xil_pn:name="_impact.log"/>
    </transform>
    <transform xil_pn:end_ts="1519808443" xil_pn:in_ck="-8910771378864698691" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1519808415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ad9226_test.twr"/>
      <outfile xil_pn:name="ad9226_test.twx"/>
    </transform>
  </transforms>

</generated_project>
