[09/09 09:12:02      0s] 
[09/09 09:12:02      0s] Cadence Innovus(TM) Implementation System.
[09/09 09:12:02      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[09/09 09:12:02      0s] 
[09/09 09:12:02      0s] Version:	v21.18-s099_1, built Tue Jul 18 13:03:50 PDT 2023
[09/09 09:12:02      0s] Options:	
[09/09 09:12:02      0s] Date:		Mon Sep  9 09:12:02 2024
[09/09 09:12:02      0s] Host:		phoenix (x86_64 w/Linux 3.10.0-1160.105.1.el7.x86_64) (7cores*7cpus*11th Gen Intel(R) Core(TM) i7-11700K @ 3.60GHz 16384KB)
[09/09 09:12:02      0s] OS:		CentOS Linux 7 (Core)
[09/09 09:12:02      0s] 
[09/09 09:12:02      0s] License:
[09/09 09:12:02      0s] 		[09:12:02.088433] Configured Lic search path (21.01-s002): 3000@lic08.ug.kth.se

[09/09 09:12:02      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[09/09 09:12:02      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[09/09 09:12:12      9s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.18-s099_1 (64bit) 07/18/2023 13:03 (Linux 3.10.0-693.el7.x86_64)
[09/09 09:12:13     10s] @(#)CDS: NanoRoute 21.18-s099_1 NR230707-1955/21_18-UB (database version 18.20.605) {superthreading v2.17}
[09/09 09:12:13     10s] @(#)CDS: AAE 21.18-s017 (64bit) 07/18/2023 (Linux 3.10.0-693.el7.x86_64)
[09/09 09:12:13     10s] @(#)CDS: CTE 21.18-s022_1 () Jul 11 2023 23:10:24 ( )
[09/09 09:12:13     10s] @(#)CDS: SYNTECH 21.18-s010_1 () Jul  5 2023 06:32:03 ( )
[09/09 09:12:13     10s] @(#)CDS: CPE v21.18-s053
[09/09 09:12:13     10s] @(#)CDS: IQuantus/TQuantus 21.1.1-s966 (64bit) Wed Mar 8 10:22:20 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[09/09 09:12:13     10s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[09/09 09:12:13     10s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[09/09 09:12:13     10s] @(#)CDS: RCDB 11.15.0
[09/09 09:12:13     10s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[09/09 09:12:13     10s] @(#)CDS: SystemPlanner-21.18-10439 (21.18) (2023-03-01 15:40:03+0800)
[09/09 09:12:13     10s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12534_phoenix_saul_yo5tJA.

[09/09 09:12:13     10s] Change the soft stacksize limit to 0.2%RAM (34 mbytes). Set global soft_stack_size_limit to change the value.
[09/09 09:12:15     11s] 
[09/09 09:12:15     11s] **INFO:  MMMC transition support version v31-84 
[09/09 09:12:15     11s] 
[09/09 09:12:15     11s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[09/09 09:12:15     11s] <CMD> suppressMessage ENCEXT-2799
[09/09 09:12:15     11s] <CMD> getVersion
[09/09 09:12:15     11s] [INFO] Loading PVS 23.10 fill procedures
[09/09 09:12:15     11s] <CMD> win
[09/09 09:12:41     12s] <CMD> encMessage warning 0
[09/09 09:12:41     12s] Suppress "**WARN ..." messages.
[09/09 09:12:41     12s] <CMD> encMessage debug 0
[09/09 09:12:41     12s] <CMD> restoreDesign -cellview {FEOADesignlib aska_dig aska_dig_ld_fp}
[09/09 09:12:42     12s] #% Begin load design ... (date=09/09 09:12:42, mem=820.9M)
[09/09 09:12:42     12s] Loading design 'aska_dig' saved by 'Innovus' '21.18-s099_1' on 'Mon Sep 9 09:01:31 2024'.
[09/09 09:12:42     12s] % Begin Load MMMC data ... (date=09/09 09:12:42, mem=824.5M)
[09/09 09:12:42     12s] % End Load MMMC data ... (date=09/09 09:12:42, total cpu=0:00:00.0, real=0:00:00.0, peak res=825.6M, current mem=825.6M)
[09/09 09:12:42     12s] Reading tech data from OA library 'FEOADesignlib' ...
[09/09 09:12:42     12s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:12:42     12s] **WARN: (IMPOAX-1645):	'minWidth' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[09/09 09:12:42     12s] **WARN: (IMPOAX-1645):	'minSpacing' constraint is not supported on layer 'POLY1'. This constraint will be ignored by tool.
[09/09 09:12:42     12s] Set DBUPerIGU to M2 pitch 560.
[09/09 09:12:42     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[09/09 09:12:42     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG2 '0.232' on Layer M2 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[09/09 09:12:42     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[09/09 09:12:42     12s] **WARN: (IMPOAX-718):	ENCLOSURE OVERHANG1 '0.232' on Layer M3 is not aligned to manufacturing grid '0.005'. It could result in placement/routing that can not be manufactured.
[09/09 09:12:42     12s] LEFDefaultRouteSpec(LDRS) is read from rule 'LEFDefaultRouteSpec_HD' and library 'TECH_XH018_HD'. Only default vias, routing layers, pitch, routing width, routing direction, layer offset, wire extension constraints are read from it and rest of rules are read from foundry constraint group.
[09/09 09:12:42     12s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[09/09 09:12:42     12s] **WARN: (IMPOAX-740):	Viarule 'ND_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[09/09 09:12:42     12s] **WARN: (IMPOAX-740):	Viarule 'PD_C_auto' specified in NonDefault UseViaRule section is not defined in Innovus. Check the non Default Rule Section of OpenAccess database.
[09/09 09:12:42     12s] Reading OA reference library 'D_CELLS_JI3V' ...
[09/09 09:12:42     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[09/09 09:12:42     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEBUJI3VX8' from library 'D_CELLS_JI3V', shape with bounding box '11.46 -0.56 18.345 5.04' is found on layer 'MET5'. This will be ignored by tool.
[09/09 09:12:42     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEBUJI3VX8'  as layer 'MET5' is not defined in Innovus database.
[09/09 09:12:42     13s] **WARN: (IMPOAX-722):	Layer 'MET5' read from technology data is not defined in Innovus database. Check the layer information in OpenAccess technology database.
[09/09 09:12:42     13s] **WARN: (IMPOAX-1594):	While reading blockage/OBS  of cell 'MPROBEJI3V' from library 'D_CELLS_JI3V', shape with bounding box '0.28 -0.56 7.165 5.04' is found on layer 'MET5'. This will be ignored by tool.
[09/09 09:12:42     13s] **WARN: (IMPOAX-6021):	Blockages for cell can not read for cell 'MPROBEJI3V'  as layer 'MET5' is not defined in Innovus database.
[09/09 09:12:42     13s] Reading OA reference library 'ASKA_DIG2' ...
[09/09 09:12:42     13s] Reading OA reference library 'FEOADesignlib' ...
[09/09 09:12:42     13s] Loading view definition file from /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/viewDefinition.tcl
[09/09 09:12:42     13s] Reading slow_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C.lib' ...
[09/09 09:12:42     13s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_slow_3_00V_125C' 
[09/09 09:12:42     13s] Reading fast_liberty timing library '/home/saul/pkg/xfab/XKIT/xh018/diglibs/D_CELLS_JI3V/v2_1/liberty_LPMOS_MOS3LP/v2_1_2/PVT_3_30V_range/D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C.lib' ...
[09/09 09:12:43     13s] Read 304 cells in library 'D_CELLS_JI3V_LPMOS_MOS3LP_fast_3_60V_m40C' 
[09/09 09:12:43     13s] Ending "PreSetAnalysisView" (total cpu=0:00:00.3, real=0:00:01.0, peak res=904.3M, current mem=855.4M)
[09/09 09:12:43     13s] *** End library_loading (cpu=0.01min, real=0.02min, mem=7.0M, fe_cpu=0.23min, fe_real=0.68min, fe_mem=1053.5M) ***
[09/09 09:12:43     13s] Reading EMH from OA ...
[09/09 09:12:43     13s] Created 304 new cells from 2 timing libraries.
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] *** Memory Usage v#1 (Current mem = 1053.465M, initial mem = 486.105M) ***
[09/09 09:12:43     13s] Set top cell to aska_dig.
[09/09 09:12:43     13s] Hooked 608 DB cells to tlib cells.
[09/09 09:12:43     13s] ** Removed 1 unused lib cells.
[09/09 09:12:43     13s] Ending "BindLib:" (total cpu=0:00:00.0, real=0:00:00.0, peak res=866.6M, current mem=866.6M)
[09/09 09:12:43     13s] Starting recursive module instantiation check.
[09/09 09:12:43     13s] No recursion found.
[09/09 09:12:43     13s] Building hierarchical netlist for Cell aska_dig ...
[09/09 09:12:43     13s] *** Netlist is unique.
[09/09 09:12:43     13s] Setting Std. cell height to 4480 DBU (smallest netlist inst).
[09/09 09:12:43     13s] ** info: there are 607 modules.
[09/09 09:12:43     13s] ** info: there are 1187 stdCell insts.
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] *** Memory Usage v#1 (Current mem = 1100.891M, initial mem = 486.105M) ***
[09/09 09:12:43     13s] *info: set bottom ioPad orient R0
[09/09 09:12:43     13s] Start create_tracks
[09/09 09:12:43     13s] Loading preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/inn_data/gui.pref.tcl ...
[09/09 09:12:43     13s] ##  Process: 180           (User Set)               
[09/09 09:12:43     13s] ##     Node: (not set)                           
[09/09 09:12:43     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[09/09 09:12:43     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[09/09 09:12:43     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[09/09 09:12:43     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[09/09 09:12:43     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[09/09 09:12:43     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] viaInitial starts at Mon Sep  9 09:12:43 2024
viaInitial ends at Mon Sep  9 09:12:43 2024
Change floorplan default-technical-site to 'core_ji3v'.
[09/09 09:12:43     13s] Extraction setup Delayed 
[09/09 09:12:43     13s] *Info: initialize multi-corner CTS.
[09/09 09:12:43     13s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1144.2M, current mem=891.8M)
[09/09 09:12:43     13s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[09/09 09:12:43     13s] Summary for sequential cells identification: 
[09/09 09:12:43     13s]   Identified SBFF number: 33
[09/09 09:12:43     13s]   Identified MBFF number: 0
[09/09 09:12:43     13s]   Identified SB Latch number: 0
[09/09 09:12:43     13s]   Identified MB Latch number: 0
[09/09 09:12:43     13s]   Not identified SBFF number: 0
[09/09 09:12:43     13s]   Not identified MBFF number: 0
[09/09 09:12:43     13s]   Not identified SB Latch number: 0
[09/09 09:12:43     13s]   Not identified MB Latch number: 0
[09/09 09:12:43     13s]   Number of sequential cells which are not FFs: 43
[09/09 09:12:43     13s] Total number of combinational cells: 147
[09/09 09:12:43     13s] Total number of sequential cells: 76
[09/09 09:12:43     13s] Total number of tristate cells: 8
[09/09 09:12:43     13s] Total number of level shifter cells: 0
[09/09 09:12:43     13s] Total number of power gating cells: 0
[09/09 09:12:43     13s] Total number of isolation cells: 0
[09/09 09:12:43     13s] Total number of power switch cells: 0
[09/09 09:12:43     13s] Total number of pulse generator cells: 0
[09/09 09:12:43     13s] Total number of always on buffers: 0
[09/09 09:12:43     13s] Total number of retention cells: 0
[09/09 09:12:43     13s] Total number of physical cells: 72
[09/09 09:12:43     13s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[09/09 09:12:43     13s] Total number of usable buffers: 9
[09/09 09:12:43     13s] List of unusable buffers:
[09/09 09:12:43     13s] Total number of unusable buffers: 0
[09/09 09:12:43     13s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[09/09 09:12:43     13s] Total number of usable inverters: 9
[09/09 09:12:43     13s] List of unusable inverters:
[09/09 09:12:43     13s] Total number of unusable inverters: 0
[09/09 09:12:43     13s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1 STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[09/09 09:12:43     13s] Total number of identified usable delay cells: 8
[09/09 09:12:43     13s] List of identified unusable delay cells:
[09/09 09:12:43     13s] Total number of identified unusable delay cells: 0
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Deleting Cell Server End ...
[09/09 09:12:43     13s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1151.4M, current mem=1151.4M)
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[09/09 09:12:43     13s] Summary for sequential cells identification: 
[09/09 09:12:43     13s]   Identified SBFF number: 33
[09/09 09:12:43     13s]   Identified MBFF number: 0
[09/09 09:12:43     13s]   Identified SB Latch number: 0
[09/09 09:12:43     13s]   Identified MB Latch number: 0
[09/09 09:12:43     13s]   Not identified SBFF number: 0
[09/09 09:12:43     13s]   Not identified MBFF number: 0
[09/09 09:12:43     13s]   Not identified SB Latch number: 0
[09/09 09:12:43     13s]   Not identified MB Latch number: 0
[09/09 09:12:43     13s]   Number of sequential cells which are not FFs: 43
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] Trim Metal Layers:
[09/09 09:12:43     13s]  Visiting view : slow_functional_mode
[09/09 09:12:43     13s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:12:43     13s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:12:43     13s]  Visiting view : fast_functional_mode
[09/09 09:12:43     13s]    : PowerDomain = none : Weighted F : unweighted  = 45.20 (1.000) with rcCorner = 1
[09/09 09:12:43     13s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:12:43     13s] 
[09/09 09:12:43     13s] TimeStamp Deleting Cell Server End ...
[09/09 09:12:43     13s] ---------- oaIn ----------
[09/09 09:12:43     13s] Reading physical information from OpenAccess database (FEOADesignlib/aska_dig/aska_dig_ld_fp).
[09/09 09:12:43     13s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:12:43     13s] Set FPlanBox to (0 0 455280 237440)
[09/09 09:12:43     13s] Start create_tracks
[09/09 09:12:43     13s] No new Ext DEF rule to be processed.
[09/09 09:12:43     13s] Extracting standard cell pins and blockage ...... 
[09/09 09:12:43     13s] Pin and blockage extraction finished
[09/09 09:12:43     13s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:12:43     13s] TIMER: oaIn total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:12:43     14s] eee: readRCCornerMetaData, file read unsuccessful: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/extraction/extractionMetaData.gz
[09/09 09:12:43     14s] Extraction setup Started 
[09/09 09:12:43     14s] 
[09/09 09:12:43     14s] Trim Metal Layers:
[09/09 09:12:43     14s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[09/09 09:12:43     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl ...
[09/09 09:12:43     14s] Process name: XH018.
[09/09 09:12:43     14s] Reading Capacitance Table File /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl ...
[09/09 09:12:43     14s] Process name: XX018.
[09/09 09:12:43     14s] Importing multi-corner RC tables ... 
[09/09 09:12:43     14s] Summary of Active RC-Corners : 
[09/09 09:12:43     14s]  
[09/09 09:12:43     14s]  Analysis View: slow_functional_mode
[09/09 09:12:43     14s]     RC-Corner Name        : max_rc
[09/09 09:12:43     14s]     RC-Corner Index       : 0
[09/09 09:12:43     14s]     RC-Corner Temperature : 25 Celsius
[09/09 09:12:43     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_max.capTbl'
[09/09 09:12:43     14s]     RC-Corner PreRoute Res Factor         : 1
[09/09 09:12:43     14s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 09:12:43     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/09 09:12:43     14s]  
[09/09 09:12:43     14s]  Analysis View: fast_functional_mode
[09/09 09:12:43     14s]     RC-Corner Name        : min_rc
[09/09 09:12:43     14s]     RC-Corner Index       : 1
[09/09 09:12:43     14s]     RC-Corner Temperature : 25 Celsius
[09/09 09:12:43     14s]     RC-Corner Cap Table   : '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/libs/mmmc/xh018_xx43_MET4_METMID_METTHK_min.capTbl'
[09/09 09:12:43     14s]     RC-Corner PreRoute Res Factor         : 1
[09/09 09:12:43     14s]     RC-Corner PreRoute Cap Factor         : 1
[09/09 09:12:43     14s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[09/09 09:12:43     14s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[09/09 09:12:43     14s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[09/09 09:12:43     14s] 
[09/09 09:12:43     14s] Trim Metal Layers:
[09/09 09:12:43     14s] LayerId::1 widthSet size::4
[09/09 09:12:43     14s] LayerId::2 widthSet size::4
[09/09 09:12:43     14s] LayerId::3 widthSet size::4
[09/09 09:12:43     14s] LayerId::4 widthSet size::4
[09/09 09:12:43     14s] LayerId::5 widthSet size::4
[09/09 09:12:43     14s] LayerId::6 widthSet size::2
[09/09 09:12:43     14s] Updating RC grid for preRoute extraction ...
[09/09 09:12:43     14s] eee: pegSigSF::1.070000
[09/09 09:12:43     14s] Initializing multi-corner capacitance tables ... 
[09/09 09:12:43     14s] Initializing multi-corner resistance tables ...
[09/09 09:12:43     14s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:12:43     14s] {RT max_rc 0 6 6 {5 0} 1}
[09/09 09:12:43     14s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.444400 newSi=0.000000 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:12:43     14s] Start generating vias ..
[09/09 09:12:43     14s] #create default rule from bind_ndr_rule rule=0x7fdf4a0ed5b0 0x7fdf34bceff0
[09/09 09:12:43     14s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:12:43     14s] #Skip building auto via since it is not turned on.
[09/09 09:12:43     14s] Extracting standard cell pins and blockage ...... 
[09/09 09:12:43     14s] Pin and blockage extraction finished
[09/09 09:12:43     14s] Via generation completed.
[09/09 09:12:43     14s] % Begin Load power constraints ... (date=09/09 09:12:43, mem=1164.2M)
[09/09 09:12:43     14s] % End Load power constraints ... (date=09/09 09:12:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1164.3M, current mem=1164.3M)
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:12:43     14s] Type 'man IMPCTE-290' for more detail.
[09/09 09:12:43     14s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/09 09:12:43     14s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:12:43     14s] % Begin load AAE data ... (date=09/09 09:12:43, mem=1208.3M)
[09/09 09:12:43     14s] % End load AAE data ... (date=09/09 09:12:43, total cpu=0:00:00.0, real=0:00:00.0, peak res=1208.3M, current mem=1208.3M)
[09/09 09:12:44     14s] Reading property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp/inn_data/aska_dig.prop
[09/09 09:12:44     14s] *** Completed restoreOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=1425.2M) ***
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[09/09 09:12:44     14s] Summary for sequential cells identification: 
[09/09 09:12:44     14s]   Identified SBFF number: 33
[09/09 09:12:44     14s]   Identified MBFF number: 0
[09/09 09:12:44     14s]   Identified SB Latch number: 0
[09/09 09:12:44     14s]   Identified MB Latch number: 0
[09/09 09:12:44     14s]   Not identified SBFF number: 0
[09/09 09:12:44     14s]   Not identified MBFF number: 0
[09/09 09:12:44     14s]   Not identified SB Latch number: 0
[09/09 09:12:44     14s]   Not identified MB Latch number: 0
[09/09 09:12:44     14s]   Number of sequential cells which are not FFs: 43
[09/09 09:12:44     14s] Total number of combinational cells: 147
[09/09 09:12:44     14s] Total number of sequential cells: 76
[09/09 09:12:44     14s] Total number of tristate cells: 8
[09/09 09:12:44     14s] Total number of level shifter cells: 0
[09/09 09:12:44     14s] Total number of power gating cells: 0
[09/09 09:12:44     14s] Total number of isolation cells: 0
[09/09 09:12:44     14s] Total number of power switch cells: 0
[09/09 09:12:44     14s] Total number of pulse generator cells: 0
[09/09 09:12:44     14s] Total number of always on buffers: 0
[09/09 09:12:44     14s] Total number of retention cells: 0
[09/09 09:12:44     14s] Total number of physical cells: 72
[09/09 09:12:44     14s] List of usable buffers: BUJI3VX1 BUJI3VX0 BUJI3VX12 BUJI3VX16 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8
[09/09 09:12:44     14s] Total number of usable buffers: 9
[09/09 09:12:44     14s] List of unusable buffers:
[09/09 09:12:44     14s] Total number of unusable buffers: 0
[09/09 09:12:44     14s] List of usable inverters: INJI3VX1 INJI3VX0 INJI3VX12 INJI3VX16 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8
[09/09 09:12:44     14s] Total number of usable inverters: 9
[09/09 09:12:44     14s] List of unusable inverters:
[09/09 09:12:44     14s] Total number of unusable inverters: 0
[09/09 09:12:44     14s] List of identified usable delay cells: DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1
[09/09 09:12:44     14s] Total number of identified usable delay cells: 4
[09/09 09:12:44     14s] List of identified unusable delay cells: STEJI3VX1 STEJI3VX2 STEJI3VX3 STEJI3VX4
[09/09 09:12:44     14s] Total number of identified unusable delay cells: 4
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] TimeStamp Deleting Cell Server End ...
[09/09 09:12:44     14s] Compressing special routes for OpenAccess db ...
[09/09 09:12:44     14s] 0 swires and 0 svias were compressed
[09/09 09:12:44     14s] 0 swires and 0 svias were decompressed from small or sparse groups
[09/09 09:12:44     14s] #% End load design ... (date=09/09 09:12:44, total cpu=0:00:01.8, real=0:00:02.0, peak res=1239.4M, current mem=1208.7M)
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:12:44     14s] Severity  ID               Count  Summary                                  
[09/09 09:12:44     14s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[09/09 09:12:44     14s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[09/09 09:12:44     14s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[09/09 09:12:44     14s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[09/09 09:12:44     14s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[09/09 09:12:44     14s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[09/09 09:12:44     14s] WARNING   IMPCTE-290          64  Could not locate cell %s in any library ...
[09/09 09:12:44     14s] *** Message Summary: 78 warning(s), 0 error(s)
[09/09 09:12:44     14s] 
[09/09 09:12:44     14s] <CMD> setDrawView fplan
[09/09 09:12:44     14s] <CMD> encMessage warning 1
[09/09 09:12:44     14s] Un-suppress "**WARN ..." messages.
[09/09 09:12:44     14s] <CMD> encMessage debug 0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:01     14s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:13     14s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[09/09 09:13:13     14s] The ring targets are set to core/block ring wires.
[09/09 09:13:13     14s] addRing command will consider rows while creating rings.
[09/09 09:13:13     14s] addRing command will disallow rings to go over rows.
[09/09 09:13:13     14s] addRing command will ignore shorts while creating rings.
[09/09 09:13:13     14s] <CMD> addRing -nets {gnd3i vdd3i} -type core_rings -follow core -layer {top MET1 bottom MET1 left MET2 right MET2} -width {top 9 bottom 9 left 9 right 9} -spacing {top 0.23 bottom 0.23 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[09/09 09:13:13     14s] -parameterized_via_only is set to 1. ViaGen will generate parameterized vias only, which means the DEF syntax of generated vias is with +VIARULE.
[09/09 09:13:13     14s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[09/09 09:13:13     14s] 
[09/09 09:13:13     14s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1453.2M)
[09/09 09:13:13     14s] Ring generation is complete.
[09/09 09:13:13     14s] vias are now being generated.
[09/09 09:13:13     14s] addRing created 8 wires.
[09/09 09:13:13     14s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[09/09 09:13:13     14s] +--------+----------------+----------------+
[09/09 09:13:13     14s] |  Layer |     Created    |     Deleted    |
[09/09 09:13:13     14s] +--------+----------------+----------------+
[09/09 09:13:13     14s] |  MET1  |        4       |       NA       |
[09/09 09:13:13     14s] |  VIA1  |        8       |        0       |
[09/09 09:13:13     14s] |  MET2  |        4       |       NA       |
[09/09 09:13:13     14s] +--------+----------------+----------------+
[09/09 09:13:13     14s] 'setViaGenMode -parameterized_via_only true' is set by default for this OA design. 
[09/09 09:13:13     14s] setViaGenMode -parameterized_via_only is reset to default value: true.
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingOffset 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingThreshold 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingJogDistance 1.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeRingLayers {}
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeWidth 10.0
[09/09 09:13:24     15s] <CMD> set sprCreateIeStripeThreshold 1.0
[09/09 09:13:52     15s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length stripe_width -stacked_via_top_layer METTPL -stacked_via_bottom_layer MET1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring } -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape   }
[09/09 09:13:52     15s] addStripe will allow jog to connect padcore ring and block ring.
[09/09 09:13:52     15s] 
[09/09 09:13:52     15s] Stripes will stop at the boundary of the specified area.
[09/09 09:13:52     15s] When breaking rings, the power planner will consider the existence of blocks.
[09/09 09:13:52     15s] Stripes will not extend to closest target.
[09/09 09:13:52     15s] The power planner will set stripe antenna targets to none (no trimming allowed).
[09/09 09:13:52     15s] Stripes will not be created over regions without power planning wires.
[09/09 09:13:52     15s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[09/09 09:13:52     15s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[09/09 09:13:52     15s] Offset for stripe breaking is set to 0.
[09/09 09:13:52     15s] <CMD> addStripe -nets {gnd3i vdd3i} -layer MET2 -direction vertical -width 4 -spacing 0.28 -number_of_sets 3 -start_from left -start_offset 75 -stop_offset 75 -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit METTPL -padcore_ring_bottom_layer_limit MET1 -block_ring_top_layer_limit METTPL -block_ring_bottom_layer_limit MET1 -use_wire_group 0 -snap_wire_center_to_grid None
[09/09 09:13:52     15s] setAddStripeMode -compress_pg ture is set by default for compressed DB.
[09/09 09:13:52     15s] setAddStripeMode -use_fgc 1 is set by default for setAddStripeMode -compress_pg true.
[09/09 09:13:52     15s] setAddStripeMode -use_exact_spacing true is set by default via -use_fgc true for setAddStripeMode -compress_pg true.
[09/09 09:13:52     15s] 
[09/09 09:13:52     15s] Initialize fgc environment(mem: 1457.9M) ... #create default rule from bind_ndr_rule rule=0x7fdf4a0ed5b0 0x7fdf34bc6ff0
[09/09 09:13:52     15s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:13:52     15s]  done(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1456.9M)
[09/09 09:13:52     15s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1456.9M)
[09/09 09:13:52     15s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1456.9M)
[09/09 09:13:52     15s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1456.9M)
[09/09 09:13:52     15s] Starting stripe generation ...
[09/09 09:13:52     15s] Non-Default Mode Option Settings :
[09/09 09:13:52     15s]   -use_exact_spacing  1
[09/09 09:13:52     15s] Stripe generation is complete.
[09/09 09:13:52     15s] vias are now being generated.
[09/09 09:13:52     15s] addStripe created 6 wires.
[09/09 09:13:52     15s] ViaGen created 12 vias, deleted 0 via to avoid violation.
[09/09 09:13:52     15s] +--------+----------------+----------------+
[09/09 09:13:52     15s] |  Layer |     Created    |     Deleted    |
[09/09 09:13:52     15s] +--------+----------------+----------------+
[09/09 09:13:52     15s] |  VIA1  |       12       |        0       |
[09/09 09:13:52     15s] |  MET2  |        6       |       NA       |
[09/09 09:13:52     15s] +--------+----------------+----------------+
[09/09 09:13:52     15s] setAddStripeMode -compress_pg is reset to default value: false.
[09/09 09:13:52     15s] setAddStripeMode -use_exact_spacing is reset to default value: false.
[09/09 09:13:52     15s] setAddStripeMode -use_fgc is reset to default value: false.
[09/09 09:14:29     16s] <CMD> setSrouteMode -viaConnectToShape { stripe }
[09/09 09:14:29     16s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { MET1(1) METTPL(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { MET1(1) METTPL(6) } -nets { gnd3i vdd3i } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { MET1(1) METTPL(6) }
[09/09 09:14:29     16s] setSrouteMode -compress_pg ture is set by default for compressed DB.
[09/09 09:14:29     16s] *** Begin SPECIAL ROUTE on Mon Sep  9 09:14:29 2024 ***
[09/09 09:14:29     16s] SPECIAL ROUTE ran on directory: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:14:29     16s] SPECIAL ROUTE ran on machine: phoenix (Linux 3.10.0-1160.105.1.el7.x86_64 x86_64 3.60Ghz)
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s] Begin option processing ...
[09/09 09:14:29     16s] srouteConnectPowerBump set to false
[09/09 09:14:29     16s] routeSelectNet set to "gnd3i vdd3i"
[09/09 09:14:29     16s] routeSpecial set to true
[09/09 09:14:29     16s] srouteBlockPin set to "useLef"
[09/09 09:14:29     16s] srouteBottomLayerLimit set to 1
[09/09 09:14:29     16s] srouteBottomTargetLayerLimit set to 1
[09/09 09:14:29     16s] srouteConnectConverterPin set to false
[09/09 09:14:29     16s] srouteCrossoverViaBottomLayer set to 1
[09/09 09:14:29     16s] srouteCrossoverViaTopLayer set to 6
[09/09 09:14:29     16s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[09/09 09:14:29     16s] srouteFollowCorePinEnd set to 3
[09/09 09:14:29     16s] srouteJogControl set to "preferWithChanges differentLayer"
[09/09 09:14:29     16s] srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
[09/09 09:14:29     16s] sroutePadPinAllPorts set to true
[09/09 09:14:29     16s] sroutePreserveExistingRoutes set to true
[09/09 09:14:29     16s] srouteRoutePowerBarPortOnBothDir set to true
[09/09 09:14:29     16s] srouteStopBlockPin set to "nearestTarget"
[09/09 09:14:29     16s] srouteTopLayerLimit set to 6
[09/09 09:14:29     16s] srouteTopTargetLayerLimit set to 6
[09/09 09:14:29     16s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2890.00 megs.
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s] Reading DB technology information...
[09/09 09:14:29     16s] Finished reading DB technology information.
[09/09 09:14:29     16s] Reading floorplan and netlist information...
[09/09 09:14:29     16s] Finished reading floorplan and netlist information.
[09/09 09:14:29     16s] Read in 13 layers, 6 routing layers, 1 overlap layer
[09/09 09:14:29     16s] Read in 1 nondefault rule, 0 used
[09/09 09:14:29     16s] Read in 303 macros, 56 used
[09/09 09:14:29     16s] Read in 51 components
[09/09 09:14:29     16s]   51 core components: 51 unplaced, 0 placed, 0 fixed
[09/09 09:14:29     16s] Read in 80 logical pins
[09/09 09:14:29     16s] Read in 80 nets
[09/09 09:14:29     16s] Read in 2 special nets, 2 routed
[09/09 09:14:29     16s] Read in 102 terminals
[09/09 09:14:29     16s] 2 nets selected.
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s] Begin power routing ...
[09/09 09:14:29     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 09:14:29     16s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 09:14:29     16s] Type 'man IMPSR-1256' for more detail.
[09/09 09:14:29     16s] Cannot find any AREAIO class pad pin of net vdd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 09:14:29     16s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd3i net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[09/09 09:14:29     16s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd3i net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[09/09 09:14:29     16s] Type 'man IMPSR-1256' for more detail.
[09/09 09:14:29     16s] Cannot find any AREAIO class pad pin of net gnd3i. Check net list, or change port class in the technology file, or change option to include pin in given range.
[09/09 09:14:29     16s] CPU time for vdd3i FollowPin 0 seconds
[09/09 09:14:29     16s] CPU time for gnd3i FollowPin 0 seconds
[09/09 09:14:29     16s]   Number of IO ports routed: 0
[09/09 09:14:29     16s]   Number of Block ports routed: 0
[09/09 09:14:29     16s]   Number of Stripe ports routed: 0
[09/09 09:14:29     16s]   Number of Core ports routed: 90
[09/09 09:14:29     16s]   Number of Pad ports routed: 0
[09/09 09:14:29     16s]   Number of Power Bump ports routed: 0
[09/09 09:14:29     16s]   Number of Followpin connections: 45
[09/09 09:14:29     16s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2896.00 megs.
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s] 
[09/09 09:14:29     16s]  Begin updating DB with routing results ...
[09/09 09:14:29     16s]  Updating DB with 0 via definition ...
[09/09 09:14:29     16s] setSrouteMode -compress_pg is reset to default value: false.
[09/09 09:14:29     16s] sroute created 135 wires.
[09/09 09:14:29     16s] ViaGen created 225 vias, deleted 0 via to avoid violation.
[09/09 09:14:29     16s] +--------+----------------+----------------+
[09/09 09:14:29     16s] |  Layer |     Created    |     Deleted    |
[09/09 09:14:29     16s] +--------+----------------+----------------+
[09/09 09:14:29     16s] |  MET1  |       135      |       NA       |
[09/09 09:14:29     16s] |  VIA1  |       225      |        0       |
[09/09 09:14:29     16s] +--------+----------------+----------------+
[09/09 09:14:34     16s] <CMD> zoomBox -18.00200 -86.98100 407.68500 294.10000
[09/09 09:14:35     16s] <CMD> zoomBox -10.51400 -57.94500 297.04500 217.38600
[09/09 09:14:36     16s] <CMD> zoomBox -8.12700 -46.30700 253.29800 187.72400
[09/09 09:14:37     16s] <CMD> zoomBox -6.09900 -36.41500 216.11300 162.51200
[09/09 09:14:37     16s] <CMD> zoomBox -4.37400 -28.00700 184.50600 141.08100
[09/09 09:14:37     16s] <CMD> zoomBox -2.90800 -20.86000 157.64000 122.86500
[09/09 09:14:38     16s] <CMD> zoomBox -1.66200 -14.78500 134.80400 107.38100
[09/09 09:14:38     16s] <CMD> zoomBox -0.60300 -9.62100 115.39300 94.22000
[09/09 09:14:38     16s] <CMD> zoomBox 0.29700 -5.23200 98.89400 83.03300
[09/09 09:14:39     16s] <CMD> zoomBox 1.71200 1.66900 72.94900 65.44100
[09/09 09:14:40     16s] <CMD> zoomBox 2.73400 4.37800 63.28600 58.58500
[09/09 09:14:41     16s] <CMD> zoomBox 1.71100 1.66900 72.94900 65.44200
[09/09 09:14:41     16s] <CMD> zoomBox 0.50700 -1.52000 84.31700 73.50800
[09/09 09:14:41     16s] <CMD> zoomBox -0.90900 -5.27000 97.69100 82.99800
[09/09 09:14:41     16s] <CMD> zoomBox -2.57500 -9.68200 113.42500 94.16300
[09/09 09:14:43     16s] <CMD> zoomBox 13.49700 -4.88700 112.09700 83.38100
[09/09 09:14:43     16s] <CMD> zoomBox 27.15800 -0.83100 110.96800 74.19700
[09/09 09:14:43     16s] <CMD> zoomBox 48.59900 5.49000 109.15100 59.69700
[09/09 09:14:44     16s] <CMD> zoomBox 69.66700 11.38400 106.85400 44.67400
[09/09 09:14:45     16s] <CMD> zoomBox 74.69700 12.78300 106.30600 41.08000
[09/09 09:14:46     16s] <CMD> zoomBox 69.66600 11.38300 106.85400 44.67400
[09/09 09:14:46     16s] <CMD> zoomBox 63.74900 9.73600 107.49900 48.90200
[09/09 09:14:46     16s] <CMD> zoomBox 56.78600 7.79800 108.25800 53.87600
[09/09 09:14:55     16s] <CMD> getMultiCpuUsage -localCpu
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:14:55     16s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:14:57     16s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:14:57     16s] <CMD> verify_drc
[09/09 09:14:57     16s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:14:57     16s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:14:57     16s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:14:57     16s]  *** Starting Verify DRC (MEM: 1471.5) ***
[09/09 09:14:57     16s] 
[09/09 09:14:57     16s]   VERIFY DRC ...... Starting Verification
[09/09 09:14:57     16s]   VERIFY DRC ...... Initializing
[09/09 09:14:57     16s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:14:57     16s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:14:57     16s]   VERIFY DRC ...... Using new threading
[09/09 09:14:57     16s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:14:57     16s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:14:57     16s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:14:57     16s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:14:57     16s] 
[09/09 09:14:57     16s]   Verification Complete : 0 Viols.
[09/09 09:14:57     16s] 
[09/09 09:14:57     16s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[09/09 09:14:57     16s] 
[09/09 09:14:57     16s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:15:03     16s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:15:03     16s] <CMD> verify_drc
[09/09 09:15:03     16s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:15:03     16s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:15:03     16s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:15:03     16s]  *** Starting Verify DRC (MEM: 1727.5) ***
[09/09 09:15:03     16s] 
[09/09 09:15:03     16s]   VERIFY DRC ...... Starting Verification
[09/09 09:15:03     16s]   VERIFY DRC ...... Initializing
[09/09 09:15:03     16s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:15:03     16s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:15:03     16s]   VERIFY DRC ...... Using new threading
[09/09 09:15:03     16s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:15:03     16s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:15:03     16s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:15:03     16s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:15:03     16s] 
[09/09 09:15:03     16s]   Verification Complete : 0 Viols.
[09/09 09:15:03     16s] 
[09/09 09:15:03     16s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[09/09 09:15:03     16s] 
[09/09 09:15:03     16s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:15:37     17s] <CMD> saveDesign aska_dig_ld_fp_pw
[09/09 09:15:37     17s] #% Begin save design ... (date=09/09 09:15:37, mem=1270.6M)
[09/09 09:15:37     17s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw'.
[09/09 09:15:38     17s] ----- oaOut ---------------------------
[09/09 09:15:38     17s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw
[09/09 09:15:38     17s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:15:38     17s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:15:38     17s] Signal Routes: Created 0 routes.
[09/09 09:15:38     17s] Created 1187 insts; 2374 instTerms; 1252 nets; 0 routes.
[09/09 09:15:38     17s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:15:38     17s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:15:38     17s] TIMER: oaOut total process: 0h 0m  0.06s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:15:38     17s] % Begin Save ccopt configuration ... (date=09/09 09:15:38, mem=1268.9M)
[09/09 09:15:38     17s] % End Save ccopt configuration ... (date=09/09 09:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.0M, current mem=1270.0M)
[09/09 09:15:38     17s] % Begin Save AAE data ... (date=09/09 09:15:38, mem=1270.1M)
[09/09 09:15:38     17s] Saving AAE Data ...
[09/09 09:15:38     17s] % End Save AAE data ... (date=09/09 09:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1270.1M, current mem=1270.1M)
[09/09 09:15:38     17s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw/inn_data/gui.pref.tcl ...
[09/09 09:15:38     17s] Saving mode setting ...
[09/09 09:15:38     17s] Saving global file ...
[09/09 09:15:38     17s] Saving thumbnail file...
[09/09 09:15:38     17s] % Begin Save power constraints data ... (date=09/09 09:15:38, mem=1283.4M)
[09/09 09:15:38     17s] % End Save power constraints data ... (date=09/09 09:15:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1283.5M, current mem=1283.5M)
[09/09 09:15:38     17s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:15:38     17s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw/inn_data/aska_dig.prop
[09/09 09:15:38     17s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1576.5M) ***
[09/09 09:15:38     17s] #% End save design ... (date=09/09 09:15:38, total cpu=0:00:00.4, real=0:00:01.0, peak res=1313.8M, current mem=1302.9M)
[09/09 09:15:38     17s] 
[09/09 09:15:38     17s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:15:38     17s] Severity  ID               Count  Summary                                  
[09/09 09:15:38     17s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:15:38     17s] *** Message Summary: 1 warning(s), 0 error(s)
[09/09 09:15:38     17s] 
[09/09 09:15:44     18s] <CMD> zoomBox 53.23700 2.29800 113.79300 56.50900
[09/09 09:15:44     18s] <CMD> zoomBox 49.06100 -4.17200 120.30400 59.60600
[09/09 09:15:45     18s] <CMD> zoomBox 44.14800 -11.37700 127.96400 63.65600
[09/09 09:15:46     18s] <CMD> fit
[09/09 09:22:05     26s] <CMD> set ptngSprNoRefreshPins 1
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin clk -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin reset_l -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin porborn -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin SPI_CS -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin SPI_Clk -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin SPI_MOSI -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin {IC_addr[0]} -status unplaced -silent
[09/09 09:22:05     26s] <CMD> setPtnPinStatus -cell aska_dig -pin {IC_addr[1]} -status unplaced -silent
[09/09 09:22:05     26s] <CMD> set ptngSprNoRefreshPins 0
[09/09 09:22:05     26s] <CMD_INTERNAL> ptnSprRefreshPinsAndBlockages
[09/09 09:22:14     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:22:14     26s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:22:14     26s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 1 -spreadType center -spacing 1.0 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[09/09 09:22:14     26s] Selected [8] pin for spreading. Could not spread (8 out of 8) pins, either because space provided for spreading pins are less than required or because of constraints on the selected pins or because of some blockage (pin blockage, routing blockage, power stripes etc.) on the selected region.
[09/09 09:22:14     26s] 
[09/09 09:22:14     26s] Following pins are not spread:
[09/09 09:22:14     26s]   clk
[09/09 09:22:14     26s]   reset_l
[09/09 09:22:14     26s]   porborn
[09/09 09:22:14     26s]   SPI_CS
[09/09 09:22:14     26s]   SPI_Clk
[09/09 09:22:14     26s]   SPI_MOSI
[09/09 09:22:14     26s]   IC_addr[0]
[09/09 09:22:14     26s]   IC_addr[1]
[09/09 09:22:14     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1582.7M).
[09/09 09:22:21     26s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:22:28     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:22:28     26s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:22:28     26s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 1.0 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[09/09 09:22:28     26s] Successfully spread [8] pins.
[09/09 09:22:28     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1584.7M).
[09/09 09:22:28     26s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:22:33     26s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:22:33     26s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:22:33     26s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 8 -pin {clk reset_l porborn SPI_CS SPI_Clk SPI_MOSI {IC_addr[0]} {IC_addr[1]}}
[09/09 09:22:33     26s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:22:33     26s] Successfully spread [8] pins.
[09/09 09:22:33     26s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1580.7M).
[09/09 09:22:33     26s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:24:02     27s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:24:02     27s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:24:02     27s] <CMD> editPin -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Bottom -layer 3 -spreadType center -spacing 4.5 -pin {enable pulse_active {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]}}
[09/09 09:24:02     27s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:24:02     27s] Successfully spread [72] pins.
[09/09 09:24:02     27s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1580.8M).
[09/09 09:24:02     27s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:24:13     27s] <CMD> zoomBox -10.61600 -90.47900 415.07000 290.60100
[09/09 09:24:13     27s] <CMD> zoomBox 6.77200 -64.64100 314.33100 210.69000
[09/09 09:24:13     27s] <CMD> zoomBox 12.85900 -55.39100 274.28500 178.64100
[09/09 09:24:14     27s] <CMD> zoomBox 31.61200 -30.78800 168.07800 91.37800
[09/09 09:24:15     27s] <CMD> zoomBox 38.35600 -18.45900 122.16400 56.56700
[09/09 09:24:15     27s] <CMD> zoomBox 39.95000 -15.80800 111.18700 47.96400
[09/09 09:24:15     27s] <CMD> zoomBox 43.57600 -9.94100 87.32500 29.22400
[09/09 09:24:16     27s] <CMD> zoomBox 46.49500 -5.45300 69.33500 14.99400
[09/09 09:24:17     27s] <CMD> zoomBox 47.72700 -3.53900 61.75400 9.01800
[09/09 09:24:17     27s] <CMD> zoomBox 48.02100 -3.07900 59.94400 7.59500
[09/09 09:24:17     27s] <CMD> zoomBox 48.48200 -2.34100 57.09700 5.37100
[09/09 09:24:17     27s] <CMD> zoomBox 48.65400 -2.04600 55.97700 4.51000
[09/09 09:24:18     27s] <CMD> zoomBox 48.92400 -1.58100 54.21600 3.15600
[09/09 09:24:18     27s] <CMD> zoomBox 49.03000 -1.40000 53.52800 2.62700
[09/09 09:24:19     27s] <CMD> zoomBox 49.19500 -1.11500 52.44600 1.79500
[09/09 09:24:28     27s] <CMD> zoomBox 48.79800 -1.80400 55.02600 3.77100
[09/09 09:24:28     27s] <CMD> zoomBox 47.38400 -2.65100 57.52600 6.42800
[09/09 09:24:29     28s] <CMD> zoomBox 44.01600 -4.63100 63.44700 12.76400
[09/09 09:24:30     28s] <CMD> zoomBox 40.59600 -6.21900 67.49100 17.85800
[09/09 09:24:30     28s] <CMD> zoomBox 32.81200 -9.78300 76.60700 29.42300
[09/09 09:24:31     28s] <CMD> zoomBox 14.34300 -18.24100 98.24100 56.86600
[09/09 09:24:31     28s] <CMD> zoomBox -22.68200 -33.52400 138.04300 110.35900
[09/09 09:24:32     28s] <CMD> zoomBox -71.93500 -53.51300 189.77800 180.77600
[09/09 09:24:33     28s] <CMD> zoomBox -95.05800 -62.65400 212.84000 212.98000
[09/09 09:24:34     28s] <CMD> zoomBox -122.26100 -73.40900 239.97200 250.86700
[09/09 09:24:34     28s] <CMD> zoomBox -154.26400 -86.06100 271.89200 295.44000
[09/09 09:24:34     28s] <CMD> zoomBox -191.91600 -100.94600 309.44500 347.87900
[09/09 09:24:35     28s] <CMD> zoomBox -236.21200 -118.45800 353.62500 409.57200
[09/09 09:24:36     28s] <CMD> zoomBox -166.16400 -60.77100 335.19700 388.05400
[09/09 09:24:36     28s] <CMD> zoomBox -106.04000 -13.68300 320.11700 367.81800
[09/09 09:24:36     28s] <CMD> zoomBox -54.76900 25.10000 307.46500 349.37700
[09/09 09:24:36     28s] <CMD> zoomBox -11.18900 58.06700 296.71000 333.70200
[09/09 09:24:37     28s] <CMD> zoomBox 105.68200 147.63100 266.40800 291.51500
[09/09 09:24:37     28s] <CMD> zoomBox 145.84300 182.73200 244.54900 271.09500
[09/09 09:24:38     28s] <CMD> zoomBox 155.40000 191.08300 239.30100 266.19200
[09/09 09:24:38     28s] <CMD> zoomBox 174.91900 209.58300 226.44600 255.71100
[09/09 09:24:39     28s] <CMD> zoomBox 185.41300 220.33000 217.05700 248.65800
[09/09 09:24:40     28s] <CMD> zoomBox 190.04800 227.34500 209.48200 244.74300
[09/09 09:24:40     28s] <CMD> zoomBox 191.13000 228.94800 207.64900 243.73600
[09/09 09:24:40     28s] <CMD> zoomBox 193.49000 232.27600 203.63500 241.35800
[09/09 09:24:41     28s] <CMD> zoomBox 195.01400 234.35700 201.24500 239.93500
[09/09 09:24:41     28s] <CMD> zoomBox 195.37800 234.85400 200.67400 239.59500
[09/09 09:24:43     28s] <CMD> zoomBox 191.98200 230.39400 206.02700 242.96700
[09/09 09:24:49     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:24:49     28s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:24:49     28s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing -5.04 -pin {enable pulse_active {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]}}
[09/09 09:24:49     28s] **ERROR: (IMPPTN-1668):	Specifying negative spacing value to spread the pins along the partition fence in anti-clockwise direction is obsolete. Use [-spreadDirection counterclockwise] option to specify the spreading direction.
<CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:24:57     28s] <CMD> getPinAssignMode -pinEditInBatch -quiet
[09/09 09:24:57     28s] <CMD> setPinAssignMode -pinEditInBatch true
[09/09 09:24:57     28s] <CMD> editPin -pinWidth 0.28 -pinDepth 0.725 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 5.0 -pin {enable pulse_active {DAC[0]} {DAC[1]} {DAC[2]} {DAC[3]} {DAC[4]} {DAC[5]} {down_switches[0]} {down_switches[1]} {down_switches[2]} {down_switches[3]} {down_switches[4]} {down_switches[5]} {down_switches[6]} {down_switches[7]} {down_switches[8]} {down_switches[9]} {down_switches[10]} {down_switches[11]} {down_switches[12]} {down_switches[13]} {down_switches[14]} {down_switches[15]} {down_switches[16]} {down_switches[17]} {down_switches[18]} {down_switches[19]} {down_switches[20]} {down_switches[21]} {down_switches[22]} {down_switches[23]} {down_switches[24]} {down_switches[25]} {down_switches[26]} {down_switches[27]} {down_switches[28]} {down_switches[29]} {down_switches[30]} {down_switches[31]} {up_switches[0]} {up_switches[1]} {up_switches[2]} {up_switches[3]} {up_switches[4]} {up_switches[5]} {up_switches[6]} {up_switches[7]} {up_switches[8]} {up_switches[9]} {up_switches[10]} {up_switches[11]} {up_switches[12]} {up_switches[13]} {up_switches[14]} {up_switches[15]} {up_switches[16]} {up_switches[17]} {up_switches[18]} {up_switches[19]} {up_switches[20]} {up_switches[21]} {up_switches[22]} {up_switches[23]} {up_switches[24]} {up_switches[25]} {up_switches[26]} {up_switches[27]} {up_switches[28]} {up_switches[29]} {up_switches[30]} {up_switches[31]}}
[09/09 09:24:57     28s] ### import design signature (5): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:24:57     28s] Successfully spread [72] pins.
[09/09 09:24:57     28s] editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1580.9M).
[09/09 09:24:57     28s] <CMD> setPinAssignMode -pinEditInBatch false
[09/09 09:24:59     28s] <CMD> zoomBox 186.99100 229.31800 206.43200 246.72200
[09/09 09:24:59     28s] <CMD> zoomBox 183.95000 228.67400 206.82300 249.15000
[09/09 09:25:00     28s] <CMD> fit
[09/09 09:25:02     29s] <CMD> zoomBox -12.65700 -91.35400 413.03000 289.72700
[09/09 09:25:02     29s] <CMD> zoomBox -3.73600 -79.21100 358.09800 244.70800
[09/09 09:25:02     29s] <CMD> zoomBox 3.84700 -68.81900 311.40600 206.51200
[09/09 09:25:03     29s] <CMD> zoomBox 15.77200 -50.82200 237.98300 148.10400
[09/09 09:25:03     29s] <CMD> zoomBox 24.38700 -37.82000 184.93500 105.90500
[09/09 09:25:04     29s] <CMD> zoomBox 33.82000 -23.48000 132.41700 64.78500
[09/09 09:25:04     29s] <CMD> zoomBox 40.64600 -12.69000 92.11600 33.38700
[09/09 09:25:05     29s] <CMD> zoomBox 42.49300 -8.93900 79.68100 24.35200
[09/09 09:25:05     29s] <CMD> zoomBox 43.21400 -7.48900 74.82400 20.80900
[09/09 09:25:06     29s] <CMD> zoomBox 44.99900 -4.65200 64.41300 12.72800
[09/09 09:25:07     29s] <CMD> zoomBox 46.40200 -2.45600 56.53700 6.61700
[09/09 09:25:07     29s] <CMD> zoomBox 46.62600 -2.08200 55.24100 5.63000
[09/09 09:25:09     29s] <CMD> zoomBox 46.81700 -1.77600 54.13900 4.77900
[09/09 09:25:09     29s] <CMD> zoomBox 46.97900 -1.51600 53.20300 4.05600
[09/09 09:25:09     29s] <CMD> zoomBox 47.11700 -1.29500 52.40700 3.44100
[09/09 09:25:10     29s] <CMD> zoomBox 47.23400 -1.10800 51.73100 2.91800
[09/09 09:25:11     29s] <CMD> zoomBox 47.33200 -0.92500 51.15500 2.49700
[09/09 09:25:11     29s] <CMD> zoomBox 47.41600 -0.77000 50.66500 2.13900
[09/09 09:25:11     29s] <CMD> zoomBox 47.48600 -0.63800 50.24900 1.83500
[09/09 09:25:13     29s] <CMD> zoomBox 47.33100 -0.92600 51.15500 2.49700
[09/09 09:25:14     29s] <CMD> zoomBox 46.97800 -1.58000 53.20700 3.99600
[09/09 09:25:14     29s] <CMD> zoomBox 46.81000 -1.87600 54.13800 4.68400
[09/09 09:25:16     29s] <CMD> zoomBox 47.75300 -1.56000 53.98200 4.01600
[09/09 09:25:16     29s] <CMD> zoomBox 48.55400 -1.29200 53.84900 3.44800
[09/09 09:25:16     29s] <CMD> zoomBox 49.23500 -1.06400 53.73600 2.96500
[09/09 09:25:16     29s] <CMD> zoomBox 49.81400 -0.87100 53.64000 2.55400
[09/09 09:25:16     29s] <CMD> zoomBox 50.30600 -0.70600 53.55800 2.20500
[09/09 09:25:17     29s] <CMD> zoomBox 50.72400 -0.56700 53.48900 1.90800
[09/09 09:25:17     29s] <CMD> zoomBox 51.07700 -0.44800 53.42700 1.65600
[09/09 09:25:17     29s] <CMD> zoomBox 51.37700 -0.34700 53.37500 1.44200
[09/09 09:25:19     29s] <CMD> zoomBox 51.07700 -0.44800 53.42700 1.65600
[09/09 09:25:19     29s] <CMD> zoomBox 50.30900 -0.70700 53.56200 2.20500
[09/09 09:25:19     29s] <CMD> zoomBox 49.24400 -1.06600 53.74700 2.96500
[09/09 09:25:20     29s] <CMD> zoomBox 45.73500 -2.20800 54.36100 5.51400
[09/09 09:25:22     29s] <CMD> panPage 1 0
[09/09 09:25:23     29s] <CMD> panPage 1 0
[09/09 09:25:24     29s] <CMD> panPage 1 0
[09/09 09:25:25     29s] <CMD> zoomBox 54.15000 -1.83300 61.48200 4.73100
[09/09 09:25:26     29s] <CMD> zoomBox 55.22300 -1.26300 60.52200 3.48100
[09/09 09:25:26     29s] <CMD> zoomBox 55.99900 -0.85000 59.82800 2.57800
[09/09 09:25:26     29s] <CMD> zoomBox 56.77800 -0.43600 59.13000 1.67000
[09/09 09:25:28     29s] <CMD> zoomBox 56.96300 -0.32300 58.96300 1.46700
[09/09 09:25:28     29s] <CMD> zoomBox 57.12100 -0.22700 58.82100 1.29500
[09/09 09:25:29     29s] <CMD> zoomBox 57.25600 -0.14600 58.70100 1.14800
[09/09 09:25:29     29s] <CMD> zoomBox 57.37000 -0.07600 58.59900 1.02400
[09/09 09:25:29     29s] <CMD> zoomBox 57.46700 -0.01700 58.51200 0.91800
[09/09 09:25:30     29s] <CMD> zoomBox 57.55000 0.03300 58.43800 0.82800
[09/09 09:25:30     29s] <CMD> zoomBox 57.62000 0.07600 58.37500 0.75200
[09/09 09:25:30     29s] <CMD> zoomBox 57.11900 -0.22800 58.82300 1.29700
[09/09 09:25:31     29s] <CMD> zoomBox 56.96000 -0.32500 58.96500 1.47000
[09/09 09:25:31     30s] <CMD> zoomBox 56.29400 -0.73100 59.56000 2.19300
[09/09 09:25:31     30s] <CMD> zoomBox 55.98900 -0.91600 59.83200 2.52400
[09/09 09:25:32     30s] <CMD> zoomBox 54.71400 -1.69200 60.97200 3.91000
[09/09 09:25:32     30s] <CMD> zoomBox 54.13100 -2.04700 61.49300 4.54400
[09/09 09:25:32     30s] <CMD> zoomBox 51.68300 -3.48000 63.67300 7.25400
[09/09 09:25:34     30s] <CMD> zoomBox 53.33900 -2.91500 63.53100 6.20900
[09/09 09:25:34     30s] <CMD> zoomBox 54.75300 -2.43400 63.41600 5.32100
[09/09 09:25:35     30s] <CMD> zoomBox 55.96000 -2.02700 63.32400 4.56500
[09/09 09:25:39     30s] <CMD> zoomBox 54.75200 -2.43400 63.41600 5.32200
[09/09 09:25:39     30s] <CMD> zoomBox 53.33200 -2.91300 63.52500 6.21200
[09/09 09:25:40     30s] <CMD> zoomBox 51.66100 -3.47600 63.65300 7.25900
[09/09 09:25:40     30s] <CMD> zoomBox 49.69500 -4.13900 63.80400 8.49200
[09/09 09:26:41     30s] <CMD> fit
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:26:51     30s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:26:53     30s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:26:53     30s] <CMD> verify_drc
[09/09 09:26:53     30s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:26:53     30s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:26:53     30s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:26:53     30s]  *** Starting Verify DRC (MEM: 1587.1) ***
[09/09 09:26:53     30s] 
[09/09 09:26:53     30s] ### import design signature (6): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:26:53     30s]   VERIFY DRC ...... Starting Verification
[09/09 09:26:53     30s]   VERIFY DRC ...... Initializing
[09/09 09:26:53     30s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:26:53     30s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:26:53     30s]   VERIFY DRC ...... Using new threading
[09/09 09:26:53     30s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:26:53     30s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:26:53     30s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:26:53     30s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:26:53     30s] 
[09/09 09:26:53     30s]   Verification Complete : 0 Viols.
[09/09 09:26:53     30s] 
[09/09 09:26:53     30s]  *** End Verify DRC (CPU: 0:00:00.0  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[09/09 09:26:53     30s] 
[09/09 09:26:53     30s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:27:14     31s] <CMD> saveDesign aska_dig_ld_fp_pw_pin
[09/09 09:27:14     31s] #% Begin save design ... (date=09/09 09:27:14, mem=1348.2M)
[09/09 09:27:14     31s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin'.
[09/09 09:27:14     31s] ----- oaOut ---------------------------
[09/09 09:27:14     31s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pin
[09/09 09:27:14     31s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:27:14     31s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:27:14     31s] Signal Routes: Created 0 routes.
[09/09 09:27:14     31s] Created 1187 insts; 2374 instTerms; 1252 nets; 0 routes.
[09/09 09:27:14     31s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:27:14     31s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:27:14     31s] TIMER: oaOut total process: 0h 0m  0.07s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:27:14     31s] % Begin Save ccopt configuration ... (date=09/09 09:27:14, mem=1348.4M)
[09/09 09:27:14     31s] % End Save ccopt configuration ... (date=09/09 09:27:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.7M, current mem=1348.7M)
[09/09 09:27:14     31s] % Begin Save AAE data ... (date=09/09 09:27:14, mem=1348.7M)
[09/09 09:27:14     31s] Saving AAE Data ...
[09/09 09:27:14     31s] % End Save AAE data ... (date=09/09 09:27:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1348.7M, current mem=1348.7M)
[09/09 09:27:14     31s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin/inn_data/gui.pref.tcl ...
[09/09 09:27:14     31s] Saving mode setting ...
[09/09 09:27:14     31s] Saving global file ...
[09/09 09:27:14     31s] Saving thumbnail file...
[09/09 09:27:14     31s] % Begin Save power constraints data ... (date=09/09 09:27:14, mem=1349.2M)
[09/09 09:27:14     31s] % End Save power constraints data ... (date=09/09 09:27:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1349.2M, current mem=1349.2M)
[09/09 09:27:15     31s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:27:15     31s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin/inn_data/aska_dig.prop
[09/09 09:27:15     31s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=1594.8M) ***
[09/09 09:27:15     31s] #% End save design ... (date=09/09 09:27:15, total cpu=0:00:00.4, real=0:00:01.0, peak res=1380.0M, current mem=1346.5M)
[09/09 09:27:15     32s] 
[09/09 09:27:15     32s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:27:15     32s] Severity  ID               Count  Summary                                  
[09/09 09:27:15     32s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:27:15     32s] *** Message Summary: 1 warning(s), 0 error(s)
[09/09 09:27:15     32s] 
[09/09 09:28:34     33s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:28:34     33s] <CMD> timeDesign -prePlace -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_prePlace -outDir timingReports
[09/09 09:28:34     33s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:33.2/0:16:30.7 (0.0), mem = 1599.9M
[09/09 09:28:34     33s] Setting timing_disable_library_data_to_data_checks to 'true'.
[09/09 09:28:34     33s] Setting timing_disable_user_data_to_data_checks to 'true'.
[09/09 09:28:34     33s] Set Using Default Delay Limit as 101.
[09/09 09:28:34     33s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 09:28:34     33s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[09/09 09:28:34     33s] Set Default Net Delay as 0 ps.
[09/09 09:28:34     33s] Set Default Net Load as 0 pF. 
[09/09 09:28:34     33s] Set Default Input Pin Transition as 1 ps.
[09/09 09:28:34     33s] Effort level <high> specified for reg2reg path_group
[09/09 09:28:34     33s] All LLGs are deleted
[09/09 09:28:34     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1620.7M, EPOCH TIME: 1725888514.228759
[09/09 09:28:34     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1620.7M, EPOCH TIME: 1725888514.228869
[09/09 09:28:34     33s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1620.7M, EPOCH TIME: 1725888514.229076
[09/09 09:28:34     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1620.7M, EPOCH TIME: 1725888514.229240
[09/09 09:28:34     33s] Max number of tech site patterns supported in site array is 256.
[09/09 09:28:34     33s] Core basic site is core_ji3v
[09/09 09:28:34     33s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1620.7M, EPOCH TIME: 1725888514.238358
[09/09 09:28:34     33s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Create thread pool 0x7fdf4a277480.
[09/09 09:28:34     33s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:28:34     33s] After signature check, allow fast init is false, keep pre-filter is false.
[09/09 09:28:34     33s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/09 09:28:34     33s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.002, MEM:1748.8M, EPOCH TIME: 1725888514.240782
[09/09 09:28:34     33s] Use non-trimmed site array because memory saving is not enough.
[09/09 09:28:34     33s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:28:34     33s] SiteArray: use 172,032 bytes
[09/09 09:28:34     33s] SiteArray: current memory after site array memory allocation 1748.9M
[09/09 09:28:34     33s] SiteArray: FP blocked sites are writable
[09/09 09:28:34     33s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1748.9M, EPOCH TIME: 1725888514.241379
[09/09 09:28:34     33s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:1748.9M, EPOCH TIME: 1725888514.242088
[09/09 09:28:34     33s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:28:34     33s] Atter site array init, number of instance map data is 0.
[09/09 09:28:34     33s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:1748.9M, EPOCH TIME: 1725888514.242613
[09/09 09:28:34     33s] 
[09/09 09:28:34     33s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:28:34     33s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:1748.9M, EPOCH TIME: 1725888514.243113
[09/09 09:28:34     33s] All LLGs are deleted
[09/09 09:28:34     33s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     33s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1748.9M, EPOCH TIME: 1725888514.243524
[09/09 09:28:34     33s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1748.9M, EPOCH TIME: 1725888514.243581
[09/09 09:28:34     33s] Starting delay calculation for Setup views
[09/09 09:28:34     33s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:28:34     33s] AAE DB initialization (MEM=1748.94 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 09:28:34     33s] #################################################################################
[09/09 09:28:34     33s] # Design Stage: PreRoute
[09/09 09:28:34     33s] # Design Name: aska_dig
[09/09 09:28:34     33s] # Design Mode: 180nm
[09/09 09:28:34     33s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:28:34     33s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:28:34     33s] # Signoff Settings: SI Off 
[09/09 09:28:34     33s] #################################################################################
[09/09 09:28:34     33s] Calculate delays in BcWc mode...
[09/09 09:28:34     33s] Topological Sorting (REAL = 0:00:00.0, MEM = 1839.0M, InitMEM = 1838.0M)
[09/09 09:28:34     33s] Start delay calculation (fullDC) (1 T). (MEM=1838.97)
[09/09 09:28:34     33s] Start AAE Lib Loading. (MEM=1850.49)
[09/09 09:28:34     33s] End AAE Lib Loading. (MEM=1888.64 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 09:28:34     33s] End AAE Lib Interpolated Model. (MEM=1888.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:28:34     33s] Total number of fetched objects 1225
[09/09 09:28:34     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:28:34     33s] End delay calculation. (MEM=2003.58 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:28:34     33s] End delay calculation (fullDC). (MEM=1966.96 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:28:34     33s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 1967.0M) ***
[09/09 09:28:34     33s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:00:34.0 mem=1967.0M)
[09/09 09:28:34     34s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.278  |  8.473  |  0.278  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:28:34     34s] All LLGs are deleted
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.920423
[09/09 09:28:34     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.920509
[09/09 09:28:34     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.920704
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1949.0M, EPOCH TIME: 1725888514.920879
[09/09 09:28:34     34s] Max number of tech site patterns supported in site array is 256.
[09/09 09:28:34     34s] Core basic site is core_ji3v
[09/09 09:28:34     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1949.0M, EPOCH TIME: 1725888514.930175
[09/09 09:28:34     34s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:28:34     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:28:34     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.930443
[09/09 09:28:34     34s] Fast DP-INIT is on for default
[09/09 09:28:34     34s] Atter site array init, number of instance map data is 0.
[09/09 09:28:34     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1949.0M, EPOCH TIME: 1725888514.930889
[09/09 09:28:34     34s] 
[09/09 09:28:34     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:28:34     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:1949.0M, EPOCH TIME: 1725888514.931243
[09/09 09:28:34     34s] All LLGs are deleted
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.931602
[09/09 09:28:34     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.931659
[09/09 09:28:34     34s] Density: 59.769%
------------------------------------------------------------------

[09/09 09:28:34     34s] All LLGs are deleted
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.932940
[09/09 09:28:34     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.933004
[09/09 09:28:34     34s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.933186
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1949.0M, EPOCH TIME: 1725888514.933324
[09/09 09:28:34     34s] Max number of tech site patterns supported in site array is 256.
[09/09 09:28:34     34s] Core basic site is core_ji3v
[09/09 09:28:34     34s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1949.0M, EPOCH TIME: 1725888514.942566
[09/09 09:28:34     34s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:28:34     34s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:28:34     34s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.942745
[09/09 09:28:34     34s] Fast DP-INIT is on for default
[09/09 09:28:34     34s] Atter site array init, number of instance map data is 0.
[09/09 09:28:34     34s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1949.0M, EPOCH TIME: 1725888514.943217
[09/09 09:28:34     34s] 
[09/09 09:28:34     34s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:28:34     34s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:1949.0M, EPOCH TIME: 1725888514.943490
[09/09 09:28:34     34s] All LLGs are deleted
[09/09 09:28:34     34s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:28:34     34s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1949.0M, EPOCH TIME: 1725888514.943842
[09/09 09:28:34     34s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1949.0M, EPOCH TIME: 1725888514.943920
[09/09 09:28:34     34s] Set Using Default Delay Limit as 1000.
[09/09 09:28:34     34s] Resetting back High Fanout Nets as non-ideal
[09/09 09:28:34     34s] Set Default Net Delay as 1000 ps.
[09/09 09:28:34     34s] Set Default Input Pin Transition as 0.1 ps.
[09/09 09:28:34     34s] Set Default Net Load as 0.5 pF. 
[09/09 09:28:34     34s] Reported timing to dir timingReports
[09/09 09:28:34     34s] Total CPU time: 0.83 sec
[09/09 09:28:34     34s] Total Real time: 0.0 sec
[09/09 09:28:34     34s] Total Memory Usage: 1911.46875 Mbytes
[09/09 09:28:34     34s] *** timeDesign #1 [finish] : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:34.0/0:16:31.5 (0.0), mem = 1911.5M
[09/09 09:28:34     34s] 
[09/09 09:28:34     34s] =============================================================================================
[09/09 09:28:34     34s]  Final TAT Report : timeDesign #1                                               21.18-s099_1
[09/09 09:28:34     34s] =============================================================================================
[09/09 09:28:34     34s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:28:34     34s] ---------------------------------------------------------------------------------------------
[09/09 09:28:34     34s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:28:34     34s] [ OptSummaryReport       ]      1   0:00:00.1  (   6.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:28:34     34s] [ TimingUpdate           ]      1   0:00:00.4  (  46.6 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:28:34     34s] [ FullDelayCalc          ]      1   0:00:00.2  (  27.6 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:28:34     34s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:28:34     34s] [ GenerateReports        ]      1   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:28:34     34s] [ MISC                   ]          0:00:00.1  (  13.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:28:34     34s] ---------------------------------------------------------------------------------------------
[09/09 09:28:34     34s]  timeDesign #1 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:28:34     34s] ---------------------------------------------------------------------------------------------
[09/09 09:28:34     34s] 
[09/09 09:29:44     35s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 09:29:44     35s] <CMD> setEndCapMode -reset
[09/09 09:29:44     35s] <CMD> setEndCapMode -boundary_tap false
[09/09 09:29:44     35s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[09/09 09:29:44     35s] <CMD> setNanoRouteMode -quiet -droutePostRouteWidenWireRule virtuosoDefaultSetup
[09/09 09:29:44     35s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 09:29:44     35s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/09 09:29:44     35s] <CMD> setTieHiLoMode -reset
[09/09 09:29:44     35s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[09/09 09:29:47     35s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 09:29:47     35s] <CMD> setEndCapMode -reset
[09/09 09:29:47     35s] <CMD> setEndCapMode -boundary_tap false
[09/09 09:29:47     35s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/09 09:29:47     35s] <CMD> setTieHiLoMode -reset
[09/09 09:29:47     35s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[09/09 09:29:48     35s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 09:29:48     35s] <CMD> setEndCapMode -reset
[09/09 09:29:48     35s] <CMD> setEndCapMode -boundary_tap false
[09/09 09:29:48     35s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/09 09:29:48     35s] <CMD> setTieHiLoMode -reset
[09/09 09:29:48     35s] <CMD> setTieHiLoMode -cell {  LOGIC1JI3V LOGIC0JI3V } -maxFanOut 10 -honorDontTouch false -createHierPort false
[09/09 09:30:10     35s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 09:30:10     35s] <CMD> setEndCapMode -reset
[09/09 09:30:10     35s] <CMD> setEndCapMode -boundary_tap false
[09/09 09:30:10     35s] <CMD> setUsefulSkewMode -noBoundary false -maxAllowedDelay 1
[09/09 09:30:10     35s] <CMD> setTieHiLoMode -reset
[09/09 09:30:10     35s] <CMD> setTieHiLoMode -cell {{LOGIC1JI3V LOGIC0JI3V}} -maxFanOut 10 -honorDontTouch false -createHierPort false
[09/09 09:30:26     35s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[09/09 09:30:26     35s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_hierarchical_flow -quiet
[09/09 09:30:26     35s] <CMD> report_message -start_cmd
[09/09 09:30:26     35s] <CMD> getRouteMode -maxRouteLayer -quiet
[09/09 09:30:26     35s] <CMD> getRouteMode -user -maxRouteLayer
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_place_io_pins -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -maxRouteLayer
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[09/09 09:30:26     35s] <CMD> getPlaceMode -timingDriven -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -adaptive -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[09/09 09:30:26     35s] <CMD> getPlaceMode -ignoreScan -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -ignoreScan
[09/09 09:30:26     35s] <CMD> getPlaceMode -repairPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -repairPlace
[09/09 09:30:26     35s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -place_global_exp_enable_3d
[09/09 09:30:26     35s] *** placeDesign #1 [begin] : totSession cpu/real = 0:00:35.7/0:18:23.3 (0.0), mem = 1917.6M
[09/09 09:30:26     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:26     35s] <CMD> um::push_snapshot_stack
[09/09 09:30:26     35s] <CMD> getDesignMode -quiet -flowEffort
[09/09 09:30:26     35s] <CMD> getDesignMode -highSpeedCore -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -adaptive
[09/09 09:30:26     35s] <CMD> set spgFlowInInitialPlace 1
[09/09 09:30:26     35s] <CMD> getPlaceMode -sdpAlignment -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -softGuide -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -useSdpGroup -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -sdpAlignment -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/09 09:30:26     35s] <CMD> getPlaceMode -sdpPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -sdpPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[09/09 09:30:26     35s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[09/09 09:30:26     35s] [check_scan_connected]: number of scan connected with missing definition = 28, number of scan = 164, number of sequential = 488, percentage of missing scan cell = 5.74% (28 / 488)
[09/09 09:30:26     35s] <CMD> getPlaceMode -ignoreScan -quiet
[09/09 09:30:26     35s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.74% flops. Placement and timing QoR can be severely impacted in this case!
[09/09 09:30:26     35s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/09 09:30:26     35s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_design_floorplan_mode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_timing_effort -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_check_library -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -trimView -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[09/09 09:30:26     35s] <CMD> getPlaceMode -congEffort -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[09/09 09:30:26     35s] <CMD> getPlaceMode -ignoreScan -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -ignoreScan
[09/09 09:30:26     35s] <CMD> getPlaceMode -repairPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -repairPlace
[09/09 09:30:26     35s] <CMD> getPlaceMode -congEffort -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -fp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -timingDriven -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -timingDriven
[09/09 09:30:26     35s] <CMD> getPlaceMode -fastFp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -clusterMode -quiet
[09/09 09:30:26     35s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[09/09 09:30:26     35s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[09/09 09:30:26     35s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -forceTiming -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -fp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -fastfp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -timingDriven -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -fp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -fastfp -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -powerDriven -quiet
[09/09 09:30:26     35s] <CMD> getExtractRCMode -quiet -engine
[09/09 09:30:26     35s] <CMD> getAnalysisMode -quiet -clkSrcPath
[09/09 09:30:26     35s] <CMD> getAnalysisMode -quiet -clockPropagation
[09/09 09:30:26     35s] <CMD> getAnalysisMode -quiet -cppr
[09/09 09:30:26     35s] <CMD> setExtractRCMode -engine preRoute
[09/09 09:30:26     35s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[09/09 09:30:26     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:26     35s] <CMD_INTERNAL> isAnalysisModeSetup
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -place_global_exp_wns_focus_v2
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -place_incr_exp_isolation_flow
[09/09 09:30:26     35s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -clusterMode
[09/09 09:30:26     35s] <CMD> getPlaceMode -wl_budget_mode -quiet
[09/09 09:30:26     35s] <CMD> setPlaceMode -reset -place_global_exp_balance_buffer_chain
[09/09 09:30:26     35s] <CMD> getPlaceMode -wl_budget_mode -quiet
[09/09 09:30:26     35s] <CMD> setPlaceMode -reset -place_global_exp_balance_pipeline
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_exp_balance_buffer_chain -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -user -resetCombineRFLevel
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -resetCombineRFLevel
[09/09 09:30:26     35s] <CMD> setPlaceMode -resetCombineRFLevel 1000
[09/09 09:30:26     35s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 1
[09/09 09:30:26     35s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -expNewFastMode
[09/09 09:30:26     35s] <CMD> setPlaceMode -expHiddenFastMode 1
[09/09 09:30:26     35s] <CMD> setPlaceMode -reset -ignoreScan
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[09/09 09:30:26     35s] <CMD_INTERNAL> colorizeGeometry
[09/09 09:30:26     35s] #Start colorize_geometry on Mon Sep  9 09:30:26 2024
[09/09 09:30:26     35s] #
[09/09 09:30:26     35s] ### Time Record (colorize_geometry) is installed.
[09/09 09:30:26     35s] ### Time Record (Pre Callback) is installed.
[09/09 09:30:26     35s] ### Time Record (Pre Callback) is uninstalled.
[09/09 09:30:26     35s] ### Time Record (DB Import) is installed.
[09/09 09:30:26     35s] ### info: trigger incremental cell import ( 303 new cells ).
[09/09 09:30:26     35s] ### info: trigger incremental reloading library data ( #cell = 303 ).
[09/09 09:30:26     35s] ### import design signature (7): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2121226289 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:30:26     35s] ### Time Record (DB Import) is uninstalled.
[09/09 09:30:26     35s] ### Time Record (DB Export) is installed.
[09/09 09:30:26     35s] ### export design design signature (8): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=2121226289 placement=984943660 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:30:26     35s] ### Time Record (DB Export) is uninstalled.
[09/09 09:30:26     35s] ### Time Record (Post Callback) is installed.
[09/09 09:30:26     35s] ### Time Record (Post Callback) is uninstalled.
[09/09 09:30:26     35s] #
[09/09 09:30:26     35s] #colorize_geometry statistics:
[09/09 09:30:26     35s] #Cpu time = 00:00:00
[09/09 09:30:26     35s] #Elapsed time = 00:00:00
[09/09 09:30:26     35s] #Increased memory = 4.84 (MB)
[09/09 09:30:26     35s] #Total memory = 1479.07 (MB)
[09/09 09:30:26     35s] #Peak memory = 1498.31 (MB)
[09/09 09:30:26     35s] #Number of warnings = 0
[09/09 09:30:26     35s] #Total number of warnings = 0
[09/09 09:30:26     35s] #Number of fails = 0
[09/09 09:30:26     35s] #Total number of fails = 0
[09/09 09:30:26     35s] #Complete colorize_geometry on Mon Sep  9 09:30:26 2024
[09/09 09:30:26     35s] #
[09/09 09:30:26     35s] ### import design signature (9): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:30:26     35s] ### Time Record (colorize_geometry) is uninstalled.
[09/09 09:30:26     35s] ### 
[09/09 09:30:26     35s] ###   Scalability Statistics
[09/09 09:30:26     35s] ### 
[09/09 09:30:26     35s] ### ------------------------+----------------+----------------+----------------+
[09/09 09:30:26     35s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[09/09 09:30:26     35s] ### ------------------------+----------------+----------------+----------------+
[09/09 09:30:26     35s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[09/09 09:30:26     35s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[09/09 09:30:26     35s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[09/09 09:30:26     35s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[09/09 09:30:26     35s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[09/09 09:30:26     35s] ### ------------------------+----------------+----------------+----------------+
[09/09 09:30:26     35s] ### 
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[09/09 09:30:26     35s] *** Starting placeDesign default flow ***
[09/09 09:30:26     35s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[09/09 09:30:26     35s] <CMD> set_global timing_enable_zero_delay_analysis_mode true
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[09/09 09:30:26     35s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[09/09 09:30:26     35s] <CMD> deleteBufferTree -decloneInv
[09/09 09:30:26     35s] ### Creating LA Mngr. totSessionCpu=0:00:35.8 mem=1929.6M
[09/09 09:30:26     35s] ### Creating LA Mngr, finished. totSessionCpu=0:00:35.8 mem=1929.6M
[09/09 09:30:26     35s] *** Start deleteBufferTree ***
[09/09 09:30:26     35s] Info: Detect buffers to remove automatically.
[09/09 09:30:26     35s] Analyzing netlist ...
[09/09 09:30:26     35s] Updating netlist
[09/09 09:30:26     35s] 
[09/09 09:30:26     35s] *summary: 32 instances (buffers/inverters) removed
[09/09 09:30:26     35s] *** Finish deleteBufferTree (0:00:00.1) ***
[09/09 09:30:26     35s] <CMD> getPlaceMode -tdgpCteZeroDelayModeDelBuf -quiet
[09/09 09:30:26     35s] <CMD> set_global timing_enable_zero_delay_analysis_mode false
[09/09 09:30:26     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/09 09:30:26     35s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[09/09 09:30:26     35s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/09 09:30:26     35s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 09:30:26     35s] Set Using Default Delay Limit as 101.
[09/09 09:30:26     35s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 09:30:26     35s] <CMD> set delaycal_use_default_delay_limit 101
[09/09 09:30:26     35s] Set Default Net Delay as 0 ps.
[09/09 09:30:26     35s] <CMD> set delaycal_default_net_delay 0
[09/09 09:30:26     35s] Set Default Net Load as 0 pF. 
[09/09 09:30:26     35s] <CMD> set delaycal_default_net_load 0
[09/09 09:30:26     35s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/09 09:30:26     35s] <CMD> getAnalysisMode -clkSrcPath -quiet
[09/09 09:30:26     35s] <CMD> getAnalysisMode -clockPropagation -quiet
[09/09 09:30:26     35s] <CMD> getAnalysisMode -checkType -quiet
[09/09 09:30:26     35s] <CMD> buildTimingGraph
[09/09 09:30:26     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/09 09:30:26     35s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/09 09:30:26     35s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[09/09 09:30:26     35s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 09:30:26     35s] <CMD> get_global timing_enable_path_group_priority
[09/09 09:30:26     35s] <CMD> get_global timing_constraint_enable_group_path_resetting
[09/09 09:30:26     35s] <CMD> set_global timing_enable_path_group_priority false
[09/09 09:30:26     35s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[09/09 09:30:26     35s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/09 09:30:26     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:26     35s] <CMD> group_path -name in2reg_tmp.12534 -from {0x8 0xb} -to 0xc -ignore_source_of_trigger_arc
[09/09 09:30:26     35s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/09 09:30:26     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:26     35s] <CMD> group_path -name in2out_tmp.12534 -from {0xf 0x12} -to 0x13 -ignore_source_of_trigger_arc
[09/09 09:30:26     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:26     35s] <CMD> group_path -name reg2reg_tmp.12534 -from 0x15 -to 0x16
[09/09 09:30:26     35s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:26     35s] <CMD> group_path -name reg2out_tmp.12534 -from 0x19 -to 0x1a
[09/09 09:30:27     35s] <CMD> setPathGroupOptions reg2reg_tmp.12534 -effortLevel high
[09/09 09:30:27     35s] Effort level <high> specified for reg2reg_tmp.12534 path_group
[09/09 09:30:27     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:30:27     36s] #################################################################################
[09/09 09:30:27     36s] # Design Stage: PreRoute
[09/09 09:30:27     36s] # Design Name: aska_dig
[09/09 09:30:27     36s] # Design Mode: 180nm
[09/09 09:30:27     36s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:30:27     36s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:30:27     36s] # Signoff Settings: SI Off 
[09/09 09:30:27     36s] #################################################################################
[09/09 09:30:27     36s] Calculate delays in BcWc mode...
[09/09 09:30:27     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1947.7M, InitMEM = 1947.7M)
[09/09 09:30:27     36s] Start delay calculation (fullDC) (1 T). (MEM=1947.71)
[09/09 09:30:27     36s] End AAE Lib Interpolated Model. (MEM=1959.23 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:27     36s] Total number of fetched objects 1193
[09/09 09:30:27     36s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:27     36s] End delay calculation. (MEM=1998.92 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:30:27     36s] End delay calculation (fullDC). (MEM=1998.92 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:30:27     36s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 1998.9M) ***
[09/09 09:30:27     36s] <CMD> reset_path_group -name in2reg_tmp.12534
[09/09 09:30:27     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:27     36s] <CMD> reset_path_group -name in2out_tmp.12534
[09/09 09:30:27     36s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:27     36s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 09:30:27     36s] <CMD> setDelayCalMode -ignoreNetLoad false
[09/09 09:30:27     36s] Set Using Default Delay Limit as 1000.
[09/09 09:30:27     36s] <CMD> set delaycal_use_default_delay_limit 1000
[09/09 09:30:27     36s] Set Default Net Delay as 1000 ps.
[09/09 09:30:27     36s] <CMD> set delaycal_default_net_delay 1000ps
[09/09 09:30:27     36s] Set Default Net Load as 0.5 pF. 
[09/09 09:30:27     36s] <CMD> set delaycal_default_net_load 0.5pf
[09/09 09:30:27     36s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/09 09:30:27     36s] <CMD> all_setup_analysis_views
[09/09 09:30:27     36s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[09/09 09:30:27     36s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:27     36s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/09 09:30:27     36s] **INFO: Pre-place timing setting for timing analysis already disabled
[09/09 09:30:27     36s] <CMD> getPlaceMode -quiet -place_global_exp_inverter_rewiring
[09/09 09:30:27     36s] <CMD> getPlaceMode -ignoreUnproperPowerInit -quiet
[09/09 09:30:27     36s] <CMD> getPlaceMode -quiet -expSkipGP
[09/09 09:30:27     36s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1989.4M, EPOCH TIME: 1725888627.301344
[09/09 09:30:27     36s] Deleted 0 physical inst  (cell - / prefix -).
[09/09 09:30:27     36s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1989.4M, EPOCH TIME: 1725888627.301468
[09/09 09:30:27     36s] **Info: 'setTieHiLoMode -cell' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[09/09 09:30:27     36s]   Deleted 0 logical insts of cell LOGIC1JI3V
[09/09 09:30:27     36s]   Deleted 0 logical insts of cell LOGIC0JI3V
[09/09 09:30:27     36s] INFO: #ExclusiveGroups=0
[09/09 09:30:27     36s] INFO: There are no Exclusive Groups.
[09/09 09:30:27     36s] *** Starting "NanoPlace(TM) placement v#4 (mem=1989.4M)" ...
[09/09 09:30:27     36s] <CMD> setDelayCalMode -engine feDc
[09/09 09:30:27     36s] Wait...
[09/09 09:30:27     36s] *** Build Buffered Sizing Timing Model
[09/09 09:30:27     36s] (cpu=0:00:00.2 mem=2005.4M) ***
[09/09 09:30:27     36s] *** Build Virtual Sizing Timing Model
[09/09 09:30:27     36s] (cpu=0:00:00.3 mem=2005.4M) ***
[09/09 09:30:27     36s] No user-set net weight.
[09/09 09:30:27     36s] Net fanout histogram:
[09/09 09:30:27     36s] 2		: 573 (48.0%) nets
[09/09 09:30:27     36s] 3		: 429 (36.0%) nets
[09/09 09:30:27     36s] 4     -	14	: 175 (14.7%) nets
[09/09 09:30:27     36s] 15    -	39	: 11 (0.9%) nets
[09/09 09:30:27     36s] 40    -	79	: 2 (0.2%) nets
[09/09 09:30:27     36s] 80    -	159	: 0 (0.0%) nets
[09/09 09:30:27     36s] 160   -	319	: 1 (0.1%) nets
[09/09 09:30:27     36s] 320   -	639	: 2 (0.2%) nets
[09/09 09:30:27     36s] 640   -	1279	: 0 (0.0%) nets
[09/09 09:30:27     36s] 1280  -	2559	: 0 (0.0%) nets
[09/09 09:30:27     36s] 2560  -	5119	: 0 (0.0%) nets
[09/09 09:30:27     36s] 5120+		: 0 (0.0%) nets
[09/09 09:30:27     36s] no activity file in design. spp won't run.
[09/09 09:30:27     36s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[09/09 09:30:27     36s] Scan chains were not defined.
[09/09 09:30:27     36s] Processing tracks to init pin-track alignment.
[09/09 09:30:27     36s] z: 2, totalTracks: 1
[09/09 09:30:27     36s] z: 4, totalTracks: 1
[09/09 09:30:27     36s] z: 6, totalTracks: 1
[09/09 09:30:27     36s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:30:27     36s] All LLGs are deleted
[09/09 09:30:27     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:27     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:27     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2005.4M, EPOCH TIME: 1725888627.553150
[09/09 09:30:27     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.553273
[09/09 09:30:27     36s] #std cell=1155 (0 fixed + 1155 movable) #buf cell=0 #inv cell=114 #block=0 (0 floating + 0 preplaced)
[09/09 09:30:27     36s] #ioInst=0 #net=1193 #term=4727 #term/net=3.96, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=80
[09/09 09:30:27     36s] stdCell: 1155 single + 0 double + 0 multi
[09/09 09:30:27     36s] Total standard cell length = 10.7806 (mm), area = 0.0483 (mm^2)
[09/09 09:30:27     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2005.4M, EPOCH TIME: 1725888627.553590
[09/09 09:30:27     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:27     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:27     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2005.4M, EPOCH TIME: 1725888627.553746
[09/09 09:30:27     36s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:27     36s] Core basic site is core_ji3v
[09/09 09:30:27     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2005.4M, EPOCH TIME: 1725888627.562812
[09/09 09:30:27     36s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:30:27     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/09 09:30:27     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.563187
[09/09 09:30:27     36s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:30:27     36s] SiteArray: use 172,032 bytes
[09/09 09:30:27     36s] SiteArray: current memory after site array memory allocation 2005.4M
[09/09 09:30:27     36s] SiteArray: FP blocked sites are writable
[09/09 09:30:27     36s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:30:27     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2005.4M, EPOCH TIME: 1725888627.563728
[09/09 09:30:27     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.001, MEM:2005.4M, EPOCH TIME: 1725888627.564417
[09/09 09:30:27     36s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:30:27     36s] Atter site array init, number of instance map data is 0.
[09/09 09:30:27     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2005.4M, EPOCH TIME: 1725888627.564655
[09/09 09:30:27     36s] 
[09/09 09:30:27     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:27     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2005.4M, EPOCH TIME: 1725888627.565040
[09/09 09:30:27     36s] 
[09/09 09:30:27     36s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:27     36s] Average module density = 0.590.
[09/09 09:30:27     36s] Density for the design = 0.590.
[09/09 09:30:27     36s]        = stdcell_area 19251 sites (48297 um^2) / alloc_area 32604 sites (81797 um^2).
[09/09 09:30:27     36s] Pin Density = 0.1450.
[09/09 09:30:27     36s]             = total # of pins 4727 / total area 32604.
[09/09 09:30:27     36s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2005.4M, EPOCH TIME: 1725888627.565483
[09/09 09:30:27     36s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.565690
[09/09 09:30:27     36s] OPERPROF: Starting pre-place ADS at level 1, MEM:2005.4M, EPOCH TIME: 1725888627.565778
[09/09 09:30:27     36s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2005.4M, EPOCH TIME: 1725888627.566261
[09/09 09:30:27     36s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2005.4M, EPOCH TIME: 1725888627.566310
[09/09 09:30:27     36s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.566355
[09/09 09:30:27     36s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2005.4M, EPOCH TIME: 1725888627.566394
[09/09 09:30:27     36s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2005.4M, EPOCH TIME: 1725888627.566430
[09/09 09:30:27     36s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.566503
[09/09 09:30:27     36s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2005.4M, EPOCH TIME: 1725888627.566545
[09/09 09:30:27     36s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.566589
[09/09 09:30:27     36s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.566624
[09/09 09:30:27     36s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.000, MEM:2005.4M, EPOCH TIME: 1725888627.566670
[09/09 09:30:27     36s] ADSU 0.590 -> 0.616. site 32604.000 -> 31272.800. GS 35.840
[09/09 09:30:27     36s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:2005.4M, EPOCH TIME: 1725888627.567245
[09/09 09:30:27     36s] OPERPROF: Starting spMPad at level 1, MEM:1959.4M, EPOCH TIME: 1725888627.567790
[09/09 09:30:27     36s] OPERPROF:   Starting spContextMPad at level 2, MEM:1959.4M, EPOCH TIME: 1725888627.567864
[09/09 09:30:27     36s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1959.4M, EPOCH TIME: 1725888627.567904
[09/09 09:30:27     36s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.000, MEM:1959.4M, EPOCH TIME: 1725888627.567942
[09/09 09:30:27     36s] Initial padding reaches pin density 0.390 for top
[09/09 09:30:27     36s] InitPadU 0.616 -> 0.712 for top
[09/09 09:30:27     36s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1959.4M, EPOCH TIME: 1725888627.569367
[09/09 09:30:27     36s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.000, MEM:1959.4M, EPOCH TIME: 1725888627.569546
[09/09 09:30:27     36s] === lastAutoLevel = 8 
[09/09 09:30:27     36s] OPERPROF: Starting spInitNetWt at level 1, MEM:1959.4M, EPOCH TIME: 1725888627.569998
[09/09 09:30:27     36s] no activity file in design. spp won't run.
[09/09 09:30:27     36s] [spp] 0
[09/09 09:30:27     36s] [adp] 0:1:1:3
[09/09 09:30:27     36s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.220, REAL:0.219, MEM:1992.8M, EPOCH TIME: 1725888627.788739
[09/09 09:30:27     36s] Clock gating cells determined by native netlist tracing.
[09/09 09:30:27     36s] no activity file in design. spp won't run.
[09/09 09:30:27     36s] no activity file in design. spp won't run.
[09/09 09:30:27     36s] OPERPROF: Starting npMain at level 1, MEM:1992.8M, EPOCH TIME: 1725888627.834589
[09/09 09:30:28     36s] OPERPROF:   Starting npPlace at level 2, MEM:2016.8M, EPOCH TIME: 1725888628.841225
[09/09 09:30:28     36s] Iteration  1: Total net bbox = 2.305e+04 (9.89e+03 1.32e+04)
[09/09 09:30:28     36s]               Est.  stn bbox = 2.460e+04 (1.04e+04 1.42e+04)
[09/09 09:30:28     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.8M
[09/09 09:30:28     36s] Iteration  2: Total net bbox = 2.305e+04 (9.89e+03 1.32e+04)
[09/09 09:30:28     36s]               Est.  stn bbox = 2.460e+04 (1.04e+04 1.42e+04)
[09/09 09:30:28     36s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2019.8M
[09/09 09:30:28     36s] exp_mt_sequential is set from setPlaceMode option to 1
[09/09 09:30:28     36s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[09/09 09:30:28     36s] place_exp_mt_interval set to default 32
[09/09 09:30:28     36s] place_exp_mt_interval_bias (first half) set to default 0.750000
[09/09 09:30:28     36s] Iteration  3: Total net bbox = 1.682e+04 (1.13e+04 5.53e+03)
[09/09 09:30:28     36s]               Est.  stn bbox = 2.033e+04 (1.28e+04 7.57e+03)
[09/09 09:30:28     36s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2039.5M
[09/09 09:30:28     36s] Total number of setup views is 1.
[09/09 09:30:28     36s] Total number of active setup views is 1.
[09/09 09:30:28     36s] Active setup views:
[09/09 09:30:28     36s]     slow_functional_mode
[09/09 09:30:29     37s] Iteration  4: Total net bbox = 3.173e+04 (1.86e+04 1.31e+04)
[09/09 09:30:29     37s]               Est.  stn bbox = 3.837e+04 (2.32e+04 1.52e+04)
[09/09 09:30:29     37s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2041.2M
[09/09 09:30:29     37s] Iteration  5: Total net bbox = 3.234e+04 (1.81e+04 1.42e+04)
[09/09 09:30:29     37s]               Est.  stn bbox = 4.058e+04 (2.37e+04 1.68e+04)
[09/09 09:30:29     37s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2041.2M
[09/09 09:30:29     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.420, REAL:0.483, MEM:2041.2M, EPOCH TIME: 1725888629.324435
[09/09 09:30:29     37s] OPERPROF: Finished npMain at level 1, CPU:0.430, REAL:1.491, MEM:2041.2M, EPOCH TIME: 1725888629.325316
[09/09 09:30:29     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2041.2M, EPOCH TIME: 1725888629.325838
[09/09 09:30:29     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 09:30:29     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2041.2M, EPOCH TIME: 1725888629.326101
[09/09 09:30:29     37s] OPERPROF: Starting npMain at level 1, MEM:2041.2M, EPOCH TIME: 1725888629.326213
[09/09 09:30:29     37s] OPERPROF:   Starting npPlace at level 2, MEM:2041.2M, EPOCH TIME: 1725888629.330749
[09/09 09:30:29     37s] Iteration  6: Total net bbox = 3.459e+04 (1.94e+04 1.52e+04)
[09/09 09:30:29     37s]               Est.  stn bbox = 4.366e+04 (2.57e+04 1.79e+04)
[09/09 09:30:29     37s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2057.2M
[09/09 09:30:29     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.140, REAL:0.150, MEM:2057.2M, EPOCH TIME: 1725888629.481160
[09/09 09:30:29     37s] OPERPROF: Finished npMain at level 1, CPU:0.140, REAL:0.156, MEM:2057.2M, EPOCH TIME: 1725888629.482616
[09/09 09:30:29     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.482845
[09/09 09:30:29     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 09:30:29     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2057.2M, EPOCH TIME: 1725888629.482962
[09/09 09:30:29     37s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.483025
[09/09 09:30:29     37s] Starting Early Global Route rough congestion estimation: mem = 2057.2M
[09/09 09:30:29     37s] <CMD> psp::embedded_egr_init_
[09/09 09:30:29     37s] (I)      ============================ Layers =============================
[09/09 09:30:29     37s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:29     37s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:30:29     37s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:29     37s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:30:29     37s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:30:29     37s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:29     37s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:30:29     37s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:30:29     37s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:30:29     37s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:30:29     37s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:30:29     37s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:30:29     37s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:30:29     37s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:30:29     37s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:30:29     37s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:30:29     37s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:30:29     37s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:30:29     37s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:30:29     37s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:30:29     37s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:30:29     37s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:30:29     37s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:30:29     37s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:30:29     37s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:30:29     37s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:30:29     37s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:30:29     37s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:30:29     37s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:30:29     37s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:30:29     37s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:30:29     37s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:30:29     37s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:30:29     37s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:30:29     37s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:30:29     37s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:30:29     37s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:30:29     37s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:30:29     37s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:30:29     37s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:30:29     37s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:30:29     37s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:30:29     37s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:30:29     37s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:30:29     37s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:30:29     37s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:30:29     37s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:30:29     37s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:30:29     37s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:30:29     37s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:30:29     37s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:30:29     37s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:30:29     37s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:30:29     37s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:30:29     37s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:30:29     37s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:30:29     37s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:30:29     37s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:30:29     37s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:30:29     37s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:30:29     37s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:30:29     37s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:30:29     37s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:29     37s] (I)      Started Import and model ( Curr Mem: 2057.17 MB )
[09/09 09:30:29     37s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:29     37s] (I)      == Non-default Options ==
[09/09 09:30:29     37s] (I)      Print mode                                         : 2
[09/09 09:30:29     37s] (I)      Stop if highly congested                           : false
[09/09 09:30:29     37s] (I)      Maximum routing layer                              : 3
[09/09 09:30:29     37s] (I)      Assign partition pins                              : false
[09/09 09:30:29     37s] (I)      Support large GCell                                : true
[09/09 09:30:29     37s] (I)      Number of threads                                  : 1
[09/09 09:30:29     37s] (I)      Number of rows per GCell                           : 4
[09/09 09:30:29     37s] (I)      Max num rows per GCell                             : 32
[09/09 09:30:29     37s] (I)      Method to set GCell size                           : row
[09/09 09:30:29     37s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:30:29     37s] (I)      Use row-based GCell size
[09/09 09:30:29     37s] (I)      Use row-based GCell align
[09/09 09:30:29     37s] (I)      layer 0 area = 202000
[09/09 09:30:29     37s] (I)      layer 1 area = 202000
[09/09 09:30:29     37s] (I)      layer 2 area = 202000
[09/09 09:30:29     37s] (I)      GCell unit size   : 4480
[09/09 09:30:29     37s] (I)      GCell multiplier  : 4
[09/09 09:30:29     37s] (I)      GCell row height  : 4480
[09/09 09:30:29     37s] (I)      Actual row height : 4480
[09/09 09:30:29     37s] (I)      GCell align ref   : 20160 20160
[09/09 09:30:29     37s] [NR-eGR] Track table information for default rule: 
[09/09 09:30:29     37s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:30:29     37s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:30:29     37s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:30:29     37s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:30:29     37s] [NR-eGR] METTP has single uniform track structure
[09/09 09:30:29     37s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:30:29     37s] (I)      ================= Default via ==================
[09/09 09:30:29     37s] (I)      +---+--------------------+---------------------+
[09/09 09:30:29     37s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:30:29     37s] (I)      +---+--------------------+---------------------+
[09/09 09:30:29     37s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:30:29     37s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:30:29     37s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:30:29     37s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:30:29     37s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:30:29     37s] (I)      +---+--------------------+---------------------+
[09/09 09:30:29     37s] [NR-eGR] Read 255 PG shapes
[09/09 09:30:29     37s] [NR-eGR] Read 0 clock shapes
[09/09 09:30:29     37s] [NR-eGR] Read 0 other shapes
[09/09 09:30:29     37s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:30:29     37s] [NR-eGR] #Instance Blockages : 0
[09/09 09:30:29     37s] [NR-eGR] #PG Blockages       : 255
[09/09 09:30:29     37s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:30:29     37s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:30:29     37s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:30:29     37s] [NR-eGR] #Other Blockages    : 0
[09/09 09:30:29     37s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:30:29     37s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:30:29     37s] [NR-eGR] Read 1193 nets ( ignored 0 )
[09/09 09:30:29     37s] (I)      early_global_route_priority property id does not exist.
[09/09 09:30:29     37s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:30:29     37s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:30:29     37s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:30:29     37s] (I)      Number of ignored nets                =      0
[09/09 09:30:29     37s] (I)      Number of connected nets              =      0
[09/09 09:30:29     37s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:30:29     37s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:30:29     37s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:30:29     37s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:30:29     37s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:30:29     37s] (I)      Ndr track 0 does not exist
[09/09 09:30:29     37s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:30:29     37s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:30:29     37s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:30:29     37s] (I)      Site width          :   560  (dbu)
[09/09 09:30:29     37s] (I)      Row height          :  4480  (dbu)
[09/09 09:30:29     37s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:30:29     37s] (I)      GCell width         : 17920  (dbu)
[09/09 09:30:29     37s] (I)      GCell height        : 17920  (dbu)
[09/09 09:30:29     37s] (I)      Grid                :    26    14     3
[09/09 09:30:29     37s] (I)      Layer numbers       :     1     2     3
[09/09 09:30:29     37s] (I)      Vertical capacity   :     0 17920     0
[09/09 09:30:29     37s] (I)      Horizontal capacity :     0     0 17920
[09/09 09:30:29     37s] (I)      Default wire width  :   230   280   280
[09/09 09:30:29     37s] (I)      Default wire space  :   230   280   280
[09/09 09:30:29     37s] (I)      Default wire pitch  :   460   560   560
[09/09 09:30:29     37s] (I)      Default pitch size  :   460   560   560
[09/09 09:30:29     37s] (I)      First track coord   :   280   280   280
[09/09 09:30:29     37s] (I)      Num tracks per GCell: 38.96 32.00 32.00
[09/09 09:30:29     37s] (I)      Total num of tracks :   424   813   424
[09/09 09:30:29     37s] (I)      Num of masks        :     1     1     1
[09/09 09:30:29     37s] (I)      Num of trim masks   :     0     0     0
[09/09 09:30:29     37s] (I)      --------------------------------------------------------
[09/09 09:30:29     37s] 
[09/09 09:30:29     37s] [NR-eGR] ============ Routing rule table ============
[09/09 09:30:29     37s] [NR-eGR] Rule id: 0  Nets: 1193
[09/09 09:30:29     37s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:30:29     37s] (I)                    Layer    2    3 
[09/09 09:30:29     37s] (I)                    Pitch  560  560 
[09/09 09:30:29     37s] (I)             #Used tracks    1    1 
[09/09 09:30:29     37s] (I)       #Fully used tracks    1    1 
[09/09 09:30:29     37s] [NR-eGR] ========================================
[09/09 09:30:29     37s] [NR-eGR] 
[09/09 09:30:29     37s] (I)      =============== Blocked Tracks ===============
[09/09 09:30:29     37s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:29     37s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:30:29     37s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:29     37s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:30:29     37s] (I)      |     2 |   11382 |     1581 |        13.89% |
[09/09 09:30:29     37s] (I)      |     3 |   11024 |        0 |         0.00% |
[09/09 09:30:29     37s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:29     37s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2057.17 MB )
[09/09 09:30:29     37s] (I)      Reset routing kernel
[09/09 09:30:29     37s] (I)      numLocalWires=3730  numGlobalNetBranches=1342  numLocalNetBranches=525
[09/09 09:30:29     37s] (I)      totalPins=4727  totalGlobalPin=2474 (52.34%)
[09/09 09:30:29     37s] (I)      total 2D Cap : 20867 = (11024 H, 9843 V)
[09/09 09:30:29     37s] (I)      
[09/09 09:30:29     37s] (I)      ============  Phase 1a Route ============
[09/09 09:30:29     37s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:30:29     37s] (I)      Usage: 2372 = (1381 H, 991 V) = (12.53% H, 10.07% V) = (2.475e+04um H, 1.776e+04um V)
[09/09 09:30:29     37s] (I)      
[09/09 09:30:29     37s] (I)      ============  Phase 1b Route ============
[09/09 09:30:29     37s] (I)      Usage: 2372 = (1381 H, 991 V) = (12.53% H, 10.07% V) = (2.475e+04um H, 1.776e+04um V)
[09/09 09:30:29     37s] (I)      eGR overflow: 0.00% H + 3.55% V
[09/09 09:30:29     37s] 
[09/09 09:30:29     37s] [NR-eGR] Overflow after Early Global Route 0.00% H + 1.42% V
[09/09 09:30:29     37s] <CMD> psp::embedded_egr_term_
[09/09 09:30:29     37s] Finished Early Global Route rough congestion estimation: mem = 2057.2M
[09/09 09:30:29     37s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.020, REAL:0.024, MEM:2057.2M, EPOCH TIME: 1725888629.507220
[09/09 09:30:29     37s] earlyGlobalRoute rough estimation gcell size 4 row height
[09/09 09:30:29     37s] OPERPROF: Starting CDPad at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.507299
[09/09 09:30:29     37s] CDPadU 0.712 -> 0.718. R=0.615, N=1155, GS=17.920
[09/09 09:30:29     37s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.004, MEM:2057.2M, EPOCH TIME: 1725888629.511462
[09/09 09:30:29     37s] OPERPROF: Starting npMain at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.511729
[09/09 09:30:29     37s] OPERPROF:   Starting npPlace at level 2, MEM:2057.2M, EPOCH TIME: 1725888629.517054
[09/09 09:30:29     37s] OPERPROF:   Finished npPlace at level 2, CPU:0.000, REAL:0.004, MEM:2057.2M, EPOCH TIME: 1725888629.520834
[09/09 09:30:29     37s] OPERPROF: Finished npMain at level 1, CPU:0.000, REAL:0.010, MEM:2057.2M, EPOCH TIME: 1725888629.522058
[09/09 09:30:29     37s] Global placement CDP skipped at cutLevel 7.
[09/09 09:30:29     37s] Iteration  7: Total net bbox = 3.827e+04 (2.29e+04 1.53e+04)
[09/09 09:30:29     37s]               Est.  stn bbox = 4.756e+04 (2.94e+04 1.82e+04)
[09/09 09:30:29     37s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2057.2M
[09/09 09:30:29     37s] 
[09/09 09:30:29     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:30:29     37s] TLC MultiMap info (StdDelay):
[09/09 09:30:29     37s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[09/09 09:30:29     37s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[09/09 09:30:29     37s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[09/09 09:30:29     37s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[09/09 09:30:29     37s]  Setting StdDelay to: 91ps
[09/09 09:30:29     37s] 
[09/09 09:30:29     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:30:29     37s] nrCritNet: 0.00% ( 0 / 1193 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[09/09 09:30:29     37s] nrCritNet: 0.00% ( 0 / 1193 ) cutoffSlk: 214748364.7ps stdDelay: 91.0ps
[09/09 09:30:29     37s] Iteration  8: Total net bbox = 3.827e+04 (2.29e+04 1.53e+04)
[09/09 09:30:29     37s]               Est.  stn bbox = 4.756e+04 (2.94e+04 1.82e+04)
[09/09 09:30:29     37s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 2057.2M
[09/09 09:30:29     37s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.954053
[09/09 09:30:29     37s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 09:30:29     37s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.000, MEM:2057.2M, EPOCH TIME: 1725888629.954158
[09/09 09:30:29     37s] Legalizing MH Cells... 0 / 0 (level 8)
[09/09 09:30:29     37s] No instances found in the vector
[09/09 09:30:29     37s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2057.2M, DRC: 0)
[09/09 09:30:29     37s] 0 (out of 0) MH cells were successfully legalized.
[09/09 09:30:29     37s] OPERPROF: Starting npMain at level 1, MEM:2057.2M, EPOCH TIME: 1725888629.954314
[09/09 09:30:29     37s] OPERPROF:   Starting npPlace at level 2, MEM:2057.2M, EPOCH TIME: 1725888629.959953
[09/09 09:30:31     39s] Iteration  9: Total net bbox = 4.031e+04 (2.24e+04 1.79e+04)
[09/09 09:30:31     39s]               Est.  stn bbox = 4.996e+04 (2.92e+04 2.08e+04)
[09/09 09:30:31     39s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2059.4M
[09/09 09:30:31     39s] GP RA stats: MHOnly 0 nrInst 1155 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/09 09:30:31     39s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2076.4M, EPOCH TIME: 1725888631.563381
[09/09 09:30:31     39s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2076.4M, EPOCH TIME: 1725888631.563513
[09/09 09:30:31     39s] Iteration 10: Total net bbox = 3.874e+04 (2.12e+04 1.76e+04)
[09/09 09:30:31     39s]               Est.  stn bbox = 4.828e+04 (2.78e+04 2.05e+04)
[09/09 09:30:31     39s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2076.4M
[09/09 09:30:31     39s] OPERPROF:   Finished npPlace at level 2, CPU:1.430, REAL:1.604, MEM:2076.4M, EPOCH TIME: 1725888631.564152
[09/09 09:30:31     39s] OPERPROF: Finished npMain at level 1, CPU:1.440, REAL:1.611, MEM:2060.4M, EPOCH TIME: 1725888631.565587
[09/09 09:30:31     39s] Iteration 11: Total net bbox = 4.270e+04 (2.50e+04 1.77e+04)
[09/09 09:30:31     39s]               Est.  stn bbox = 5.243e+04 (3.18e+04 2.07e+04)
[09/09 09:30:31     39s]               cpu = 0:00:01.4 real = 0:00:02.0 mem = 2060.4M
[09/09 09:30:31     39s] [adp] clock
[09/09 09:30:31     39s] [adp] weight, nr nets, wire length
[09/09 09:30:31     39s] [adp]      0        2  1035.452000
[09/09 09:30:31     39s] [adp] data
[09/09 09:30:31     39s] [adp] weight, nr nets, wire length
[09/09 09:30:31     39s] [adp]      0     1191  41659.591000
[09/09 09:30:31     39s] [adp] 0.000000|0.000000|0.000000
[09/09 09:30:31     39s] Iteration 12: Total net bbox = 4.270e+04 (2.50e+04 1.77e+04)
[09/09 09:30:31     39s]               Est.  stn bbox = 5.243e+04 (3.18e+04 2.07e+04)
[09/09 09:30:31     39s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2060.4M
[09/09 09:30:31     39s] *** cost = 4.270e+04 (2.50e+04 1.77e+04) (cpu for global=0:00:02.5) real=0:00:04.0***
[09/09 09:30:31     39s] Info: 0 clock gating cells identified, 0 (on average) moved 0/3
[09/09 09:30:31     39s] Saved padding area to DB
[09/09 09:30:31     39s] All LLGs are deleted
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2060.4M, EPOCH TIME: 1725888631.574923
[09/09 09:30:31     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2060.4M, EPOCH TIME: 1725888631.575001
[09/09 09:30:31     39s] Solver runtime cpu: 0:00:01.9 real: 0:00:02.2
[09/09 09:30:31     39s] Core Placement runtime cpu: 0:00:02.0 real: 0:00:04.0
[09/09 09:30:31     39s] <CMD> scanReorder
[09/09 09:30:31     39s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 09:30:31     39s] Type 'man IMPSP-9025' for more detail.
[09/09 09:30:31     39s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2060.4M, EPOCH TIME: 1725888631.575890
[09/09 09:30:31     39s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2060.4M, EPOCH TIME: 1725888631.576004
[09/09 09:30:31     39s] Processing tracks to init pin-track alignment.
[09/09 09:30:31     39s] z: 2, totalTracks: 1
[09/09 09:30:31     39s] z: 4, totalTracks: 1
[09/09 09:30:31     39s] z: 6, totalTracks: 1
[09/09 09:30:31     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:30:31     39s] All LLGs are deleted
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2060.4M, EPOCH TIME: 1725888631.577172
[09/09 09:30:31     39s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2060.4M, EPOCH TIME: 1725888631.577242
[09/09 09:30:31     39s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2060.4M, EPOCH TIME: 1725888631.577443
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2060.4M, EPOCH TIME: 1725888631.577648
[09/09 09:30:31     39s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:31     39s] Core basic site is core_ji3v
[09/09 09:30:31     39s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2060.4M, EPOCH TIME: 1725888631.587542
[09/09 09:30:31     39s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:30:31     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:30:31     39s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.000, REAL:0.001, MEM:2060.4M, EPOCH TIME: 1725888631.588203
[09/09 09:30:31     39s] Fast DP-INIT is on for default
[09/09 09:30:31     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:30:31     39s] Atter site array init, number of instance map data is 0.
[09/09 09:30:31     39s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:2060.4M, EPOCH TIME: 1725888631.588653
[09/09 09:30:31     39s] 
[09/09 09:30:31     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:31     39s] OPERPROF:       Starting CMU at level 4, MEM:2060.4M, EPOCH TIME: 1725888631.588906
[09/09 09:30:31     39s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2063.5M, EPOCH TIME: 1725888631.590933
[09/09 09:30:31     39s] 
[09/09 09:30:31     39s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:30:31     39s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.020, REAL:0.014, MEM:2063.5M, EPOCH TIME: 1725888631.591095
[09/09 09:30:31     39s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2063.5M, EPOCH TIME: 1725888631.591136
[09/09 09:30:31     39s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2063.5M, EPOCH TIME: 1725888631.591351
[09/09 09:30:31     39s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2063.5MB).
[09/09 09:30:31     39s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.016, MEM:2063.5M, EPOCH TIME: 1725888631.591749
[09/09 09:30:31     39s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.016, MEM:2063.5M, EPOCH TIME: 1725888631.591792
[09/09 09:30:31     39s] TDRefine: refinePlace mode is spiral
[09/09 09:30:31     39s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.1
[09/09 09:30:31     39s] OPERPROF: Starting RefinePlace at level 1, MEM:2063.5M, EPOCH TIME: 1725888631.591867
[09/09 09:30:31     39s] *** Starting refinePlace (0:00:39.3 mem=2063.5M) ***
[09/09 09:30:31     39s] Total net bbox length = 4.270e+04 (2.499e+04 1.770e+04) (ext = 5.766e+03)
[09/09 09:30:31     39s] 
[09/09 09:30:31     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:31     39s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:30:31     39s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:31     39s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:31     39s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2063.5M, EPOCH TIME: 1725888631.593768
[09/09 09:30:31     39s] Starting refinePlace ...
[09/09 09:30:31     39s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:31     39s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:31     39s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2063.5M, EPOCH TIME: 1725888631.596263
[09/09 09:30:31     39s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:30:31     39s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2063.5M, EPOCH TIME: 1725888631.596343
[09/09 09:30:31     39s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2063.5M, EPOCH TIME: 1725888631.596424
[09/09 09:30:31     39s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2063.5M, EPOCH TIME: 1725888631.596475
[09/09 09:30:31     39s] DDP markSite nrRow 44 nrJob 44
[09/09 09:30:31     39s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2063.5M, EPOCH TIME: 1725888631.596574
[09/09 09:30:31     39s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2063.5M, EPOCH TIME: 1725888631.596628
[09/09 09:30:31     39s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 09:30:31     39s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2063.5MB) @(0:00:39.3 - 0:00:39.3).
[09/09 09:30:31     39s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:30:31     39s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 09:30:31     39s] Placement tweakage begins.
[09/09 09:30:31     39s] wire length = 5.481e+04
[09/09 09:30:31     39s] wire length = 5.152e+04
[09/09 09:30:31     39s] Placement tweakage ends.
[09/09 09:30:31     39s] Move report: tweak moves 53 insts, mean move: 10.02 um, max move: 32.06 um 
[09/09 09:30:31     39s] 	Max move on inst (npg1_DAC_cont_reg[5]): (156.33, 88.17) --> (171.24, 105.32)
[09/09 09:30:31     39s] 
[09/09 09:30:31     39s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:30:31     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:30:31     39s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:30:31     39s] Move report: legalization moves 1155 insts, mean move: 2.23 um, max move: 34.15 um spiral
[09/09 09:30:31     39s] 	Max move on inst (spi1_conf0_meta_reg[15]): (195.61, 108.82) --> (166.88, 114.24)
[09/09 09:30:31     39s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/09 09:30:31     39s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:30:31     39s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2031.5MB) @(0:00:39.3 - 0:00:39.4).
[09/09 09:30:31     39s] Move report: Detail placement moves 1155 insts, mean move: 2.60 um, max move: 34.15 um 
[09/09 09:30:31     39s] 	Max move on inst (spi1_conf0_meta_reg[15]): (195.61, 108.82) --> (166.88, 114.24)
[09/09 09:30:31     39s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2031.5MB
[09/09 09:30:31     39s] Statistics of distance of Instance movement in refine placement:
[09/09 09:30:31     39s]   maximum (X+Y) =        34.15 um
[09/09 09:30:31     39s]   inst (spi1_conf0_meta_reg[15]) with max move: (195.614, 108.82) -> (166.88, 114.24)
[09/09 09:30:31     39s]   mean    (X+Y) =         2.60 um
[09/09 09:30:31     39s] Summary Report:
[09/09 09:30:31     39s] Instances move: 1155 (out of 1155 movable)
[09/09 09:30:31     39s] Instances flipped: 0
[09/09 09:30:31     39s] Mean displacement: 2.60 um
[09/09 09:30:31     39s] Max displacement: 34.15 um (Instance: spi1_conf0_meta_reg[15]) (195.614, 108.82) -> (166.88, 114.24)
[09/09 09:30:31     39s] 	Length: 27 sites, height: 1 rows, site name: core_ji3v, cell type: DFRRQJI3VX1
[09/09 09:30:31     39s] Total instances moved : 1155
[09/09 09:30:31     39s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.100, REAL:0.107, MEM:2031.5M, EPOCH TIME: 1725888631.700390
[09/09 09:30:31     39s] Total net bbox length = 4.065e+04 (2.270e+04 1.795e+04) (ext = 5.658e+03)
[09/09 09:30:31     39s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2031.5MB
[09/09 09:30:31     39s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2031.5MB) @(0:00:39.3 - 0:00:39.4).
[09/09 09:30:31     39s] *** Finished refinePlace (0:00:39.4 mem=2031.5M) ***
[09/09 09:30:31     39s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.1
[09/09 09:30:31     39s] OPERPROF: Finished RefinePlace at level 1, CPU:0.100, REAL:0.109, MEM:2031.5M, EPOCH TIME: 1725888631.700829
[09/09 09:30:31     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2031.5M, EPOCH TIME: 1725888631.700883
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1155).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] All LLGs are deleted
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2031.5M, EPOCH TIME: 1725888631.701391
[09/09 09:30:31     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2031.5M, EPOCH TIME: 1725888631.701459
[09/09 09:30:31     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2028.5M, EPOCH TIME: 1725888631.702407
[09/09 09:30:31     39s] *** End of Placement (cpu=0:00:03.1, real=0:00:04.0, mem=2028.5M) ***
[09/09 09:30:31     39s] Processing tracks to init pin-track alignment.
[09/09 09:30:31     39s] z: 2, totalTracks: 1
[09/09 09:30:31     39s] z: 4, totalTracks: 1
[09/09 09:30:31     39s] z: 6, totalTracks: 1
[09/09 09:30:31     39s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:30:31     39s] All LLGs are deleted
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2028.5M, EPOCH TIME: 1725888631.703685
[09/09 09:30:31     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2028.5M, EPOCH TIME: 1725888631.703754
[09/09 09:30:31     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2028.5M, EPOCH TIME: 1725888631.703921
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2028.5M, EPOCH TIME: 1725888631.704088
[09/09 09:30:31     39s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:31     39s] Core basic site is core_ji3v
[09/09 09:30:31     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2028.5M, EPOCH TIME: 1725888631.713906
[09/09 09:30:31     39s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:30:31     39s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:30:31     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2028.5M, EPOCH TIME: 1725888631.714129
[09/09 09:30:31     39s] Fast DP-INIT is on for default
[09/09 09:30:31     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:30:31     39s] Atter site array init, number of instance map data is 0.
[09/09 09:30:31     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2028.5M, EPOCH TIME: 1725888631.714618
[09/09 09:30:31     39s] 
[09/09 09:30:31     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:31     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2028.5M, EPOCH TIME: 1725888631.714985
[09/09 09:30:31     39s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2028.5M, EPOCH TIME: 1725888631.715193
[09/09 09:30:31     39s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2028.5M, EPOCH TIME: 1725888631.715361
[09/09 09:30:31     39s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.000, REAL:0.001, MEM:2044.5M, EPOCH TIME: 1725888631.716264
[09/09 09:30:31     39s] default core: bins with density > 0.750 = 18.00 % ( 9 / 50 )
[09/09 09:30:31     39s] Density distribution unevenness ratio = 10.968%
[09/09 09:30:31     39s] Density distribution unevenness ratio (U70) = 4.535%
[09/09 09:30:31     39s] Density distribution unevenness ratio (U80) = 0.691%
[09/09 09:30:31     39s] Density distribution unevenness ratio (U90) = 0.000%
[09/09 09:30:31     39s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.000, REAL:0.001, MEM:2044.5M, EPOCH TIME: 1725888631.716363
[09/09 09:30:31     39s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2044.5M, EPOCH TIME: 1725888631.716407
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] All LLGs are deleted
[09/09 09:30:31     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:31     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2044.5M, EPOCH TIME: 1725888631.716971
[09/09 09:30:31     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2044.5M, EPOCH TIME: 1725888631.717037
[09/09 09:30:31     39s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.001, MEM:2044.5M, EPOCH TIME: 1725888631.717386
[09/09 09:30:31     39s] *** Free Virtual Timing Model ...(mem=2044.5M)
[09/09 09:30:31     39s] <CMD> setDelayCalMode -engine aae
[09/09 09:30:31     39s] <CMD> all_setup_analysis_views
[09/09 09:30:31     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:31     39s] <CMD> reset_path_group -name reg2reg_tmp.12534
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:31     39s] <CMD> reset_path_group -name reg2out_tmp.12534
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:31     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[09/09 09:30:31     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[09/09 09:30:31     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[09/09 09:30:31     39s] <CMD> get_ccopt_clock_trees *
[09/09 09:30:31     39s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[09/09 09:30:31     39s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[09/09 09:30:31     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[09/09 09:30:31     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[09/09 09:30:31     39s] <CMD> getPlaceMode -quiet -timingEffort
[09/09 09:30:31     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/09 09:30:31     39s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[09/09 09:30:31     39s] <CMD> getAnalysisMode -quiet -honorClockDomains
[09/09 09:30:31     39s] **INFO: Enable pre-place timing setting for timing analysis
[09/09 09:30:31     39s] Set Using Default Delay Limit as 101.
[09/09 09:30:31     39s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[09/09 09:30:31     39s] <CMD> set delaycal_use_default_delay_limit 101
[09/09 09:30:31     39s] Set Default Net Delay as 0 ps.
[09/09 09:30:31     39s] <CMD> set delaycal_default_net_delay 0
[09/09 09:30:31     39s] Set Default Net Load as 0 pF. 
[09/09 09:30:31     39s] <CMD> set delaycal_default_net_load 0
[09/09 09:30:31     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/09 09:30:31     39s] <CMD> getAnalysisMode -clkSrcPath -quiet
[09/09 09:30:31     39s] <CMD> getAnalysisMode -clockPropagation -quiet
[09/09 09:30:31     39s] <CMD> getAnalysisMode -checkType -quiet
[09/09 09:30:31     39s] <CMD> buildTimingGraph
[09/09 09:30:31     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/09 09:30:31     39s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[09/09 09:30:31     39s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[09/09 09:30:31     39s] **INFO: Analyzing IO path groups for slack adjustment
[09/09 09:30:31     39s] <CMD> get_global timing_enable_path_group_priority
[09/09 09:30:31     39s] <CMD> get_global timing_constraint_enable_group_path_resetting
[09/09 09:30:31     39s] <CMD> set_global timing_enable_path_group_priority false
[09/09 09:30:31     39s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[09/09 09:30:31     39s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:31     39s] <CMD> group_path -name in2reg_tmp.12534 -from {0x1e 0x21} -to 0x22 -ignore_source_of_trigger_arc
[09/09 09:30:31     39s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:31     39s] <CMD> group_path -name in2out_tmp.12534 -from {0x25 0x28} -to 0x29 -ignore_source_of_trigger_arc
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:31     39s] <CMD> group_path -name reg2reg_tmp.12534 -from 0x2b -to 0x2c
[09/09 09:30:31     39s] <CMD> set_global _is_ipo_interactive_path_groups 1
[09/09 09:30:31     39s] <CMD> group_path -name reg2out_tmp.12534 -from 0x2f -to 0x30
[09/09 09:30:31     39s] <CMD> setPathGroupOptions reg2reg_tmp.12534 -effortLevel high
[09/09 09:30:31     39s] Effort level <high> specified for reg2reg_tmp.12534 path_group
[09/09 09:30:31     39s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:30:31     39s] #################################################################################
[09/09 09:30:31     39s] # Design Stage: PreRoute
[09/09 09:30:31     39s] # Design Name: aska_dig
[09/09 09:30:31     39s] # Design Mode: 180nm
[09/09 09:30:31     39s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:30:31     39s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:30:31     39s] # Signoff Settings: SI Off 
[09/09 09:30:31     39s] #################################################################################
[09/09 09:30:31     39s] Calculate delays in BcWc mode...
[09/09 09:30:31     39s] Topological Sorting (REAL = 0:00:00.0, MEM = 2025.0M, InitMEM = 2025.0M)
[09/09 09:30:31     39s] Start delay calculation (fullDC) (1 T). (MEM=2024.98)
[09/09 09:30:31     39s] End AAE Lib Interpolated Model. (MEM=2036.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:31     39s] Total number of fetched objects 1193
[09/09 09:30:31     39s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:31     39s] End delay calculation. (MEM=2068.18 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:30:31     39s] End delay calculation (fullDC). (MEM=2068.18 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:30:31     39s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2068.2M) ***
[09/09 09:30:32     39s] <CMD> reset_path_group -name in2reg_tmp.12534
[09/09 09:30:32     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:32     39s] <CMD> reset_path_group -name in2out_tmp.12534
[09/09 09:30:32     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:32     39s] **INFO: Disable pre-place timing setting for timing analysis
[09/09 09:30:32     39s] <CMD> setDelayCalMode -ignoreNetLoad false
[09/09 09:30:32     39s] Set Using Default Delay Limit as 1000.
[09/09 09:30:32     39s] <CMD> set delaycal_use_default_delay_limit 1000
[09/09 09:30:32     39s] Set Default Net Delay as 1000 ps.
[09/09 09:30:32     39s] <CMD> set delaycal_default_net_delay 1000ps
[09/09 09:30:32     39s] Set Default Net Load as 0.5 pF. 
[09/09 09:30:32     39s] <CMD> set delaycal_default_net_load 0.5pf
[09/09 09:30:32     39s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[09/09 09:30:32     39s] <CMD> all_setup_analysis_views
[09/09 09:30:32     39s] <CMD> getPlaceMode -place_global_exp_ignore_low_effort_path_groups -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[09/09 09:30:32     39s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -improveWithPsp
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[09/09 09:30:32     39s] <CMD> getPlaceMode -congRepair -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -fp -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[09/09 09:30:32     39s] <CMD> getPlaceMode -user -congRepairMaxIter
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[09/09 09:30:32     39s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -expCongRepairPDOneLoop
[09/09 09:30:32     39s] <CMD> setPlaceMode -congRepairMaxIter 1
[09/09 09:30:32     39s] <CMD> getPlaceMode -quickCTS -quiet
[09/09 09:30:32     39s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[09/09 09:30:32     39s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[09/09 09:30:32     39s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[09/09 09:30:32     39s] <CMD> ::goMC::is_advanced_metrics_collection_running
[09/09 09:30:32     39s] <CMD> congRepair
[09/09 09:30:32     39s] Info: Disable timing driven in postCTS congRepair.
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] Starting congRepair ...
[09/09 09:30:32     39s] User Input Parameters:
[09/09 09:30:32     39s] - Congestion Driven    : On
[09/09 09:30:32     39s] - Timing Driven        : Off
[09/09 09:30:32     39s] - Area-Violation Based : On
[09/09 09:30:32     39s] - Start Rollback Level : -5
[09/09 09:30:32     39s] - Legalized            : On
[09/09 09:30:32     39s] - Window Based         : Off
[09/09 09:30:32     39s] - eDen incr mode       : Off
[09/09 09:30:32     39s] - Small incr mode      : Off
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2058.7M, EPOCH TIME: 1725888632.077813
[09/09 09:30:32     39s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.003, MEM:2058.7M, EPOCH TIME: 1725888632.080997
[09/09 09:30:32     39s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2058.7M, EPOCH TIME: 1725888632.081060
[09/09 09:30:32     39s] Starting Early Global Route congestion estimation: mem = 2058.7M
[09/09 09:30:32     39s] (I)      ============================ Layers =============================
[09/09 09:30:32     39s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:32     39s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:30:32     39s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:32     39s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:30:32     39s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:30:32     39s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:32     39s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:30:32     39s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:30:32     39s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:30:32     39s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:30:32     39s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:30:32     39s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:30:32     39s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:30:32     39s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:30:32     39s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:30:32     39s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:30:32     39s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:30:32     39s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:30:32     39s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:30:32     39s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:30:32     39s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:30:32     39s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:30:32     39s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:30:32     39s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:30:32     39s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:30:32     39s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:30:32     39s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:30:32     39s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:30:32     39s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:30:32     39s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:30:32     39s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:30:32     39s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:30:32     39s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:30:32     39s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:30:32     39s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:30:32     39s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:30:32     39s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:30:32     39s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:30:32     39s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:30:32     39s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:30:32     39s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:30:32     39s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:30:32     39s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:30:32     39s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:30:32     39s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:30:32     39s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:30:32     39s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:30:32     39s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:30:32     39s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:30:32     39s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:30:32     39s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:30:32     39s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:30:32     39s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:30:32     39s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:30:32     39s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:30:32     39s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:30:32     39s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:30:32     39s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:30:32     39s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:30:32     39s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:30:32     39s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:30:32     39s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:30:32     39s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:30:32     39s] (I)      Started Import and model ( Curr Mem: 2058.67 MB )
[09/09 09:30:32     39s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:30:32     39s] (I)      == Non-default Options ==
[09/09 09:30:32     39s] (I)      Maximum routing layer                              : 3
[09/09 09:30:32     39s] (I)      Number of threads                                  : 1
[09/09 09:30:32     39s] (I)      Use non-blocking free Dbs wires                    : false
[09/09 09:30:32     39s] (I)      Method to set GCell size                           : row
[09/09 09:30:32     39s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:30:32     39s] (I)      Use row-based GCell size
[09/09 09:30:32     39s] (I)      Use row-based GCell align
[09/09 09:30:32     39s] (I)      layer 0 area = 202000
[09/09 09:30:32     39s] (I)      layer 1 area = 202000
[09/09 09:30:32     39s] (I)      layer 2 area = 202000
[09/09 09:30:32     39s] (I)      GCell unit size   : 4480
[09/09 09:30:32     39s] (I)      GCell multiplier  : 1
[09/09 09:30:32     39s] (I)      GCell row height  : 4480
[09/09 09:30:32     39s] (I)      Actual row height : 4480
[09/09 09:30:32     39s] (I)      GCell align ref   : 20160 20160
[09/09 09:30:32     39s] [NR-eGR] Track table information for default rule: 
[09/09 09:30:32     39s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:30:32     39s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:30:32     39s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:30:32     39s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:30:32     39s] [NR-eGR] METTP has single uniform track structure
[09/09 09:30:32     39s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:30:32     39s] (I)      ================= Default via ==================
[09/09 09:30:32     39s] (I)      +---+--------------------+---------------------+
[09/09 09:30:32     39s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:30:32     39s] (I)      +---+--------------------+---------------------+
[09/09 09:30:32     39s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:30:32     39s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:30:32     39s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:30:32     39s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:30:32     39s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:30:32     39s] (I)      +---+--------------------+---------------------+
[09/09 09:30:32     39s] [NR-eGR] Read 255 PG shapes
[09/09 09:30:32     39s] [NR-eGR] Read 0 clock shapes
[09/09 09:30:32     39s] [NR-eGR] Read 0 other shapes
[09/09 09:30:32     39s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:30:32     39s] [NR-eGR] #Instance Blockages : 0
[09/09 09:30:32     39s] [NR-eGR] #PG Blockages       : 255
[09/09 09:30:32     39s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:30:32     39s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:30:32     39s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:30:32     39s] [NR-eGR] #Other Blockages    : 0
[09/09 09:30:32     39s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:30:32     39s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:30:32     39s] [NR-eGR] Read 1193 nets ( ignored 0 )
[09/09 09:30:32     39s] (I)      early_global_route_priority property id does not exist.
[09/09 09:30:32     39s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:30:32     39s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:30:32     39s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:30:32     39s] (I)      Number of ignored nets                =      0
[09/09 09:30:32     39s] (I)      Number of connected nets              =      0
[09/09 09:30:32     39s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:30:32     39s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:30:32     39s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:30:32     39s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:30:32     39s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:30:32     39s] (I)      Ndr track 0 does not exist
[09/09 09:30:32     39s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:30:32     39s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:30:32     39s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:30:32     39s] (I)      Site width          :   560  (dbu)
[09/09 09:30:32     39s] (I)      Row height          :  4480  (dbu)
[09/09 09:30:32     39s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:30:32     39s] (I)      GCell width         :  4480  (dbu)
[09/09 09:30:32     39s] (I)      GCell height        :  4480  (dbu)
[09/09 09:30:32     39s] (I)      Grid                :   102    53     3
[09/09 09:30:32     39s] (I)      Layer numbers       :     1     2     3
[09/09 09:30:32     39s] (I)      Vertical capacity   :     0  4480     0
[09/09 09:30:32     39s] (I)      Horizontal capacity :     0     0  4480
[09/09 09:30:32     39s] (I)      Default wire width  :   230   280   280
[09/09 09:30:32     39s] (I)      Default wire space  :   230   280   280
[09/09 09:30:32     39s] (I)      Default wire pitch  :   460   560   560
[09/09 09:30:32     39s] (I)      Default pitch size  :   460   560   560
[09/09 09:30:32     39s] (I)      First track coord   :   280   280   280
[09/09 09:30:32     39s] (I)      Num tracks per GCell:  9.74  8.00  8.00
[09/09 09:30:32     39s] (I)      Total num of tracks :   424   813   424
[09/09 09:30:32     39s] (I)      Num of masks        :     1     1     1
[09/09 09:30:32     39s] (I)      Num of trim masks   :     0     0     0
[09/09 09:30:32     39s] (I)      --------------------------------------------------------
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] [NR-eGR] ============ Routing rule table ============
[09/09 09:30:32     39s] [NR-eGR] Rule id: 0  Nets: 1193
[09/09 09:30:32     39s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:30:32     39s] (I)                    Layer    2    3 
[09/09 09:30:32     39s] (I)                    Pitch  560  560 
[09/09 09:30:32     39s] (I)             #Used tracks    1    1 
[09/09 09:30:32     39s] (I)       #Fully used tracks    1    1 
[09/09 09:30:32     39s] [NR-eGR] ========================================
[09/09 09:30:32     39s] [NR-eGR] 
[09/09 09:30:32     39s] (I)      =============== Blocked Tracks ===============
[09/09 09:30:32     39s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:32     39s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:30:32     39s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:32     39s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:30:32     39s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:30:32     39s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:30:32     39s] (I)      +-------+---------+----------+---------------+
[09/09 09:30:32     39s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2058.67 MB )
[09/09 09:30:32     39s] (I)      Reset routing kernel
[09/09 09:30:32     39s] (I)      Started Global Routing ( Curr Mem: 2058.67 MB )
[09/09 09:30:32     39s] (I)      totalPins=4727  totalGlobalPin=4693 (99.28%)
[09/09 09:30:32     39s] (I)      total 2D Cap : 80307 = (43248 H, 37059 V)
[09/09 09:30:32     39s] [NR-eGR] Layer group 1: route 1193 net(s) in layer range [2, 3]
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1a Route ============
[09/09 09:30:32     39s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:30:32     39s] (I)      Usage: 11177 = (5913 H, 5264 V) = (13.67% H, 14.20% V) = (2.649e+04um H, 2.358e+04um V)
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1b Route ============
[09/09 09:30:32     39s] (I)      Usage: 11177 = (5913 H, 5264 V) = (13.67% H, 14.20% V) = (2.649e+04um H, 2.358e+04um V)
[09/09 09:30:32     39s] (I)      Overflow of layer group 1: 0.00% H + 0.04% V. EstWL: 5.007296e+04um
[09/09 09:30:32     39s] (I)      Congestion metric : 0.00%H 0.04%V, 0.04%HV
[09/09 09:30:32     39s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1c Route ============
[09/09 09:30:32     39s] (I)      Level2 Grid: 21 x 11
[09/09 09:30:32     39s] (I)      Usage: 11177 = (5913 H, 5264 V) = (13.67% H, 14.20% V) = (2.649e+04um H, 2.358e+04um V)
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1d Route ============
[09/09 09:30:32     39s] (I)      Usage: 11178 = (5913 H, 5265 V) = (13.67% H, 14.21% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1e Route ============
[09/09 09:30:32     39s] (I)      Usage: 11178 = (5913 H, 5265 V) = (13.67% H, 14.21% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:30:32     39s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.02% V. EstWL: 5.007744e+04um
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] (I)      ============  Phase 1l Route ============
[09/09 09:30:32     39s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:30:32     39s] (I)      Layer  2:      36328      6967         6        4640       37792    (10.94%) 
[09/09 09:30:32     39s] (I)      Layer  3:      42824      5911         0           0       42824    ( 0.00%) 
[09/09 09:30:32     39s] (I)      Total:         79152     12878         6        4640       80616    ( 5.44%) 
[09/09 09:30:32     39s] (I)      
[09/09 09:30:32     39s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:30:32     39s] [NR-eGR]                        OverCon            
[09/09 09:30:32     39s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:30:32     39s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:30:32     39s] [NR-eGR] ----------------------------------------------
[09/09 09:30:32     39s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:30:32     39s] [NR-eGR]    MET2 ( 2)         6( 0.13%)   ( 0.13%) 
[09/09 09:30:32     39s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:30:32     39s] [NR-eGR] ----------------------------------------------
[09/09 09:30:32     39s] [NR-eGR]        Total         6( 0.06%)   ( 0.06%) 
[09/09 09:30:32     39s] [NR-eGR] 
[09/09 09:30:32     39s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.02 sec, Curr Mem: 2066.67 MB )
[09/09 09:30:32     39s] (I)      total 2D Cap : 80323 = (43248 H, 37075 V)
[09/09 09:30:32     39s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.12% V
[09/09 09:30:32     39s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2066.7M
[09/09 09:30:32     39s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.035, MEM:2066.7M, EPOCH TIME: 1725888632.116079
[09/09 09:30:32     39s] OPERPROF: Starting HotSpotCal at level 1, MEM:2066.7M, EPOCH TIME: 1725888632.116127
[09/09 09:30:32     39s] [hotspot] +------------+---------------+---------------+
[09/09 09:30:32     39s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:30:32     39s] [hotspot] +------------+---------------+---------------+
[09/09 09:30:32     39s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:30:32     39s] [hotspot] +------------+---------------+---------------+
[09/09 09:30:32     39s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:30:32     39s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:30:32     39s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2082.7M, EPOCH TIME: 1725888632.117313
[09/09 09:30:32     39s] Skipped repairing congestion.
[09/09 09:30:32     39s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2082.7M, EPOCH TIME: 1725888632.117401
[09/09 09:30:32     39s] Starting Early Global Route wiring: mem = 2082.7M
[09/09 09:30:32     39s] (I)      ============= Track Assignment ============
[09/09 09:30:32     39s] (I)      Started Track Assignment (1T) ( Curr Mem: 2082.68 MB )
[09/09 09:30:32     39s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:30:32     39s] (I)      Run Multi-thread track assignment
[09/09 09:30:32     39s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2082.68 MB )
[09/09 09:30:32     39s] (I)      Started Export ( Curr Mem: 2082.68 MB )
[09/09 09:30:32     39s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:30:32     39s] [NR-eGR] -----------------------------------
[09/09 09:30:32     39s] [NR-eGR]  MET1    (1H)             0   4647 
[09/09 09:30:32     39s] [NR-eGR]  MET2    (2V)         25419   7114 
[09/09 09:30:32     39s] [NR-eGR]  MET3    (3H)         27142      0 
[09/09 09:30:32     39s] [NR-eGR]  MET4    (4V)             0      0 
[09/09 09:30:32     39s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:30:32     39s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:30:32     39s] [NR-eGR] -----------------------------------
[09/09 09:30:32     39s] [NR-eGR]          Total        52562  11761 
[09/09 09:30:32     39s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:30:32     39s] [NR-eGR] Total half perimeter of net bounding box: 40650um
[09/09 09:30:32     39s] [NR-eGR] Total length: 52562um, number of vias: 11761
[09/09 09:30:32     39s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:30:32     39s] [NR-eGR] Total eGR-routed clock nets wire length: 3966um, number of vias: 1031
[09/09 09:30:32     39s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:30:32     39s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2082.68 MB )
[09/09 09:30:32     39s] Early Global Route wiring runtime: 0.02 seconds, mem = 2023.7M
[09/09 09:30:32     39s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.030, REAL:0.018, MEM:2023.7M, EPOCH TIME: 1725888632.135564
[09/09 09:30:32     39s] Tdgp not successfully inited but do clear! skip clearing
[09/09 09:30:32     39s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[09/09 09:30:32     39s] <CMD> ::goMC::is_advanced_metrics_collection_running
[09/09 09:30:32     39s] <CMD> ::goMC::is_advanced_metrics_collection_running
[09/09 09:30:32     39s] <CMD> ::goMC::is_advanced_metrics_collection_running
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -congRepairMaxIter
[09/09 09:30:32     39s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/09 09:30:32     39s] <CMD> all_setup_analysis_views
[09/09 09:30:32     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:32     39s] <CMD> reset_path_group -name reg2reg_tmp.12534
[09/09 09:30:32     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:32     39s] <CMD> reset_path_group -name reg2out_tmp.12534
[09/09 09:30:32     39s] <CMD> set_global _is_ipo_interactive_path_groups 0
[09/09 09:30:32     39s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[09/09 09:30:32     39s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[09/09 09:30:32     39s] <CMD> getPlaceMode -place_global_exp_incr_skp_preserve_mode_v2 -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -place_global_exp_netlist_balance_flow
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -timingEffort
[09/09 09:30:32     39s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[09/09 09:30:32     39s] *** Finishing placeDesign default flow ***
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[09/09 09:30:32     39s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 5.74% flops. Placement and timing QoR can be severely impacted in this case!
[09/09 09:30:32     39s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[09/09 09:30:32     39s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[09/09 09:30:32     39s] **placeDesign ... cpu = 0: 0: 4, real = 0: 0: 6, mem = 2023.7M **
[09/09 09:30:32     39s] <CMD> getPlaceMode -trimView -quiet
[09/09 09:30:32     39s] <CMD> getOptMode -quiet -viewOptPolishing
[09/09 09:30:32     39s] <CMD> getOptMode -quiet -fastViewOpt
[09/09 09:30:32     39s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[09/09 09:30:32     39s] <CMD_INTERNAL> spInternalUse tdgp clearSkpData
[09/09 09:30:32     39s] Tdgp not successfully inited but do clear! skip clearing
[09/09 09:30:32     39s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[09/09 09:30:32     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:32     39s] <CMD> setExtractRCMode -engine preRoute
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -ignoreScan
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -repairPlace
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -NMPsuppressInfo
[09/09 09:30:32     39s] <CMD_INTERNAL> setvar spgSpeedupBuildVSM 0
[09/09 09:30:32     39s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -place_global_replace_QP -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -macroPlaceMode -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -place_global_ignore_spare -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -tdgpMemFlow -quiet
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -resetCombineRFLevel
[09/09 09:30:32     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -clusterMode
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -place_global_exp_solve_unbalance_path
[09/09 09:30:32     39s] <CMD> getPlaceMode -enableDistPlace -quiet
[09/09 09:30:32     39s] <CMD> setPlaceMode -reset -expHiddenFastMode
[09/09 09:30:32     39s] <CMD> getPlaceMode -tcg2Pass -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[09/09 09:30:32     39s] <CMD> getPlaceMode -fp -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -fastfp -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -doRPlace -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[09/09 09:30:32     39s] <CMD> getPlaceMode -quickCTS -quiet
[09/09 09:30:32     39s] <CMD> set spgFlowInInitialPlace 0
[09/09 09:30:32     39s] <CMD> getPlaceMode -user -maxRouteLayer
[09/09 09:30:32     39s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[09/09 09:30:32     39s] <CMD> getPlaceMode -place_global_exp_balance_pipeline -quiet
[09/09 09:30:32     39s] <CMD> getDesignMode -quiet -flowEffort
[09/09 09:30:32     39s] <CMD> report_message -end_cmd
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:30:32     39s] Severity  ID               Count  Summary                                  
[09/09 09:30:32     39s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[09/09 09:30:32     39s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 09:30:32     39s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/09 09:30:32     39s] *** Message Summary: 3 warning(s), 2 error(s)
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] <CMD> um::create_snapshot -name final -auto min
[09/09 09:30:32     39s] <CMD> um::pop_snapshot_stack
[09/09 09:30:32     39s] <CMD> um::create_snapshot -name place_design
[09/09 09:30:32     39s] *** placeDesign #1 [finish] : cpu/real = 0:00:04.1/0:00:05.4 (0.8), totSession cpu/real = 0:00:39.9/0:18:28.7 (0.0), mem = 2023.7M
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] =============================================================================================
[09/09 09:30:32     39s]  Final TAT Report : placeDesign #1                                              21.18-s099_1
[09/09 09:30:32     39s] =============================================================================================
[09/09 09:30:32     39s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:30:32     39s] ---------------------------------------------------------------------------------------------
[09/09 09:30:32     39s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:30:32     39s] [ TimingUpdate           ]     10   0:00:00.2  (   4.1 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:30:32     39s] [ FullDelayCalc          ]      5   0:00:00.5  (   9.2 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:30:32     39s] [ MISC                   ]          0:00:04.7  (  86.6 % )     0:00:04.7 /  0:00:03.4    0.7
[09/09 09:30:32     39s] ---------------------------------------------------------------------------------------------
[09/09 09:30:32     39s]  placeDesign #1 TOTAL               0:00:05.4  ( 100.0 % )     0:00:05.4 /  0:00:04.1    0.8
[09/09 09:30:32     39s] ---------------------------------------------------------------------------------------------
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] <CMD> getPlaceMode -exp_slack_driven -quiet
[09/09 09:30:32     39s] <CMD> checkPlace output/TM_select_3.checkPlace
[09/09 09:30:32     39s] OPERPROF: Starting checkPlace at level 1, MEM:2023.7M, EPOCH TIME: 1725888632.170245
[09/09 09:30:32     39s] Processing tracks to init pin-track alignment.
[09/09 09:30:32     39s] z: 2, totalTracks: 1
[09/09 09:30:32     39s] z: 4, totalTracks: 1
[09/09 09:30:32     39s] z: 6, totalTracks: 1
[09/09 09:30:32     39s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:30:32     39s] All LLGs are deleted
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.7M, EPOCH TIME: 1725888632.171763
[09/09 09:30:32     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.7M, EPOCH TIME: 1725888632.171860
[09/09 09:30:32     39s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2023.7M, EPOCH TIME: 1725888632.171931
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2023.7M, EPOCH TIME: 1725888632.172125
[09/09 09:30:32     39s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:32     39s] Core basic site is core_ji3v
[09/09 09:30:32     39s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2023.7M, EPOCH TIME: 1725888632.181859
[09/09 09:30:32     39s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:30:32     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:30:32     39s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2023.7M, EPOCH TIME: 1725888632.182356
[09/09 09:30:32     39s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:30:32     39s] SiteArray: use 172,032 bytes
[09/09 09:30:32     39s] SiteArray: current memory after site array memory allocation 2023.7M
[09/09 09:30:32     39s] SiteArray: FP blocked sites are writable
[09/09 09:30:32     39s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:30:32     39s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2023.7M, EPOCH TIME: 1725888632.182844
[09/09 09:30:32     39s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.010, REAL:0.002, MEM:2023.7M, EPOCH TIME: 1725888632.184657
[09/09 09:30:32     39s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:30:32     39s] Atter site array init, number of instance map data is 0.
[09/09 09:30:32     39s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2023.7M, EPOCH TIME: 1725888632.184913
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:32     39s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2023.7M, EPOCH TIME: 1725888632.185103
[09/09 09:30:32     39s] ** NOTE: Created directory path 'output' for file 'output/TM_select_3.checkPlace'.
[09/09 09:30:32     39s] Begin checking placement ... (start mem=2023.7M, init mem=2023.7M)
[09/09 09:30:32     39s] Begin checking exclusive groups violation ...
[09/09 09:30:32     39s] There are 0 groups to check, max #box is 0, total #box is 0
[09/09 09:30:32     39s] Finished checking exclusive groups violations. Found 0 Vio.
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] Running CheckPlace using 1 thread in normal mode...
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] ...checkPlace normal is done!
[09/09 09:30:32     39s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2023.7M, EPOCH TIME: 1725888632.210729
[09/09 09:30:32     39s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2023.7M, EPOCH TIME: 1725888632.211249
[09/09 09:30:32     39s] *info: Placed = 1155          
[09/09 09:30:32     39s] *info: Unplaced = 0           
[09/09 09:30:32     39s] Placement Density:59.04%(48297/81797)
[09/09 09:30:32     39s] Placement Density (including fixed std cells):59.04%(48297/81797)
[09/09 09:30:32     39s] All LLGs are deleted
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1155).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.7M, EPOCH TIME: 1725888632.211871
[09/09 09:30:32     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.7M, EPOCH TIME: 1725888632.211974
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2023.7M)
[09/09 09:30:32     39s] OPERPROF: Finished checkPlace at level 1, CPU:0.040, REAL:0.042, MEM:2023.7M, EPOCH TIME: 1725888632.212653
[09/09 09:30:32     39s] <CMD> setDrawView place
[09/09 09:30:32     39s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:30:32     39s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix TM_select_3_preCTS -outDir timingReports
[09/09 09:30:32     39s] #optDebug: fT-S <1 1 0 0 0>
[09/09 09:30:32     39s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:39.9/0:18:28.8 (0.0), mem = 2023.7M
[09/09 09:30:32     39s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2023.7M, EPOCH TIME: 1725888632.221781
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] All LLGs are deleted
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2023.7M, EPOCH TIME: 1725888632.221862
[09/09 09:30:32     39s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2023.7M, EPOCH TIME: 1725888632.221909
[09/09 09:30:32     39s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2023.7M, EPOCH TIME: 1725888632.221962
[09/09 09:30:32     39s] Start to check current routing status for nets...
[09/09 09:30:32     39s] All nets are already routed correctly.
[09/09 09:30:32     39s] End to check current routing status for nets (mem=2023.7M)
[09/09 09:30:32     39s] Extraction called for design 'aska_dig' of instances=1155 and nets=1220 using extraction engine 'preRoute' .
[09/09 09:30:32     39s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:30:32     39s] RC Extraction called in multi-corner(2) mode.
[09/09 09:30:32     39s] RCMode: PreRoute
[09/09 09:30:32     39s]       RC Corner Indexes            0       1   
[09/09 09:30:32     39s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:30:32     39s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:30:32     39s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:30:32     39s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:30:32     39s] Shrink Factor                : 1.00000
[09/09 09:30:32     39s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:30:32     39s] Using capacitance table file ...
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s] Trim Metal Layers:
[09/09 09:30:32     39s] LayerId::1 widthSet size::4
[09/09 09:30:32     39s] LayerId::2 widthSet size::4
[09/09 09:30:32     39s] LayerId::3 widthSet size::4
[09/09 09:30:32     39s] LayerId::4 widthSet size::4
[09/09 09:30:32     39s] LayerId::5 widthSet size::4
[09/09 09:30:32     39s] LayerId::6 widthSet size::2
[09/09 09:30:32     39s] Updating RC grid for preRoute extraction ...
[09/09 09:30:32     39s] eee: pegSigSF::1.070000
[09/09 09:30:32     39s] Initializing multi-corner capacitance tables ... 
[09/09 09:30:32     39s] Initializing multi-corner resistance tables ...
[09/09 09:30:32     39s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:30:32     39s] eee: l::2 avDens::0.131821 usedTrk::664.378035 availTrk::5040.000000 sigTrk::664.378035
[09/09 09:30:32     39s] eee: l::3 avDens::0.149022 usedTrk::608.008344 availTrk::4080.000000 sigTrk::608.008344
[09/09 09:30:32     39s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:30:32     39s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:30:32     39s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:30:32     39s] {RT max_rc 0 3 3 0}
[09/09 09:30:32     39s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.000000 newSi=0.001600 wHLS=0.000000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:30:32     39s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2023.676M)
[09/09 09:30:32     39s] Effort level <high> specified for reg2reg path_group
[09/09 09:30:32     39s] All LLGs are deleted
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.7M, EPOCH TIME: 1725888632.295316
[09/09 09:30:32     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.7M, EPOCH TIME: 1725888632.295404
[09/09 09:30:32     39s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2031.7M, EPOCH TIME: 1725888632.295592
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2031.7M, EPOCH TIME: 1725888632.295752
[09/09 09:30:32     39s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:32     39s] Core basic site is core_ji3v
[09/09 09:30:32     39s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2031.7M, EPOCH TIME: 1725888632.305306
[09/09 09:30:32     39s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:30:32     39s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:30:32     39s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2031.7M, EPOCH TIME: 1725888632.305690
[09/09 09:30:32     39s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:30:32     39s] SiteArray: use 172,032 bytes
[09/09 09:30:32     39s] SiteArray: current memory after site array memory allocation 2031.7M
[09/09 09:30:32     39s] SiteArray: FP blocked sites are writable
[09/09 09:30:32     39s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2031.7M, EPOCH TIME: 1725888632.306184
[09/09 09:30:32     39s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2031.7M, EPOCH TIME: 1725888632.307959
[09/09 09:30:32     39s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:30:32     39s] Atter site array init, number of instance map data is 0.
[09/09 09:30:32     39s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2031.7M, EPOCH TIME: 1725888632.308225
[09/09 09:30:32     39s] 
[09/09 09:30:32     39s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:32     39s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.013, MEM:2031.7M, EPOCH TIME: 1725888632.308598
[09/09 09:30:32     39s] All LLGs are deleted
[09/09 09:30:32     39s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:32     39s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2031.7M, EPOCH TIME: 1725888632.309014
[09/09 09:30:32     39s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2031.7M, EPOCH TIME: 1725888632.309075
[09/09 09:30:32     39s] Starting delay calculation for Setup views
[09/09 09:30:32     40s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:30:32     40s] #################################################################################
[09/09 09:30:32     40s] # Design Stage: PreRoute
[09/09 09:30:32     40s] # Design Name: aska_dig
[09/09 09:30:32     40s] # Design Mode: 180nm
[09/09 09:30:32     40s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:30:32     40s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:30:32     40s] # Signoff Settings: SI Off 
[09/09 09:30:32     40s] #################################################################################
[09/09 09:30:32     40s] Calculate delays in BcWc mode...
[09/09 09:30:32     40s] Topological Sorting (REAL = 0:00:00.0, MEM = 2029.7M, InitMEM = 2029.7M)
[09/09 09:30:32     40s] Start delay calculation (fullDC) (1 T). (MEM=2029.7)
[09/09 09:30:32     40s] End AAE Lib Interpolated Model. (MEM=2041.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:32     40s] Total number of fetched objects 1193
[09/09 09:30:32     40s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:30:32     40s] End delay calculation. (MEM=2091.98 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:30:32     40s] End delay calculation (fullDC). (MEM=2091.98 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:30:32     40s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2092.0M) ***
[09/09 09:30:32     40s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:40.3 mem=2092.0M)
[09/09 09:30:33     40s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.281 |  6.286  | -75.281 |
|           TNS (ns):|-26836.4 |  0.000  |-26836.4 |
|    Violating Paths:|   433   |    0    |   433   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     31 (31)      |   -5.475   |     31 (31)      |
|   max_tran     |     31 (574)     |  -72.902   |     31 (574)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:30:33     40s] All LLGs are deleted
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.361948
[09/09 09:30:33     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.362035
[09/09 09:30:33     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.362233
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.2M, EPOCH TIME: 1725888633.362410
[09/09 09:30:33     40s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:33     40s] Core basic site is core_ji3v
[09/09 09:30:33     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.2M, EPOCH TIME: 1725888633.372493
[09/09 09:30:33     40s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:30:33     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:30:33     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.372791
[09/09 09:30:33     40s] Fast DP-INIT is on for default
[09/09 09:30:33     40s] Atter site array init, number of instance map data is 0.
[09/09 09:30:33     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2046.2M, EPOCH TIME: 1725888633.373362
[09/09 09:30:33     40s] 
[09/09 09:30:33     40s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:33     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2046.2M, EPOCH TIME: 1725888633.373817
[09/09 09:30:33     40s] All LLGs are deleted
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.374382
[09/09 09:30:33     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.374455
[09/09 09:30:33     40s] Density: 59.045%
Routing Overflow: 0.00% H and 0.12% V
------------------------------------------------------------------

[09/09 09:30:33     40s] All LLGs are deleted
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.375896
[09/09 09:30:33     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.375974
[09/09 09:30:33     40s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.376150
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2046.2M, EPOCH TIME: 1725888633.376303
[09/09 09:30:33     40s] Max number of tech site patterns supported in site array is 256.
[09/09 09:30:33     40s] Core basic site is core_ji3v
[09/09 09:30:33     40s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2046.2M, EPOCH TIME: 1725888633.385822
[09/09 09:30:33     40s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:30:33     40s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:30:33     40s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.386294
[09/09 09:30:33     40s] Fast DP-INIT is on for default
[09/09 09:30:33     40s] Atter site array init, number of instance map data is 0.
[09/09 09:30:33     40s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2046.2M, EPOCH TIME: 1725888633.386751
[09/09 09:30:33     40s] 
[09/09 09:30:33     40s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:30:33     40s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2046.2M, EPOCH TIME: 1725888633.387170
[09/09 09:30:33     40s] All LLGs are deleted
[09/09 09:30:33     40s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:30:33     40s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2046.2M, EPOCH TIME: 1725888633.387532
[09/09 09:30:33     40s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2046.2M, EPOCH TIME: 1725888633.387592
[09/09 09:30:33     40s] Reported timing to dir timingReports
[09/09 09:30:33     40s] Total CPU time: 0.48 sec
[09/09 09:30:33     40s] Total Real time: 1.0 sec
[09/09 09:30:33     40s] Total Memory Usage: 2046.164062 Mbytes
[09/09 09:30:33     40s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:30:33     40s] *** timeDesign #2 [finish] : cpu/real = 0:00:00.5/0:00:01.2 (0.4), totSession cpu/real = 0:00:40.4/0:18:30.0 (0.0), mem = 2046.2M
[09/09 09:30:33     40s] 
[09/09 09:30:33     40s] =============================================================================================
[09/09 09:30:33     40s]  Final TAT Report : timeDesign #2                                               21.18-s099_1
[09/09 09:30:33     40s] =============================================================================================
[09/09 09:30:33     40s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:30:33     40s] ---------------------------------------------------------------------------------------------
[09/09 09:30:33     40s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:30:33     40s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.9 % )     0:00:01.1 /  0:00:00.4    0.4
[09/09 09:30:33     40s] [ DrvReport              ]      1   0:00:00.6  (  54.9 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:30:33     40s] [ ExtractRC              ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:30:33     40s] [ TimingUpdate           ]      1   0:00:00.1  (   8.0 % )     0:00:00.4 /  0:00:00.3    0.8
[09/09 09:30:33     40s] [ FullDelayCalc          ]      1   0:00:00.3  (  22.0 % )     0:00:00.3 /  0:00:00.2    0.7
[09/09 09:30:33     40s] [ TimingReport           ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:30:33     40s] [ GenerateReports        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:30:33     40s] [ MISC                   ]          0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.2
[09/09 09:30:33     40s] ---------------------------------------------------------------------------------------------
[09/09 09:30:33     40s]  timeDesign #2 TOTAL                0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:00.5    0.4
[09/09 09:30:33     40s] ---------------------------------------------------------------------------------------------
[09/09 09:30:33     40s] 
[09/09 09:31:04     41s] <CMD> addTieHiLo -cell {LOGIC1JI3V LOGIC0JI3V} -prefix LTIE
[09/09 09:31:04     41s] OPERPROF: Starting DPlace-Init at level 1, MEM:2053.8M, EPOCH TIME: 1725888664.924691
[09/09 09:31:04     41s] Processing tracks to init pin-track alignment.
[09/09 09:31:04     41s] z: 2, totalTracks: 1
[09/09 09:31:04     41s] z: 4, totalTracks: 1
[09/09 09:31:04     41s] z: 6, totalTracks: 1
[09/09 09:31:04     41s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:31:04     41s] All LLGs are deleted
[09/09 09:31:04     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2053.8M, EPOCH TIME: 1725888664.926060
[09/09 09:31:04     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.926149
[09/09 09:31:04     41s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2053.8M, EPOCH TIME: 1725888664.926344
[09/09 09:31:04     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2053.8M, EPOCH TIME: 1725888664.926547
[09/09 09:31:04     41s] Max number of tech site patterns supported in site array is 256.
[09/09 09:31:04     41s] Core basic site is core_ji3v
[09/09 09:31:04     41s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2053.8M, EPOCH TIME: 1725888664.936189
[09/09 09:31:04     41s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:31:04     41s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:31:04     41s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.936513
[09/09 09:31:04     41s] Fast DP-INIT is on for default
[09/09 09:31:04     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:31:04     41s] Atter site array init, number of instance map data is 0.
[09/09 09:31:04     41s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2053.8M, EPOCH TIME: 1725888664.937032
[09/09 09:31:04     41s] 
[09/09 09:31:04     41s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:31:04     41s] 
[09/09 09:31:04     41s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:31:04     41s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2053.8M, EPOCH TIME: 1725888664.937518
[09/09 09:31:04     41s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2053.8M, EPOCH TIME: 1725888664.937563
[09/09 09:31:04     41s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.937782
[09/09 09:31:04     41s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2053.8MB).
[09/09 09:31:04     41s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2053.8M, EPOCH TIME: 1725888664.938177
[09/09 09:31:04     41s] Options: No distance constraint, Max Fan-out = 10.
[09/09 09:31:04     41s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2053.8M, EPOCH TIME: 1725888664.938256
[09/09 09:31:04     41s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.938314
[09/09 09:31:04     41s] INFO: Total Number of Tie Cells (LOGIC1JI3V) placed: 0  
[09/09 09:31:04     41s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2053.8M, EPOCH TIME: 1725888664.939551
[09/09 09:31:04     41s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.939610
[09/09 09:31:04     41s] INFO: Total Number of Tie Cells (LOGIC0JI3V) placed: 0  
[09/09 09:31:04     41s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2053.8M, EPOCH TIME: 1725888664.940136
[09/09 09:31:04     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1155).
[09/09 09:31:04     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] All LLGs are deleted
[09/09 09:31:04     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:31:04     41s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2053.8M, EPOCH TIME: 1725888664.941680
[09/09 09:31:04     41s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2053.8M, EPOCH TIME: 1725888664.941742
[09/09 09:31:04     41s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2049.8M, EPOCH TIME: 1725888664.942295
[09/09 09:31:13     41s] <CMD> redraw
[09/09 09:31:43     42s] <CMD> setRouteMode -earlyGlobalMinRouteLayer 2 -earlyGlobalMaxRouteLayer 4 -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[09/09 09:31:43     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:31:43     42s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:31:43     42s] <CMD> earlyGlobalRoute
[09/09 09:31:43     42s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      ============================ Layers =============================
[09/09 09:31:43     42s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:31:43     42s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:31:43     42s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:31:43     42s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:31:43     42s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:31:43     42s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:31:43     42s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:31:43     42s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:31:43     42s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:31:43     42s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:31:43     42s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:31:43     42s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:31:43     42s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:31:43     42s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:31:43     42s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:31:43     42s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:31:43     42s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:31:43     42s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:31:43     42s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:31:43     42s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:31:43     42s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:31:43     42s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:31:43     42s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:31:43     42s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:31:43     42s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:31:43     42s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:31:43     42s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:31:43     42s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:31:43     42s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:31:43     42s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:31:43     42s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:31:43     42s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:31:43     42s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:31:43     42s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:31:43     42s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:31:43     42s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:31:43     42s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:31:43     42s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:31:43     42s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:31:43     42s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:31:43     42s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:31:43     42s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:31:43     42s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:31:43     42s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:31:43     42s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:31:43     42s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:31:43     42s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:31:43     42s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:31:43     42s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:31:43     42s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:31:43     42s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:31:43     42s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:31:43     42s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:31:43     42s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:31:43     42s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:31:43     42s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:31:43     42s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:31:43     42s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:31:43     42s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:31:43     42s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:31:43     42s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:31:43     42s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:31:43     42s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:31:43     42s] (I)      Started Import and model ( Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:31:43     42s] (I)      == Non-default Options ==
[09/09 09:31:43     42s] (I)      Maximum routing layer                              : 4
[09/09 09:31:43     42s] (I)      Number of threads                                  : 1
[09/09 09:31:43     42s] (I)      Method to set GCell size                           : row
[09/09 09:31:43     42s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:31:43     42s] (I)      Use row-based GCell size
[09/09 09:31:43     42s] (I)      Use row-based GCell align
[09/09 09:31:43     42s] (I)      layer 0 area = 202000
[09/09 09:31:43     42s] (I)      layer 1 area = 202000
[09/09 09:31:43     42s] (I)      layer 2 area = 202000
[09/09 09:31:43     42s] (I)      layer 3 area = 202000
[09/09 09:31:43     42s] (I)      GCell unit size   : 4480
[09/09 09:31:43     42s] (I)      GCell multiplier  : 1
[09/09 09:31:43     42s] (I)      GCell row height  : 4480
[09/09 09:31:43     42s] (I)      Actual row height : 4480
[09/09 09:31:43     42s] (I)      GCell align ref   : 20160 20160
[09/09 09:31:43     42s] [NR-eGR] Track table information for default rule: 
[09/09 09:31:43     42s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:31:43     42s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:31:43     42s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:31:43     42s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:31:43     42s] [NR-eGR] METTP has single uniform track structure
[09/09 09:31:43     42s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:31:43     42s] (I)      ================= Default via ==================
[09/09 09:31:43     42s] (I)      +---+--------------------+---------------------+
[09/09 09:31:43     42s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:31:43     42s] (I)      +---+--------------------+---------------------+
[09/09 09:31:43     42s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:31:43     42s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:31:43     42s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:31:43     42s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:31:43     42s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:31:43     42s] (I)      +---+--------------------+---------------------+
[09/09 09:31:43     42s] [NR-eGR] Read 255 PG shapes
[09/09 09:31:43     42s] [NR-eGR] Read 0 clock shapes
[09/09 09:31:43     42s] [NR-eGR] Read 0 other shapes
[09/09 09:31:43     42s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:31:43     42s] [NR-eGR] #Instance Blockages : 0
[09/09 09:31:43     42s] [NR-eGR] #PG Blockages       : 255
[09/09 09:31:43     42s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:31:43     42s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:31:43     42s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:31:43     42s] [NR-eGR] #Other Blockages    : 0
[09/09 09:31:43     42s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:31:43     42s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:31:43     42s] [NR-eGR] Read 1193 nets ( ignored 0 )
[09/09 09:31:43     42s] (I)      early_global_route_priority property id does not exist.
[09/09 09:31:43     42s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:31:43     42s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:31:43     42s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:31:43     42s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:31:43     42s] (I)      Number of ignored nets                =      0
[09/09 09:31:43     42s] (I)      Number of connected nets              =      0
[09/09 09:31:43     42s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:31:43     42s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:31:43     42s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:31:43     42s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:31:43     42s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:31:43     42s] (I)      Ndr track 0 does not exist
[09/09 09:31:43     42s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:31:43     42s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:31:43     42s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:31:43     42s] (I)      Site width          :   560  (dbu)
[09/09 09:31:43     42s] (I)      Row height          :  4480  (dbu)
[09/09 09:31:43     42s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:31:43     42s] (I)      GCell width         :  4480  (dbu)
[09/09 09:31:43     42s] (I)      GCell height        :  4480  (dbu)
[09/09 09:31:43     42s] (I)      Grid                :   102    53     4
[09/09 09:31:43     42s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:31:43     42s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:31:43     42s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:31:43     42s] (I)      Default wire width  :   230   280   280   280
[09/09 09:31:43     42s] (I)      Default wire space  :   230   280   280   280
[09/09 09:31:43     42s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:31:43     42s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:31:43     42s] (I)      First track coord   :   280   280   280   280
[09/09 09:31:43     42s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:31:43     42s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:31:43     42s] (I)      Num of masks        :     1     1     1     1
[09/09 09:31:43     42s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:31:43     42s] (I)      --------------------------------------------------------
[09/09 09:31:43     42s] 
[09/09 09:31:43     42s] [NR-eGR] ============ Routing rule table ============
[09/09 09:31:43     42s] [NR-eGR] Rule id: 0  Nets: 1193
[09/09 09:31:43     42s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:31:43     42s] (I)                    Layer    2    3    4 
[09/09 09:31:43     42s] (I)                    Pitch  560  560  560 
[09/09 09:31:43     42s] (I)             #Used tracks    1    1    1 
[09/09 09:31:43     42s] (I)       #Fully used tracks    1    1    1 
[09/09 09:31:43     42s] [NR-eGR] ========================================
[09/09 09:31:43     42s] [NR-eGR] 
[09/09 09:31:43     42s] (I)      =============== Blocked Tracks ===============
[09/09 09:31:43     42s] (I)      +-------+---------+----------+---------------+
[09/09 09:31:43     42s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:31:43     42s] (I)      +-------+---------+----------+---------------+
[09/09 09:31:43     42s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:31:43     42s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:31:43     42s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:31:43     42s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:31:43     42s] (I)      +-------+---------+----------+---------------+
[09/09 09:31:43     42s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      Reset routing kernel
[09/09 09:31:43     42s] (I)      Started Global Routing ( Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      totalPins=4727  totalGlobalPin=4693 (99.28%)
[09/09 09:31:43     42s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:31:43     42s] [NR-eGR] Layer group 1: route 1193 net(s) in layer range [2, 4]
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1a Route ============
[09/09 09:31:43     42s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:31:43     42s] (I)      Usage: 11177 = (5912 H, 5265 V) = (13.67% H, 6.57% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1b Route ============
[09/09 09:31:43     42s] (I)      Usage: 11177 = (5912 H, 5265 V) = (13.67% H, 6.57% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:31:43     42s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.007296e+04um
[09/09 09:31:43     42s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:31:43     42s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1c Route ============
[09/09 09:31:43     42s] (I)      Usage: 11177 = (5912 H, 5265 V) = (13.67% H, 6.57% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1d Route ============
[09/09 09:31:43     42s] (I)      Usage: 11177 = (5912 H, 5265 V) = (13.67% H, 6.57% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1e Route ============
[09/09 09:31:43     42s] (I)      Usage: 11177 = (5912 H, 5265 V) = (13.67% H, 6.57% V) = (2.649e+04um H, 2.359e+04um V)
[09/09 09:31:43     42s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.007296e+04um
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] (I)      ============  Phase 1l Route ============
[09/09 09:31:43     42s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:31:43     42s] (I)      Layer  2:      36312      6633         2        4768       37664    (11.24%) 
[09/09 09:31:43     42s] (I)      Layer  3:      42824      5938         0           0       42824    ( 0.00%) 
[09/09 09:31:43     42s] (I)      Layer  4:      42276       358         0           0       42432    ( 0.00%) 
[09/09 09:31:43     42s] (I)      Total:        121412     12929         2        4768      122920    ( 3.73%) 
[09/09 09:31:43     42s] (I)      
[09/09 09:31:43     42s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:31:43     42s] [NR-eGR]                        OverCon            
[09/09 09:31:43     42s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:31:43     42s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:31:43     42s] [NR-eGR] ----------------------------------------------
[09/09 09:31:43     42s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:31:43     42s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[09/09 09:31:43     42s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:31:43     42s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:31:43     42s] [NR-eGR] ----------------------------------------------
[09/09 09:31:43     42s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[09/09 09:31:43     42s] [NR-eGR] 
[09/09 09:31:43     42s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:31:43     42s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:31:43     42s] (I)      ============= Track Assignment ============
[09/09 09:31:43     42s] (I)      Started Track Assignment (1T) ( Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:31:43     42s] (I)      Run Multi-thread track assignment
[09/09 09:31:43     42s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] (I)      Started Export ( Curr Mem: 2053.86 MB )
[09/09 09:31:43     42s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:31:43     42s] [NR-eGR] -----------------------------------
[09/09 09:31:43     42s] [NR-eGR]  MET1    (1H)             0   4647 
[09/09 09:31:43     42s] [NR-eGR]  MET2    (2V)         23547   6847 
[09/09 09:31:43     42s] [NR-eGR]  MET3    (3H)         27114    280 
[09/09 09:31:43     42s] [NR-eGR]  MET4    (4V)          1856      0 
[09/09 09:31:43     42s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:31:43     42s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:31:43     42s] [NR-eGR] -----------------------------------
[09/09 09:31:43     42s] [NR-eGR]          Total        52518  11774 
[09/09 09:31:43     42s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:31:43     42s] [NR-eGR] Total half perimeter of net bounding box: 40650um
[09/09 09:31:43     42s] [NR-eGR] Total length: 52518um, number of vias: 11774
[09/09 09:31:43     42s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:31:43     42s] [NR-eGR] Total eGR-routed clock nets wire length: 3959um, number of vias: 1028
[09/09 09:31:43     42s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:31:43     42s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2044.34 MB )
[09/09 09:31:43     42s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2031.34 MB )
[09/09 09:31:43     42s] (I)      ======================================= Runtime Summary =======================================
[09/09 09:31:43     42s] (I)       Step                                              %      Start     Finish      Real       CPU 
[09/09 09:31:43     42s] (I)      -----------------------------------------------------------------------------------------------
[09/09 09:31:43     42s] (I)       Early Global Route kernel                   100.00%  74.08 sec  74.15 sec  0.07 sec  0.07 sec 
[09/09 09:31:43     42s] (I)       +-Import and model                           11.06%  74.09 sec  74.10 sec  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Create place DB                           2.85%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Import place data                       2.72%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read instances and placement          0.79%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read nets                             1.64%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Create route DB                           6.07%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Import route data (1T)                  5.74%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.33%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read routing blockages              0.00%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read instance blockages             0.21%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read PG blockages                   0.07%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read clock blockages                0.02%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read other blockages                0.02%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read halo blockages                 0.01%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Read boundary cut boxes             0.00%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read blackboxes                       0.02%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read prerouted                        0.67%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read unlegalized nets                 0.06%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Read nets                             0.39%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Set up via pillars                    0.01%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Initialize 3D grid graph              0.05%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Model blockage capacity               0.90%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | | +-Initialize 3D capacity              0.68%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Read aux data                             0.00%  74.09 sec  74.09 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Others data preparation                   0.08%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Create route kernel                       1.34%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       +-Global Routing                             18.71%  74.10 sec  74.11 sec  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | +-Initialization                            0.50%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Net group 1                              17.05%  74.10 sec  74.11 sec  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | | +-Generate topology                       1.80%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1a                                3.16%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Pattern routing (1T)                  2.17%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.28%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Add via demand to 2D                  0.26%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1b                                0.95%  74.10 sec  74.10 sec  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | | | +-Monotonic routing (1T)                0.74%  74.10 sec  74.10 sec  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1c                                0.02%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1d                                0.02%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1e                                0.19%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Route legalization                    0.00%  74.10 sec  74.10 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Phase 1l                                9.53%  74.10 sec  74.11 sec  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | | +-Layer assignment (1T)                 9.11%  74.10 sec  74.11 sec  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Clean cong LA                             0.00%  74.11 sec  74.11 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       +-Export 3D cong map                          0.64%  74.11 sec  74.11 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Export 2D cong map                        0.14%  74.11 sec  74.11 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       +-Extract Global 3D Wires                     0.27%  74.11 sec  74.11 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       +-Track Assignment (1T)                      14.59%  74.11 sec  74.12 sec  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | +-Initialization                            0.06%  74.11 sec  74.11 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Track Assignment Kernel                  13.98%  74.11 sec  74.12 sec  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | +-Free Memory                               0.00%  74.12 sec  74.12 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       +-Export                                     33.02%  74.12 sec  74.15 sec  0.02 sec  0.02 sec 
[09/09 09:31:43     42s] (I)       | +-Export DB wires                           4.40%  74.12 sec  74.13 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Export all nets                         3.31%  74.12 sec  74.13 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | | +-Set wire vias                           0.67%  74.13 sec  74.13 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Report wirelength                         2.11%  74.13 sec  74.13 sec  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       | +-Update net boxes                          1.62%  74.13 sec  74.13 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)       | +-Update timing                            24.22%  74.13 sec  74.15 sec  0.02 sec  0.01 sec 
[09/09 09:31:43     42s] (I)       +-Postprocess design                          1.77%  74.15 sec  74.15 sec  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)      ======================= Summary by functions ========================
[09/09 09:31:43     42s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:31:43     42s] (I)      ---------------------------------------------------------------------
[09/09 09:31:43     42s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.07 sec 
[09/09 09:31:43     42s] (I)        1  Export                               33.02%  0.02 sec  0.02 sec 
[09/09 09:31:43     42s] (I)        1  Global Routing                       18.71%  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        1  Track Assignment (1T)                14.59%  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        1  Import and model                     11.06%  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        1  Postprocess design                    1.77%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        1  Export 3D cong map                    0.64%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        1  Extract Global 3D Wires               0.27%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Update timing                        24.22%  0.02 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        2  Net group 1                          17.05%  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        2  Track Assignment Kernel              13.98%  0.01 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        2  Create route DB                       6.07%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Export DB wires                       4.40%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Create place DB                       2.85%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Report wirelength                     2.11%  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        2  Update net boxes                      1.62%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Create route kernel                   1.34%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Initialization                        0.55%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Export 2D cong map                    0.14%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1l                              9.53%  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Import route data (1T)                5.74%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Export all nets                       3.31%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1a                              3.16%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Import place data                     2.72%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Generate topology                     1.80%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1b                              0.95%  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        3  Set wire vias                         0.67%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Layer assignment (1T)                 9.11%  0.01 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Pattern routing (1T)                  2.17%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Read nets                             2.03%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Read blockages ( Layer 2-4 )          1.33%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Model blockage capacity               0.90%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Read instances and placement          0.79%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Monotonic routing (1T)                0.74%  0.00 sec  0.01 sec 
[09/09 09:31:43     42s] (I)        4  Read prerouted                        0.67%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Pattern Routing Avoiding Blockages    0.28%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Add via demand to 2D                  0.26%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Initialize 3D grid graph              0.05%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Initialize 3D capacity                0.68%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:31:43     42s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:31:52     42s] <CMD> redraw
[09/09 09:32:00     43s] <CMD> setLayerPreference node_overlay -isVisible 1
[09/09 09:32:00     43s] 
[09/09 09:32:00     43s] 
[09/09 09:32:00     43s] 
[09/09 09:32:00     43s] <CMD> setLayerPreference congestH -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[09/09 09:32:00     43s] <CMD> setLayerPreference congestV -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff}
[09/09 09:32:00     43s] <CMD> fit
[09/09 09:32:47     44s] <CMD> setLayerPreference node_overlay -isSelectable 0
[09/09 09:32:48     44s] <CMD> setLayerPreference node_overlay -isSelectable 1
[09/09 09:32:49     44s] <CMD> setLayerPreference node_overlay -isVisible 0
[09/09 09:32:50     44s] <CMD> setLayerPreference node_overlay -isVisible 1
[09/09 09:32:50     44s] <CMD> fit
[09/09 09:32:50     44s] <CMD> setLayerPreference node_overlay -isVisible 0
[09/09 09:32:51     45s] <CMD> setLayerPreference node_overlay -isVisible 1
[09/09 09:32:51     45s] <CMD> fit
[09/09 09:32:52     45s] <CMD> setLayerPreference node_overlay -isVisible 0
[09/09 09:33:13     45s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:33:13     45s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[09/09 09:33:13     45s] #optDebug: fT-S <1 1 0 0 0>
[09/09 09:33:13     45s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:45.8/0:21:10.3 (0.0), mem = 2046.9M
[09/09 09:33:13     45s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2038.9M, EPOCH TIME: 1725888793.786406
[09/09 09:33:13     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] All LLGs are deleted
[09/09 09:33:13     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2038.9M, EPOCH TIME: 1725888793.786494
[09/09 09:33:13     45s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2038.9M, EPOCH TIME: 1725888793.786540
[09/09 09:33:13     45s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2038.9M, EPOCH TIME: 1725888793.786600
[09/09 09:33:13     45s] Start to check current routing status for nets...
[09/09 09:33:13     45s] All nets are already routed correctly.
[09/09 09:33:13     45s] End to check current routing status for nets (mem=2038.9M)
[09/09 09:33:13     45s] Extraction called for design 'aska_dig' of instances=1155 and nets=1220 using extraction engine 'preRoute' .
[09/09 09:33:13     45s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:33:13     45s] RC Extraction called in multi-corner(2) mode.
[09/09 09:33:13     45s] RCMode: PreRoute
[09/09 09:33:13     45s]       RC Corner Indexes            0       1   
[09/09 09:33:13     45s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:33:13     45s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:13     45s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:13     45s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:13     45s] Shrink Factor                : 1.00000
[09/09 09:33:13     45s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:33:13     45s] Using capacitance table file ...
[09/09 09:33:13     45s] 
[09/09 09:33:13     45s] Trim Metal Layers:
[09/09 09:33:13     45s] LayerId::1 widthSet size::4
[09/09 09:33:13     45s] LayerId::2 widthSet size::4
[09/09 09:33:13     45s] LayerId::3 widthSet size::4
[09/09 09:33:13     45s] LayerId::4 widthSet size::4
[09/09 09:33:13     45s] LayerId::5 widthSet size::4
[09/09 09:33:13     45s] LayerId::6 widthSet size::2
[09/09 09:33:13     45s] Updating RC grid for preRoute extraction ...
[09/09 09:33:13     45s] eee: pegSigSF::1.070000
[09/09 09:33:13     45s] Initializing multi-corner capacitance tables ... 
[09/09 09:33:13     45s] Initializing multi-corner resistance tables ...
[09/09 09:33:13     45s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:33:13     45s] eee: l::2 avDens::0.122844 usedTrk::619.131381 availTrk::5040.000000 sigTrk::619.131381
[09/09 09:33:13     45s] eee: l::3 avDens::0.148847 usedTrk::607.295850 availTrk::4080.000000 sigTrk::607.295850
[09/09 09:33:13     45s] eee: l::4 avDens::0.014028 usedTrk::44.889398 availTrk::3200.000000 sigTrk::44.889398
[09/09 09:33:13     45s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:33:13     45s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:33:13     45s] {RT max_rc 0 4 4 0}
[09/09 09:33:13     45s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.035344 aWlH=0.000000 lMod=0 pMax=0.823300 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:33:13     45s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2038.891M)
[09/09 09:33:13     45s] Effort level <high> specified for reg2reg path_group
[09/09 09:33:13     45s] All LLGs are deleted
[09/09 09:33:13     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.9M, EPOCH TIME: 1725888793.858619
[09/09 09:33:13     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2048.9M, EPOCH TIME: 1725888793.858711
[09/09 09:33:13     45s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2048.9M, EPOCH TIME: 1725888793.858920
[09/09 09:33:13     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2048.9M, EPOCH TIME: 1725888793.859116
[09/09 09:33:13     45s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:13     45s] Core basic site is core_ji3v
[09/09 09:33:13     45s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2048.9M, EPOCH TIME: 1725888793.869029
[09/09 09:33:13     45s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:13     45s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:33:13     45s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2048.9M, EPOCH TIME: 1725888793.869288
[09/09 09:33:13     45s] Fast DP-INIT is on for default
[09/09 09:33:13     45s] Atter site array init, number of instance map data is 0.
[09/09 09:33:13     45s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2048.9M, EPOCH TIME: 1725888793.869767
[09/09 09:33:13     45s] 
[09/09 09:33:13     45s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:13     45s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.011, MEM:2048.9M, EPOCH TIME: 1725888793.870088
[09/09 09:33:13     45s] All LLGs are deleted
[09/09 09:33:13     45s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:13     45s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2048.9M, EPOCH TIME: 1725888793.870462
[09/09 09:33:13     45s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2048.9M, EPOCH TIME: 1725888793.870521
[09/09 09:33:13     45s] Starting delay calculation for Setup views
[09/09 09:33:13     45s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:33:13     45s] #################################################################################
[09/09 09:33:13     45s] # Design Stage: PreRoute
[09/09 09:33:13     45s] # Design Name: aska_dig
[09/09 09:33:13     45s] # Design Mode: 180nm
[09/09 09:33:13     45s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:33:13     45s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:33:13     45s] # Signoff Settings: SI Off 
[09/09 09:33:13     45s] #################################################################################
[09/09 09:33:13     45s] Calculate delays in BcWc mode...
[09/09 09:33:13     45s] Topological Sorting (REAL = 0:00:00.0, MEM = 2046.9M, InitMEM = 2046.9M)
[09/09 09:33:13     45s] Start delay calculation (fullDC) (1 T). (MEM=2046.93)
[09/09 09:33:13     45s] End AAE Lib Interpolated Model. (MEM=2058.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:33:14     46s] Total number of fetched objects 1193
[09/09 09:33:14     46s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:33:14     46s] End delay calculation. (MEM=2109.21 CPU=0:00:00.1 REAL=0:00:01.0)
[09/09 09:33:14     46s] End delay calculation (fullDC). (MEM=2109.21 CPU=0:00:00.1 REAL=0:00:01.0)
[09/09 09:33:14     46s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2109.2M) ***
[09/09 09:33:14     46s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:00:46.1 mem=2109.2M)
[09/09 09:33:14     46s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -75.272 |  6.294  | -75.272 |
|           TNS (ns):|-26833.9 |  0.000  |-26833.9 |
|    Violating Paths:|   433   |    0    |   433   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     31 (31)      |   -5.475   |     31 (31)      |
|   max_tran     |     31 (574)     |  -72.893   |     31 (574)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:33:14     46s] All LLGs are deleted
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.790179
[09/09 09:33:14     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.790271
[09/09 09:33:14     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.790463
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2062.4M, EPOCH TIME: 1725888794.790635
[09/09 09:33:14     46s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:14     46s] Core basic site is core_ji3v
[09/09 09:33:14     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2062.4M, EPOCH TIME: 1725888794.800078
[09/09 09:33:14     46s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:14     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:33:14     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.800356
[09/09 09:33:14     46s] Fast DP-INIT is on for default
[09/09 09:33:14     46s] Atter site array init, number of instance map data is 0.
[09/09 09:33:14     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2062.4M, EPOCH TIME: 1725888794.801027
[09/09 09:33:14     46s] 
[09/09 09:33:14     46s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:14     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2062.4M, EPOCH TIME: 1725888794.801324
[09/09 09:33:14     46s] All LLGs are deleted
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.801695
[09/09 09:33:14     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.801753
[09/09 09:33:14     46s] Density: 59.045%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:33:14     46s] All LLGs are deleted
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.803165
[09/09 09:33:14     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.803237
[09/09 09:33:14     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.803415
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2062.4M, EPOCH TIME: 1725888794.803560
[09/09 09:33:14     46s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:14     46s] Core basic site is core_ji3v
[09/09 09:33:14     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2062.4M, EPOCH TIME: 1725888794.812905
[09/09 09:33:14     46s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:14     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:33:14     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.813171
[09/09 09:33:14     46s] Fast DP-INIT is on for default
[09/09 09:33:14     46s] Atter site array init, number of instance map data is 0.
[09/09 09:33:14     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2062.4M, EPOCH TIME: 1725888794.813687
[09/09 09:33:14     46s] 
[09/09 09:33:14     46s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:14     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2062.4M, EPOCH TIME: 1725888794.813962
[09/09 09:33:14     46s] All LLGs are deleted
[09/09 09:33:14     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:14     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2062.4M, EPOCH TIME: 1725888794.814311
[09/09 09:33:14     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2062.4M, EPOCH TIME: 1725888794.814367
[09/09 09:33:14     46s] Reported timing to dir timingReports
[09/09 09:33:14     46s] Total CPU time: 0.43 sec
[09/09 09:33:14     46s] Total Real time: 1.0 sec
[09/09 09:33:14     46s] Total Memory Usage: 2062.390625 Mbytes
[09/09 09:33:14     46s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:33:14     46s] *** timeDesign #3 [finish] : cpu/real = 0:00:00.4/0:00:01.0 (0.4), totSession cpu/real = 0:00:46.3/0:21:11.4 (0.0), mem = 2062.4M
[09/09 09:33:14     46s] 
[09/09 09:33:14     46s] =============================================================================================
[09/09 09:33:14     46s]  Final TAT Report : timeDesign #3                                               21.18-s099_1
[09/09 09:33:14     46s] =============================================================================================
[09/09 09:33:14     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:14     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:14     46s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:14     46s] [ OptSummaryReport       ]      1   0:00:00.0  (   4.0 % )     0:00:01.0 /  0:00:00.4    0.4
[09/09 09:33:14     46s] [ DrvReport              ]      1   0:00:00.6  (  61.8 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:33:14     46s] [ ExtractRC              ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:33:14     46s] [ TimingUpdate           ]      1   0:00:00.1  (   5.1 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:33:14     46s] [ FullDelayCalc          ]      1   0:00:00.2  (  16.3 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:33:14     46s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:14     46s] [ GenerateReports        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:33:14     46s] [ MISC                   ]          0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.0    0.9
[09/09 09:33:14     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:14     46s]  timeDesign #3 TOTAL                0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:00.4    0.4
[09/09 09:33:14     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:14     46s] 
[09/09 09:33:53     46s] <CMD> setEndCapMode -reset
[09/09 09:33:53     46s] <CMD> setEndCapMode -boundary_tap false
[09/09 09:33:53     46s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/09 09:33:53     46s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[09/09 09:33:53     46s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:33:53     46s] <CMD> optDesign -preCTS
[09/09 09:33:53     46s] Executing: place_opt_design -opt
[09/09 09:33:53     46s] **INFO: User settings:
[09/09 09:33:53     46s] setDesignMode -process                            180
[09/09 09:33:53     46s] setExtractRCMode -coupling_c_th                   3
[09/09 09:33:53     46s] setExtractRCMode -engine                          preRoute
[09/09 09:33:53     46s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:33:53     46s] setExtractRCMode -total_c_th                      5
[09/09 09:33:53     46s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:33:53     46s] setUsefulSkewMode -noBoundary                     false
[09/09 09:33:53     46s] setDelayCalMode -enable_high_fanout               true
[09/09 09:33:53     46s] setDelayCalMode -engine                           aae
[09/09 09:33:53     46s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:33:53     46s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:33:53     46s] setOptMode -fixCap                                true
[09/09 09:33:53     46s] setOptMode -fixFanoutLoad                         false
[09/09 09:33:53     46s] setOptMode -fixTran                               true
[09/09 09:33:53     46s] setAnalysisMode -analysisType                     bcwc
[09/09 09:33:53     46s] setAnalysisMode -checkType                        setup
[09/09 09:33:53     46s] setAnalysisMode -clkSrcPath                       false
[09/09 09:33:53     46s] setAnalysisMode -clockPropagation                 forcedIdeal
[09/09 09:33:53     46s] setAnalysisMode -virtualIPO                       false
[09/09 09:33:53     46s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:33:53     46s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:33:53     46s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:33:53     46s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:46.9/0:21:49.7 (0.0), mem = 2066.5M
[09/09 09:33:53     46s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[09/09 09:33:53     46s] *** Starting GigaPlace ***
[09/09 09:33:53     46s] #optDebug: fT-E <X 2 3 1 0>
[09/09 09:33:53     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2066.5M, EPOCH TIME: 1725888833.116631
[09/09 09:33:53     46s] Processing tracks to init pin-track alignment.
[09/09 09:33:53     46s] z: 2, totalTracks: 1
[09/09 09:33:53     46s] z: 4, totalTracks: 1
[09/09 09:33:53     46s] z: 6, totalTracks: 1
[09/09 09:33:53     46s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:53     46s] All LLGs are deleted
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.5M, EPOCH TIME: 1725888833.117918
[09/09 09:33:53     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.3M, EPOCH TIME: 1725888833.118026
[09/09 09:33:53     46s] # Building aska_dig llgBox search-tree.
[09/09 09:33:53     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2066.3M, EPOCH TIME: 1725888833.118237
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2066.3M, EPOCH TIME: 1725888833.118454
[09/09 09:33:53     46s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:53     46s] Core basic site is core_ji3v
[09/09 09:33:53     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2066.3M, EPOCH TIME: 1725888833.127916
[09/09 09:33:53     46s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:53     46s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/09 09:33:53     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2066.3M, EPOCH TIME: 1725888833.128715
[09/09 09:33:53     46s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:33:53     46s] SiteArray: use 172,032 bytes
[09/09 09:33:53     46s] SiteArray: current memory after site array memory allocation 2066.5M
[09/09 09:33:53     46s] SiteArray: FP blocked sites are writable
[09/09 09:33:53     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:33:53     46s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2066.5M, EPOCH TIME: 1725888833.129357
[09/09 09:33:53     46s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2066.5M, EPOCH TIME: 1725888833.131422
[09/09 09:33:53     46s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:33:53     46s] Atter site array init, number of instance map data is 0.
[09/09 09:33:53     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2066.5M, EPOCH TIME: 1725888833.131750
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:53     46s] OPERPROF:     Starting CMU at level 3, MEM:2066.5M, EPOCH TIME: 1725888833.132020
[09/09 09:33:53     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1725888833.132308
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:53     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2066.5M, EPOCH TIME: 1725888833.132465
[09/09 09:33:53     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2066.5M, EPOCH TIME: 1725888833.132506
[09/09 09:33:53     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1725888833.132685
[09/09 09:33:53     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2066.5MB).
[09/09 09:33:53     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2066.5M, EPOCH TIME: 1725888833.133104
[09/09 09:33:53     46s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2066.5M, EPOCH TIME: 1725888833.133147
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] All LLGs are deleted
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2066.5M, EPOCH TIME: 1725888833.134588
[09/09 09:33:53     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2066.5M, EPOCH TIME: 1725888833.134648
[09/09 09:33:53     46s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2062.5M, EPOCH TIME: 1725888833.135210
[09/09 09:33:53     46s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.0/0:21:49.7 (0.0), mem = 2062.5M
[09/09 09:33:53     46s] VSMManager cleared!
[09/09 09:33:53     46s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:00:47.0/0:21:49.7 (0.0), mem = 2062.5M
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] =============================================================================================
[09/09 09:33:53     46s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.18-s099_1
[09/09 09:33:53     46s] =============================================================================================
[09/09 09:33:53     46s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:53     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:53     46s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:53     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:53     46s]  GlobalPlace #1 TOTAL               0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:53     46s] ---------------------------------------------------------------------------------------------
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] Enable CTE adjustment.
[09/09 09:33:53     46s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1576.9M, totSessionCpu=0:00:47 **
[09/09 09:33:53     46s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:33:53     46s] GigaOpt running with 1 threads.
[09/09 09:33:53     46s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:47.0/0:21:49.7 (0.0), mem = 2062.5M
[09/09 09:33:53     46s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:33:53     46s] OPERPROF: Starting DPlace-Init at level 1, MEM:2062.5M, EPOCH TIME: 1725888833.145040
[09/09 09:33:53     46s] Processing tracks to init pin-track alignment.
[09/09 09:33:53     46s] z: 2, totalTracks: 1
[09/09 09:33:53     46s] z: 4, totalTracks: 1
[09/09 09:33:53     46s] z: 6, totalTracks: 1
[09/09 09:33:53     46s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:53     46s] All LLGs are deleted
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2062.5M, EPOCH TIME: 1725888833.146050
[09/09 09:33:53     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2062.5M, EPOCH TIME: 1725888833.146121
[09/09 09:33:53     46s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2062.5M, EPOCH TIME: 1725888833.146312
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2062.5M, EPOCH TIME: 1725888833.146509
[09/09 09:33:53     46s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:53     46s] Core basic site is core_ji3v
[09/09 09:33:53     46s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2062.5M, EPOCH TIME: 1725888833.156449
[09/09 09:33:53     46s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:53     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:33:53     46s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2062.5M, EPOCH TIME: 1725888833.156783
[09/09 09:33:53     46s] Fast DP-INIT is on for default
[09/09 09:33:53     46s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:33:53     46s] Atter site array init, number of instance map data is 0.
[09/09 09:33:53     46s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2062.5M, EPOCH TIME: 1725888833.157317
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:53     46s] OPERPROF:     Starting CMU at level 3, MEM:2062.5M, EPOCH TIME: 1725888833.157543
[09/09 09:33:53     46s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2062.5M, EPOCH TIME: 1725888833.157647
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:53     46s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2062.5M, EPOCH TIME: 1725888833.157811
[09/09 09:33:53     46s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2062.5M, EPOCH TIME: 1725888833.157855
[09/09 09:33:53     46s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2062.5M, EPOCH TIME: 1725888833.158115
[09/09 09:33:53     46s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2062.5MB).
[09/09 09:33:53     46s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2062.5M, EPOCH TIME: 1725888833.158533
[09/09 09:33:53     46s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2062.5M, EPOCH TIME: 1725888833.158605
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     46s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2062.5M, EPOCH TIME: 1725888833.160354
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] Creating Lib Analyzer ...
[09/09 09:33:53     46s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:53     46s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:53     46s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:53     46s] 
[09/09 09:33:53     46s] {RT max_rc 0 4 4 0}
[09/09 09:33:53     47s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:47.6 mem=2070.5M
[09/09 09:33:53     47s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:47.6 mem=2070.5M
[09/09 09:33:53     47s] Creating Lib Analyzer, finished. 
[09/09 09:33:53     47s] #optDebug: fT-S <1 2 3 1 0>
[09/09 09:33:53     47s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1585.2M, totSessionCpu=0:00:48 **
[09/09 09:33:53     47s] *** optDesign -preCTS ***
[09/09 09:33:53     47s] DRC Margin: user margin 0.0; extra margin 0.2
[09/09 09:33:53     47s] Setup Target Slack: user slack 0; extra slack 0.0
[09/09 09:33:53     47s] Hold Target Slack: user slack 0
[09/09 09:33:53     47s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2070.5M, EPOCH TIME: 1725888833.836288
[09/09 09:33:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:53     47s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2070.5M, EPOCH TIME: 1725888833.846602
[09/09 09:33:53     47s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     47s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:53     47s] Multi-VT timing optimization disabled based on library information.
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:33:53     47s] Deleting Lib Analyzer.
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Deleting Cell Server End ...
[09/09 09:33:53     47s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:33:53     47s] Summary for sequential cells identification: 
[09/09 09:33:53     47s]   Identified SBFF number: 33
[09/09 09:33:53     47s]   Identified MBFF number: 0
[09/09 09:33:53     47s]   Identified SB Latch number: 0
[09/09 09:33:53     47s]   Identified MB Latch number: 0
[09/09 09:33:53     47s]   Not identified SBFF number: 0
[09/09 09:33:53     47s]   Not identified MBFF number: 0
[09/09 09:33:53     47s]   Not identified SB Latch number: 0
[09/09 09:33:53     47s]   Not identified MB Latch number: 0
[09/09 09:33:53     47s]   Number of sequential cells which are not FFs: 43
[09/09 09:33:53     47s]  Visiting view : slow_functional_mode
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:33:53     47s]  Visiting view : fast_functional_mode
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:33:53     47s] TLC MultiMap info (StdDelay):
[09/09 09:33:53     47s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[09/09 09:33:53     47s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[09/09 09:33:53     47s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[09/09 09:33:53     47s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[09/09 09:33:53     47s]  Setting StdDelay to: 91ps
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Deleting Cell Server End ...
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] Creating Lib Analyzer ...
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:33:53     47s] Summary for sequential cells identification: 
[09/09 09:33:53     47s]   Identified SBFF number: 33
[09/09 09:33:53     47s]   Identified MBFF number: 0
[09/09 09:33:53     47s]   Identified SB Latch number: 0
[09/09 09:33:53     47s]   Identified MB Latch number: 0
[09/09 09:33:53     47s]   Not identified SBFF number: 0
[09/09 09:33:53     47s]   Not identified MBFF number: 0
[09/09 09:33:53     47s]   Not identified SB Latch number: 0
[09/09 09:33:53     47s]   Not identified MB Latch number: 0
[09/09 09:33:53     47s]   Number of sequential cells which are not FFs: 43
[09/09 09:33:53     47s]  Visiting view : slow_functional_mode
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:33:53     47s]  Visiting view : fast_functional_mode
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:33:53     47s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:33:53     47s] TLC MultiMap info (StdDelay):
[09/09 09:33:53     47s]   : fast_corner + fast_liberty + 1 + no RcCorner := 41.6ps
[09/09 09:33:53     47s]   : fast_corner + fast_liberty + 1 + min_rc := 44.3ps
[09/09 09:33:53     47s]   : slow_corner + slow_liberty + 1 + no RcCorner := 84.3ps
[09/09 09:33:53     47s]   : slow_corner + slow_liberty + 1 + max_rc := 91ps
[09/09 09:33:53     47s]  Setting StdDelay to: 91ps
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:33:53     47s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:53     47s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:53     47s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:53     47s] 
[09/09 09:33:53     47s] {RT max_rc 0 4 4 0}
[09/09 09:33:54     48s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:48.3 mem=2070.5M
[09/09 09:33:54     48s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:48.3 mem=2070.5M
[09/09 09:33:54     48s] Creating Lib Analyzer, finished. 
[09/09 09:33:54     48s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2070.5M, EPOCH TIME: 1725888834.454713
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] All LLGs are deleted
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2070.5M, EPOCH TIME: 1725888834.454784
[09/09 09:33:54     48s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2070.5M, EPOCH TIME: 1725888834.454832
[09/09 09:33:54     48s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2070.5M, EPOCH TIME: 1725888834.454986
[09/09 09:33:54     48s] {MMLU 0 0 1193}
[09/09 09:33:54     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.3 mem=2070.5M
[09/09 09:33:54     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.3 mem=2070.5M
[09/09 09:33:54     48s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      ============================ Layers =============================
[09/09 09:33:54     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:54     48s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:33:54     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:54     48s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:33:54     48s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:33:54     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:54     48s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:33:54     48s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:33:54     48s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:33:54     48s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:33:54     48s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:33:54     48s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:33:54     48s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:33:54     48s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:33:54     48s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:33:54     48s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:33:54     48s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:33:54     48s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:33:54     48s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:33:54     48s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:33:54     48s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:33:54     48s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:33:54     48s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:33:54     48s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:33:54     48s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:33:54     48s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:33:54     48s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:33:54     48s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:33:54     48s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:33:54     48s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:33:54     48s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:33:54     48s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:33:54     48s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:33:54     48s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:33:54     48s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:33:54     48s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:33:54     48s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:33:54     48s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:33:54     48s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:33:54     48s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:33:54     48s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:33:54     48s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:33:54     48s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:33:54     48s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:33:54     48s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:33:54     48s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:33:54     48s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:33:54     48s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:33:54     48s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:33:54     48s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:33:54     48s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:33:54     48s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:33:54     48s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:33:54     48s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:33:54     48s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:33:54     48s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:33:54     48s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:33:54     48s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:33:54     48s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:33:54     48s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:33:54     48s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:33:54     48s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:33:54     48s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:54     48s] (I)      Started Import and model ( Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:33:54     48s] (I)      Number of ignored instance 0
[09/09 09:33:54     48s] (I)      Number of inbound cells 0
[09/09 09:33:54     48s] (I)      Number of opened ILM blockages 0
[09/09 09:33:54     48s] (I)      Number of instances temporarily fixed by detailed placement 0
[09/09 09:33:54     48s] (I)      numMoveCells=1155, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[09/09 09:33:54     48s] (I)      cell height: 4480, count: 1155
[09/09 09:33:54     48s] (I)      Number of nets = 1193 ( 0 ignored )
[09/09 09:33:54     48s] (I)      Read rows... (mem=2070.5M)
[09/09 09:33:54     48s] (I)      Done Read rows (cpu=0.000s, mem=2070.5M)
[09/09 09:33:54     48s] (I)      Identified Clock instances: Flop 488, Clock buffer/inverter 0, Gate 0, Logic 0
[09/09 09:33:54     48s] (I)      Read module constraints... (mem=2070.5M)
[09/09 09:33:54     48s] (I)      Done Read module constraints (cpu=0.000s, mem=2070.5M)
[09/09 09:33:54     48s] (I)      == Non-default Options ==
[09/09 09:33:54     48s] (I)      Maximum routing layer                              : 4
[09/09 09:33:54     48s] (I)      Buffering-aware routing                            : true
[09/09 09:33:54     48s] (I)      Spread congestion away from blockages              : true
[09/09 09:33:54     48s] (I)      Number of threads                                  : 1
[09/09 09:33:54     48s] (I)      Overflow penalty cost                              : 10
[09/09 09:33:54     48s] (I)      Source-to-sink ratio                               : 0.300000
[09/09 09:33:54     48s] (I)      Method to set GCell size                           : row
[09/09 09:33:54     48s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:33:54     48s] (I)      Use row-based GCell size
[09/09 09:33:54     48s] (I)      Use row-based GCell align
[09/09 09:33:54     48s] (I)      layer 0 area = 202000
[09/09 09:33:54     48s] (I)      layer 1 area = 202000
[09/09 09:33:54     48s] (I)      layer 2 area = 202000
[09/09 09:33:54     48s] (I)      layer 3 area = 202000
[09/09 09:33:54     48s] (I)      GCell unit size   : 4480
[09/09 09:33:54     48s] (I)      GCell multiplier  : 1
[09/09 09:33:54     48s] (I)      GCell row height  : 4480
[09/09 09:33:54     48s] (I)      Actual row height : 4480
[09/09 09:33:54     48s] (I)      GCell align ref   : 20160 20160
[09/09 09:33:54     48s] [NR-eGR] Track table information for default rule: 
[09/09 09:33:54     48s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:33:54     48s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:33:54     48s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:33:54     48s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:33:54     48s] [NR-eGR] METTP has single uniform track structure
[09/09 09:33:54     48s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:33:54     48s] (I)      ================= Default via ==================
[09/09 09:33:54     48s] (I)      +---+--------------------+---------------------+
[09/09 09:33:54     48s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:33:54     48s] (I)      +---+--------------------+---------------------+
[09/09 09:33:54     48s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:33:54     48s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:33:54     48s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:33:54     48s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:33:54     48s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:33:54     48s] (I)      +---+--------------------+---------------------+
[09/09 09:33:54     48s] [NR-eGR] Read 255 PG shapes
[09/09 09:33:54     48s] [NR-eGR] Read 0 clock shapes
[09/09 09:33:54     48s] [NR-eGR] Read 0 other shapes
[09/09 09:33:54     48s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:33:54     48s] [NR-eGR] #Instance Blockages : 0
[09/09 09:33:54     48s] [NR-eGR] #PG Blockages       : 255
[09/09 09:33:54     48s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:33:54     48s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:33:54     48s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:33:54     48s] [NR-eGR] #Other Blockages    : 0
[09/09 09:33:54     48s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:33:54     48s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:33:54     48s] [NR-eGR] Read 1193 nets ( ignored 0 )
[09/09 09:33:54     48s] (I)      early_global_route_priority property id does not exist.
[09/09 09:33:54     48s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:33:54     48s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:33:54     48s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:33:54     48s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:33:54     48s] (I)      Number of ignored nets                =      0
[09/09 09:33:54     48s] (I)      Number of connected nets              =      0
[09/09 09:33:54     48s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:33:54     48s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:33:54     48s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:33:54     48s] (I)      Constructing bin map
[09/09 09:33:54     48s] (I)      Initialize bin information with width=8960 height=8960
[09/09 09:33:54     48s] (I)      Done constructing bin map
[09/09 09:33:54     48s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:33:54     48s] (I)      Ndr track 0 does not exist
[09/09 09:33:54     48s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:33:54     48s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:33:54     48s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:33:54     48s] (I)      Site width          :   560  (dbu)
[09/09 09:33:54     48s] (I)      Row height          :  4480  (dbu)
[09/09 09:33:54     48s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:33:54     48s] (I)      GCell width         :  4480  (dbu)
[09/09 09:33:54     48s] (I)      GCell height        :  4480  (dbu)
[09/09 09:33:54     48s] (I)      Grid                :   102    53     4
[09/09 09:33:54     48s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:33:54     48s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:33:54     48s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:33:54     48s] (I)      Default wire width  :   230   280   280   280
[09/09 09:33:54     48s] (I)      Default wire space  :   230   280   280   280
[09/09 09:33:54     48s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:33:54     48s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:33:54     48s] (I)      First track coord   :   280   280   280   280
[09/09 09:33:54     48s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:33:54     48s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:33:54     48s] (I)      Num of masks        :     1     1     1     1
[09/09 09:33:54     48s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:33:54     48s] (I)      --------------------------------------------------------
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] [NR-eGR] ============ Routing rule table ============
[09/09 09:33:54     48s] [NR-eGR] Rule id: 0  Nets: 1193
[09/09 09:33:54     48s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:33:54     48s] (I)                    Layer    2    3    4 
[09/09 09:33:54     48s] (I)                    Pitch  560  560  560 
[09/09 09:33:54     48s] (I)             #Used tracks    1    1    1 
[09/09 09:33:54     48s] (I)       #Fully used tracks    1    1    1 
[09/09 09:33:54     48s] [NR-eGR] ========================================
[09/09 09:33:54     48s] [NR-eGR] 
[09/09 09:33:54     48s] (I)      =============== Blocked Tracks ===============
[09/09 09:33:54     48s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:54     48s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:33:54     48s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:54     48s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:33:54     48s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:33:54     48s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:33:54     48s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:33:54     48s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:54     48s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      Reset routing kernel
[09/09 09:33:54     48s] (I)      Started Global Routing ( Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      totalPins=4727  totalGlobalPin=4693 (99.28%)
[09/09 09:33:54     48s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:33:54     48s] (I)      #blocked areas for congestion spreading : 0
[09/09 09:33:54     48s] [NR-eGR] Layer group 1: route 1193 net(s) in layer range [2, 4]
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1a Route ============
[09/09 09:33:54     48s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:33:54     48s] (I)      Usage: 11377 = (6022 H, 5355 V) = (13.92% H, 6.68% V) = (2.698e+04um H, 2.399e+04um V)
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1b Route ============
[09/09 09:33:54     48s] (I)      Usage: 11378 = (6022 H, 5356 V) = (13.92% H, 6.68% V) = (2.698e+04um H, 2.399e+04um V)
[09/09 09:33:54     48s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.097344e+04um
[09/09 09:33:54     48s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:33:54     48s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1c Route ============
[09/09 09:33:54     48s] (I)      Usage: 11378 = (6022 H, 5356 V) = (13.92% H, 6.68% V) = (2.698e+04um H, 2.399e+04um V)
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1d Route ============
[09/09 09:33:54     48s] (I)      Usage: 11378 = (6022 H, 5356 V) = (13.92% H, 6.68% V) = (2.698e+04um H, 2.399e+04um V)
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1e Route ============
[09/09 09:33:54     48s] (I)      Usage: 11378 = (6022 H, 5356 V) = (13.92% H, 6.68% V) = (2.698e+04um H, 2.399e+04um V)
[09/09 09:33:54     48s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.097344e+04um
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] (I)      ============  Phase 1l Route ============
[09/09 09:33:54     48s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:33:54     48s] (I)      Layer  2:      36312      6724         2        4768       37664    (11.24%) 
[09/09 09:33:54     48s] (I)      Layer  3:      42824      6057         0           0       42824    ( 0.00%) 
[09/09 09:33:54     48s] (I)      Layer  4:      42276       353         0           0       42432    ( 0.00%) 
[09/09 09:33:54     48s] (I)      Total:        121412     13134         2        4768      122920    ( 3.73%) 
[09/09 09:33:54     48s] (I)      
[09/09 09:33:54     48s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:33:54     48s] [NR-eGR]                        OverCon            
[09/09 09:33:54     48s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:33:54     48s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:33:54     48s] [NR-eGR] ----------------------------------------------
[09/09 09:33:54     48s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:54     48s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[09/09 09:33:54     48s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:54     48s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:54     48s] [NR-eGR] ----------------------------------------------
[09/09 09:33:54     48s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[09/09 09:33:54     48s] [NR-eGR] 
[09/09 09:33:54     48s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:33:54     48s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:33:54     48s] (I)      ============= Track Assignment ============
[09/09 09:33:54     48s] (I)      Started Track Assignment (1T) ( Curr Mem: 2070.51 MB )
[09/09 09:33:54     48s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:33:54     48s] (I)      Run Multi-thread track assignment
[09/09 09:33:54     48s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2072.51 MB )
[09/09 09:33:54     48s] (I)      Started Export ( Curr Mem: 2072.51 MB )
[09/09 09:33:54     48s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:33:54     48s] [NR-eGR] -----------------------------------
[09/09 09:33:54     48s] [NR-eGR]  MET1    (1H)             0   4647 
[09/09 09:33:54     48s] [NR-eGR]  MET2    (2V)         24008   6862 
[09/09 09:33:54     48s] [NR-eGR]  MET3    (3H)         27657    298 
[09/09 09:33:54     48s] [NR-eGR]  MET4    (4V)          1834      0 
[09/09 09:33:54     48s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:33:54     48s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:33:54     48s] [NR-eGR] -----------------------------------
[09/09 09:33:54     48s] [NR-eGR]          Total        53499  11807 
[09/09 09:33:54     48s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:33:54     48s] [NR-eGR] Total half perimeter of net bounding box: 40650um
[09/09 09:33:54     48s] [NR-eGR] Total length: 53499um, number of vias: 11807
[09/09 09:33:54     48s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:33:54     48s] [NR-eGR] Total eGR-routed clock nets wire length: 4169um, number of vias: 1016
[09/09 09:33:54     48s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:33:54     48s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2062.99 MB )
[09/09 09:33:54     48s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2056.99 MB )
[09/09 09:33:54     48s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:33:54     48s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:33:54     48s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:33:54     48s] (I)       Early Global Route kernel                   100.00%  204.96 sec  205.03 sec  0.07 sec  0.07 sec 
[09/09 09:33:54     48s] (I)       +-Import and model                           11.15%  204.97 sec  204.98 sec  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Create place DB                           3.33%  204.97 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Import place data                       3.17%  204.97 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read instances and placement          0.85%  204.97 sec  204.97 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read nets                             1.61%  204.97 sec  204.97 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Create route DB                           5.38%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Import route data (1T)                  5.03%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.35%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read routing blockages              0.00%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read instance blockages             0.19%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read PG blockages                   0.08%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read clock blockages                0.02%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read other blockages                0.02%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read halo blockages                 0.01%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Read boundary cut boxes             0.00%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read blackboxes                       0.02%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read prerouted                        0.06%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read unlegalized nets                 0.05%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Read nets                             0.37%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Set up via pillars                    0.01%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Initialize 3D grid graph              0.02%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Model blockage capacity               0.86%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Initialize 3D capacity              0.66%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Read aux data                             0.26%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Others data preparation                   0.09%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Create route kernel                       1.37%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       +-Global Routing                             19.88%  204.98 sec  204.99 sec  0.01 sec  0.01 sec 
[09/09 09:33:54     48s] (I)       | +-Initialization                            0.56%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Net group 1                              18.16%  204.98 sec  204.99 sec  0.01 sec  0.01 sec 
[09/09 09:33:54     48s] (I)       | | +-Generate topology                       2.10%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1a                                3.47%  204.98 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Pattern routing (1T)                  2.21%  204.98 sec  204.98 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.54%  204.98 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Add via demand to 2D                  0.26%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1b                                0.96%  204.99 sec  204.99 sec  0.00 sec  0.01 sec 
[09/09 09:33:54     48s] (I)       | | | +-Monotonic routing (1T)                0.76%  204.99 sec  204.99 sec  0.00 sec  0.01 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1c                                0.02%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1d                                0.02%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1e                                0.33%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Route legalization                    0.15%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | | +-Legalize Reach Aware Violations     0.02%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Phase 1l                                9.72%  204.99 sec  204.99 sec  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | | +-Layer assignment (1T)                 9.34%  204.99 sec  204.99 sec  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Clean cong LA                             0.00%  204.99 sec  204.99 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       +-Export 3D cong map                          0.67%  204.99 sec  205.00 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Export 2D cong map                        0.12%  205.00 sec  205.00 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       +-Extract Global 3D Wires                     0.21%  205.00 sec  205.00 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       +-Track Assignment (1T)                      17.26%  205.00 sec  205.01 sec  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)       | +-Initialization                            0.05%  205.00 sec  205.00 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Track Assignment Kernel                  16.58%  205.00 sec  205.01 sec  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)       | +-Free Memory                               0.00%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       +-Export                                     29.60%  205.01 sec  205.03 sec  0.02 sec  0.02 sec 
[09/09 09:33:54     48s] (I)       | +-Export DB wires                           4.53%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Export all nets                         3.43%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | | +-Set wire vias                           0.65%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Report wirelength                         2.17%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Update net boxes                          1.49%  205.01 sec  205.01 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)       | +-Update timing                            20.73%  205.01 sec  205.03 sec  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)       +-Postprocess design                          1.53%  205.03 sec  205.03 sec  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)      ======================= Summary by functions ========================
[09/09 09:33:54     48s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:33:54     48s] (I)      ---------------------------------------------------------------------
[09/09 09:33:54     48s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.07 sec 
[09/09 09:33:54     48s] (I)        1  Export                               29.60%  0.02 sec  0.02 sec 
[09/09 09:33:54     48s] (I)        1  Global Routing                       19.88%  0.01 sec  0.01 sec 
[09/09 09:33:54     48s] (I)        1  Track Assignment (1T)                17.26%  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)        1  Import and model                     11.15%  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        1  Postprocess design                    1.53%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        1  Export 3D cong map                    0.67%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        1  Extract Global 3D Wires               0.21%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Update timing                        20.73%  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)        2  Net group 1                          18.16%  0.01 sec  0.01 sec 
[09/09 09:33:54     48s] (I)        2  Track Assignment Kernel              16.58%  0.01 sec  0.02 sec 
[09/09 09:33:54     48s] (I)        2  Create route DB                       5.38%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Export DB wires                       4.53%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Create place DB                       3.33%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Report wirelength                     2.17%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Update net boxes                      1.49%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Create route kernel                   1.37%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Initialization                        0.61%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Read aux data                         0.26%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Others data preparation               0.09%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1l                              9.72%  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Import route data (1T)                5.03%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1a                              3.47%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Export all nets                       3.43%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Import place data                     3.17%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Generate topology                     2.10%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1b                              0.96%  0.00 sec  0.01 sec 
[09/09 09:33:54     48s] (I)        3  Set wire vias                         0.65%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1e                              0.33%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Layer assignment (1T)                 9.34%  0.01 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Pattern routing (1T)                  2.21%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read nets                             1.98%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read blockages ( Layer 2-4 )          1.35%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Model blockage capacity               0.86%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read instances and placement          0.85%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Monotonic routing (1T)                0.76%  0.00 sec  0.01 sec 
[09/09 09:33:54     48s] (I)        4  Pattern Routing Avoiding Blockages    0.54%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Add via demand to 2D                  0.26%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Route legalization                    0.15%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read prerouted                        0.06%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read unlegalized nets                 0.05%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Initialize 3D capacity                0.66%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read instance blockages               0.19%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read PG blockages                     0.08%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Legalize Reach Aware Violations       0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:33:54     48s] Extraction called for design 'aska_dig' of instances=1155 and nets=1220 using extraction engine 'preRoute' .
[09/09 09:33:54     48s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:33:54     48s] RC Extraction called in multi-corner(2) mode.
[09/09 09:33:54     48s] RCMode: PreRoute
[09/09 09:33:54     48s]       RC Corner Indexes            0       1   
[09/09 09:33:54     48s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:33:54     48s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:54     48s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:54     48s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:33:54     48s] Shrink Factor                : 1.00000
[09/09 09:33:54     48s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:33:54     48s] Using capacitance table file ...
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] Trim Metal Layers:
[09/09 09:33:54     48s] LayerId::1 widthSet size::4
[09/09 09:33:54     48s] LayerId::2 widthSet size::4
[09/09 09:33:54     48s] LayerId::3 widthSet size::4
[09/09 09:33:54     48s] LayerId::4 widthSet size::4
[09/09 09:33:54     48s] LayerId::5 widthSet size::4
[09/09 09:33:54     48s] LayerId::6 widthSet size::2
[09/09 09:33:54     48s] Updating RC grid for preRoute extraction ...
[09/09 09:33:54     48s] eee: pegSigSF::1.070000
[09/09 09:33:54     48s] Initializing multi-corner capacitance tables ... 
[09/09 09:33:54     48s] Initializing multi-corner resistance tables ...
[09/09 09:33:54     48s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:33:54     48s] eee: l::2 avDens::0.124882 usedTrk::629.406381 availTrk::5040.000000 sigTrk::629.406381
[09/09 09:33:54     48s] eee: l::3 avDens::0.151819 usedTrk::619.420851 availTrk::4080.000000 sigTrk::619.420851
[09/09 09:33:54     48s] eee: l::4 avDens::0.013538 usedTrk::44.403348 availTrk::3280.000000 sigTrk::44.403348
[09/09 09:33:54     48s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:33:54     48s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:33:54     48s] {RT max_rc 0 4 4 0}
[09/09 09:33:54     48s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.034289 aWlH=0.000000 lMod=0 pMax=0.823200 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:33:54     48s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2056.992M)
[09/09 09:33:54     48s] All LLGs are deleted
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2057.0M, EPOCH TIME: 1725888834.565415
[09/09 09:33:54     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2057.0M, EPOCH TIME: 1725888834.565500
[09/09 09:33:54     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2057.0M, EPOCH TIME: 1725888834.565685
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2057.0M, EPOCH TIME: 1725888834.565876
[09/09 09:33:54     48s] Max number of tech site patterns supported in site array is 256.
[09/09 09:33:54     48s] Core basic site is core_ji3v
[09/09 09:33:54     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2057.0M, EPOCH TIME: 1725888834.575533
[09/09 09:33:54     48s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:33:54     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:33:54     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2057.0M, EPOCH TIME: 1725888834.575842
[09/09 09:33:54     48s] Fast DP-INIT is on for default
[09/09 09:33:54     48s] Atter site array init, number of instance map data is 0.
[09/09 09:33:54     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2057.0M, EPOCH TIME: 1725888834.576365
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:54     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2057.0M, EPOCH TIME: 1725888834.576708
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] Starting delay calculation for Setup views
[09/09 09:33:54     48s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:33:54     48s] #################################################################################
[09/09 09:33:54     48s] # Design Stage: PreRoute
[09/09 09:33:54     48s] # Design Name: aska_dig
[09/09 09:33:54     48s] # Design Mode: 180nm
[09/09 09:33:54     48s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:33:54     48s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:33:54     48s] # Signoff Settings: SI Off 
[09/09 09:33:54     48s] #################################################################################
[09/09 09:33:54     48s] Calculate delays in BcWc mode...
[09/09 09:33:54     48s] Topological Sorting (REAL = 0:00:00.0, MEM = 2061.0M, InitMEM = 2061.0M)
[09/09 09:33:54     48s] Start delay calculation (fullDC) (1 T). (MEM=2061.02)
[09/09 09:33:54     48s] End AAE Lib Interpolated Model. (MEM=2072.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:33:54     48s] Total number of fetched objects 1193
[09/09 09:33:54     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:33:54     48s] End delay calculation. (MEM=2123.3 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:33:54     48s] End delay calculation (fullDC). (MEM=2123.3 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:33:54     48s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2123.3M) ***
[09/09 09:33:54     48s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:48.7 mem=2123.3M)
[09/09 09:33:54     48s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -74.528 |
|           TNS (ns):|-26929.3 |
|    Violating Paths:|   433   |
|          All Paths:|   776   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     31 (31)      |   -5.533   |     31 (31)      |
|   max_tran     |     31 (574)     |  -72.210   |     31 (574)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2139.3M, EPOCH TIME: 1725888834.879791
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:54     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2139.3M, EPOCH TIME: 1725888834.890067
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] Density: 59.045%
------------------------------------------------------------------

[09/09 09:33:54     48s] **optDesign ... cpu = 0:00:02, real = 0:00:01, mem = 1594.0M, totSessionCpu=0:00:49 **
[09/09 09:33:54     48s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:00:48.7/0:21:51.5 (0.0), mem = 2077.3M
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] =============================================================================================
[09/09 09:33:54     48s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.18-s099_1
[09/09 09:33:54     48s] =============================================================================================
[09/09 09:33:54     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:33:54     48s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:54     48s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] [ LibAnalyzerInit        ]      2   0:00:01.2  (  71.2 % )     0:00:01.2 /  0:00:01.3    1.0
[09/09 09:33:54     48s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:54     48s] [ ExtractRC              ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:33:54     48s] [ TimingUpdate           ]      1   0:00:00.1  (   5.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:33:54     48s] [ FullDelayCalc          ]      1   0:00:00.2  (  11.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:33:54     48s] [ TimingReport           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] [ MISC                   ]          0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.0    0.7
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] ** INFO : this run is activating medium effort placeOptDesign flow
[09/09 09:33:54     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:54     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.7 mem=2077.3M
[09/09 09:33:54     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.3M, EPOCH TIME: 1725888834.894054
[09/09 09:33:54     48s] Processing tracks to init pin-track alignment.
[09/09 09:33:54     48s] z: 2, totalTracks: 1
[09/09 09:33:54     48s] z: 4, totalTracks: 1
[09/09 09:33:54     48s] z: 6, totalTracks: 1
[09/09 09:33:54     48s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:54     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.3M, EPOCH TIME: 1725888834.895325
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:54     48s] OPERPROF:     Starting CMU at level 3, MEM:2077.3M, EPOCH TIME: 1725888834.905820
[09/09 09:33:54     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2077.3M, EPOCH TIME: 1725888834.905998
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:54     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2077.3M, EPOCH TIME: 1725888834.906148
[09/09 09:33:54     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.3M, EPOCH TIME: 1725888834.906189
[09/09 09:33:54     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2077.3M, EPOCH TIME: 1725888834.906640
[09/09 09:33:54     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2077.3MB).
[09/09 09:33:54     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2077.3M, EPOCH TIME: 1725888834.906893
[09/09 09:33:54     48s] TotalInstCnt at PhyDesignMc Initialization: 1155
[09/09 09:33:54     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=2077.3M
[09/09 09:33:54     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.3M, EPOCH TIME: 1725888834.908004
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2077.3M, EPOCH TIME: 1725888834.909931
[09/09 09:33:54     48s] TotalInstCnt at PhyDesignMc Destruction: 1155
[09/09 09:33:54     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:54     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.7 mem=2077.3M
[09/09 09:33:54     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2077.3M, EPOCH TIME: 1725888834.910302
[09/09 09:33:54     48s] Processing tracks to init pin-track alignment.
[09/09 09:33:54     48s] z: 2, totalTracks: 1
[09/09 09:33:54     48s] z: 4, totalTracks: 1
[09/09 09:33:54     48s] z: 6, totalTracks: 1
[09/09 09:33:54     48s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:54     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2077.3M, EPOCH TIME: 1725888834.911589
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:54     48s] OPERPROF:     Starting CMU at level 3, MEM:2077.3M, EPOCH TIME: 1725888834.921700
[09/09 09:33:54     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2077.3M, EPOCH TIME: 1725888834.921828
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:54     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2077.3M, EPOCH TIME: 1725888834.921990
[09/09 09:33:54     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2077.3M, EPOCH TIME: 1725888834.922032
[09/09 09:33:54     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2077.3M, EPOCH TIME: 1725888834.922241
[09/09 09:33:54     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2077.3MB).
[09/09 09:33:54     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2077.3M, EPOCH TIME: 1725888834.922469
[09/09 09:33:54     48s] TotalInstCnt at PhyDesignMc Initialization: 1155
[09/09 09:33:54     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.7 mem=2077.3M
[09/09 09:33:54     48s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2077.3M, EPOCH TIME: 1725888834.923453
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:54     48s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2077.3M, EPOCH TIME: 1725888834.925227
[09/09 09:33:54     48s] TotalInstCnt at PhyDesignMc Destruction: 1155
[09/09 09:33:54     48s] *** Starting optimizing excluded clock nets MEM= 2077.3M) ***
[09/09 09:33:54     48s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2077.3M) ***
[09/09 09:33:54     48s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[09/09 09:33:54     48s] Begin: GigaOpt Route Type Constraints Refinement
[09/09 09:33:54     48s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.7/0:21:51.5 (0.0), mem = 2077.3M
[09/09 09:33:54     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.1
[09/09 09:33:54     48s] ### Creating RouteCongInterface, started
[09/09 09:33:54     48s] ### Creating TopoMgr, started
[09/09 09:33:54     48s] ### Creating TopoMgr, finished
[09/09 09:33:54     48s] #optDebug: Start CG creation (mem=2077.3M)
[09/09 09:33:54     48s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:33:54     48s] (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgPrt (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgEgp (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgPbk (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgNrb(cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgObs (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgCon (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s]  ...processing cgPdm (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2153.9M)
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] #optDebug: {0, 1.000}
[09/09 09:33:54     48s] ### Creating RouteCongInterface, finished
[09/09 09:33:54     48s] Updated routing constraints on 0 nets.
[09/09 09:33:54     48s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.1
[09/09 09:33:54     48s] Bottom Preferred Layer:
[09/09 09:33:54     48s]     None
[09/09 09:33:54     48s] Via Pillar Rule:
[09/09 09:33:54     48s]     None
[09/09 09:33:54     48s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.8), totSession cpu/real = 0:00:48.8/0:21:51.5 (0.0), mem = 2153.9M
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] =============================================================================================
[09/09 09:33:54     48s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.18-s099_1
[09/09 09:33:54     48s] =============================================================================================
[09/09 09:33:54     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  97.3 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:54     48s] [ MISC                   ]          0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:54     48s] ---------------------------------------------------------------------------------------------
[09/09 09:33:54     48s] 
[09/09 09:33:54     48s] End: GigaOpt Route Type Constraints Refinement
[09/09 09:33:54     48s] The useful skew maximum allowed delay set by user is: 1
[09/09 09:33:55     48s] Deleting Lib Analyzer.
[09/09 09:33:55     48s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:48.8/0:21:51.6 (0.0), mem = 2153.9M
[09/09 09:33:55     48s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:33:55     48s] ### Creating LA Mngr. totSessionCpu=0:00:48.8 mem=2153.9M
[09/09 09:33:55     48s] ### Creating LA Mngr, finished. totSessionCpu=0:00:48.8 mem=2153.9M
[09/09 09:33:55     48s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:33:55     48s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.2
[09/09 09:33:55     48s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:55     48s] ### Creating PhyDesignMc. totSessionCpu=0:00:48.8 mem=2153.9M
[09/09 09:33:55     48s] OPERPROF: Starting DPlace-Init at level 1, MEM:2153.9M, EPOCH TIME: 1725888835.035299
[09/09 09:33:55     48s] Processing tracks to init pin-track alignment.
[09/09 09:33:55     48s] z: 2, totalTracks: 1
[09/09 09:33:55     48s] z: 4, totalTracks: 1
[09/09 09:33:55     48s] z: 6, totalTracks: 1
[09/09 09:33:55     48s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:55     48s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2153.9M, EPOCH TIME: 1725888835.036679
[09/09 09:33:55     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:55     48s] OPERPROF:     Starting CMU at level 3, MEM:2153.9M, EPOCH TIME: 1725888835.046860
[09/09 09:33:55     48s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2153.9M, EPOCH TIME: 1725888835.047039
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:55     48s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2153.9M, EPOCH TIME: 1725888835.047189
[09/09 09:33:55     48s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2153.9M, EPOCH TIME: 1725888835.047230
[09/09 09:33:55     48s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2153.9M, EPOCH TIME: 1725888835.047455
[09/09 09:33:55     48s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2153.9MB).
[09/09 09:33:55     48s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2153.9M, EPOCH TIME: 1725888835.047636
[09/09 09:33:55     48s] TotalInstCnt at PhyDesignMc Initialization: 1155
[09/09 09:33:55     48s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:48.9 mem=2153.9M
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s] Footprint cell information for calculating maxBufDist
[09/09 09:33:55     48s] *info: There are 9 candidate Buffer cells
[09/09 09:33:55     48s] *info: There are 9 candidate Inverter cells
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s] #optDebug: Start CG creation (mem=2153.9M)
[09/09 09:33:55     48s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[09/09 09:33:55     48s] (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgPrt (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgEgp (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgPbk (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgNrb(cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgObs (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgCon (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s]  ...processing cgPdm (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2161.7M)
[09/09 09:33:55     48s] ### Creating RouteCongInterface, started
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s] Creating Lib Analyzer ...
[09/09 09:33:55     48s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:55     48s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:55     48s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:55     48s] 
[09/09 09:33:55     48s] {RT max_rc 0 4 4 0}
[09/09 09:33:55     49s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:49.5 mem=2161.7M
[09/09 09:33:55     49s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:49.5 mem=2161.7M
[09/09 09:33:55     49s] Creating Lib Analyzer, finished. 
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] #optDebug: {0, 1.000}
[09/09 09:33:55     49s] ### Creating RouteCongInterface, finished
[09/09 09:33:55     49s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2180.8M, EPOCH TIME: 1725888835.795979
[09/09 09:33:55     49s] Found 0 hard placement blockage before merging.
[09/09 09:33:55     49s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2180.8M, EPOCH TIME: 1725888835.796075
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] Netlist preparation processing... 
[09/09 09:33:55     49s] Removed 0 instance
[09/09 09:33:55     49s] *info: Marking 0 isolation instances dont touch
[09/09 09:33:55     49s] *info: Marking 0 level shifter instances dont touch
[09/09 09:33:55     49s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:33:55     49s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2196.8M, EPOCH TIME: 1725888835.800696
[09/09 09:33:55     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1155).
[09/09 09:33:55     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     49s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2128.8M, EPOCH TIME: 1725888835.803676
[09/09 09:33:55     49s] TotalInstCnt at PhyDesignMc Destruction: 1155
[09/09 09:33:55     49s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.2
[09/09 09:33:55     49s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:00:49.6/0:21:52.4 (0.0), mem = 2128.8M
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] =============================================================================================
[09/09 09:33:55     49s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.18-s099_1
[09/09 09:33:55     49s] =============================================================================================
[09/09 09:33:55     49s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:55     49s] ---------------------------------------------------------------------------------------------
[09/09 09:33:55     49s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  74.1 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:55     49s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:55     49s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:33:55     49s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:55     49s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:55     49s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:55     49s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:55     49s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:55     49s] [ MISC                   ]          0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:55     49s] ---------------------------------------------------------------------------------------------
[09/09 09:33:55     49s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:33:55     49s] ---------------------------------------------------------------------------------------------
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] Deleting Lib Analyzer.
[09/09 09:33:55     49s] Begin: GigaOpt high fanout net optimization
[09/09 09:33:55     49s] GigaOpt HFN: use maxLocalDensity 1.2
[09/09 09:33:55     49s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/09 09:33:55     49s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:49.6/0:21:52.4 (0.0), mem = 2128.8M
[09/09 09:33:55     49s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:33:55     49s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.3
[09/09 09:33:55     49s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:55     49s] ### Creating PhyDesignMc. totSessionCpu=0:00:49.6 mem=2128.8M
[09/09 09:33:55     49s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:33:55     49s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.8M, EPOCH TIME: 1725888835.822023
[09/09 09:33:55     49s] Processing tracks to init pin-track alignment.
[09/09 09:33:55     49s] z: 2, totalTracks: 1
[09/09 09:33:55     49s] z: 4, totalTracks: 1
[09/09 09:33:55     49s] z: 6, totalTracks: 1
[09/09 09:33:55     49s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:55     49s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2128.8M, EPOCH TIME: 1725888835.823437
[09/09 09:33:55     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:55     49s] OPERPROF:     Starting CMU at level 3, MEM:2128.8M, EPOCH TIME: 1725888835.834269
[09/09 09:33:55     49s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1725888835.834392
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:55     49s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2128.8M, EPOCH TIME: 1725888835.834543
[09/09 09:33:55     49s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2128.8M, EPOCH TIME: 1725888835.834589
[09/09 09:33:55     49s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.8M, EPOCH TIME: 1725888835.834858
[09/09 09:33:55     49s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.8MB).
[09/09 09:33:55     49s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2128.8M, EPOCH TIME: 1725888835.835062
[09/09 09:33:55     49s] TotalInstCnt at PhyDesignMc Initialization: 1155
[09/09 09:33:55     49s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:49.7 mem=2128.8M
[09/09 09:33:55     49s] ### Creating RouteCongInterface, started
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] Creating Lib Analyzer ...
[09/09 09:33:55     49s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:55     49s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:55     49s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:55     49s] 
[09/09 09:33:55     49s] {RT max_rc 0 4 4 0}
[09/09 09:33:56     50s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:50.2 mem=2128.8M
[09/09 09:33:56     50s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:50.2 mem=2128.8M
[09/09 09:33:56     50s] Creating Lib Analyzer, finished. 
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] #optDebug: {0, 1.000}
[09/09 09:33:56     50s] ### Creating RouteCongInterface, finished
[09/09 09:33:56     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:33:56     50s] Total-nets :: 1193, Stn-nets :: 0, ratio :: 0 %, Total-len 53499.3, Stn-len 0
[09/09 09:33:56     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2166.9M, EPOCH TIME: 1725888836.503924
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2128.9M, EPOCH TIME: 1725888836.505701
[09/09 09:33:56     50s] TotalInstCnt at PhyDesignMc Destruction: 1155
[09/09 09:33:56     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.3
[09/09 09:33:56     50s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:00:50.3/0:21:53.1 (0.0), mem = 2128.9M
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] =============================================================================================
[09/09 09:33:56     50s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.18-s099_1
[09/09 09:33:56     50s] =============================================================================================
[09/09 09:33:56     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  84.3 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:56     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:33:56     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:56     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ MISC                   ]          0:00:00.1  (  12.5 % )     0:00:00.1 /  0:00:00.1    1.2
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s]  DrvOpt #1 TOTAL                    0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/09 09:33:56     50s] End: GigaOpt high fanout net optimization
[09/09 09:33:56     50s] Begin: GigaOpt DRV Optimization
[09/09 09:33:56     50s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/09 09:33:56     50s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.3/0:21:53.1 (0.0), mem = 2128.9M
[09/09 09:33:56     50s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:33:56     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.4
[09/09 09:33:56     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:56     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.3 mem=2128.9M
[09/09 09:33:56     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:33:56     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2128.9M, EPOCH TIME: 1725888836.508335
[09/09 09:33:56     50s] Processing tracks to init pin-track alignment.
[09/09 09:33:56     50s] z: 2, totalTracks: 1
[09/09 09:33:56     50s] z: 4, totalTracks: 1
[09/09 09:33:56     50s] z: 6, totalTracks: 1
[09/09 09:33:56     50s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:56     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2128.9M, EPOCH TIME: 1725888836.509619
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:56     50s] OPERPROF:     Starting CMU at level 3, MEM:2128.9M, EPOCH TIME: 1725888836.519652
[09/09 09:33:56     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1725888836.519854
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:56     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2128.9M, EPOCH TIME: 1725888836.520050
[09/09 09:33:56     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2128.9M, EPOCH TIME: 1725888836.520116
[09/09 09:33:56     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2128.9M, EPOCH TIME: 1725888836.520367
[09/09 09:33:56     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2128.9MB).
[09/09 09:33:56     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2128.9M, EPOCH TIME: 1725888836.520631
[09/09 09:33:56     50s] TotalInstCnt at PhyDesignMc Initialization: 1155
[09/09 09:33:56     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.3 mem=2128.9M
[09/09 09:33:56     50s] ### Creating RouteCongInterface, started
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] #optDebug: {0, 1.000}
[09/09 09:33:56     50s] ### Creating RouteCongInterface, finished
[09/09 09:33:56     50s] [GPS-DRV] Optimizer parameters ============================= 
[09/09 09:33:56     50s] [GPS-DRV] maxDensity (design): 0.95
[09/09 09:33:56     50s] [GPS-DRV] maxLocalDensity: 1.2
[09/09 09:33:56     50s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[09/09 09:33:56     50s] [GPS-DRV] All active and enabled setup views
[09/09 09:33:56     50s] [GPS-DRV]     slow_functional_mode
[09/09 09:33:56     50s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:33:56     50s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:33:56     50s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/09 09:33:56     50s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[09/09 09:33:56     50s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[09/09 09:33:56     50s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2186.2M, EPOCH TIME: 1725888836.611660
[09/09 09:33:56     50s] Found 0 hard placement blockage before merging.
[09/09 09:33:56     50s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2186.2M, EPOCH TIME: 1725888836.611739
[09/09 09:33:56     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:33:56     50s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/09 09:33:56     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:33:56     50s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 09:33:56     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:33:56     50s] Info: violation cost 12988.310547 (cap = 61.360085, tran = 12920.952148, len = 0.000000, fanout load = 0.000000, fanout count = 6.000000, glitch 0.000000)
[09/09 09:33:56     50s] |    33|   582|   -73.46|    35|    35|    -5.61|     0|     0|     0|     0|   -74.53|-26929.26|       0|       0|       0| 59.04%|          |         |
[09/09 09:33:56     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:33:56     50s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.22|  -184.22|      40|       0|       6| 59.90%| 0:00:00.0|  2227.2M|
[09/09 09:33:56     50s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:33:56     50s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -9.22|  -184.22|       0|       0|       0| 59.90%| 0:00:00.0|  2227.2M|
[09/09 09:33:56     50s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2227.2M) ***
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:33:56     50s] Total-nets :: 1233, Stn-nets :: 0, ratio :: 0 %, Total-len 53509.8, Stn-len 0
[09/09 09:33:56     50s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2208.2M, EPOCH TIME: 1725888836.852808
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1195).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2151.2M, EPOCH TIME: 1725888836.855449
[09/09 09:33:56     50s] TotalInstCnt at PhyDesignMc Destruction: 1195
[09/09 09:33:56     50s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.4
[09/09 09:33:56     50s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:50.7/0:21:53.4 (0.0), mem = 2151.2M
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] =============================================================================================
[09/09 09:33:56     50s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.18-s099_1
[09/09 09:33:56     50s] =============================================================================================
[09/09 09:33:56     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s] [ SlackTraversorInit     ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:33:56     50s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:33:56     50s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:33:56     50s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ OptEval                ]      2   0:00:00.1  (  20.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:33:56     50s] [ OptCommit              ]      2   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:56     50s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   2.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:56     50s] [ IncrDelayCalc          ]     15   0:00:00.1  (  30.4 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:33:56     50s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:56     50s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   6.6 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:33:56     50s] [ MISC                   ]          0:00:00.1  (  25.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s]  DrvOpt #2 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:33:56     50s] ---------------------------------------------------------------------------------------------
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] End: GigaOpt DRV Optimization
[09/09 09:33:56     50s] GigaOpt DRV: restore maxLocalDensity to 0.98
[09/09 09:33:56     50s] **optDesign ... cpu = 0:00:04, real = 0:00:03, mem = 1642.8M, totSessionCpu=0:00:51 **
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Active setup views:
[09/09 09:33:56     50s]  slow_functional_mode
[09/09 09:33:56     50s]   Dominating endpoints: 0
[09/09 09:33:56     50s]   Dominating TNS: -0.000
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:33:56     50s] Deleting Lib Analyzer.
[09/09 09:33:56     50s] Begin: GigaOpt Global Optimization
[09/09 09:33:56     50s] *info: use new DP (enabled)
[09/09 09:33:56     50s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/09 09:33:56     50s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:33:56     50s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:50.7/0:21:53.4 (0.0), mem = 2189.3M
[09/09 09:33:56     50s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.5
[09/09 09:33:56     50s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:56     50s] ### Creating PhyDesignMc. totSessionCpu=0:00:50.7 mem=2189.3M
[09/09 09:33:56     50s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:33:56     50s] OPERPROF: Starting DPlace-Init at level 1, MEM:2189.3M, EPOCH TIME: 1725888836.877934
[09/09 09:33:56     50s] Processing tracks to init pin-track alignment.
[09/09 09:33:56     50s] z: 2, totalTracks: 1
[09/09 09:33:56     50s] z: 4, totalTracks: 1
[09/09 09:33:56     50s] z: 6, totalTracks: 1
[09/09 09:33:56     50s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:56     50s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2189.3M, EPOCH TIME: 1725888836.879319
[09/09 09:33:56     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:56     50s] OPERPROF:     Starting CMU at level 3, MEM:2189.3M, EPOCH TIME: 1725888836.889515
[09/09 09:33:56     50s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1725888836.889691
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:56     50s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2189.3M, EPOCH TIME: 1725888836.889854
[09/09 09:33:56     50s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2189.3M, EPOCH TIME: 1725888836.889942
[09/09 09:33:56     50s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2189.3M, EPOCH TIME: 1725888836.890304
[09/09 09:33:56     50s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2189.3MB).
[09/09 09:33:56     50s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.000, REAL:0.013, MEM:2189.3M, EPOCH TIME: 1725888836.890593
[09/09 09:33:56     50s] TotalInstCnt at PhyDesignMc Initialization: 1195
[09/09 09:33:56     50s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:50.7 mem=2189.3M
[09/09 09:33:56     50s] ### Creating RouteCongInterface, started
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] Creating Lib Analyzer ...
[09/09 09:33:56     50s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:56     50s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:56     50s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:56     50s] 
[09/09 09:33:56     50s] {RT max_rc 0 4 4 0}
[09/09 09:33:57     51s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:51.3 mem=2189.3M
[09/09 09:33:57     51s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:51.3 mem=2189.3M
[09/09 09:33:57     51s] Creating Lib Analyzer, finished. 
[09/09 09:33:57     51s] 
[09/09 09:33:57     51s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:33:57     51s] 
[09/09 09:33:57     51s] #optDebug: {0, 1.000}
[09/09 09:33:57     51s] ### Creating RouteCongInterface, finished
[09/09 09:33:57     51s] *info: 2 clock nets excluded
[09/09 09:33:57     51s] *info: 25 no-driver nets excluded.
[09/09 09:33:57     51s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2208.4M, EPOCH TIME: 1725888837.588990
[09/09 09:33:57     51s] Found 0 hard placement blockage before merging.
[09/09 09:33:57     51s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2208.4M, EPOCH TIME: 1725888837.589078
[09/09 09:33:57     51s] ** GigaOpt Global Opt WNS Slack -9.220  TNS Slack -184.221 
[09/09 09:33:57     51s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:33:57     51s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[09/09 09:33:57     51s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:33:57     51s] |  -9.220|-184.221|   59.90%|   0:00:00.0| 2208.4M|slow_functional_mode|  default| DAC[0]                          |
[09/09 09:33:57     51s] |  -3.415|-110.441|   60.49%|   0:00:00.0| 2238.1M|slow_functional_mode|  default| DAC[5]                          |
[09/09 09:33:57     51s] |  -2.098| -50.306|   60.74%|   0:00:00.0| 2239.1M|slow_functional_mode|  default| pulse_active                    |
[09/09 09:33:57     51s] |  -2.098| -50.306|   60.74%|   0:00:00.0| 2239.1M|slow_functional_mode|  default| pulse_active                    |
[09/09 09:33:57     51s] |  -0.456|  -2.950|   61.04%|   0:00:00.0| 2239.1M|slow_functional_mode|  default| DAC[4]                          |
[09/09 09:33:57     51s] |  -0.456|  -2.950|   61.04%|   0:00:00.0| 2240.6M|slow_functional_mode|  default| DAC[4]                          |
[09/09 09:33:58     51s] |  -0.174|  -1.006|   61.06%|   0:00:01.0| 2240.6M|slow_functional_mode|  default| DAC[4]                          |
[09/09 09:33:58     51s] |  -0.174|  -1.006|   61.06%|   0:00:00.0| 2240.6M|slow_functional_mode|  default| DAC[4]                          |
[09/09 09:33:58     51s] |   0.000|   0.000|   61.07%|   0:00:00.0| 2240.6M|                  NA|       NA| NA                              |
[09/09 09:33:58     51s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2240.6M) ***
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=2240.6M) ***
[09/09 09:33:58     51s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:33:58     51s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/09 09:33:58     51s] Total-nets :: 1244, Stn-nets :: 0, ratio :: 0 %, Total-len 53481.3, Stn-len 0
[09/09 09:33:58     51s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2221.5M, EPOCH TIME: 1725888838.048657
[09/09 09:33:58     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1206).
[09/09 09:33:58     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:58     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:58     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:58     51s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2160.5M, EPOCH TIME: 1725888838.051283
[09/09 09:33:58     51s] TotalInstCnt at PhyDesignMc Destruction: 1206
[09/09 09:33:58     51s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.5
[09/09 09:33:58     51s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:00:51.9/0:21:54.6 (0.0), mem = 2160.5M
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] =============================================================================================
[09/09 09:33:58     51s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.18-s099_1
[09/09 09:33:58     51s] =============================================================================================
[09/09 09:33:58     51s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:58     51s] ---------------------------------------------------------------------------------------------
[09/09 09:33:58     51s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  50.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:58     51s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:33:58     51s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:58     51s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:33:58     51s] [ TransformInit          ]      1   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:33:58     51s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.5 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:33:58     51s] [ OptGetWeight           ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ OptEval                ]      8   0:00:00.2  (  13.3 % )     0:00:00.2 /  0:00:00.1    1.0
[09/09 09:33:58     51s] [ OptCommit              ]      8   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.6
[09/09 09:33:58     51s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.9 % )     0:00:00.2 /  0:00:00.1    0.9
[09/09 09:33:58     51s] [ IncrDelayCalc          ]     41   0:00:00.1  (  12.1 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:33:58     51s] [ SetupOptGetWorkingSet  ]      8   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:33:58     51s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:58     51s] [ IncrTimingUpdate       ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.7
[09/09 09:33:58     51s] [ MISC                   ]          0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.1    1.2
[09/09 09:33:58     51s] ---------------------------------------------------------------------------------------------
[09/09 09:33:58     51s]  GlobalOpt #1 TOTAL                 0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/09 09:33:58     51s] ---------------------------------------------------------------------------------------------
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] End: GigaOpt Global Optimization
[09/09 09:33:58     51s] *** Timing Is met
[09/09 09:33:58     51s] *** Check timing (0:00:00.0)
[09/09 09:33:58     51s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:33:58     51s] Deleting Lib Analyzer.
[09/09 09:33:58     51s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/09 09:33:58     51s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:33:58     51s] ### Creating LA Mngr. totSessionCpu=0:00:51.9 mem=2160.5M
[09/09 09:33:58     51s] ### Creating LA Mngr, finished. totSessionCpu=0:00:51.9 mem=2160.5M
[09/09 09:33:58     51s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:33:58     51s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:33:58     51s] ### Creating PhyDesignMc. totSessionCpu=0:00:51.9 mem=2217.8M
[09/09 09:33:58     51s] OPERPROF: Starting DPlace-Init at level 1, MEM:2217.8M, EPOCH TIME: 1725888838.066259
[09/09 09:33:58     51s] Processing tracks to init pin-track alignment.
[09/09 09:33:58     51s] z: 2, totalTracks: 1
[09/09 09:33:58     51s] z: 4, totalTracks: 1
[09/09 09:33:58     51s] z: 6, totalTracks: 1
[09/09 09:33:58     51s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:58     51s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2217.8M, EPOCH TIME: 1725888838.068070
[09/09 09:33:58     51s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:58     51s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:58     51s] OPERPROF:     Starting CMU at level 3, MEM:2217.8M, EPOCH TIME: 1725888838.078242
[09/09 09:33:58     51s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1725888838.078472
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:33:58     51s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2217.8M, EPOCH TIME: 1725888838.078671
[09/09 09:33:58     51s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2217.8M, EPOCH TIME: 1725888838.078714
[09/09 09:33:58     51s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2217.8M, EPOCH TIME: 1725888838.078965
[09/09 09:33:58     51s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2217.8MB).
[09/09 09:33:58     51s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2217.8M, EPOCH TIME: 1725888838.079182
[09/09 09:33:58     51s] TotalInstCnt at PhyDesignMc Initialization: 1206
[09/09 09:33:58     51s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:51.9 mem=2217.8M
[09/09 09:33:58     51s] Begin: Area Reclaim Optimization
[09/09 09:33:58     51s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:51.9/0:21:54.6 (0.0), mem = 2217.8M
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] Creating Lib Analyzer ...
[09/09 09:33:58     51s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:33:58     51s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:33:58     51s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:33:58     51s] 
[09/09 09:33:58     51s] {RT max_rc 0 4 4 0}
[09/09 09:33:58     52s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:00:52.5 mem=2219.8M
[09/09 09:33:58     52s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:00:52.5 mem=2219.8M
[09/09 09:33:58     52s] Creating Lib Analyzer, finished. 
[09/09 09:33:58     52s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.6
[09/09 09:33:58     52s] ### Creating RouteCongInterface, started
[09/09 09:33:58     52s] 
[09/09 09:33:58     52s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:33:58     52s] 
[09/09 09:33:58     52s] #optDebug: {0, 1.000}
[09/09 09:33:58     52s] ### Creating RouteCongInterface, finished
[09/09 09:33:58     52s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2219.8M, EPOCH TIME: 1725888838.751553
[09/09 09:33:58     52s] Found 0 hard placement blockage before merging.
[09/09 09:33:58     52s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2219.8M, EPOCH TIME: 1725888838.751631
[09/09 09:33:58     52s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 61.07
[09/09 09:33:58     52s] +---------+---------+--------+--------+------------+--------+
[09/09 09:33:58     52s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:33:58     52s] +---------+---------+--------+--------+------------+--------+
[09/09 09:33:58     52s] |   61.07%|        -|   0.000|   0.000|   0:00:00.0| 2219.8M|
[09/09 09:33:58     52s] |   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2222.3M|
[09/09 09:33:58     52s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:33:58     52s] |   61.07%|        0|   0.000|   0.000|   0:00:00.0| 2222.3M|
[09/09 09:33:58     52s] |   61.05%|        1|   0.000|   0.000|   0:00:00.0| 2241.4M|
[09/09 09:33:58     52s] |   60.30%|       43|   0.000|   0.000|   0:00:00.0| 2241.4M|
[09/09 09:33:59     52s] |   60.29%|        1|   0.000|   0.000|   0:00:01.0| 2241.4M|
[09/09 09:33:59     52s] |   60.29%|        0|   0.000|   0.000|   0:00:00.0| 2241.4M|
[09/09 09:33:59     52s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:33:59     52s] |   60.29%|        0|   0.000|   0.000|   0:00:00.0| 2241.4M|
[09/09 09:33:59     52s] +---------+---------+--------+--------+------------+--------+
[09/09 09:33:59     52s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.29
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 44 **
[09/09 09:33:59     52s] --------------------------------------------------------------
[09/09 09:33:59     52s] |                                   | Total     | Sequential |
[09/09 09:33:59     52s] --------------------------------------------------------------
[09/09 09:33:59     52s] | Num insts resized                 |      43  |       1    |
[09/09 09:33:59     52s] | Num insts undone                  |       0  |       0    |
[09/09 09:33:59     52s] | Num insts Downsized               |      43  |       1    |
[09/09 09:33:59     52s] | Num insts Samesized               |       0  |       0    |
[09/09 09:33:59     52s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:33:59     52s] | Num multiple commits+uncommits    |       1  |       -    |
[09/09 09:33:59     52s] --------------------------------------------------------------
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/09 09:33:59     52s] End: Core Area Reclaim Optimization (cpu = 0:00:00.9) (real = 0:00:01.0) **
[09/09 09:33:59     52s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:33:59     52s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.6
[09/09 09:33:59     52s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:00:52.8/0:21:55.6 (0.0), mem = 2241.4M
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] =============================================================================================
[09/09 09:33:59     52s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.18-s099_1
[09/09 09:33:59     52s] =============================================================================================
[09/09 09:33:59     52s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:33:59     52s] ---------------------------------------------------------------------------------------------
[09/09 09:33:59     52s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  62.3 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:33:59     52s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:33:59     52s] [ OptSingleIteration     ]      7   0:00:00.0  (   2.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:33:59     52s] [ OptGetWeight           ]     86   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ OptEval                ]     86   0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.3
[09/09 09:33:59     52s] [ OptCommit              ]     86   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:33:59     52s] [ PostCommitDelayUpdate  ]     86   0:00:00.0  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:59     52s] [ IncrDelayCalc          ]     35   0:00:00.1  (  10.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:59     52s] [ IncrTimingUpdate       ]      8   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:33:59     52s] [ MISC                   ]          0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:33:59     52s] ---------------------------------------------------------------------------------------------
[09/09 09:33:59     52s]  AreaOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:33:59     52s] ---------------------------------------------------------------------------------------------
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] Executing incremental physical updates
[09/09 09:33:59     52s] Executing incremental physical updates
[09/09 09:33:59     52s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2222.3M, EPOCH TIME: 1725888839.033690
[09/09 09:33:59     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1205).
[09/09 09:33:59     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2165.3M, EPOCH TIME: 1725888839.035822
[09/09 09:33:59     52s] TotalInstCnt at PhyDesignMc Destruction: 1205
[09/09 09:33:59     52s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2165.28M, totSessionCpu=0:00:53).
[09/09 09:33:59     52s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2165.3M, EPOCH TIME: 1725888839.052601
[09/09 09:33:59     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:59     52s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2165.3M, EPOCH TIME: 1725888839.063375
[09/09 09:33:59     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] **INFO: Flow update: Design is easy to close.
[09/09 09:33:59     52s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:52.9/0:21:55.6 (0.0), mem = 2165.3M
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] *** Start incrementalPlace ***
[09/09 09:33:59     52s] User Input Parameters:
[09/09 09:33:59     52s] - Congestion Driven    : On
[09/09 09:33:59     52s] - Timing Driven        : On
[09/09 09:33:59     52s] - Area-Violation Based : On
[09/09 09:33:59     52s] - Start Rollback Level : -5
[09/09 09:33:59     52s] - Legalized            : On
[09/09 09:33:59     52s] - Window Based         : Off
[09/09 09:33:59     52s] - eDen incr mode       : Off
[09/09 09:33:59     52s] - Small incr mode      : Off
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] no activity file in design. spp won't run.
[09/09 09:33:59     52s] Effort level <high> specified for reg2reg path_group
[09/09 09:33:59     52s] No Views given, use default active views for adaptive view pruning
[09/09 09:33:59     52s] SKP will enable view:
[09/09 09:33:59     52s]   slow_functional_mode
[09/09 09:33:59     52s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.111649
[09/09 09:33:59     52s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2167.3M, EPOCH TIME: 1725888839.112878
[09/09 09:33:59     52s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.112960
[09/09 09:33:59     52s] Starting Early Global Route congestion estimation: mem = 2167.3M
[09/09 09:33:59     52s] (I)      ============================ Layers =============================
[09/09 09:33:59     52s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:59     52s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:33:59     52s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:59     52s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:33:59     52s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:33:59     52s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:59     52s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:33:59     52s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:33:59     52s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:33:59     52s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:33:59     52s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:33:59     52s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:33:59     52s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:33:59     52s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:33:59     52s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:33:59     52s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:33:59     52s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:33:59     52s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:33:59     52s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:33:59     52s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:33:59     52s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:33:59     52s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:33:59     52s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:33:59     52s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:33:59     52s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:33:59     52s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:33:59     52s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:33:59     52s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:33:59     52s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:33:59     52s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:33:59     52s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:33:59     52s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:33:59     52s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:33:59     52s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:33:59     52s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:33:59     52s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:33:59     52s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:33:59     52s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:33:59     52s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:33:59     52s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:33:59     52s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:33:59     52s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:33:59     52s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:33:59     52s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:33:59     52s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:33:59     52s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:33:59     52s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:33:59     52s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:33:59     52s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:33:59     52s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:33:59     52s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:33:59     52s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:33:59     52s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:33:59     52s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:33:59     52s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:33:59     52s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:33:59     52s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:33:59     52s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:33:59     52s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:33:59     52s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:33:59     52s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:33:59     52s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:33:59     52s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:33:59     52s] (I)      Started Import and model ( Curr Mem: 2167.28 MB )
[09/09 09:33:59     52s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:33:59     52s] (I)      == Non-default Options ==
[09/09 09:33:59     52s] (I)      Maximum routing layer                              : 4
[09/09 09:33:59     52s] (I)      Number of threads                                  : 1
[09/09 09:33:59     52s] (I)      Use non-blocking free Dbs wires                    : false
[09/09 09:33:59     52s] (I)      Method to set GCell size                           : row
[09/09 09:33:59     52s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:33:59     52s] (I)      Use row-based GCell size
[09/09 09:33:59     52s] (I)      Use row-based GCell align
[09/09 09:33:59     52s] (I)      layer 0 area = 202000
[09/09 09:33:59     52s] (I)      layer 1 area = 202000
[09/09 09:33:59     52s] (I)      layer 2 area = 202000
[09/09 09:33:59     52s] (I)      layer 3 area = 202000
[09/09 09:33:59     52s] (I)      GCell unit size   : 4480
[09/09 09:33:59     52s] (I)      GCell multiplier  : 1
[09/09 09:33:59     52s] (I)      GCell row height  : 4480
[09/09 09:33:59     52s] (I)      Actual row height : 4480
[09/09 09:33:59     52s] (I)      GCell align ref   : 20160 20160
[09/09 09:33:59     52s] [NR-eGR] Track table information for default rule: 
[09/09 09:33:59     52s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:33:59     52s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:33:59     52s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:33:59     52s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:33:59     52s] [NR-eGR] METTP has single uniform track structure
[09/09 09:33:59     52s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:33:59     52s] (I)      ================= Default via ==================
[09/09 09:33:59     52s] (I)      +---+--------------------+---------------------+
[09/09 09:33:59     52s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:33:59     52s] (I)      +---+--------------------+---------------------+
[09/09 09:33:59     52s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:33:59     52s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:33:59     52s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:33:59     52s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:33:59     52s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:33:59     52s] (I)      +---+--------------------+---------------------+
[09/09 09:33:59     52s] [NR-eGR] Read 255 PG shapes
[09/09 09:33:59     52s] [NR-eGR] Read 0 clock shapes
[09/09 09:33:59     52s] [NR-eGR] Read 0 other shapes
[09/09 09:33:59     52s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:33:59     52s] [NR-eGR] #Instance Blockages : 0
[09/09 09:33:59     52s] [NR-eGR] #PG Blockages       : 255
[09/09 09:33:59     52s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:33:59     52s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:33:59     52s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:33:59     52s] [NR-eGR] #Other Blockages    : 0
[09/09 09:33:59     52s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:33:59     52s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:33:59     52s] [NR-eGR] Read 1243 nets ( ignored 0 )
[09/09 09:33:59     52s] (I)      early_global_route_priority property id does not exist.
[09/09 09:33:59     52s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:33:59     52s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:33:59     52s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:33:59     52s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:33:59     52s] (I)      Number of ignored nets                =      0
[09/09 09:33:59     52s] (I)      Number of connected nets              =      0
[09/09 09:33:59     52s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:33:59     52s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:33:59     52s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:33:59     52s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:33:59     52s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:33:59     52s] (I)      Ndr track 0 does not exist
[09/09 09:33:59     52s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:33:59     52s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:33:59     52s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:33:59     52s] (I)      Site width          :   560  (dbu)
[09/09 09:33:59     52s] (I)      Row height          :  4480  (dbu)
[09/09 09:33:59     52s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:33:59     52s] (I)      GCell width         :  4480  (dbu)
[09/09 09:33:59     52s] (I)      GCell height        :  4480  (dbu)
[09/09 09:33:59     52s] (I)      Grid                :   102    53     4
[09/09 09:33:59     52s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:33:59     52s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:33:59     52s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:33:59     52s] (I)      Default wire width  :   230   280   280   280
[09/09 09:33:59     52s] (I)      Default wire space  :   230   280   280   280
[09/09 09:33:59     52s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:33:59     52s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:33:59     52s] (I)      First track coord   :   280   280   280   280
[09/09 09:33:59     52s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:33:59     52s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:33:59     52s] (I)      Num of masks        :     1     1     1     1
[09/09 09:33:59     52s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:33:59     52s] (I)      --------------------------------------------------------
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] [NR-eGR] ============ Routing rule table ============
[09/09 09:33:59     52s] [NR-eGR] Rule id: 0  Nets: 1243
[09/09 09:33:59     52s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:33:59     52s] (I)                    Layer    2    3    4 
[09/09 09:33:59     52s] (I)                    Pitch  560  560  560 
[09/09 09:33:59     52s] (I)             #Used tracks    1    1    1 
[09/09 09:33:59     52s] (I)       #Fully used tracks    1    1    1 
[09/09 09:33:59     52s] [NR-eGR] ========================================
[09/09 09:33:59     52s] [NR-eGR] 
[09/09 09:33:59     52s] (I)      =============== Blocked Tracks ===============
[09/09 09:33:59     52s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:59     52s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:33:59     52s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:59     52s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:33:59     52s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:33:59     52s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:33:59     52s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:33:59     52s] (I)      +-------+---------+----------+---------------+
[09/09 09:33:59     52s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2167.28 MB )
[09/09 09:33:59     52s] (I)      Reset routing kernel
[09/09 09:33:59     52s] (I)      Started Global Routing ( Curr Mem: 2167.28 MB )
[09/09 09:33:59     52s] (I)      totalPins=4827  totalGlobalPin=4750 (98.40%)
[09/09 09:33:59     52s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:33:59     52s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 4]
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1a Route ============
[09/09 09:33:59     52s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:33:59     52s] (I)      Usage: 11285 = (5976 H, 5309 V) = (13.82% H, 6.62% V) = (2.677e+04um H, 2.378e+04um V)
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1b Route ============
[09/09 09:33:59     52s] (I)      Usage: 11285 = (5976 H, 5309 V) = (13.82% H, 6.62% V) = (2.677e+04um H, 2.378e+04um V)
[09/09 09:33:59     52s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.055680e+04um
[09/09 09:33:59     52s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:33:59     52s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1c Route ============
[09/09 09:33:59     52s] (I)      Usage: 11285 = (5976 H, 5309 V) = (13.82% H, 6.62% V) = (2.677e+04um H, 2.378e+04um V)
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1d Route ============
[09/09 09:33:59     52s] (I)      Usage: 11285 = (5976 H, 5309 V) = (13.82% H, 6.62% V) = (2.677e+04um H, 2.378e+04um V)
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1e Route ============
[09/09 09:33:59     52s] (I)      Usage: 11285 = (5976 H, 5309 V) = (13.82% H, 6.62% V) = (2.677e+04um H, 2.378e+04um V)
[09/09 09:33:59     52s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.055680e+04um
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] (I)      ============  Phase 1l Route ============
[09/09 09:33:59     52s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:33:59     52s] (I)      Layer  2:      36312      6764        13        4768       37664    (11.24%) 
[09/09 09:33:59     52s] (I)      Layer  3:      42824      6013         0           0       42824    ( 0.00%) 
[09/09 09:33:59     52s] (I)      Layer  4:      42276       353         0           0       42432    ( 0.00%) 
[09/09 09:33:59     52s] (I)      Total:        121412     13130        13        4768      122920    ( 3.73%) 
[09/09 09:33:59     52s] (I)      
[09/09 09:33:59     52s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:33:59     52s] [NR-eGR]                        OverCon           OverCon           OverCon            
[09/09 09:33:59     52s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[09/09 09:33:59     52s] [NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[09/09 09:33:59     52s] [NR-eGR] --------------------------------------------------------------------------------
[09/09 09:33:59     52s] [NR-eGR]    MET1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:59     52s] [NR-eGR]    MET2 ( 2)         4( 0.08%)         1( 0.02%)         1( 0.02%)   ( 0.13%) 
[09/09 09:33:59     52s] [NR-eGR]    MET3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:59     52s] [NR-eGR]    MET4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[09/09 09:33:59     52s] [NR-eGR] --------------------------------------------------------------------------------
[09/09 09:33:59     52s] [NR-eGR]        Total         4( 0.03%)         1( 0.01%)         1( 0.01%)   ( 0.04%) 
[09/09 09:33:59     52s] [NR-eGR] 
[09/09 09:33:59     52s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2167.28 MB )
[09/09 09:33:59     52s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:33:59     52s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:33:59     52s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2167.3M
[09/09 09:33:59     52s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.040, REAL:0.034, MEM:2167.3M, EPOCH TIME: 1725888839.146856
[09/09 09:33:59     52s] OPERPROF: Starting HotSpotCal at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.146902
[09/09 09:33:59     52s] [hotspot] +------------+---------------+---------------+
[09/09 09:33:59     52s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:33:59     52s] [hotspot] +------------+---------------+---------------+
[09/09 09:33:59     52s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:33:59     52s] [hotspot] +------------+---------------+---------------+
[09/09 09:33:59     52s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:33:59     52s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:33:59     52s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2167.3M, EPOCH TIME: 1725888839.147479
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s] === incrementalPlace Internal Loop 1 ===
[09/09 09:33:59     52s] clkAW=1 clkAWMode=4 maxIt=2 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[09/09 09:33:59     52s] OPERPROF: Starting IPInitSPData at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.148044
[09/09 09:33:59     52s] Processing tracks to init pin-track alignment.
[09/09 09:33:59     52s] z: 2, totalTracks: 1
[09/09 09:33:59     52s] z: 4, totalTracks: 1
[09/09 09:33:59     52s] z: 6, totalTracks: 1
[09/09 09:33:59     52s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:33:59     52s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2167.3M, EPOCH TIME: 1725888839.149507
[09/09 09:33:59     52s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:33:59     52s] 
[09/09 09:33:59     52s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:33:59     52s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2167.3M, EPOCH TIME: 1725888839.160383
[09/09 09:33:59     52s] OPERPROF:   Starting post-place ADS at level 2, MEM:2167.3M, EPOCH TIME: 1725888839.160447
[09/09 09:33:59     52s] ADSU 0.603 -> 0.603. site 32604.000 -> 32604.000. GS 35.840
[09/09 09:33:59     52s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.002, MEM:2167.3M, EPOCH TIME: 1725888839.162566
[09/09 09:33:59     52s] OPERPROF:   Starting spMPad at level 2, MEM:2167.3M, EPOCH TIME: 1725888839.162690
[09/09 09:33:59     52s] OPERPROF:     Starting spContextMPad at level 3, MEM:2167.3M, EPOCH TIME: 1725888839.162758
[09/09 09:33:59     52s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1725888839.162798
[09/09 09:33:59     52s] OPERPROF:   Finished spMPad at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1725888839.163074
[09/09 09:33:59     52s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2167.3M, EPOCH TIME: 1725888839.163428
[09/09 09:33:59     52s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1725888839.163516
[09/09 09:33:59     52s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2167.3M, EPOCH TIME: 1725888839.163602
[09/09 09:33:59     52s] no activity file in design. spp won't run.
[09/09 09:33:59     52s] [spp] 0
[09/09 09:33:59     52s] [adp] 0:1:1:3
[09/09 09:33:59     52s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.000, REAL:0.000, MEM:2167.3M, EPOCH TIME: 1725888839.163820
[09/09 09:33:59     52s] SP #FI/SF FL/PI 0/0 1205/0
[09/09 09:33:59     52s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.020, REAL:0.016, MEM:2167.3M, EPOCH TIME: 1725888839.163970
[09/09 09:33:59     52s] PP off. flexM 0
[09/09 09:33:59     52s] OPERPROF: Starting CDPad at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.164992
[09/09 09:33:59     52s] 3DP is on.
[09/09 09:33:59     52s] 3DP OF M2 0.006, M4 0.000. Diff 0, Offset 0
[09/09 09:33:59     52s] design sh 0.131. rd 0.200
[09/09 09:33:59     52s] design sh 0.123. rd 0.200
[09/09 09:33:59     52s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[09/09 09:33:59     52s] design sh 0.119. rd 0.200
[09/09 09:33:59     52s] CDPadU 0.801 -> 0.691. R=0.603, N=1205, GS=4.480
[09/09 09:33:59     52s] OPERPROF: Finished CDPad at level 1, CPU:0.010, REAL:0.013, MEM:2167.3M, EPOCH TIME: 1725888839.178101
[09/09 09:33:59     52s] OPERPROF: Starting InitSKP at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.178176
[09/09 09:33:59     52s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] *** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
[09/09 09:33:59     53s] OPERPROF: Finished InitSKP at level 1, CPU:0.090, REAL:0.091, MEM:2167.3M, EPOCH TIME: 1725888839.269010
[09/09 09:33:59     53s] NP #FI/FS/SF FL/PI: 0/0/0 1205/0
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] 
[09/09 09:33:59     53s] AB Est...
[09/09 09:33:59     53s] OPERPROF: Starting npPlace at level 1, MEM:2167.3M, EPOCH TIME: 1725888839.271640
[09/09 09:33:59     53s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.005, MEM:2154.5M, EPOCH TIME: 1725888839.276496
[09/09 09:33:59     53s] Iteration  4: Skipped, with CDP Off
[09/09 09:33:59     53s] 
[09/09 09:33:59     53s] AB Est...
[09/09 09:33:59     53s] OPERPROF: Starting npPlace at level 1, MEM:2154.5M, EPOCH TIME: 1725888839.278155
[09/09 09:33:59     53s] OPERPROF: Finished npPlace at level 1, CPU:0.000, REAL:0.003, MEM:2154.5M, EPOCH TIME: 1725888839.281246
[09/09 09:33:59     53s] Iteration  5: Skipped, with CDP Off
[09/09 09:33:59     53s] OPERPROF: Starting npPlace at level 1, MEM:2154.5M, EPOCH TIME: 1725888839.285725
[09/09 09:33:59     53s] Iteration  6: Total net bbox = 3.387e+04 (1.88e+04 1.51e+04)
[09/09 09:33:59     53s]               Est.  stn bbox = 4.349e+04 (2.50e+04 1.85e+04)
[09/09 09:33:59     53s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2186.9M
[09/09 09:33:59     53s] OPERPROF: Finished npPlace at level 1, CPU:0.110, REAL:0.126, MEM:2186.9M, EPOCH TIME: 1725888839.411648
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] NP #FI/FS/SF FL/PI: 0/0/0 1205/0
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] OPERPROF: Starting npPlace at level 1, MEM:2170.9M, EPOCH TIME: 1725888839.419733
[09/09 09:33:59     53s] Iteration  7: Total net bbox = 3.512e+04 (1.94e+04 1.57e+04)
[09/09 09:33:59     53s]               Est.  stn bbox = 4.498e+04 (2.58e+04 1.92e+04)
[09/09 09:33:59     53s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2167.9M
[09/09 09:33:59     53s] OPERPROF: Finished npPlace at level 1, CPU:0.240, REAL:0.278, MEM:2167.9M, EPOCH TIME: 1725888839.697628
[09/09 09:33:59     53s] Legalizing MH Cells... 0 / 0 (level 5)
[09/09 09:33:59     53s] No instances found in the vector
[09/09 09:33:59     53s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9M, DRC: 0)
[09/09 09:33:59     53s] 0 (out of 0) MH cells were successfully legalized.
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] NP #FI/FS/SF FL/PI: 0/0/0 1205/0
[09/09 09:33:59     53s] no activity file in design. spp won't run.
[09/09 09:33:59     53s] OPERPROF: Starting npPlace at level 1, MEM:2167.9M, EPOCH TIME: 1725888839.704952
[09/09 09:34:00     54s] Iteration  8: Total net bbox = 3.793e+04 (2.09e+04 1.70e+04)
[09/09 09:34:00     54s]               Est.  stn bbox = 4.806e+04 (2.73e+04 2.08e+04)
[09/09 09:34:00     54s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2167.9M
[09/09 09:34:00     54s] OPERPROF: Finished npPlace at level 1, CPU:0.570, REAL:0.634, MEM:2167.9M, EPOCH TIME: 1725888840.339062
[09/09 09:34:00     54s] Legalizing MH Cells... 0 / 0 (level 6)
[09/09 09:34:00     54s] No instances found in the vector
[09/09 09:34:00     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9M, DRC: 0)
[09/09 09:34:00     54s] 0 (out of 0) MH cells were successfully legalized.
[09/09 09:34:00     54s] no activity file in design. spp won't run.
[09/09 09:34:00     54s] NP #FI/FS/SF FL/PI: 0/0/0 1205/0
[09/09 09:34:00     54s] no activity file in design. spp won't run.
[09/09 09:34:00     54s] OPERPROF: Starting npPlace at level 1, MEM:2167.9M, EPOCH TIME: 1725888840.346313
[09/09 09:34:00     54s] Iteration  9: Total net bbox = 4.045e+04 (2.24e+04 1.81e+04)
[09/09 09:34:00     54s]               Est.  stn bbox = 5.077e+04 (2.89e+04 2.19e+04)
[09/09 09:34:00     54s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 2167.9M
[09/09 09:34:00     54s] OPERPROF: Finished npPlace at level 1, CPU:0.560, REAL:0.622, MEM:2167.9M, EPOCH TIME: 1725888840.968801
[09/09 09:34:00     54s] Legalizing MH Cells... 0 / 0 (level 7)
[09/09 09:34:00     54s] No instances found in the vector
[09/09 09:34:00     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9M, DRC: 0)
[09/09 09:34:00     54s] 0 (out of 0) MH cells were successfully legalized.
[09/09 09:34:00     54s] no activity file in design. spp won't run.
[09/09 09:34:00     54s] NP #FI/FS/SF FL/PI: 0/0/0 1205/0
[09/09 09:34:00     54s] no activity file in design. spp won't run.
[09/09 09:34:00     54s] OPERPROF: Starting npPlace at level 1, MEM:2167.9M, EPOCH TIME: 1725888840.976976
[09/09 09:34:00     54s] GP RA stats: MHOnly 0 nrInst 1205 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[09/09 09:34:01     54s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2183.9M, EPOCH TIME: 1725888841.262559
[09/09 09:34:01     54s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2183.9M, EPOCH TIME: 1725888841.262685
[09/09 09:34:01     54s] Iteration 10: Total net bbox = 3.943e+04 (2.16e+04 1.79e+04)
[09/09 09:34:01     54s]               Est.  stn bbox = 4.954e+04 (2.80e+04 2.16e+04)
[09/09 09:34:01     54s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2183.9M
[09/09 09:34:01     54s] OPERPROF: Finished npPlace at level 1, CPU:0.260, REAL:0.286, MEM:2183.9M, EPOCH TIME: 1725888841.263293
[09/09 09:34:01     54s] Legalizing MH Cells... 0 / 0 (level 8)
[09/09 09:34:01     54s] No instances found in the vector
[09/09 09:34:01     54s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9M, DRC: 0)
[09/09 09:34:01     54s] 0 (out of 0) MH cells were successfully legalized.
[09/09 09:34:01     54s] Move report: Timing Driven Placement moves 1205 insts, mean move: 13.63 um, max move: 74.28 um 
[09/09 09:34:01     54s] 	Max move on inst (FE_OFC47_FE_OFN16_up_switches_13): (217.28, 29.12) --> (282.70, 20.27)
[09/09 09:34:01     54s] no activity file in design. spp won't run.
[09/09 09:34:01     54s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2167.9M, EPOCH TIME: 1725888841.266461
[09/09 09:34:01     54s] Saved padding area to DB
[09/09 09:34:01     54s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2167.9M, EPOCH TIME: 1725888841.266602
[09/09 09:34:01     54s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.266805
[09/09 09:34:01     54s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2167.9M, EPOCH TIME: 1725888841.267034
[09/09 09:34:01     54s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[09/09 09:34:01     54s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.267277
[09/09 09:34:01     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2167.9M, EPOCH TIME: 1725888841.267528
[09/09 09:34:01     54s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.267605
[09/09 09:34:01     54s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.000, REAL:0.001, MEM:2167.9M, EPOCH TIME: 1725888841.267941
[09/09 09:34:01     54s] 
[09/09 09:34:01     54s] Finished Incremental Placement (cpu=0:00:01.9, real=0:00:02.0, mem=2167.9M)
[09/09 09:34:01     54s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 09:34:01     54s] Type 'man IMPSP-9025' for more detail.
[09/09 09:34:01     54s] CongRepair sets shifter mode to gplace
[09/09 09:34:01     54s] TDRefine: refinePlace mode is spiral
[09/09 09:34:01     54s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2167.9M, EPOCH TIME: 1725888841.268842
[09/09 09:34:01     54s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2167.9M, EPOCH TIME: 1725888841.268911
[09/09 09:34:01     54s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2167.9M, EPOCH TIME: 1725888841.268987
[09/09 09:34:01     54s] Processing tracks to init pin-track alignment.
[09/09 09:34:01     54s] z: 2, totalTracks: 1
[09/09 09:34:01     54s] z: 4, totalTracks: 1
[09/09 09:34:01     54s] z: 6, totalTracks: 1
[09/09 09:34:01     54s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:34:01     54s] All LLGs are deleted
[09/09 09:34:01     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2167.9M, EPOCH TIME: 1725888841.270213
[09/09 09:34:01     54s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.270288
[09/09 09:34:01     54s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2167.9M, EPOCH TIME: 1725888841.270486
[09/09 09:34:01     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2167.9M, EPOCH TIME: 1725888841.270667
[09/09 09:34:01     54s] Max number of tech site patterns supported in site array is 256.
[09/09 09:34:01     54s] Core basic site is core_ji3v
[09/09 09:34:01     54s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2167.9M, EPOCH TIME: 1725888841.280820
[09/09 09:34:01     54s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:34:01     54s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:34:01     54s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.281126
[09/09 09:34:01     54s] Fast DP-INIT is on for default
[09/09 09:34:01     54s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:34:01     54s] Atter site array init, number of instance map data is 0.
[09/09 09:34:01     54s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.010, REAL:0.011, MEM:2167.9M, EPOCH TIME: 1725888841.281880
[09/09 09:34:01     54s] 
[09/09 09:34:01     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:01     54s] OPERPROF:         Starting CMU at level 5, MEM:2167.9M, EPOCH TIME: 1725888841.282313
[09/09 09:34:01     54s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.282488
[09/09 09:34:01     54s] 
[09/09 09:34:01     54s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:34:01     54s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.012, MEM:2167.9M, EPOCH TIME: 1725888841.282647
[09/09 09:34:01     54s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2167.9M, EPOCH TIME: 1725888841.282690
[09/09 09:34:01     54s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.282902
[09/09 09:34:01     54s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9MB).
[09/09 09:34:01     54s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.014, MEM:2167.9M, EPOCH TIME: 1725888841.283093
[09/09 09:34:01     54s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.014, MEM:2167.9M, EPOCH TIME: 1725888841.283134
[09/09 09:34:01     54s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.2
[09/09 09:34:01     54s] OPERPROF:   Starting RefinePlace at level 2, MEM:2167.9M, EPOCH TIME: 1725888841.283191
[09/09 09:34:01     54s] *** Starting refinePlace (0:00:54.9 mem=2167.9M) ***
[09/09 09:34:01     54s] Total net bbox length = 4.327e+04 (2.524e+04 1.803e+04) (ext = 5.250e+03)
[09/09 09:34:01     54s] 
[09/09 09:34:01     54s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:01     54s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:34:01     54s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:01     54s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:01     54s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2167.9M, EPOCH TIME: 1725888841.284651
[09/09 09:34:01     54s] Starting refinePlace ...
[09/09 09:34:01     54s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:01     54s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:01     54s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2167.9M, EPOCH TIME: 1725888841.286666
[09/09 09:34:01     54s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:34:01     54s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2167.9M, EPOCH TIME: 1725888841.286775
[09/09 09:34:01     54s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.286906
[09/09 09:34:01     54s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2167.9M, EPOCH TIME: 1725888841.286979
[09/09 09:34:01     54s] DDP markSite nrRow 44 nrJob 44
[09/09 09:34:01     54s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2167.9M, EPOCH TIME: 1725888841.287111
[09/09 09:34:01     54s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.010, REAL:0.001, MEM:2167.9M, EPOCH TIME: 1725888841.287204
[09/09 09:34:01     54s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:34:01     54s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2167.9MB) @(0:00:54.9 - 0:00:54.9).
[09/09 09:34:01     54s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:34:01     54s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 09:34:01     54s] Placement tweakage begins.
[09/09 09:34:01     54s] wire length = 5.321e+04
[09/09 09:34:01     54s] wire length = 5.040e+04
[09/09 09:34:01     54s] Placement tweakage ends.
[09/09 09:34:01     54s] Move report: tweak moves 2 insts, mean move: 5.49 um, max move: 5.77 um 
[09/09 09:34:01     54s] 	Max move on inst (g11928): (236.46, 29.46) --> (242.23, 29.46)
[09/09 09:34:01     54s] 
[09/09 09:34:01     54s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:34:01     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:34:01     54s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:34:01     54s] Move report: legalization moves 1205 insts, mean move: 2.14 um, max move: 43.84 um spiral
[09/09 09:34:01     54s] 	Max move on inst (spi1_Rx_data_temp_reg[9]): (88.81, 104.79) --> (132.16, 105.28)
[09/09 09:34:01     54s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[09/09 09:34:01     54s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:01     54s] [CPU] RefinePlace/Legalization (cpu=0:00:00.1, real=0:00:00.0, mem=2139.0MB) @(0:00:54.9 - 0:00:55.0).
[09/09 09:34:01     54s] Move report: Detail placement moves 1205 insts, mean move: 2.15 um, max move: 43.84 um 
[09/09 09:34:01     54s] 	Max move on inst (spi1_Rx_data_temp_reg[9]): (88.81, 104.79) --> (132.16, 105.28)
[09/09 09:34:01     54s] 	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2139.0MB
[09/09 09:34:01     54s] Statistics of distance of Instance movement in refine placement:
[09/09 09:34:01     54s]   maximum (X+Y) =        43.84 um
[09/09 09:34:01     54s]   inst (spi1_Rx_data_temp_reg[9]) with max move: (88.815, 104.789) -> (132.16, 105.28)
[09/09 09:34:01     54s]   mean    (X+Y) =         2.15 um
[09/09 09:34:01     54s] Summary Report:
[09/09 09:34:01     54s] Instances move: 1205 (out of 1205 movable)
[09/09 09:34:01     54s] Instances flipped: 0
[09/09 09:34:01     54s] Mean displacement: 2.15 um
[09/09 09:34:01     54s] Max displacement: 43.84 um (Instance: spi1_Rx_data_temp_reg[9]) (88.815, 104.789) -> (132.16, 105.28)
[09/09 09:34:01     54s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[09/09 09:34:01     54s] Total instances moved : 1205
[09/09 09:34:01     54s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.110, REAL:0.112, MEM:2139.0M, EPOCH TIME: 1725888841.396843
[09/09 09:34:01     54s] Total net bbox length = 4.136e+04 (2.319e+04 1.816e+04) (ext = 5.028e+03)
[09/09 09:34:01     54s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2139.0MB
[09/09 09:34:01     54s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2139.0MB) @(0:00:54.9 - 0:00:55.0).
[09/09 09:34:01     54s] *** Finished refinePlace (0:00:55.0 mem=2139.0M) ***
[09/09 09:34:01     54s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.2
[09/09 09:34:01     54s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.110, REAL:0.114, MEM:2139.0M, EPOCH TIME: 1725888841.397350
[09/09 09:34:01     54s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2139.0M, EPOCH TIME: 1725888841.397403
[09/09 09:34:01     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1205).
[09/09 09:34:01     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     54s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.010, REAL:0.003, MEM:2136.0M, EPOCH TIME: 1725888841.400061
[09/09 09:34:01     54s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.130, REAL:0.131, MEM:2136.0M, EPOCH TIME: 1725888841.400125
[09/09 09:34:01     54s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2136.0M, EPOCH TIME: 1725888841.400499
[09/09 09:34:01     54s] Starting Early Global Route congestion estimation: mem = 2136.0M
[09/09 09:34:01     54s] (I)      ============================ Layers =============================
[09/09 09:34:01     54s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:01     54s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:34:01     54s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:01     54s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:34:01     54s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:34:01     54s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:01     54s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:34:01     54s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:34:01     54s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:34:01     54s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:34:01     54s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:34:01     54s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:34:01     54s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:34:01     54s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:34:01     54s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:34:01     54s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:34:01     54s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:34:01     54s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:34:01     54s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:34:01     55s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:34:01     55s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:34:01     55s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:34:01     55s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:34:01     55s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:34:01     55s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:34:01     55s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:34:01     55s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:34:01     55s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:34:01     55s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:34:01     55s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:34:01     55s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:34:01     55s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:34:01     55s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:34:01     55s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:34:01     55s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:34:01     55s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:34:01     55s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:34:01     55s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:34:01     55s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:34:01     55s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:34:01     55s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:34:01     55s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:34:01     55s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:34:01     55s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:34:01     55s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:34:01     55s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:34:01     55s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:34:01     55s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:34:01     55s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:34:01     55s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:34:01     55s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:34:01     55s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:34:01     55s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:34:01     55s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:34:01     55s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:34:01     55s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:34:01     55s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:34:01     55s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:34:01     55s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:34:01     55s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:34:01     55s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:34:01     55s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:34:01     55s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:34:01     55s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:34:01     55s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:34:01     55s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:01     55s] (I)      Started Import and model ( Curr Mem: 2135.99 MB )
[09/09 09:34:01     55s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:01     55s] (I)      == Non-default Options ==
[09/09 09:34:01     55s] (I)      Maximum routing layer                              : 4
[09/09 09:34:01     55s] (I)      Number of threads                                  : 1
[09/09 09:34:01     55s] (I)      Use non-blocking free Dbs wires                    : false
[09/09 09:34:01     55s] (I)      Method to set GCell size                           : row
[09/09 09:34:01     55s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:34:01     55s] (I)      Use row-based GCell size
[09/09 09:34:01     55s] (I)      Use row-based GCell align
[09/09 09:34:01     55s] (I)      layer 0 area = 202000
[09/09 09:34:01     55s] (I)      layer 1 area = 202000
[09/09 09:34:01     55s] (I)      layer 2 area = 202000
[09/09 09:34:01     55s] (I)      layer 3 area = 202000
[09/09 09:34:01     55s] (I)      GCell unit size   : 4480
[09/09 09:34:01     55s] (I)      GCell multiplier  : 1
[09/09 09:34:01     55s] (I)      GCell row height  : 4480
[09/09 09:34:01     55s] (I)      Actual row height : 4480
[09/09 09:34:01     55s] (I)      GCell align ref   : 20160 20160
[09/09 09:34:01     55s] [NR-eGR] Track table information for default rule: 
[09/09 09:34:01     55s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:34:01     55s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:34:01     55s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:34:01     55s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:34:01     55s] [NR-eGR] METTP has single uniform track structure
[09/09 09:34:01     55s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:34:01     55s] (I)      ================= Default via ==================
[09/09 09:34:01     55s] (I)      +---+--------------------+---------------------+
[09/09 09:34:01     55s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:34:01     55s] (I)      +---+--------------------+---------------------+
[09/09 09:34:01     55s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:34:01     55s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:34:01     55s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:34:01     55s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:34:01     55s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:34:01     55s] (I)      +---+--------------------+---------------------+
[09/09 09:34:01     55s] [NR-eGR] Read 255 PG shapes
[09/09 09:34:01     55s] [NR-eGR] Read 0 clock shapes
[09/09 09:34:01     55s] [NR-eGR] Read 0 other shapes
[09/09 09:34:01     55s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:34:01     55s] [NR-eGR] #Instance Blockages : 0
[09/09 09:34:01     55s] [NR-eGR] #PG Blockages       : 255
[09/09 09:34:01     55s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:34:01     55s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:34:01     55s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:34:01     55s] [NR-eGR] #Other Blockages    : 0
[09/09 09:34:01     55s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:34:01     55s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:34:01     55s] [NR-eGR] Read 1243 nets ( ignored 0 )
[09/09 09:34:01     55s] (I)      early_global_route_priority property id does not exist.
[09/09 09:34:01     55s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:34:01     55s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:34:01     55s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:34:01     55s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:34:01     55s] (I)      Number of ignored nets                =      0
[09/09 09:34:01     55s] (I)      Number of connected nets              =      0
[09/09 09:34:01     55s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:34:01     55s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:34:01     55s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:34:01     55s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:34:01     55s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:34:01     55s] (I)      Ndr track 0 does not exist
[09/09 09:34:01     55s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:34:01     55s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:34:01     55s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:34:01     55s] (I)      Site width          :   560  (dbu)
[09/09 09:34:01     55s] (I)      Row height          :  4480  (dbu)
[09/09 09:34:01     55s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:34:01     55s] (I)      GCell width         :  4480  (dbu)
[09/09 09:34:01     55s] (I)      GCell height        :  4480  (dbu)
[09/09 09:34:01     55s] (I)      Grid                :   102    53     4
[09/09 09:34:01     55s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:34:01     55s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:34:01     55s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:34:01     55s] (I)      Default wire width  :   230   280   280   280
[09/09 09:34:01     55s] (I)      Default wire space  :   230   280   280   280
[09/09 09:34:01     55s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:34:01     55s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:34:01     55s] (I)      First track coord   :   280   280   280   280
[09/09 09:34:01     55s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:34:01     55s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:34:01     55s] (I)      Num of masks        :     1     1     1     1
[09/09 09:34:01     55s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:34:01     55s] (I)      --------------------------------------------------------
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] [NR-eGR] ============ Routing rule table ============
[09/09 09:34:01     55s] [NR-eGR] Rule id: 0  Nets: 1243
[09/09 09:34:01     55s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:34:01     55s] (I)                    Layer    2    3    4 
[09/09 09:34:01     55s] (I)                    Pitch  560  560  560 
[09/09 09:34:01     55s] (I)             #Used tracks    1    1    1 
[09/09 09:34:01     55s] (I)       #Fully used tracks    1    1    1 
[09/09 09:34:01     55s] [NR-eGR] ========================================
[09/09 09:34:01     55s] [NR-eGR] 
[09/09 09:34:01     55s] (I)      =============== Blocked Tracks ===============
[09/09 09:34:01     55s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:01     55s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:34:01     55s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:01     55s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:34:01     55s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:34:01     55s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:34:01     55s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:34:01     55s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:01     55s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2135.99 MB )
[09/09 09:34:01     55s] (I)      Reset routing kernel
[09/09 09:34:01     55s] (I)      Started Global Routing ( Curr Mem: 2135.99 MB )
[09/09 09:34:01     55s] (I)      totalPins=4827  totalGlobalPin=4707 (97.51%)
[09/09 09:34:01     55s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:34:01     55s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 4]
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1a Route ============
[09/09 09:34:01     55s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:34:01     55s] (I)      Usage: 11033 = (5885 H, 5148 V) = (13.61% H, 6.42% V) = (2.636e+04um H, 2.306e+04um V)
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1b Route ============
[09/09 09:34:01     55s] (I)      Usage: 11033 = (5885 H, 5148 V) = (13.61% H, 6.42% V) = (2.636e+04um H, 2.306e+04um V)
[09/09 09:34:01     55s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.942784e+04um
[09/09 09:34:01     55s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:34:01     55s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1c Route ============
[09/09 09:34:01     55s] (I)      Usage: 11033 = (5885 H, 5148 V) = (13.61% H, 6.42% V) = (2.636e+04um H, 2.306e+04um V)
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1d Route ============
[09/09 09:34:01     55s] (I)      Usage: 11033 = (5885 H, 5148 V) = (13.61% H, 6.42% V) = (2.636e+04um H, 2.306e+04um V)
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1e Route ============
[09/09 09:34:01     55s] (I)      Usage: 11033 = (5885 H, 5148 V) = (13.61% H, 6.42% V) = (2.636e+04um H, 2.306e+04um V)
[09/09 09:34:01     55s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.942784e+04um
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] (I)      ============  Phase 1l Route ============
[09/09 09:34:01     55s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:34:01     55s] (I)      Layer  2:      36312      6632         1        4768       37664    (11.24%) 
[09/09 09:34:01     55s] (I)      Layer  3:      42824      5927         0           0       42824    ( 0.00%) 
[09/09 09:34:01     55s] (I)      Layer  4:      42276       382         0           0       42432    ( 0.00%) 
[09/09 09:34:01     55s] (I)      Total:        121412     12941         1        4768      122920    ( 3.73%) 
[09/09 09:34:01     55s] (I)      
[09/09 09:34:01     55s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:34:01     55s] [NR-eGR]                        OverCon            
[09/09 09:34:01     55s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:34:01     55s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:34:01     55s] [NR-eGR] ----------------------------------------------
[09/09 09:34:01     55s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:01     55s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:34:01     55s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:01     55s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:01     55s] [NR-eGR] ----------------------------------------------
[09/09 09:34:01     55s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:34:01     55s] [NR-eGR] 
[09/09 09:34:01     55s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2144.00 MB )
[09/09 09:34:01     55s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:34:01     55s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:34:01     55s] Early Global Route congestion estimation runtime: 0.04 seconds, mem = 2144.0M
[09/09 09:34:01     55s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.036, MEM:2144.0M, EPOCH TIME: 1725888841.436530
[09/09 09:34:01     55s] OPERPROF: Starting HotSpotCal at level 1, MEM:2144.0M, EPOCH TIME: 1725888841.436573
[09/09 09:34:01     55s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:01     55s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:34:01     55s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:01     55s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:34:01     55s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:01     55s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:34:01     55s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:34:01     55s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.001, MEM:2160.0M, EPOCH TIME: 1725888841.437396
[09/09 09:34:01     55s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2160.0M, EPOCH TIME: 1725888841.437541
[09/09 09:34:01     55s] Starting Early Global Route wiring: mem = 2160.0M
[09/09 09:34:01     55s] (I)      ============= Track Assignment ============
[09/09 09:34:01     55s] (I)      Started Track Assignment (1T) ( Curr Mem: 2160.00 MB )
[09/09 09:34:01     55s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:34:01     55s] (I)      Run Multi-thread track assignment
[09/09 09:34:01     55s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2160.00 MB )
[09/09 09:34:01     55s] (I)      Started Export ( Curr Mem: 2160.00 MB )
[09/09 09:34:01     55s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:34:01     55s] [NR-eGR] -----------------------------------
[09/09 09:34:01     55s] [NR-eGR]  MET1    (1H)             0   4747 
[09/09 09:34:01     55s] [NR-eGR]  MET2    (2V)         23088   6641 
[09/09 09:34:01     55s] [NR-eGR]  MET3    (3H)         26995    285 
[09/09 09:34:01     55s] [NR-eGR]  MET4    (4V)          1963      0 
[09/09 09:34:01     55s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:34:01     55s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:34:01     55s] [NR-eGR] -----------------------------------
[09/09 09:34:01     55s] [NR-eGR]          Total        52045  11673 
[09/09 09:34:01     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:34:01     55s] [NR-eGR] Total half perimeter of net bounding box: 41357um
[09/09 09:34:01     55s] [NR-eGR] Total length: 52045um, number of vias: 11673
[09/09 09:34:01     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:34:01     55s] [NR-eGR] Total eGR-routed clock nets wire length: 3867um, number of vias: 915
[09/09 09:34:01     55s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:34:01     55s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2160.00 MB )
[09/09 09:34:01     55s] Early Global Route wiring runtime: 0.02 seconds, mem = 2160.0M
[09/09 09:34:01     55s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.020, MEM:2160.0M, EPOCH TIME: 1725888841.457193
[09/09 09:34:01     55s] 0 delay mode for cte disabled.
[09/09 09:34:01     55s] SKP cleared!
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] *** Finished incrementalPlace (cpu=0:00:02.2, real=0:00:02.0)***
[09/09 09:34:01     55s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2160.0M, EPOCH TIME: 1725888841.468240
[09/09 09:34:01     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] All LLGs are deleted
[09/09 09:34:01     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2160.0M, EPOCH TIME: 1725888841.468382
[09/09 09:34:01     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2160.0M, EPOCH TIME: 1725888841.468438
[09/09 09:34:01     55s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2160.0M, EPOCH TIME: 1725888841.468814
[09/09 09:34:01     55s] Start to check current routing status for nets...
[09/09 09:34:01     55s] All nets are already routed correctly.
[09/09 09:34:01     55s] End to check current routing status for nets (mem=2160.0M)
[09/09 09:34:01     55s] Extraction called for design 'aska_dig' of instances=1205 and nets=1270 using extraction engine 'preRoute' .
[09/09 09:34:01     55s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:34:01     55s] RC Extraction called in multi-corner(2) mode.
[09/09 09:34:01     55s] RCMode: PreRoute
[09/09 09:34:01     55s]       RC Corner Indexes            0       1   
[09/09 09:34:01     55s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:34:01     55s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:01     55s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:01     55s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:01     55s] Shrink Factor                : 1.00000
[09/09 09:34:01     55s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:34:01     55s] Using capacitance table file ...
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] Trim Metal Layers:
[09/09 09:34:01     55s] LayerId::1 widthSet size::4
[09/09 09:34:01     55s] LayerId::2 widthSet size::4
[09/09 09:34:01     55s] LayerId::3 widthSet size::4
[09/09 09:34:01     55s] LayerId::4 widthSet size::4
[09/09 09:34:01     55s] LayerId::5 widthSet size::4
[09/09 09:34:01     55s] LayerId::6 widthSet size::2
[09/09 09:34:01     55s] Updating RC grid for preRoute extraction ...
[09/09 09:34:01     55s] eee: pegSigSF::1.070000
[09/09 09:34:01     55s] Initializing multi-corner capacitance tables ... 
[09/09 09:34:01     55s] Initializing multi-corner resistance tables ...
[09/09 09:34:01     55s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:34:01     55s] eee: l::2 avDens::0.121080 usedTrk::610.244621 availTrk::5040.000000 sigTrk::610.244621
[09/09 09:34:01     55s] eee: l::3 avDens::0.151064 usedTrk::604.254171 availTrk::4000.000000 sigTrk::604.254171
[09/09 09:34:01     55s] eee: l::4 avDens::0.015099 usedTrk::45.901697 availTrk::3040.000000 sigTrk::45.901697
[09/09 09:34:01     55s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:34:01     55s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:34:01     55s] {RT max_rc 0 4 4 0}
[09/09 09:34:01     55s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.037716 aWlH=0.000000 lMod=0 pMax=0.823700 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:34:01     55s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2160.000M)
[09/09 09:34:01     55s] Compute RC Scale Done ...
[09/09 09:34:01     55s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1633.1M, totSessionCpu=0:00:55 **
[09/09 09:34:01     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:34:01     55s] #################################################################################
[09/09 09:34:01     55s] # Design Stage: PreRoute
[09/09 09:34:01     55s] # Design Name: aska_dig
[09/09 09:34:01     55s] # Design Mode: 180nm
[09/09 09:34:01     55s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:34:01     55s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:34:01     55s] # Signoff Settings: SI Off 
[09/09 09:34:01     55s] #################################################################################
[09/09 09:34:01     55s] Calculate delays in BcWc mode...
[09/09 09:34:01     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 2156.1M, InitMEM = 2156.1M)
[09/09 09:34:01     55s] Start delay calculation (fullDC) (1 T). (MEM=2156.1)
[09/09 09:34:01     55s] End AAE Lib Interpolated Model. (MEM=2167.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:34:01     55s] Total number of fetched objects 1243
[09/09 09:34:01     55s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:34:01     55s] End delay calculation. (MEM=2183.3 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:34:01     55s] End delay calculation (fullDC). (MEM=2183.3 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:34:01     55s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2183.3M) ***
[09/09 09:34:01     55s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.8 (0.9), totSession cpu/real = 0:00:55.4/0:21:58.4 (0.0), mem = 2183.3M
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] =============================================================================================
[09/09 09:34:01     55s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.18-s099_1
[09/09 09:34:01     55s] =============================================================================================
[09/09 09:34:01     55s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:01     55s] ---------------------------------------------------------------------------------------------
[09/09 09:34:01     55s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:01     55s] [ ExtractRC              ]      1   0:00:00.0  (   1.1 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:34:01     55s] [ TimingUpdate           ]      4   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:34:01     55s] [ FullDelayCalc          ]      1   0:00:00.2  (   7.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:01     55s] [ MISC                   ]          0:00:02.5  (  89.1 % )     0:00:02.5 /  0:00:02.3    0.9
[09/09 09:34:01     55s] ---------------------------------------------------------------------------------------------
[09/09 09:34:01     55s]  IncrReplace #1 TOTAL               0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.6    0.9
[09/09 09:34:01     55s] ---------------------------------------------------------------------------------------------
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] *** Timing Is met
[09/09 09:34:01     55s] *** Check timing (0:00:00.0)
[09/09 09:34:01     55s] *** Timing Is met
[09/09 09:34:01     55s] *** Check timing (0:00:00.0)
[09/09 09:34:01     55s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[09/09 09:34:01     55s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:34:01     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.5 mem=2199.3M
[09/09 09:34:01     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.5 mem=2199.3M
[09/09 09:34:01     55s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:34:01     55s] ### Creating PhyDesignMc. totSessionCpu=0:00:55.5 mem=2218.4M
[09/09 09:34:01     55s] OPERPROF: Starting DPlace-Init at level 1, MEM:2218.4M, EPOCH TIME: 1725888841.902227
[09/09 09:34:01     55s] Processing tracks to init pin-track alignment.
[09/09 09:34:01     55s] z: 2, totalTracks: 1
[09/09 09:34:01     55s] z: 4, totalTracks: 1
[09/09 09:34:01     55s] z: 6, totalTracks: 1
[09/09 09:34:01     55s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:34:01     55s] All LLGs are deleted
[09/09 09:34:01     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2218.4M, EPOCH TIME: 1725888841.903583
[09/09 09:34:01     55s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1725888841.903668
[09/09 09:34:01     55s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2218.4M, EPOCH TIME: 1725888841.903902
[09/09 09:34:01     55s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:01     55s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2218.4M, EPOCH TIME: 1725888841.904090
[09/09 09:34:01     55s] Max number of tech site patterns supported in site array is 256.
[09/09 09:34:01     55s] Core basic site is core_ji3v
[09/09 09:34:01     55s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2218.4M, EPOCH TIME: 1725888841.914595
[09/09 09:34:01     55s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:34:01     55s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:34:01     55s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1725888841.914908
[09/09 09:34:01     55s] Fast DP-INIT is on for default
[09/09 09:34:01     55s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:34:01     55s] Atter site array init, number of instance map data is 0.
[09/09 09:34:01     55s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2218.4M, EPOCH TIME: 1725888841.915351
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:01     55s] OPERPROF:     Starting CMU at level 3, MEM:2218.4M, EPOCH TIME: 1725888841.915544
[09/09 09:34:01     55s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2218.4M, EPOCH TIME: 1725888841.915649
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:34:01     55s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2218.4M, EPOCH TIME: 1725888841.915822
[09/09 09:34:01     55s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2218.4M, EPOCH TIME: 1725888841.915868
[09/09 09:34:01     55s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2234.4M, EPOCH TIME: 1725888841.916636
[09/09 09:34:01     55s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2234.4MB).
[09/09 09:34:01     55s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:2234.4M, EPOCH TIME: 1725888841.916923
[09/09 09:34:01     55s] TotalInstCnt at PhyDesignMc Initialization: 1205
[09/09 09:34:01     55s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:55.5 mem=2234.4M
[09/09 09:34:01     55s] Begin: Area Reclaim Optimization
[09/09 09:34:01     55s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:55.5/0:21:58.5 (0.0), mem = 2234.4M
[09/09 09:34:01     55s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.7
[09/09 09:34:01     55s] ### Creating RouteCongInterface, started
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/09 09:34:01     55s] 
[09/09 09:34:01     55s] #optDebug: {0, 1.000}
[09/09 09:34:01     55s] ### Creating RouteCongInterface, finished
[09/09 09:34:01     55s] ### Creating LA Mngr. totSessionCpu=0:00:55.5 mem=2234.4M
[09/09 09:34:01     55s] ### Creating LA Mngr, finished. totSessionCpu=0:00:55.5 mem=2234.4M
[09/09 09:34:01     55s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2234.4M, EPOCH TIME: 1725888841.996439
[09/09 09:34:01     55s] Found 0 hard placement blockage before merging.
[09/09 09:34:01     55s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2234.4M, EPOCH TIME: 1725888841.996542
[09/09 09:34:02     55s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.29
[09/09 09:34:02     55s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:02     55s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:34:02     55s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:02     55s] |   60.29%|        -|   0.000|   0.000|   0:00:00.0| 2234.4M|
[09/09 09:34:02     55s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:34:02     56s] |   60.21%|        8|   0.000|   0.000|   0:00:00.0| 2309.0M|
[09/09 09:34:02     56s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:34:02     56s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:02     56s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.21
[09/09 09:34:02     56s] 
[09/09 09:34:02     56s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/09 09:34:02     56s] --------------------------------------------------------------
[09/09 09:34:02     56s] |                                   | Total     | Sequential |
[09/09 09:34:02     56s] --------------------------------------------------------------
[09/09 09:34:02     56s] | Num insts resized                 |       0  |       0    |
[09/09 09:34:02     56s] | Num insts undone                  |       0  |       0    |
[09/09 09:34:02     56s] | Num insts Downsized               |       0  |       0    |
[09/09 09:34:02     56s] | Num insts Samesized               |       0  |       0    |
[09/09 09:34:02     56s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:34:02     56s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:34:02     56s] --------------------------------------------------------------
[09/09 09:34:02     56s] 
[09/09 09:34:02     56s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/09 09:34:02     56s] End: Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
[09/09 09:34:02     56s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:34:02     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.7
[09/09 09:34:02     56s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:00:56.6/0:21:59.5 (0.0), mem = 2309.0M
[09/09 09:34:02     56s] 
[09/09 09:34:02     56s] =============================================================================================
[09/09 09:34:02     56s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.18-s099_1
[09/09 09:34:02     56s] =============================================================================================
[09/09 09:34:02     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:02     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:02     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 09:34:02     56s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.5 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 09:34:02     56s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:02     56s] [ OptEval                ]     17   0:00:00.7  (  66.4 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:34:02     56s] [ OptCommit              ]     17   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:34:02     56s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:02     56s] [ IncrDelayCalc          ]     23   0:00:00.2  (  16.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:02     56s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:34:02     56s] [ MISC                   ]          0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:34:02     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:02     56s]  AreaOpt #2 TOTAL                   0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[09/09 09:34:02     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:02     56s] 
[09/09 09:34:02     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2290.0M, EPOCH TIME: 1725888842.985508
[09/09 09:34:02     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1199).
[09/09 09:34:02     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:02     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:02     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:02     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2212.0M, EPOCH TIME: 1725888842.988383
[09/09 09:34:02     56s] TotalInstCnt at PhyDesignMc Destruction: 1199
[09/09 09:34:02     56s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2211.96M, totSessionCpu=0:00:57).
[09/09 09:34:02     56s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/09 09:34:02     56s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:34:02     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.6 mem=2212.0M
[09/09 09:34:02     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.6 mem=2212.0M
[09/09 09:34:02     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:34:02     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.6 mem=2269.2M
[09/09 09:34:02     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2269.2M, EPOCH TIME: 1725888842.993616
[09/09 09:34:02     56s] Processing tracks to init pin-track alignment.
[09/09 09:34:02     56s] z: 2, totalTracks: 1
[09/09 09:34:02     56s] z: 4, totalTracks: 1
[09/09 09:34:02     56s] z: 6, totalTracks: 1
[09/09 09:34:02     56s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:34:02     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2269.2M, EPOCH TIME: 1725888842.995056
[09/09 09:34:02     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:02     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     56s] OPERPROF:     Starting CMU at level 3, MEM:2269.2M, EPOCH TIME: 1725888843.005003
[09/09 09:34:03     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.005136
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:34:03     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2269.2M, EPOCH TIME: 1725888843.005297
[09/09 09:34:03     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2269.2M, EPOCH TIME: 1725888843.005339
[09/09 09:34:03     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.005572
[09/09 09:34:03     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2269.2MB).
[09/09 09:34:03     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2269.2M, EPOCH TIME: 1725888843.005754
[09/09 09:34:03     56s] TotalInstCnt at PhyDesignMc Initialization: 1199
[09/09 09:34:03     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.6 mem=2269.2M
[09/09 09:34:03     56s] Begin: Area Reclaim Optimization
[09/09 09:34:03     56s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.6/0:21:59.6 (0.0), mem = 2269.2M
[09/09 09:34:03     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.8
[09/09 09:34:03     56s] ### Creating RouteCongInterface, started
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] #optDebug: {0, 1.000}
[09/09 09:34:03     56s] ### Creating RouteCongInterface, finished
[09/09 09:34:03     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.6 mem=2269.2M
[09/09 09:34:03     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.6 mem=2269.2M
[09/09 09:34:03     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2269.2M, EPOCH TIME: 1725888843.085563
[09/09 09:34:03     56s] Found 0 hard placement blockage before merging.
[09/09 09:34:03     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.085663
[09/09 09:34:03     56s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.21
[09/09 09:34:03     56s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:03     56s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:34:03     56s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:03     56s] |   60.21%|        -|   0.000|   0.000|   0:00:00.0| 2269.2M|
[09/09 09:34:03     56s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:34:03     56s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 2269.2M|
[09/09 09:34:03     56s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 2269.2M|
[09/09 09:34:03     56s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 2269.2M|
[09/09 09:34:03     56s] #optDebug: <stH: 4.4800 MiSeL: 74.3430>
[09/09 09:34:03     56s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[09/09 09:34:03     56s] |   60.21%|        0|   0.000|   0.000|   0:00:00.0| 2269.2M|
[09/09 09:34:03     56s] +---------+---------+--------+--------+------------+--------+
[09/09 09:34:03     56s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.21
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/09 09:34:03     56s] --------------------------------------------------------------
[09/09 09:34:03     56s] |                                   | Total     | Sequential |
[09/09 09:34:03     56s] --------------------------------------------------------------
[09/09 09:34:03     56s] | Num insts resized                 |       0  |       0    |
[09/09 09:34:03     56s] | Num insts undone                  |       0  |       0    |
[09/09 09:34:03     56s] | Num insts Downsized               |       0  |       0    |
[09/09 09:34:03     56s] | Num insts Samesized               |       0  |       0    |
[09/09 09:34:03     56s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:34:03     56s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:34:03     56s] --------------------------------------------------------------
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/09 09:34:03     56s] End: Core Area Reclaim Optimization (cpu = 0:00:00.1) (real = 0:00:00.0) **
[09/09 09:34:03     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.2M, EPOCH TIME: 1725888843.162081
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1199).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2269.2M, EPOCH TIME: 1725888843.164267
[09/09 09:34:03     56s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2269.2M, EPOCH TIME: 1725888843.165179
[09/09 09:34:03     56s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2269.2M, EPOCH TIME: 1725888843.165289
[09/09 09:34:03     56s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2269.2M, EPOCH TIME: 1725888843.166544
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     56s] OPERPROF:       Starting CMU at level 4, MEM:2269.2M, EPOCH TIME: 1725888843.176583
[09/09 09:34:03     56s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.176692
[09/09 09:34:03     56s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2269.2M, EPOCH TIME: 1725888843.176844
[09/09 09:34:03     56s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2269.2M, EPOCH TIME: 1725888843.176894
[09/09 09:34:03     56s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.177321
[09/09 09:34:03     56s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2269.2M, EPOCH TIME: 1725888843.177525
[09/09 09:34:03     56s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2269.2M, EPOCH TIME: 1725888843.177601
[09/09 09:34:03     56s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2269.2M, EPOCH TIME: 1725888843.177679
[09/09 09:34:03     56s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2269.2M, EPOCH TIME: 1725888843.177719
[09/09 09:34:03     56s] TDRefine: refinePlace mode is spiral
[09/09 09:34:03     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.3
[09/09 09:34:03     56s] OPERPROF: Starting RefinePlace at level 1, MEM:2269.2M, EPOCH TIME: 1725888843.177793
[09/09 09:34:03     56s] *** Starting refinePlace (0:00:56.7 mem=2269.2M) ***
[09/09 09:34:03     56s] Total net bbox length = 4.078e+04 (2.299e+04 1.779e+04) (ext = 5.042e+03)
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     56s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:34:03     56s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     56s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     56s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2269.2M, EPOCH TIME: 1725888843.179086
[09/09 09:34:03     56s] Starting refinePlace ...
[09/09 09:34:03     56s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     56s] One DDP V2 for no tweak run.
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:34:03     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:34:03     56s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:34:03     56s] Move report: legalization moves 8 insts, mean move: 5.60 um, max move: 14.00 um spiral
[09/09 09:34:03     56s] 	Max move on inst (FE_OFC86_n_32): (180.88, 145.60) --> (166.88, 145.60)
[09/09 09:34:03     56s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:03     56s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:03     56s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2256.2MB) @(0:00:56.7 - 0:00:56.8).
[09/09 09:34:03     56s] Move report: Detail placement moves 8 insts, mean move: 5.60 um, max move: 14.00 um 
[09/09 09:34:03     56s] 	Max move on inst (FE_OFC86_n_32): (180.88, 145.60) --> (166.88, 145.60)
[09/09 09:34:03     56s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.2MB
[09/09 09:34:03     56s] Statistics of distance of Instance movement in refine placement:
[09/09 09:34:03     56s]   maximum (X+Y) =        14.00 um
[09/09 09:34:03     56s]   inst (FE_OFC86_n_32) with max move: (180.88, 145.6) -> (166.88, 145.6)
[09/09 09:34:03     56s]   mean    (X+Y) =         5.60 um
[09/09 09:34:03     56s] Summary Report:
[09/09 09:34:03     56s] Instances move: 8 (out of 1199 movable)
[09/09 09:34:03     56s] Instances flipped: 0
[09/09 09:34:03     56s] Mean displacement: 5.60 um
[09/09 09:34:03     56s] Max displacement: 14.00 um (Instance: FE_OFC86_n_32) (180.88, 145.6) -> (166.88, 145.6)
[09/09 09:34:03     56s] 	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX3
[09/09 09:34:03     56s] Total instances moved : 8
[09/09 09:34:03     56s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.024, MEM:2256.2M, EPOCH TIME: 1725888843.202964
[09/09 09:34:03     56s] Total net bbox length = 4.081e+04 (2.301e+04 1.780e+04) (ext = 5.042e+03)
[09/09 09:34:03     56s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2256.2MB
[09/09 09:34:03     56s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2256.2MB) @(0:00:56.7 - 0:00:56.8).
[09/09 09:34:03     56s] *** Finished refinePlace (0:00:56.8 mem=2256.2M) ***
[09/09 09:34:03     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.3
[09/09 09:34:03     56s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.026, MEM:2256.2M, EPOCH TIME: 1725888843.203402
[09/09 09:34:03     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2256.2M, EPOCH TIME: 1725888843.206391
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1199).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2253.2M, EPOCH TIME: 1725888843.208489
[09/09 09:34:03     56s] *** maximum move = 14.00 um ***
[09/09 09:34:03     56s] *** Finished re-routing un-routed nets (2253.2M) ***
[09/09 09:34:03     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2253.2M, EPOCH TIME: 1725888843.209998
[09/09 09:34:03     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2253.2M, EPOCH TIME: 1725888843.211281
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     56s] OPERPROF:     Starting CMU at level 3, MEM:2253.2M, EPOCH TIME: 1725888843.221756
[09/09 09:34:03     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2253.2M, EPOCH TIME: 1725888843.221897
[09/09 09:34:03     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2253.2M, EPOCH TIME: 1725888843.222059
[09/09 09:34:03     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2253.2M, EPOCH TIME: 1725888843.222101
[09/09 09:34:03     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2269.3M, EPOCH TIME: 1725888843.222517
[09/09 09:34:03     56s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2269.3M, EPOCH TIME: 1725888843.222661
[09/09 09:34:03     56s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2269.3M, EPOCH TIME: 1725888843.222732
[09/09 09:34:03     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2269.3M, EPOCH TIME: 1725888843.222809
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2269.3M) ***
[09/09 09:34:03     56s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:34:03     56s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.8
[09/09 09:34:03     56s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:00:56.8/0:21:59.8 (0.0), mem = 2269.3M
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] =============================================================================================
[09/09 09:34:03     56s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.18-s099_1
[09/09 09:34:03     56s] =============================================================================================
[09/09 09:34:03     56s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:03     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     56s] [ SlackTraversorInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ OptimizationStep       ]      1   0:00:00.0  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:34:03     56s] [ OptSingleIteration     ]      4   0:00:00.0  (   4.1 % )     0:00:00.1 /  0:00:00.0    0.9
[09/09 09:34:03     56s] [ OptGetWeight           ]     34   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ OptEval                ]     34   0:00:00.0  (  20.6 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:34:03     56s] [ OptCommit              ]     34   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ RefinePlace            ]      1   0:00:00.1  (  30.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:34:03     56s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     56s] [ MISC                   ]          0:00:00.1  (  33.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:34:03     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     56s]  AreaOpt #3 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:03     56s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2250.2M, EPOCH TIME: 1725888843.228188
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2212.2M, EPOCH TIME: 1725888843.230281
[09/09 09:34:03     56s] TotalInstCnt at PhyDesignMc Destruction: 1199
[09/09 09:34:03     56s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2212.18M, totSessionCpu=0:00:57).
[09/09 09:34:03     56s] **INFO: Flow update: Design timing is met.
[09/09 09:34:03     56s] OPTC: user 20.0
[09/09 09:34:03     56s] Begin: GigaOpt postEco DRV Optimization
[09/09 09:34:03     56s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[09/09 09:34:03     56s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:56.8/0:21:59.8 (0.0), mem = 2212.2M
[09/09 09:34:03     56s] Info: 2 clock nets excluded from IPO operation.
[09/09 09:34:03     56s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.9
[09/09 09:34:03     56s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:34:03     56s] ### Creating PhyDesignMc. totSessionCpu=0:00:56.8 mem=2212.2M
[09/09 09:34:03     56s] OPERPROF: Starting DPlace-Init at level 1, MEM:2212.2M, EPOCH TIME: 1725888843.250594
[09/09 09:34:03     56s] Processing tracks to init pin-track alignment.
[09/09 09:34:03     56s] z: 2, totalTracks: 1
[09/09 09:34:03     56s] z: 4, totalTracks: 1
[09/09 09:34:03     56s] z: 6, totalTracks: 1
[09/09 09:34:03     56s] #spOpts: N=180 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:34:03     56s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2212.2M, EPOCH TIME: 1725888843.251856
[09/09 09:34:03     56s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     56s] OPERPROF:     Starting CMU at level 3, MEM:2212.2M, EPOCH TIME: 1725888843.262330
[09/09 09:34:03     56s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2212.2M, EPOCH TIME: 1725888843.262484
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:34:03     56s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2212.2M, EPOCH TIME: 1725888843.262681
[09/09 09:34:03     56s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2212.2M, EPOCH TIME: 1725888843.262727
[09/09 09:34:03     56s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2212.2M, EPOCH TIME: 1725888843.263052
[09/09 09:34:03     56s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2212.2MB).
[09/09 09:34:03     56s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2212.2M, EPOCH TIME: 1725888843.263238
[09/09 09:34:03     56s] TotalInstCnt at PhyDesignMc Initialization: 1199
[09/09 09:34:03     56s] ### Creating PhyDesignMc, finished. totSessionCpu=0:00:56.8 mem=2212.2M
[09/09 09:34:03     56s] ### Creating RouteCongInterface, started
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:34:03     56s] 
[09/09 09:34:03     56s] #optDebug: {0, 1.000}
[09/09 09:34:03     56s] ### Creating RouteCongInterface, finished
[09/09 09:34:03     56s] ### Creating LA Mngr. totSessionCpu=0:00:56.8 mem=2212.2M
[09/09 09:34:03     56s] ### Creating LA Mngr, finished. totSessionCpu=0:00:56.8 mem=2212.2M
[09/09 09:34:03     56s] [GPS-DRV] Optimizer parameters ============================= 
[09/09 09:34:03     56s] [GPS-DRV] maxDensity (design): 0.95
[09/09 09:34:03     56s] [GPS-DRV] maxLocalDensity: 0.98
[09/09 09:34:03     56s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[09/09 09:34:03     56s] [GPS-DRV] All active and enabled setup views
[09/09 09:34:03     56s] [GPS-DRV]     slow_functional_mode
[09/09 09:34:03     56s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:34:03     56s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:34:03     56s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/09 09:34:03     56s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/09 09:34:03     56s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[09/09 09:34:03     56s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2269.4M, EPOCH TIME: 1725888843.354096
[09/09 09:34:03     56s] Found 0 hard placement blockage before merging.
[09/09 09:34:03     56s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2269.4M, EPOCH TIME: 1725888843.354189
[09/09 09:34:03     56s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:34:03     56s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/09 09:34:03     56s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:34:03     56s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 09:34:03     56s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:34:03     56s] Info: violation cost 1.031696 (cap = 0.000000, tran = 0.031696, len = 0.000000, fanout load = 0.000000, fanout count = 1.000000, glitch 0.000000)
[09/09 09:34:03     56s] |     1|     1|    -0.16|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.21%|          |         |
[09/09 09:34:03     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:34:03     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       5|       0|       2| 60.29%| 0:00:00.0|  2288.5M|
[09/09 09:34:03     57s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:34:03     57s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.01|     0.00|       0|       0|       0| 60.29%| 0:00:00.0|  2288.5M|
[09/09 09:34:03     57s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=2288.5M) ***
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:34:03     57s] Total-nets :: 1242, Stn-nets :: 4, ratio :: 0.322061 %, Total-len 52110.8, Stn-len 2161.95
[09/09 09:34:03     57s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2269.4M, EPOCH TIME: 1725888843.553068
[09/09 09:34:03     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1204).
[09/09 09:34:03     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2212.4M, EPOCH TIME: 1725888843.555471
[09/09 09:34:03     57s] TotalInstCnt at PhyDesignMc Destruction: 1204
[09/09 09:34:03     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.9
[09/09 09:34:03     57s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:00:57.1/0:22:00.1 (0.0), mem = 2212.4M
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] =============================================================================================
[09/09 09:34:03     57s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.18-s099_1
[09/09 09:34:03     57s] =============================================================================================
[09/09 09:34:03     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:03     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     57s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.4 % )     0:00:00.0 /  0:00:00.0    1.8
[09/09 09:34:03     57s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:03     57s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:34:03     57s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ OptEval                ]      1   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:34:03     57s] [ OptCommit              ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:34:03     57s] [ IncrDelayCalc          ]      9   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:34:03     57s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:03     57s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   6.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:34:03     57s] [ MISC                   ]          0:00:00.1  (  29.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:34:03     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     57s]  DrvOpt #3 TOTAL                    0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:34:03     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] End: GigaOpt postEco DRV Optimization
[09/09 09:34:03     57s] **INFO: Flow update: Design timing is met.
[09/09 09:34:03     57s] Running refinePlace -preserveRouting true -hardFence false
[09/09 09:34:03     57s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2212.4M, EPOCH TIME: 1725888843.558659
[09/09 09:34:03     57s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2212.4M, EPOCH TIME: 1725888843.558719
[09/09 09:34:03     57s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2212.4M, EPOCH TIME: 1725888843.558794
[09/09 09:34:03     57s] Processing tracks to init pin-track alignment.
[09/09 09:34:03     57s] z: 2, totalTracks: 1
[09/09 09:34:03     57s] z: 4, totalTracks: 1
[09/09 09:34:03     57s] z: 6, totalTracks: 1
[09/09 09:34:03     57s] #spOpts: N=180 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:34:03     57s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2212.4M, EPOCH TIME: 1725888843.560039
[09/09 09:34:03     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     57s] OPERPROF:         Starting CMU at level 5, MEM:2212.4M, EPOCH TIME: 1725888843.570046
[09/09 09:34:03     57s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.570274
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:34:03     57s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2212.4M, EPOCH TIME: 1725888843.570469
[09/09 09:34:03     57s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2212.4M, EPOCH TIME: 1725888843.570512
[09/09 09:34:03     57s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.570684
[09/09 09:34:03     57s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2212.4MB).
[09/09 09:34:03     57s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2212.4M, EPOCH TIME: 1725888843.570867
[09/09 09:34:03     57s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2212.4M, EPOCH TIME: 1725888843.570913
[09/09 09:34:03     57s] TDRefine: refinePlace mode is spiral
[09/09 09:34:03     57s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.4
[09/09 09:34:03     57s] OPERPROF:   Starting RefinePlace at level 2, MEM:2212.4M, EPOCH TIME: 1725888843.570971
[09/09 09:34:03     57s] *** Starting refinePlace (0:00:57.1 mem=2212.4M) ***
[09/09 09:34:03     57s] Total net bbox length = 4.134e+04 (2.330e+04 1.804e+04) (ext = 5.042e+03)
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:03     57s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     57s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Starting Small incrNP...
[09/09 09:34:03     57s] User Input Parameters:
[09/09 09:34:03     57s] - Congestion Driven    : Off
[09/09 09:34:03     57s] - Timing Driven        : Off
[09/09 09:34:03     57s] - Area-Violation Based : Off
[09/09 09:34:03     57s] - Start Rollback Level : -5
[09/09 09:34:03     57s] - Legalized            : On
[09/09 09:34:03     57s] - Window Based         : Off
[09/09 09:34:03     57s] - eDen incr mode       : Off
[09/09 09:34:03     57s] - Small incr mode      : On
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2212.4M, EPOCH TIME: 1725888843.572431
[09/09 09:34:03     57s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2212.4M, EPOCH TIME: 1725888843.572610
[09/09 09:34:03     57s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.573046
[09/09 09:34:03     57s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[09/09 09:34:03     57s] Density distribution unevenness ratio = 10.089%
[09/09 09:34:03     57s] Density distribution unevenness ratio (U70) = 3.114%
[09/09 09:34:03     57s] Density distribution unevenness ratio (U80) = 0.148%
[09/09 09:34:03     57s] Density distribution unevenness ratio (U90) = 0.000%
[09/09 09:34:03     57s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2212.4M, EPOCH TIME: 1725888843.573137
[09/09 09:34:03     57s] cost 0.817500, thresh 1.000000
[09/09 09:34:03     57s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2212.4M)
[09/09 09:34:03     57s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:03     57s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2212.4M, EPOCH TIME: 1725888843.573263
[09/09 09:34:03     57s] Starting refinePlace ...
[09/09 09:34:03     57s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     57s] One DDP V2 for no tweak run.
[09/09 09:34:03     57s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:03     57s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2212.4M, EPOCH TIME: 1725888843.575227
[09/09 09:34:03     57s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:34:03     57s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2212.4M, EPOCH TIME: 1725888843.575311
[09/09 09:34:03     57s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.575411
[09/09 09:34:03     57s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2212.4M, EPOCH TIME: 1725888843.575483
[09/09 09:34:03     57s] DDP markSite nrRow 44 nrJob 44
[09/09 09:34:03     57s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.575607
[09/09 09:34:03     57s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2212.4M, EPOCH TIME: 1725888843.575658
[09/09 09:34:03     57s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:34:03     57s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2212.4MB) @(0:00:57.1 - 0:00:57.1).
[09/09 09:34:03     57s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:34:03     57s] wireLenOptFixPriorityInst 0 inst fixed
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:34:03     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:34:03     57s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:34:03     57s] Move report: legalization moves 5 insts, mean move: 4.82 um, max move: 6.72 um spiral
[09/09 09:34:03     57s] 	Max move on inst (FE_OFC92_n_32): (277.76, 159.04) --> (275.52, 163.52)
[09/09 09:34:03     57s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:03     57s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:34:03     57s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2183.5MB) @(0:00:57.1 - 0:00:57.2).
[09/09 09:34:03     57s] Move report: Detail placement moves 5 insts, mean move: 4.82 um, max move: 6.72 um 
[09/09 09:34:03     57s] 	Max move on inst (FE_OFC92_n_32): (277.76, 159.04) --> (275.52, 163.52)
[09/09 09:34:03     57s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2183.5MB
[09/09 09:34:03     57s] Statistics of distance of Instance movement in refine placement:
[09/09 09:34:03     57s]   maximum (X+Y) =         6.72 um
[09/09 09:34:03     57s]   inst (FE_OFC92_n_32) with max move: (277.76, 159.04) -> (275.52, 163.52)
[09/09 09:34:03     57s]   mean    (X+Y) =         4.82 um
[09/09 09:34:03     57s] Summary Report:
[09/09 09:34:03     57s] Instances move: 5 (out of 1204 movable)
[09/09 09:34:03     57s] Instances flipped: 0
[09/09 09:34:03     57s] Mean displacement: 4.82 um
[09/09 09:34:03     57s] Max displacement: 6.72 um (Instance: FE_OFC92_n_32) (277.76, 159.04) -> (275.52, 163.52)
[09/09 09:34:03     57s] 	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX0
[09/09 09:34:03     57s] Total instances moved : 5
[09/09 09:34:03     57s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.028, MEM:2183.5M, EPOCH TIME: 1725888843.601424
[09/09 09:34:03     57s] Total net bbox length = 4.135e+04 (2.330e+04 1.806e+04) (ext = 5.039e+03)
[09/09 09:34:03     57s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2183.5MB
[09/09 09:34:03     57s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2183.5MB) @(0:00:57.1 - 0:00:57.2).
[09/09 09:34:03     57s] *** Finished refinePlace (0:00:57.2 mem=2183.5M) ***
[09/09 09:34:03     57s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.4
[09/09 09:34:03     57s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.031, MEM:2183.5M, EPOCH TIME: 1725888843.601867
[09/09 09:34:03     57s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2183.5M, EPOCH TIME: 1725888843.601921
[09/09 09:34:03     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1204).
[09/09 09:34:03     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:03     57s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2180.5M, EPOCH TIME: 1725888843.604194
[09/09 09:34:03     57s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.050, REAL:0.046, MEM:2180.5M, EPOCH TIME: 1725888843.604247
[09/09 09:34:03     57s] **INFO: Flow update: Design timing is met.
[09/09 09:34:03     57s] **INFO: Flow update: Design timing is met.
[09/09 09:34:03     57s] **INFO: Flow update: Design timing is met.
[09/09 09:34:03     57s] Register exp ratio and priority group on 0 nets on 1242 nets : 
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Active setup views:
[09/09 09:34:03     57s]  slow_functional_mode
[09/09 09:34:03     57s]   Dominating endpoints: 0
[09/09 09:34:03     57s]   Dominating TNS: -0.000
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Extraction called for design 'aska_dig' of instances=1204 and nets=1269 using extraction engine 'preRoute' .
[09/09 09:34:03     57s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:34:03     57s] RC Extraction called in multi-corner(2) mode.
[09/09 09:34:03     57s] RCMode: PreRoute
[09/09 09:34:03     57s]       RC Corner Indexes            0       1   
[09/09 09:34:03     57s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:34:03     57s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:03     57s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:03     57s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:34:03     57s] Shrink Factor                : 1.00000
[09/09 09:34:03     57s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:34:03     57s] Using capacitance table file ...
[09/09 09:34:03     57s] RC Grid backup saved.
[09/09 09:34:03     57s] 
[09/09 09:34:03     57s] Trim Metal Layers:
[09/09 09:34:03     57s] LayerId::1 widthSet size::4
[09/09 09:34:03     57s] LayerId::2 widthSet size::4
[09/09 09:34:03     57s] LayerId::3 widthSet size::4
[09/09 09:34:03     57s] LayerId::4 widthSet size::4
[09/09 09:34:03     57s] LayerId::5 widthSet size::4
[09/09 09:34:03     57s] LayerId::6 widthSet size::2
[09/09 09:34:03     57s] Skipped RC grid update for preRoute extraction.
[09/09 09:34:03     57s] eee: pegSigSF::1.070000
[09/09 09:34:03     57s] Initializing multi-corner capacitance tables ... 
[09/09 09:34:03     57s] Initializing multi-corner resistance tables ...
[09/09 09:34:03     57s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:34:03     57s] eee: l::2 avDens::0.121080 usedTrk::610.244621 availTrk::5040.000000 sigTrk::610.244621
[09/09 09:34:03     57s] eee: l::3 avDens::0.151064 usedTrk::604.254171 availTrk::4000.000000 sigTrk::604.254171
[09/09 09:34:03     57s] eee: l::4 avDens::0.015099 usedTrk::45.901697 availTrk::3040.000000 sigTrk::45.901697
[09/09 09:34:03     57s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:34:03     57s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:34:03     57s] {RT max_rc 0 4 4 0}
[09/09 09:34:03     57s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.823700 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:34:03     57s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2197.105M)
[09/09 09:34:03     57s] Skewing Data Summary (End_of_FINAL)
[09/09 09:34:03     57s] --------------------------------------------------
[09/09 09:34:03     57s]  Total skewed count:0
[09/09 09:34:03     57s] --------------------------------------------------
[09/09 09:34:03     57s] Starting delay calculation for Setup views
[09/09 09:34:03     57s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:34:03     57s] #################################################################################
[09/09 09:34:03     57s] # Design Stage: PreRoute
[09/09 09:34:03     57s] # Design Name: aska_dig
[09/09 09:34:03     57s] # Design Mode: 180nm
[09/09 09:34:03     57s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:34:03     57s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:34:03     57s] # Signoff Settings: SI Off 
[09/09 09:34:03     57s] #################################################################################
[09/09 09:34:03     57s] Calculate delays in BcWc mode...
[09/09 09:34:03     57s] Topological Sorting (REAL = 0:00:00.0, MEM = 2193.1M, InitMEM = 2193.1M)
[09/09 09:34:03     57s] Start delay calculation (fullDC) (1 T). (MEM=2193.13)
[09/09 09:34:03     57s] End AAE Lib Interpolated Model. (MEM=2204.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:34:03     57s] Total number of fetched objects 1242
[09/09 09:34:03     57s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:34:03     57s] End delay calculation. (MEM=2220.33 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:34:03     57s] End delay calculation (fullDC). (MEM=2220.33 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:34:03     57s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2220.3M) ***
[09/09 09:34:04     57s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:00:57.6 mem=2220.3M)
[09/09 09:34:04     57s] OPTC: user 20.0
[09/09 09:34:04     57s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2220.33 MB )
[09/09 09:34:04     57s] (I)      ============================ Layers =============================
[09/09 09:34:04     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:04     57s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:34:04     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:04     57s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:34:04     57s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:34:04     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:04     57s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:34:04     57s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:34:04     57s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:34:04     57s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:34:04     57s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:34:04     57s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:34:04     57s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:34:04     57s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:34:04     57s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:34:04     57s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:34:04     57s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:34:04     57s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:34:04     57s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:34:04     57s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:34:04     57s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:34:04     57s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:34:04     57s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:34:04     57s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:34:04     57s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:34:04     57s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:34:04     57s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:34:04     57s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:34:04     57s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:34:04     57s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:34:04     57s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:34:04     57s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:34:04     57s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:34:04     57s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:34:04     57s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:34:04     57s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:34:04     57s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:34:04     57s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:34:04     57s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:34:04     57s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:34:04     57s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:34:04     57s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:34:04     57s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:34:04     57s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:34:04     57s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:34:04     57s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:34:04     57s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:34:04     57s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:34:04     57s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:34:04     57s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:34:04     57s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:34:04     57s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:34:04     57s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:34:04     57s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:34:04     57s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:34:04     57s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:34:04     57s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:34:04     57s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:34:04     57s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:34:04     57s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:34:04     57s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:34:04     57s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:34:04     57s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:34:04     57s] (I)      Started Import and model ( Curr Mem: 2220.33 MB )
[09/09 09:34:04     57s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:34:04     57s] (I)      == Non-default Options ==
[09/09 09:34:04     57s] (I)      Build term to term wires                           : false
[09/09 09:34:04     57s] (I)      Maximum routing layer                              : 4
[09/09 09:34:04     57s] (I)      Number of threads                                  : 1
[09/09 09:34:04     57s] (I)      Method to set GCell size                           : row
[09/09 09:34:04     57s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:34:04     57s] (I)      Use row-based GCell size
[09/09 09:34:04     57s] (I)      Use row-based GCell align
[09/09 09:34:04     57s] (I)      layer 0 area = 202000
[09/09 09:34:04     57s] (I)      layer 1 area = 202000
[09/09 09:34:04     57s] (I)      layer 2 area = 202000
[09/09 09:34:04     57s] (I)      layer 3 area = 202000
[09/09 09:34:04     57s] (I)      GCell unit size   : 4480
[09/09 09:34:04     57s] (I)      GCell multiplier  : 1
[09/09 09:34:04     57s] (I)      GCell row height  : 4480
[09/09 09:34:04     57s] (I)      Actual row height : 4480
[09/09 09:34:04     57s] (I)      GCell align ref   : 20160 20160
[09/09 09:34:04     57s] [NR-eGR] Track table information for default rule: 
[09/09 09:34:04     57s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:34:04     57s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:34:04     57s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:34:04     57s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:34:04     57s] [NR-eGR] METTP has single uniform track structure
[09/09 09:34:04     57s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:34:04     57s] (I)      ================= Default via ==================
[09/09 09:34:04     57s] (I)      +---+--------------------+---------------------+
[09/09 09:34:04     57s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:34:04     57s] (I)      +---+--------------------+---------------------+
[09/09 09:34:04     57s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:34:04     57s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:34:04     57s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:34:04     57s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:34:04     57s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:34:04     57s] (I)      +---+--------------------+---------------------+
[09/09 09:34:04     57s] [NR-eGR] Read 255 PG shapes
[09/09 09:34:04     57s] [NR-eGR] Read 0 clock shapes
[09/09 09:34:04     57s] [NR-eGR] Read 0 other shapes
[09/09 09:34:04     57s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:34:04     57s] [NR-eGR] #Instance Blockages : 0
[09/09 09:34:04     57s] [NR-eGR] #PG Blockages       : 255
[09/09 09:34:04     57s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:34:04     57s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:34:04     57s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:34:04     57s] [NR-eGR] #Other Blockages    : 0
[09/09 09:34:04     57s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:34:04     57s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:34:04     57s] [NR-eGR] Read 1242 nets ( ignored 0 )
[09/09 09:34:04     57s] (I)      early_global_route_priority property id does not exist.
[09/09 09:34:04     57s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:34:04     57s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:34:04     57s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:34:04     57s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:34:04     57s] (I)      Number of ignored nets                =      0
[09/09 09:34:04     57s] (I)      Number of connected nets              =      0
[09/09 09:34:04     57s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:34:04     57s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:34:04     57s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:34:04     57s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:34:04     57s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:34:04     57s] (I)      Ndr track 0 does not exist
[09/09 09:34:04     57s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:34:04     57s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:34:04     57s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:34:04     57s] (I)      Site width          :   560  (dbu)
[09/09 09:34:04     57s] (I)      Row height          :  4480  (dbu)
[09/09 09:34:04     57s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:34:04     57s] (I)      GCell width         :  4480  (dbu)
[09/09 09:34:04     57s] (I)      GCell height        :  4480  (dbu)
[09/09 09:34:04     57s] (I)      Grid                :   102    53     4
[09/09 09:34:04     57s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:34:04     57s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:34:04     57s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:34:04     57s] (I)      Default wire width  :   230   280   280   280
[09/09 09:34:04     57s] (I)      Default wire space  :   230   280   280   280
[09/09 09:34:04     57s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:34:04     57s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:34:04     57s] (I)      First track coord   :   280   280   280   280
[09/09 09:34:04     57s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:34:04     57s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:34:04     57s] (I)      Num of masks        :     1     1     1     1
[09/09 09:34:04     57s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:34:04     57s] (I)      --------------------------------------------------------
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] [NR-eGR] ============ Routing rule table ============
[09/09 09:34:04     57s] [NR-eGR] Rule id: 0  Nets: 1242
[09/09 09:34:04     57s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:34:04     57s] (I)                    Layer    2    3    4 
[09/09 09:34:04     57s] (I)                    Pitch  560  560  560 
[09/09 09:34:04     57s] (I)             #Used tracks    1    1    1 
[09/09 09:34:04     57s] (I)       #Fully used tracks    1    1    1 
[09/09 09:34:04     57s] [NR-eGR] ========================================
[09/09 09:34:04     57s] [NR-eGR] 
[09/09 09:34:04     57s] (I)      =============== Blocked Tracks ===============
[09/09 09:34:04     57s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:04     57s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:34:04     57s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:04     57s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:34:04     57s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:34:04     57s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:34:04     57s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:34:04     57s] (I)      +-------+---------+----------+---------------+
[09/09 09:34:04     57s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2220.33 MB )
[09/09 09:34:04     57s] (I)      Reset routing kernel
[09/09 09:34:04     57s] (I)      Started Global Routing ( Curr Mem: 2220.33 MB )
[09/09 09:34:04     57s] (I)      totalPins=4825  totalGlobalPin=4705 (97.51%)
[09/09 09:34:04     57s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:34:04     57s] [NR-eGR] Layer group 1: route 1242 net(s) in layer range [2, 4]
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1a Route ============
[09/09 09:34:04     57s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:34:04     57s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1b Route ============
[09/09 09:34:04     57s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:34:04     57s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[09/09 09:34:04     57s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:34:04     57s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1c Route ============
[09/09 09:34:04     57s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1d Route ============
[09/09 09:34:04     57s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1e Route ============
[09/09 09:34:04     57s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:34:04     57s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] (I)      ============  Phase 1l Route ============
[09/09 09:34:04     57s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:34:04     57s] (I)      Layer  2:      36312      6647         1        4768       37664    (11.24%) 
[09/09 09:34:04     57s] (I)      Layer  3:      42824      5941         0           0       42824    ( 0.00%) 
[09/09 09:34:04     57s] (I)      Layer  4:      42276       388         0           0       42432    ( 0.00%) 
[09/09 09:34:04     57s] (I)      Total:        121412     12976         1        4768      122920    ( 3.73%) 
[09/09 09:34:04     57s] (I)      
[09/09 09:34:04     57s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:34:04     57s] [NR-eGR]                        OverCon            
[09/09 09:34:04     57s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:34:04     57s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:34:04     57s] [NR-eGR] ----------------------------------------------
[09/09 09:34:04     57s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:04     57s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:34:04     57s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:04     57s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:34:04     57s] [NR-eGR] ----------------------------------------------
[09/09 09:34:04     57s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:34:04     57s] [NR-eGR] 
[09/09 09:34:04     57s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2228.34 MB )
[09/09 09:34:04     57s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:34:04     57s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:34:04     57s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2228.34 MB )
[09/09 09:34:04     57s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:34:04     57s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:34:04     57s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:34:04     57s] (I)       Early Global Route kernel                   100.00%  214.52 sec  214.55 sec  0.04 sec  0.04 sec 
[09/09 09:34:04     57s] (I)       +-Import and model                           22.78%  214.53 sec  214.54 sec  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)       | +-Create place DB                           6.49%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Import place data                       6.20%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read instances and placement          1.86%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read nets                             3.69%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Create route DB                          11.81%  214.53 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Import route data (1T)                 11.07%  214.53 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.63%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read routing blockages              0.01%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read instance blockages             0.39%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read PG blockages                   0.14%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read clock blockages                0.04%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read other blockages                0.04%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read halo blockages                 0.02%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Read boundary cut boxes             0.01%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read blackboxes                       0.03%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read prerouted                        0.78%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read unlegalized nets                 0.12%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Read nets                             0.76%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Set up via pillars                    0.02%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Initialize 3D grid graph              0.04%  214.53 sec  214.53 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Model blockage capacity               1.79%  214.53 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | | +-Initialize 3D capacity              1.37%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Read aux data                             0.01%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Others data preparation                   0.18%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Create route kernel                       2.81%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       +-Global Routing                             39.31%  214.54 sec  214.55 sec  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)       | +-Initialization                            1.10%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Net group 1                              35.83%  214.54 sec  214.55 sec  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)       | | +-Generate topology                       3.03%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1a                                6.38%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Pattern routing (1T)                  4.40%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.54%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Add via demand to 2D                  0.51%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1b                                1.87%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Monotonic routing (1T)                1.47%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1c                                0.04%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1d                                0.04%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1e                                0.36%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | | +-Route legalization                    0.01%  214.54 sec  214.54 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | | +-Phase 1l                               21.41%  214.54 sec  214.55 sec  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)       | | | +-Layer assignment (1T)                20.56%  214.54 sec  214.55 sec  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)       | +-Clean cong LA                             0.01%  214.55 sec  214.55 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       +-Export 3D cong map                          1.43%  214.55 sec  214.55 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)       | +-Export 2D cong map                        0.23%  214.55 sec  214.55 sec  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)      ======================= Summary by functions ========================
[09/09 09:34:04     57s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:34:04     57s] (I)      ---------------------------------------------------------------------
[09/09 09:34:04     57s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[09/09 09:34:04     57s] (I)        1  Global Routing                       39.31%  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)        1  Import and model                     22.78%  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)        1  Export 3D cong map                    1.43%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Net group 1                          35.83%  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)        2  Create route DB                      11.81%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Create place DB                       6.49%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Create route kernel                   2.81%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Initialization                        1.10%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Export 2D cong map                    0.23%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Others data preparation               0.18%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1l                             21.41%  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)        3  Import route data (1T)               11.07%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1a                              6.38%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Import place data                     6.20%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Generate topology                     3.03%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1b                              1.87%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1e                              0.36%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Layer assignment (1T)                20.56%  0.01 sec  0.01 sec 
[09/09 09:34:04     57s] (I)        4  Read nets                             4.45%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Pattern routing (1T)                  4.40%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Read blockages ( Layer 2-4 )          2.63%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Read instances and placement          1.86%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Model blockage capacity               1.79%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Monotonic routing (1T)                1.47%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Read prerouted                        0.78%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Pattern Routing Avoiding Blockages    0.54%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Add via demand to 2D                  0.51%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Read unlegalized nets                 0.12%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Initialize 3D capacity                1.37%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read instance blockages               0.39%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read PG blockages                     0.14%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:34:04     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2228.3M, EPOCH TIME: 1725888844.053635
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:34:04     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:34:04     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2244.3M, EPOCH TIME: 1725888844.054788
[09/09 09:34:04     57s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:34:04     57s] OPERPROF: Starting HotSpotCal at level 1, MEM:2244.3M, EPOCH TIME: 1725888844.054928
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:34:04     57s] [hotspot] +------------+---------------+---------------+
[09/09 09:34:04     57s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:34:04     57s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:34:04     57s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2244.3M, EPOCH TIME: 1725888844.055550
[09/09 09:34:04     57s] Reported timing to dir ./timingReports
[09/09 09:34:04     57s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1691.5M, totSessionCpu=0:00:58 **
[09/09 09:34:04     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.3M, EPOCH TIME: 1725888844.058602
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:04     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2195.3M, EPOCH TIME: 1725888844.069405
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  7.986  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.5M, EPOCH TIME: 1725888844.757458
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:04     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2195.5M, EPOCH TIME: 1725888844.768646
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] Density: 60.287%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:34:04     57s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2195.5M, EPOCH TIME: 1725888844.770616
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:04     57s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2195.5M, EPOCH TIME: 1725888844.781026
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] **optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1691.6M, totSessionCpu=0:00:58 **
[09/09 09:34:04     57s] *** Finished optDesign ***
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.9 real=0:00:12.8)
[09/09 09:34:04     57s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.8)
[09/09 09:34:04     57s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.2 real=0:00:01.2)
[09/09 09:34:04     57s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:01.2 real=0:00:01.2)
[09/09 09:34:04     57s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:02.2 real=0:00:02.5)
[09/09 09:34:04     57s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.4 real=0:00:00.4)
[09/09 09:34:04     57s] Deleting Lib Analyzer.
[09/09 09:34:04     57s] clean pInstBBox. size 0
[09/09 09:34:04     57s] All LLGs are deleted
[09/09 09:34:04     57s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:04     57s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2195.5M, EPOCH TIME: 1725888844.801880
[09/09 09:34:04     57s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2195.5M, EPOCH TIME: 1725888844.802035
[09/09 09:34:04     57s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] TimeStamp Deleting Cell Server End ...
[09/09 09:34:04     57s] Disable CTE adjustment.
[09/09 09:34:04     57s] #optDebug: fT-D <X 1 0 0 0>
[09/09 09:34:04     57s] VSMManager cleared!
[09/09 09:34:04     57s] **place_opt_design ... cpu = 0:00:11, real = 0:00:11, mem = 2160.5M **
[09/09 09:34:04     57s] *** Finished GigaPlace ***
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:34:04     57s] Severity  ID               Count  Summary                                  
[09/09 09:34:04     57s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 09:34:04     57s] *** Message Summary: 1 warning(s), 0 error(s)
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] *** place_opt_design #1 [finish] : cpu/real = 0:00:10.8/0:00:11.7 (0.9), totSession cpu/real = 0:00:57.8/0:22:01.4 (0.0), mem = 2160.5M
[09/09 09:34:04     57s] 
[09/09 09:34:04     57s] =============================================================================================
[09/09 09:34:04     57s]  Final TAT Report : place_opt_design #1                                         21.18-s099_1
[09/09 09:34:04     57s] =============================================================================================
[09/09 09:34:04     57s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:04     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:04     57s] [ InitOpt                ]      1   0:00:01.3  (  11.3 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:34:04     57s] [ GlobalOpt              ]      1   0:00:01.2  (  10.0 % )     0:00:01.2 /  0:00:01.2    1.0
[09/09 09:34:04     57s] [ DrvOpt                 ]      3   0:00:01.3  (  11.5 % )     0:00:01.3 /  0:00:01.4    1.0
[09/09 09:34:04     57s] [ SimplifyNetlist        ]      1   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:34:04     57s] [ SkewPreCTSReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[09/09 09:34:04     57s] [ AreaOpt                ]      3   0:00:02.2  (  18.5 % )     0:00:02.2 /  0:00:02.2    1.0
[09/09 09:34:04     57s] [ ViewPruning            ]      8   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:34:04     57s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.6 % )     0:00:01.1 /  0:00:00.4    0.4
[09/09 09:34:04     57s] [ DrvReport              ]      2   0:00:00.7  (   5.6 % )     0:00:00.7 /  0:00:00.0    0.0
[09/09 09:34:04     57s] [ CongRefineRouteType    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:34:04     57s] [ SlackTraversorInit     ]      5   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 09:34:04     57s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:04     57s] [ PlacerInterfaceInit    ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:34:04     57s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:04     57s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:04     57s] [ GlobalPlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:04     57s] [ IncrReplace            ]      1   0:00:02.5  (  21.1 % )     0:00:02.8 /  0:00:02.6    0.9
[09/09 09:34:04     57s] [ RefinePlace            ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:34:04     57s] [ EarlyGlobalRoute       ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:34:04     57s] [ ExtractRC              ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:34:04     57s] [ TimingUpdate           ]     29   0:00:00.3  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:34:04     57s] [ FullDelayCalc          ]      3   0:00:00.6  (   5.0 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:34:04     57s] [ TimingReport           ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:34:04     57s] [ GenerateReports        ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:34:04     57s] [ MISC                   ]          0:00:00.3  (   2.5 % )     0:00:00.3 /  0:00:00.3    1.1
[09/09 09:34:04     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:04     57s]  place_opt_design #1 TOTAL          0:00:11.7  ( 100.0 % )     0:00:11.7 /  0:00:10.8    0.9
[09/09 09:34:04     57s] ---------------------------------------------------------------------------------------------
[09/09 09:34:04     57s] 
[09/09 09:34:30     58s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:34:30     58s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[09/09 09:34:30     58s] #optDebug: fT-S <1 1 0 0 0>
[09/09 09:34:30     58s] *** timeDesign #4 [begin] : totSession cpu/real = 0:00:58.0/0:22:26.8 (0.0), mem = 2164.6M
[09/09 09:34:30     58s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2160.6M, EPOCH TIME: 1725888870.250399
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] All LLGs are deleted
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2160.6M, EPOCH TIME: 1725888870.250476
[09/09 09:34:30     58s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2160.6M, EPOCH TIME: 1725888870.250520
[09/09 09:34:30     58s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2160.6M, EPOCH TIME: 1725888870.250572
[09/09 09:34:30     58s] Start to check current routing status for nets...
[09/09 09:34:30     58s] All nets are already routed correctly.
[09/09 09:34:30     58s] End to check current routing status for nets (mem=2160.6M)
[09/09 09:34:30     58s] Effort level <high> specified for reg2reg path_group
[09/09 09:34:30     58s] All LLGs are deleted
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.6M, EPOCH TIME: 1725888870.274545
[09/09 09:34:30     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.6M, EPOCH TIME: 1725888870.274636
[09/09 09:34:30     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2162.6M, EPOCH TIME: 1725888870.274867
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2162.6M, EPOCH TIME: 1725888870.275063
[09/09 09:34:30     58s] Max number of tech site patterns supported in site array is 256.
[09/09 09:34:30     58s] Core basic site is core_ji3v
[09/09 09:34:30     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2162.6M, EPOCH TIME: 1725888870.284859
[09/09 09:34:30     58s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:34:30     58s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:34:30     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2162.6M, EPOCH TIME: 1725888870.285215
[09/09 09:34:30     58s] Fast DP-INIT is on for default
[09/09 09:34:30     58s] Atter site array init, number of instance map data is 0.
[09/09 09:34:30     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2162.6M, EPOCH TIME: 1725888870.285707
[09/09 09:34:30     58s] 
[09/09 09:34:30     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:30     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2162.6M, EPOCH TIME: 1725888870.286070
[09/09 09:34:30     58s] All LLGs are deleted
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2162.6M, EPOCH TIME: 1725888870.286464
[09/09 09:34:30     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2162.6M, EPOCH TIME: 1725888870.286527
[09/09 09:34:30     58s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  7.986  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:34:30     58s] All LLGs are deleted
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.8M, EPOCH TIME: 1725888870.993194
[09/09 09:34:30     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888870.993294
[09/09 09:34:30     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.8M, EPOCH TIME: 1725888870.993508
[09/09 09:34:30     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:30     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2160.8M, EPOCH TIME: 1725888870.993672
[09/09 09:34:30     58s] Max number of tech site patterns supported in site array is 256.
[09/09 09:34:30     58s] Core basic site is core_ji3v
[09/09 09:34:31     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2160.8M, EPOCH TIME: 1725888871.003178
[09/09 09:34:31     58s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:34:31     58s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:34:31     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888871.003673
[09/09 09:34:31     58s] Fast DP-INIT is on for default
[09/09 09:34:31     58s] Atter site array init, number of instance map data is 0.
[09/09 09:34:31     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2160.8M, EPOCH TIME: 1725888871.004224
[09/09 09:34:31     58s] 
[09/09 09:34:31     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:31     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2160.8M, EPOCH TIME: 1725888871.004538
[09/09 09:34:31     58s] All LLGs are deleted
[09/09 09:34:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.8M, EPOCH TIME: 1725888871.004933
[09/09 09:34:31     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888871.004995
[09/09 09:34:31     58s] Density: 60.287%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:34:31     58s] All LLGs are deleted
[09/09 09:34:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.8M, EPOCH TIME: 1725888871.006478
[09/09 09:34:31     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888871.006546
[09/09 09:34:31     58s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2160.8M, EPOCH TIME: 1725888871.006764
[09/09 09:34:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2160.8M, EPOCH TIME: 1725888871.006919
[09/09 09:34:31     58s] Max number of tech site patterns supported in site array is 256.
[09/09 09:34:31     58s] Core basic site is core_ji3v
[09/09 09:34:31     58s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2160.8M, EPOCH TIME: 1725888871.016470
[09/09 09:34:31     58s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:34:31     58s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:34:31     58s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888871.016693
[09/09 09:34:31     58s] Fast DP-INIT is on for default
[09/09 09:34:31     58s] Atter site array init, number of instance map data is 0.
[09/09 09:34:31     58s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2160.8M, EPOCH TIME: 1725888871.017132
[09/09 09:34:31     58s] 
[09/09 09:34:31     58s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:34:31     58s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2160.8M, EPOCH TIME: 1725888871.017437
[09/09 09:34:31     58s] All LLGs are deleted
[09/09 09:34:31     58s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:34:31     58s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2160.8M, EPOCH TIME: 1725888871.017804
[09/09 09:34:31     58s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2160.8M, EPOCH TIME: 1725888871.017865
[09/09 09:34:31     58s] Reported timing to dir timingReports
[09/09 09:34:31     58s] Total CPU time: 0.17 sec
[09/09 09:34:31     58s] Total Real time: 1.0 sec
[09/09 09:34:31     58s] Total Memory Usage: 2160.808594 Mbytes
[09/09 09:34:31     58s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:34:31     58s] *** timeDesign #4 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:00:58.2/0:22:27.6 (0.0), mem = 2160.8M
[09/09 09:34:31     58s] 
[09/09 09:34:31     58s] =============================================================================================
[09/09 09:34:31     58s]  Final TAT Report : timeDesign #4                                               21.18-s099_1
[09/09 09:34:31     58s] =============================================================================================
[09/09 09:34:31     58s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:34:31     58s] ---------------------------------------------------------------------------------------------
[09/09 09:34:31     58s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:34:31     58s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.4 % )     0:00:00.7 /  0:00:00.1    0.2
[09/09 09:34:31     58s] [ DrvReport              ]      1   0:00:00.6  (  81.3 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:34:31     58s] [ TimingUpdate           ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:34:31     58s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.5
[09/09 09:34:31     58s] [ GenerateReports        ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:34:31     58s] [ MISC                   ]          0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:34:31     58s] ---------------------------------------------------------------------------------------------
[09/09 09:34:31     58s]  timeDesign #4 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:34:31     58s] ---------------------------------------------------------------------------------------------
[09/09 09:34:31     58s] 
[09/09 09:35:06     58s] <CMD> saveDesign aska_dig_ld_fp_pw_pin_placed
[09/09 09:35:06     58s] #% Begin save design ... (date=09/09 09:35:06, mem=1645.4M)
[09/09 09:35:06     58s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed'.
[09/09 09:35:06     58s] ----- oaOut ---------------------------
[09/09 09:35:06     58s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pin_placed
[09/09 09:35:06     58s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:35:06     58s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:35:06     58s] Signal Routes: Created 6388 routes.
[09/09 09:35:06     58s] Created 1204 insts; 2408 instTerms; 1269 nets; 0 routes.
[09/09 09:35:06     58s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[09/09 09:35:06     58s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:35:06     58s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:35:06     58s] TIMER: oaOut total process: 0h 0m  0.09s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:35:06     58s] % Begin Save ccopt configuration ... (date=09/09 09:35:06, mem=1646.2M)
[09/09 09:35:06     58s] % End Save ccopt configuration ... (date=09/09 09:35:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.4M, current mem=1646.4M)
[09/09 09:35:06     58s] % Begin Save AAE data ... (date=09/09 09:35:06, mem=1646.4M)
[09/09 09:35:06     58s] Saving AAE Data ...
[09/09 09:35:06     58s] % End Save AAE data ... (date=09/09 09:35:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=1646.4M, current mem=1646.4M)
[09/09 09:35:06     58s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[09/09 09:35:06     58s] Type 'man IMPCTE-104' for more detail.
[09/09 09:35:06     58s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed/inn_data/gui.pref.tcl ...
[09/09 09:35:06     58s] Saving mode setting ...
[09/09 09:35:06     58s] Saving global file ...
[09/09 09:35:06     58s] Saving rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed/aska_dig.congmap.gz ...
[09/09 09:35:07     58s] Saving thumbnail file...
[09/09 09:35:07     58s] % Begin Save power constraints data ... (date=09/09 09:35:07, mem=1647.3M)
[09/09 09:35:07     58s] % End Save power constraints data ... (date=09/09 09:35:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1647.3M, current mem=1647.3M)
[09/09 09:35:07     59s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:35:07     59s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed/inn_data/aska_dig.prop
[09/09 09:35:07     59s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2173.5M) ***
[09/09 09:35:07     59s] #% End save design ... (date=09/09 09:35:07, total cpu=0:00:00.5, real=0:00:01.0, peak res=1647.5M, current mem=1647.5M)
[09/09 09:35:07     59s] 
[09/09 09:35:07     59s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:35:07     59s] Severity  ID               Count  Summary                                  
[09/09 09:35:07     59s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:35:07     59s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[09/09 09:35:07     59s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[09/09 09:35:07     59s] *** Message Summary: 3 warning(s), 0 error(s)
[09/09 09:35:07     59s] 
[09/09 09:36:52     60s] <CMD> create_route_type -name LeafUnshield -bottom_preferred_layer 2 -top_preferred_layer 3
[09/09 09:36:52     60s] <CMD> set_ccopt_property -route_type LeafUnshield -net_type leaf
[09/09 09:36:52     60s] <CMD> create_route_type -name TrunkUnshield -bottom_preferred_layer 2 -top_preferred_layer 3
[09/09 09:36:52     60s] <CMD> set_ccopt_property -route_type TrunkUnshield -net_type trunk
[09/09 09:36:52     60s] <CMD> timeDesign -preCTS
[09/09 09:36:52     60s] #optDebug: fT-S <1 1 0 0 0>
[09/09 09:36:52     60s] *** timeDesign #5 [begin] : totSession cpu/real = 0:01:00.8/0:24:48.7 (0.0), mem = 2174.6M
[09/09 09:36:52     60s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2170.6M, EPOCH TIME: 1725889012.177511
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2170.6M, EPOCH TIME: 1725889012.177582
[09/09 09:36:52     60s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2170.6M, EPOCH TIME: 1725889012.177625
[09/09 09:36:52     60s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2170.6M, EPOCH TIME: 1725889012.177676
[09/09 09:36:52     60s] Start to check current routing status for nets...
[09/09 09:36:52     60s] All nets are already routed correctly.
[09/09 09:36:52     60s] End to check current routing status for nets (mem=2170.6M)
[09/09 09:36:52     60s] Effort level <high> specified for reg2reg path_group
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2172.6M, EPOCH TIME: 1725889012.201759
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2172.6M, EPOCH TIME: 1725889012.201848
[09/09 09:36:52     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2172.6M, EPOCH TIME: 1725889012.202115
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2172.6M, EPOCH TIME: 1725889012.202311
[09/09 09:36:52     60s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:52     60s] Core basic site is core_ji3v
[09/09 09:36:52     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2172.6M, EPOCH TIME: 1725889012.212102
[09/09 09:36:52     60s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2172.6M, EPOCH TIME: 1725889012.212433
[09/09 09:36:52     60s] Fast DP-INIT is on for default
[09/09 09:36:52     60s] Atter site array init, number of instance map data is 0.
[09/09 09:36:52     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2172.6M, EPOCH TIME: 1725889012.212903
[09/09 09:36:52     60s] 
[09/09 09:36:52     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:52     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2172.6M, EPOCH TIME: 1725889012.213394
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2172.6M, EPOCH TIME: 1725889012.213767
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2172.6M, EPOCH TIME: 1725889012.213826
[09/09 09:36:52     60s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.006  |  7.986  |  0.006  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.920164
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.920251
[09/09 09:36:52     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.920487
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2170.8M, EPOCH TIME: 1725889012.920651
[09/09 09:36:52     60s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:52     60s] Core basic site is core_ji3v
[09/09 09:36:52     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2170.8M, EPOCH TIME: 1725889012.930533
[09/09 09:36:52     60s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.930813
[09/09 09:36:52     60s] Fast DP-INIT is on for default
[09/09 09:36:52     60s] Atter site array init, number of instance map data is 0.
[09/09 09:36:52     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2170.8M, EPOCH TIME: 1725889012.931313
[09/09 09:36:52     60s] 
[09/09 09:36:52     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:52     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2170.8M, EPOCH TIME: 1725889012.931656
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.932050
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.932113
[09/09 09:36:52     60s] Density: 60.287%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.933614
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.933683
[09/09 09:36:52     60s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.933924
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2170.8M, EPOCH TIME: 1725889012.934083
[09/09 09:36:52     60s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:52     60s] Core basic site is core_ji3v
[09/09 09:36:52     60s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2170.8M, EPOCH TIME: 1725889012.944047
[09/09 09:36:52     60s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:52     60s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.944327
[09/09 09:36:52     60s] Fast DP-INIT is on for default
[09/09 09:36:52     60s] Atter site array init, number of instance map data is 0.
[09/09 09:36:52     60s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2170.8M, EPOCH TIME: 1725889012.944773
[09/09 09:36:52     60s] 
[09/09 09:36:52     60s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:52     60s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2170.8M, EPOCH TIME: 1725889012.945111
[09/09 09:36:52     60s] All LLGs are deleted
[09/09 09:36:52     60s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     60s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2170.8M, EPOCH TIME: 1725889012.945475
[09/09 09:36:52     60s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2170.8M, EPOCH TIME: 1725889012.945533
[09/09 09:36:52     61s] Reported timing to dir ./timingReports
[09/09 09:36:52     61s] Total CPU time: 0.16 sec
[09/09 09:36:52     61s] Total Real time: 0.0 sec
[09/09 09:36:52     61s] Total Memory Usage: 2170.789062 Mbytes
[09/09 09:36:52     61s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:36:52     61s] *** timeDesign #5 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:01:01.0/0:24:49.5 (0.0), mem = 2170.8M
[09/09 09:36:52     61s] 
[09/09 09:36:52     61s] =============================================================================================
[09/09 09:36:52     61s]  Final TAT Report : timeDesign #5                                               21.18-s099_1
[09/09 09:36:52     61s] =============================================================================================
[09/09 09:36:52     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:36:52     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:52     61s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:36:52     61s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.5 % )     0:00:00.7 /  0:00:00.1    0.2
[09/09 09:36:52     61s] [ DrvReport              ]      1   0:00:00.6  (  81.8 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:36:52     61s] [ TimingUpdate           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:36:52     61s] [ TimingReport           ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:36:52     61s] [ GenerateReports        ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:36:52     61s] [ MISC                   ]          0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:36:52     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:52     61s]  timeDesign #5 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:36:52     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:52     61s] 
[09/09 09:36:52     61s] <CMD> timeDesign -preCTS -hold
[09/09 09:36:52     61s] *** timeDesign #6 [begin] : totSession cpu/real = 0:01:01.0/0:24:49.5 (0.0), mem = 2170.8M
[09/09 09:36:52     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2155.3M, EPOCH TIME: 1725889012.979706
[09/09 09:36:52     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     61s] All LLGs are deleted
[09/09 09:36:52     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:52     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2155.3M, EPOCH TIME: 1725889012.979807
[09/09 09:36:52     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2155.3M, EPOCH TIME: 1725889012.979855
[09/09 09:36:52     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2155.3M, EPOCH TIME: 1725889012.979937
[09/09 09:36:52     61s] Start to check current routing status for nets...
[09/09 09:36:52     61s] All nets are already routed correctly.
[09/09 09:36:52     61s] End to check current routing status for nets (mem=2155.3M)
[09/09 09:36:52     61s] Effort level <high> specified for reg2reg path_group
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2163.3M, EPOCH TIME: 1725889013.021595
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2163.3M, EPOCH TIME: 1725889013.021691
[09/09 09:36:53     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2163.3M, EPOCH TIME: 1725889013.021951
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2163.3M, EPOCH TIME: 1725889013.022158
[09/09 09:36:53     61s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:53     61s] Core basic site is core_ji3v
[09/09 09:36:53     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2163.3M, EPOCH TIME: 1725889013.031934
[09/09 09:36:53     61s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2163.3M, EPOCH TIME: 1725889013.032436
[09/09 09:36:53     61s] Fast DP-INIT is on for default
[09/09 09:36:53     61s] Atter site array init, number of instance map data is 0.
[09/09 09:36:53     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2163.3M, EPOCH TIME: 1725889013.032950
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2163.3M, EPOCH TIME: 1725889013.033515
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2163.3M, EPOCH TIME: 1725889013.033892
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2163.3M, EPOCH TIME: 1725889013.033965
[09/09 09:36:53     61s] OPTC: user 20.0
[09/09 09:36:53     61s] Starting delay calculation for Hold views
[09/09 09:36:53     61s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:36:53     61s] #################################################################################
[09/09 09:36:53     61s] # Design Stage: PreRoute
[09/09 09:36:53     61s] # Design Name: aska_dig
[09/09 09:36:53     61s] # Design Mode: 180nm
[09/09 09:36:53     61s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:36:53     61s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:36:53     61s] # Signoff Settings: SI Off 
[09/09 09:36:53     61s] #################################################################################
[09/09 09:36:53     61s] Calculate delays in BcWc mode...
[09/09 09:36:53     61s] Topological Sorting (REAL = 0:00:00.0, MEM = 2161.3M, InitMEM = 2161.3M)
[09/09 09:36:53     61s] Start delay calculation (fullDC) (1 T). (MEM=2161.3)
[09/09 09:36:53     61s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:36:53     61s] End AAE Lib Interpolated Model. (MEM=2172.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:53     61s] Total number of fetched objects 1242
[09/09 09:36:53     61s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:53     61s] End delay calculation. (MEM=2196.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:36:53     61s] End delay calculation (fullDC). (MEM=2196.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:36:53     61s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2196.5M) ***
[09/09 09:36:53     61s] Turning on fast DC mode.
[09/09 09:36:53     61s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:01 mem=2196.5M)
[09/09 09:36:53     61s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.179  | -0.228  | -2.179  |
|           TNS (ns):|-292.856 | -27.640 |-265.216 |
|    Violating Paths:|   515   |   174   |   341   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.353796
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.353920
[09/09 09:36:53     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.354161
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2156.5M, EPOCH TIME: 1725889013.354341
[09/09 09:36:53     61s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:53     61s] Core basic site is core_ji3v
[09/09 09:36:53     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2156.5M, EPOCH TIME: 1725889013.363985
[09/09 09:36:53     61s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.364265
[09/09 09:36:53     61s] Fast DP-INIT is on for default
[09/09 09:36:53     61s] Atter site array init, number of instance map data is 0.
[09/09 09:36:53     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2156.5M, EPOCH TIME: 1725889013.364780
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2156.5M, EPOCH TIME: 1725889013.365194
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.365576
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.365639
[09/09 09:36:53     61s] Density: 60.287%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.367001
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.367067
[09/09 09:36:53     61s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.367290
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2156.5M, EPOCH TIME: 1725889013.367418
[09/09 09:36:53     61s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:53     61s] Core basic site is core_ji3v
[09/09 09:36:53     61s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2156.5M, EPOCH TIME: 1725889013.377024
[09/09 09:36:53     61s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:53     61s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.377496
[09/09 09:36:53     61s] Fast DP-INIT is on for default
[09/09 09:36:53     61s] Atter site array init, number of instance map data is 0.
[09/09 09:36:53     61s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2156.5M, EPOCH TIME: 1725889013.378083
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2156.5M, EPOCH TIME: 1725889013.378541
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2156.5M, EPOCH TIME: 1725889013.378918
[09/09 09:36:53     61s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2156.5M, EPOCH TIME: 1725889013.378980
[09/09 09:36:53     61s] Reported timing to dir ./timingReports
[09/09 09:36:53     61s] Total CPU time: 0.45 sec
[09/09 09:36:53     61s] Total Real time: 1.0 sec
[09/09 09:36:53     61s] Total Memory Usage: 2131.007812 Mbytes
[09/09 09:36:53     61s] *** timeDesign #6 [finish] : cpu/real = 0:00:00.5/0:00:00.4 (1.0), totSession cpu/real = 0:01:01.5/0:24:50.0 (0.0), mem = 2131.0M
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] =============================================================================================
[09/09 09:36:53     61s]  Final TAT Report : timeDesign #6                                               21.18-s099_1
[09/09 09:36:53     61s] =============================================================================================
[09/09 09:36:53     61s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:36:53     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:53     61s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:36:53     61s] [ OptSummaryReport       ]      1   0:00:00.0  (   9.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:36:53     61s] [ TimingUpdate           ]      1   0:00:00.1  (  28.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:36:53     61s] [ FullDelayCalc          ]      1   0:00:00.2  (  33.8 % )     0:00:00.2 /  0:00:00.1    1.0
[09/09 09:36:53     61s] [ TimingReport           ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:36:53     61s] [ GenerateReports        ]      1   0:00:00.0  (   5.6 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:36:53     61s] [ MISC                   ]          0:00:00.1  (  19.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:36:53     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:53     61s]  timeDesign #6 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.0
[09/09 09:36:53     61s] ---------------------------------------------------------------------------------------------
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] <CMD> delete_ccopt_clock_tree_spec
[09/09 09:36:53     61s] <CMD> create_ccopt_clock_tree_spec -file output/ccopt.spec
[09/09 09:36:53     61s] Creating clock tree spec for modes (timing configs): functional_mode
[09/09 09:36:53     61s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:36:53     61s] Summary for sequential cells identification: 
[09/09 09:36:53     61s]   Identified SBFF number: 33
[09/09 09:36:53     61s]   Identified MBFF number: 0
[09/09 09:36:53     61s]   Identified SB Latch number: 0
[09/09 09:36:53     61s]   Identified MB Latch number: 0
[09/09 09:36:53     61s]   Not identified SBFF number: 0
[09/09 09:36:53     61s]   Not identified MBFF number: 0
[09/09 09:36:53     61s]   Not identified SB Latch number: 0
[09/09 09:36:53     61s]   Not identified MB Latch number: 0
[09/09 09:36:53     61s]   Number of sequential cells which are not FFs: 43
[09/09 09:36:53     61s]  Visiting view : slow_functional_mode
[09/09 09:36:53     61s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:36:53     61s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:36:53     61s]  Visiting view : fast_functional_mode
[09/09 09:36:53     61s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:36:53     61s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:36:53     61s] TLC MultiMap info (StdDelay):
[09/09 09:36:53     61s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:36:53     61s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:36:53     61s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:36:53     61s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:36:53     61s]  Setting StdDelay to: 91ps
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:36:53     61s] Reset timing graph...
[09/09 09:36:53     61s] Ignoring AAE DB Resetting ...
[09/09 09:36:53     61s] Reset timing graph done.
[09/09 09:36:53     61s] Ignoring AAE DB Resetting ...
[09/09 09:36:53     61s] Analyzing clock structure...
[09/09 09:36:53     61s] Analyzing clock structure done.
[09/09 09:36:53     61s] Reset timing graph...
[09/09 09:36:53     61s] Ignoring AAE DB Resetting ...
[09/09 09:36:53     61s] Reset timing graph done.
[09/09 09:36:53     61s] Wrote: output/ccopt.spec
[09/09 09:36:53     61s] <CMD> get_ccopt_clock_trees
[09/09 09:36:53     61s] <CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
[09/09 09:36:53     61s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin SPI_Clk true
[09/09 09:36:53     61s] <CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
[09/09 09:36:53     61s] <CMD> create_ccopt_clock_tree -name SPI_CLK -source SPI_Clk -no_skew_group
[09/09 09:36:53     61s] Extracting original clock gating for SPI_CLK...
[09/09 09:36:53     61s]   clock_tree SPI_CLK contains 46 sinks and 0 clock gates.
[09/09 09:36:53     61s] Extracting original clock gating for SPI_CLK done.
[09/09 09:36:53     61s] <CMD> set_ccopt_property source_driver -clock_tree SPI_CLK {BUJI3VX16/A BUJI3VX16/Q}
[09/09 09:36:53     61s] <CMD> set_ccopt_property clock_period -pin SPI_Clk 20
[09/09 09:36:53     61s] <CMD> create_ccopt_clock_tree -name CLK -source clk -no_skew_group
[09/09 09:36:53     61s] Extracting original clock gating for CLK...
[09/09 09:36:53     61s]   clock_tree CLK contains 322 sinks and 0 clock gates.
[09/09 09:36:53     61s] Extracting original clock gating for CLK done.
[09/09 09:36:53     61s] <CMD> set_ccopt_property source_driver -clock_tree CLK {BUJI3VX16/A BUJI3VX16/Q}
[09/09 09:36:53     61s] <CMD> set_ccopt_property clock_period -pin clk 20
[09/09 09:36:53     61s] <CMD> set_ccopt_property timing_connectivity_info {}
[09/09 09:36:53     61s] <CMD> create_ccopt_skew_group -name CLK/functional_mode -sources clk -auto_sinks
[09/09 09:36:53     61s] The skew group CLK/functional_mode was created. It contains 322 sinks and 1 sources.
[09/09 09:36:53     61s] <CMD> set_ccopt_property include_source_latency -skew_group CLK/functional_mode true
[09/09 09:36:53     61s] <CMD> set_ccopt_property target_insertion_delay -skew_group CLK/functional_mode 2.000
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group CLK/functional_mode CLK
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group CLK/functional_mode functional_mode
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group CLK/functional_mode {slow_corner fast_corner}
[09/09 09:36:53     61s] <CMD> create_ccopt_skew_group -name SPI_CLK/functional_mode -sources SPI_Clk -auto_sinks
[09/09 09:36:53     61s] The skew group SPI_CLK/functional_mode was created. It contains 46 sinks and 1 sources.
[09/09 09:36:53     61s] <CMD> set_ccopt_property include_source_latency -skew_group SPI_CLK/functional_mode true
[09/09 09:36:53     61s] <CMD> set_ccopt_property target_insertion_delay -skew_group SPI_CLK/functional_mode 2.000
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_clock_name -skew_group SPI_CLK/functional_mode SPI_CLK
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group SPI_CLK/functional_mode functional_mode
[09/09 09:36:53     61s] <CMD> set_ccopt_property extracted_from_delay_corners -skew_group SPI_CLK/functional_mode {slow_corner fast_corner}
[09/09 09:36:53     61s] <CMD> check_ccopt_clock_tree_convergence
[09/09 09:36:53     61s] Checking clock tree convergence...
[09/09 09:36:53     61s] Checking clock tree convergence done.
[09/09 09:36:53     61s] <CMD> get_ccopt_property auto_design_state_for_ilms
[09/09 09:36:53     61s] <CMD> set_ccopt_property allow_resize_of_dont_touch_cells false
[09/09 09:36:53     61s] **WARN: (IMPCCOPT-2033):	The property allow_resize_of_dont_touch_cells is obsolete. The value is not stored, and setting the value has no effect.
[09/09 09:36:53     61s] Remove references to this property from any scripts.
[09/09 09:36:53     61s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 09:36:53     61s] **WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
[09/09 09:36:53     61s] <CMD> ccopt_design -cts
[09/09 09:36:53     61s] #% Begin ccopt_design (date=09/09 09:36:53, mem=1620.4M)
[09/09 09:36:53     61s] Turning off fast DC mode.
[09/09 09:36:53     61s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:01:01.6/0:24:50.1 (0.0), mem = 2131.0M
[09/09 09:36:53     61s] Runtime...
[09/09 09:36:53     61s] **INFO: User's settings:
[09/09 09:36:53     61s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 09:36:53     61s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[09/09 09:36:53     61s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 09:36:53     61s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 09:36:53     61s] setNanoRouteMode -grouteExpTdStdDelay               91
[09/09 09:36:53     61s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 09:36:53     61s] setNanoRouteMode -timingEngine                      {}
[09/09 09:36:53     61s] setDesignMode -process                              180
[09/09 09:36:53     61s] setExtractRCMode -coupling_c_th                     3
[09/09 09:36:53     61s] setExtractRCMode -engine                            preRoute
[09/09 09:36:53     61s] setExtractRCMode -relative_c_th                     0.03
[09/09 09:36:53     61s] setExtractRCMode -total_c_th                        5
[09/09 09:36:53     61s] setDelayCalMode -enable_high_fanout                 true
[09/09 09:36:53     61s] setDelayCalMode -engine                             aae
[09/09 09:36:53     61s] setDelayCalMode -ignoreNetLoad                      false
[09/09 09:36:53     61s] setDelayCalMode -socv_accuracy_mode                 low
[09/09 09:36:53     61s] setRouteMode -earlyGlobalHonorMsvRouteConstraint    false
[09/09 09:36:53     61s] setRouteMode -earlyGlobalMaxRouteLayer              4
[09/09 09:36:53     61s] setRouteMode -earlyGlobalMinRouteLayer              2
[09/09 09:36:53     61s] setRouteMode -earlyGlobalRoutePartitionPinGuide     true
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[09/09 09:36:53     61s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[09/09 09:36:53     61s] Set place::cacheFPlanSiteMark to 1
[09/09 09:36:53     61s] CCOpt::Phase::Initialization...
[09/09 09:36:53     61s] Check Prerequisites...
[09/09 09:36:53     61s] Leaving CCOpt scope - CheckPlace...
[09/09 09:36:53     61s] OPERPROF: Starting checkPlace at level 1, MEM:2131.0M, EPOCH TIME: 1725889013.544770
[09/09 09:36:53     61s] Processing tracks to init pin-track alignment.
[09/09 09:36:53     61s] z: 2, totalTracks: 1
[09/09 09:36:53     61s] z: 4, totalTracks: 1
[09/09 09:36:53     61s] z: 6, totalTracks: 1
[09/09 09:36:53     61s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.0M, EPOCH TIME: 1725889013.546124
[09/09 09:36:53     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.0M, EPOCH TIME: 1725889013.546223
[09/09 09:36:53     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.0M, EPOCH TIME: 1725889013.546293
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2131.0M, EPOCH TIME: 1725889013.546476
[09/09 09:36:53     61s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:53     61s] Core basic site is core_ji3v
[09/09 09:36:53     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2131.0M, EPOCH TIME: 1725889013.546657
[09/09 09:36:53     61s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:36:53     61s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:36:53     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2131.0M, EPOCH TIME: 1725889013.547170
[09/09 09:36:53     61s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:36:53     61s] SiteArray: use 172,032 bytes
[09/09 09:36:53     61s] SiteArray: current memory after site array memory allocation 2131.0M
[09/09 09:36:53     61s] SiteArray: FP blocked sites are writable
[09/09 09:36:53     61s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:36:53     61s] Atter site array init, number of instance map data is 0.
[09/09 09:36:53     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2131.0M, EPOCH TIME: 1725889013.547876
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2131.0M, EPOCH TIME: 1725889013.548134
[09/09 09:36:53     61s] Begin checking placement ... (start mem=2131.0M, init mem=2131.0M)
[09/09 09:36:53     61s] Begin checking exclusive groups violation ...
[09/09 09:36:53     61s] There are 0 groups to check, max #box is 0, total #box is 0
[09/09 09:36:53     61s] Finished checking exclusive groups violations. Found 0 Vio.
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Running CheckPlace using 1 thread in normal mode...
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] ...checkPlace normal is done!
[09/09 09:36:53     61s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2131.0M, EPOCH TIME: 1725889013.554120
[09/09 09:36:53     61s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.000, MEM:2131.0M, EPOCH TIME: 1725889013.554550
[09/09 09:36:53     61s] *info: Placed = 1204          
[09/09 09:36:53     61s] *info: Unplaced = 0           
[09/09 09:36:53     61s] Placement Density:60.29%(49313/81797)
[09/09 09:36:53     61s] Placement Density (including fixed std cells):60.29%(49313/81797)
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1204).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.0M, EPOCH TIME: 1725889013.554868
[09/09 09:36:53     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.0M, EPOCH TIME: 1725889013.554937
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2131.0M)
[09/09 09:36:53     61s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.011, MEM:2131.0M, EPOCH TIME: 1725889013.555403
[09/09 09:36:53     61s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Innovus will update I/O latencies
[09/09 09:36:53     61s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Check Prerequisites done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:36:53     61s] Executing ccopt post-processing.
[09/09 09:36:53     61s] Synthesizing clock trees with CCOpt...
[09/09 09:36:53     61s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:01:01.6/0:24:50.1 (0.0), mem = 2131.0M
[09/09 09:36:53     61s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 09:36:53     61s] CCOpt::Phase::PreparingToBalance...
[09/09 09:36:53     61s] Leaving CCOpt scope - Initializing power interface...
[09/09 09:36:53     61s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Positive (advancing) pin insertion delays
[09/09 09:36:53     61s] =========================================
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Found 0 advancing pin insertion delay (0.000% of 368 clock tree sinks)
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Negative (delaying) pin insertion delays
[09/09 09:36:53     61s] ========================================
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Found 0 delaying pin insertion delay (0.000% of 368 clock tree sinks)
[09/09 09:36:53     61s] Notify start of optimization...
[09/09 09:36:53     61s] Notify start of optimization done.
[09/09 09:36:53     61s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[09/09 09:36:53     61s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2131.0M, EPOCH TIME: 1725889013.558999
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2131.0M, EPOCH TIME: 1725889013.559076
[09/09 09:36:53     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2131.0M, EPOCH TIME: 1725889013.559119
[09/09 09:36:53     61s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2131.0M, EPOCH TIME: 1725889013.559226
[09/09 09:36:53     61s] ### Creating LA Mngr. totSessionCpu=0:01:02 mem=2131.0M
[09/09 09:36:53     61s] ### Creating LA Mngr, finished. totSessionCpu=0:01:02 mem=2131.0M
[09/09 09:36:53     61s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2131.04 MB )
[09/09 09:36:53     61s] (I)      ============================ Layers =============================
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:53     61s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:53     61s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:53     61s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:53     61s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:53     61s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:53     61s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:53     61s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:53     61s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:53     61s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:53     61s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:53     61s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:53     61s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:53     61s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:53     61s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:53     61s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:53     61s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:53     61s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:53     61s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:53     61s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:53     61s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:53     61s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:53     61s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:53     61s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:53     61s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:53     61s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:53     61s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:53     61s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:53     61s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:53     61s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:53     61s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:53     61s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:53     61s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:53     61s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:53     61s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:53     61s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:53     61s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:53     61s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:53     61s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:53     61s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:53     61s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:53     61s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:53     61s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:53     61s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      Started Import and model ( Curr Mem: 2131.04 MB )
[09/09 09:36:53     61s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:53     61s] (I)      == Non-default Options ==
[09/09 09:36:53     61s] (I)      Maximum routing layer                              : 4
[09/09 09:36:53     61s] (I)      Number of threads                                  : 1
[09/09 09:36:53     61s] (I)      Method to set GCell size                           : row
[09/09 09:36:53     61s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:36:53     61s] (I)      Use row-based GCell size
[09/09 09:36:53     61s] (I)      Use row-based GCell align
[09/09 09:36:53     61s] (I)      layer 0 area = 202000
[09/09 09:36:53     61s] (I)      layer 1 area = 202000
[09/09 09:36:53     61s] (I)      layer 2 area = 202000
[09/09 09:36:53     61s] (I)      layer 3 area = 202000
[09/09 09:36:53     61s] (I)      GCell unit size   : 4480
[09/09 09:36:53     61s] (I)      GCell multiplier  : 1
[09/09 09:36:53     61s] (I)      GCell row height  : 4480
[09/09 09:36:53     61s] (I)      Actual row height : 4480
[09/09 09:36:53     61s] (I)      GCell align ref   : 20160 20160
[09/09 09:36:53     61s] [NR-eGR] Track table information for default rule: 
[09/09 09:36:53     61s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:36:53     61s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:36:53     61s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:36:53     61s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:36:53     61s] [NR-eGR] METTP has single uniform track structure
[09/09 09:36:53     61s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:36:53     61s] (I)      ================= Default via ==================
[09/09 09:36:53     61s] (I)      +---+--------------------+---------------------+
[09/09 09:36:53     61s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:36:53     61s] (I)      +---+--------------------+---------------------+
[09/09 09:36:53     61s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:36:53     61s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:36:53     61s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:36:53     61s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:36:53     61s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:36:53     61s] (I)      +---+--------------------+---------------------+
[09/09 09:36:53     61s] [NR-eGR] Read 255 PG shapes
[09/09 09:36:53     61s] [NR-eGR] Read 0 clock shapes
[09/09 09:36:53     61s] [NR-eGR] Read 0 other shapes
[09/09 09:36:53     61s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:36:53     61s] [NR-eGR] #Instance Blockages : 0
[09/09 09:36:53     61s] [NR-eGR] #PG Blockages       : 255
[09/09 09:36:53     61s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:36:53     61s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:36:53     61s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:36:53     61s] [NR-eGR] #Other Blockages    : 0
[09/09 09:36:53     61s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:36:53     61s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:36:53     61s] [NR-eGR] Read 1242 nets ( ignored 0 )
[09/09 09:36:53     61s] (I)      early_global_route_priority property id does not exist.
[09/09 09:36:53     61s] (I)      Read Num Blocks=255  Num Prerouted Wires=0  Num CS=0
[09/09 09:36:53     61s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 0
[09/09 09:36:53     61s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:53     61s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:53     61s] (I)      Number of ignored nets                =      0
[09/09 09:36:53     61s] (I)      Number of connected nets              =      0
[09/09 09:36:53     61s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of clock nets                  =      2.  Ignored: No
[09/09 09:36:53     61s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:36:53     61s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:36:53     61s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:36:53     61s] [NR-eGR] There are 2 clock nets ( 0 with NDR ).
[09/09 09:36:53     61s] (I)      Ndr track 0 does not exist
[09/09 09:36:53     61s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:36:53     61s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:36:53     61s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:36:53     61s] (I)      Site width          :   560  (dbu)
[09/09 09:36:53     61s] (I)      Row height          :  4480  (dbu)
[09/09 09:36:53     61s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:36:53     61s] (I)      GCell width         :  4480  (dbu)
[09/09 09:36:53     61s] (I)      GCell height        :  4480  (dbu)
[09/09 09:36:53     61s] (I)      Grid                :   102    53     4
[09/09 09:36:53     61s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:36:53     61s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:36:53     61s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:36:53     61s] (I)      Default wire width  :   230   280   280   280
[09/09 09:36:53     61s] (I)      Default wire space  :   230   280   280   280
[09/09 09:36:53     61s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:36:53     61s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:36:53     61s] (I)      First track coord   :   280   280   280   280
[09/09 09:36:53     61s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:36:53     61s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:36:53     61s] (I)      Num of masks        :     1     1     1     1
[09/09 09:36:53     61s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:36:53     61s] (I)      --------------------------------------------------------
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] [NR-eGR] ============ Routing rule table ============
[09/09 09:36:53     61s] [NR-eGR] Rule id: 0  Nets: 1242
[09/09 09:36:53     61s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:36:53     61s] (I)                    Layer    2    3    4 
[09/09 09:36:53     61s] (I)                    Pitch  560  560  560 
[09/09 09:36:53     61s] (I)             #Used tracks    1    1    1 
[09/09 09:36:53     61s] (I)       #Fully used tracks    1    1    1 
[09/09 09:36:53     61s] [NR-eGR] ========================================
[09/09 09:36:53     61s] [NR-eGR] 
[09/09 09:36:53     61s] (I)      =============== Blocked Tracks ===============
[09/09 09:36:53     61s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:53     61s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:36:53     61s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:53     61s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:36:53     61s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:36:53     61s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:36:53     61s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:36:53     61s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:53     61s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2131.04 MB )
[09/09 09:36:53     61s] (I)      Reset routing kernel
[09/09 09:36:53     61s] (I)      Started Global Routing ( Curr Mem: 2131.04 MB )
[09/09 09:36:53     61s] (I)      totalPins=4825  totalGlobalPin=4705 (97.51%)
[09/09 09:36:53     61s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:36:53     61s] [NR-eGR] Layer group 1: route 1242 net(s) in layer range [2, 4]
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1a Route ============
[09/09 09:36:53     61s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:36:53     61s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1b Route ============
[09/09 09:36:53     61s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:36:53     61s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[09/09 09:36:53     61s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:36:53     61s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1c Route ============
[09/09 09:36:53     61s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1d Route ============
[09/09 09:36:53     61s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1e Route ============
[09/09 09:36:53     61s] (I)      Usage: 11066 = (5897 H, 5169 V) = (13.64% H, 6.45% V) = (2.642e+04um H, 2.316e+04um V)
[09/09 09:36:53     61s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.957568e+04um
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] (I)      ============  Phase 1l Route ============
[09/09 09:36:53     61s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:36:53     61s] (I)      Layer  2:      36312      6647         1        4768       37664    (11.24%) 
[09/09 09:36:53     61s] (I)      Layer  3:      42824      5941         0           0       42824    ( 0.00%) 
[09/09 09:36:53     61s] (I)      Layer  4:      42276       388         0           0       42432    ( 0.00%) 
[09/09 09:36:53     61s] (I)      Total:        121412     12976         1        4768      122920    ( 3.73%) 
[09/09 09:36:53     61s] (I)      
[09/09 09:36:53     61s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:36:53     61s] [NR-eGR]                        OverCon            
[09/09 09:36:53     61s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:36:53     61s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:36:53     61s] [NR-eGR] ----------------------------------------------
[09/09 09:36:53     61s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:53     61s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:36:53     61s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:53     61s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:53     61s] [NR-eGR] ----------------------------------------------
[09/09 09:36:53     61s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:36:53     61s] [NR-eGR] 
[09/09 09:36:53     61s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:36:53     61s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:36:53     61s] (I)      ============= Track Assignment ============
[09/09 09:36:53     61s] (I)      Started Track Assignment (1T) ( Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:36:53     61s] (I)      Run Multi-thread track assignment
[09/09 09:36:53     61s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] (I)      Started Export ( Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:36:53     61s] [NR-eGR] -----------------------------------
[09/09 09:36:53     61s] [NR-eGR]  MET1    (1H)             0   4745 
[09/09 09:36:53     61s] [NR-eGR]  MET2    (2V)         23133   6613 
[09/09 09:36:53     61s] [NR-eGR]  MET3    (3H)         27042    290 
[09/09 09:36:53     61s] [NR-eGR]  MET4    (4V)          1991      0 
[09/09 09:36:53     61s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:36:53     61s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:36:53     61s] [NR-eGR] -----------------------------------
[09/09 09:36:53     61s] [NR-eGR]          Total        52166  11648 
[09/09 09:36:53     61s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:53     61s] [NR-eGR] Total half perimeter of net bounding box: 41353um
[09/09 09:36:53     61s] [NR-eGR] Total length: 52166um, number of vias: 11648
[09/09 09:36:53     61s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:53     61s] [NR-eGR] Total eGR-routed clock nets wire length: 3872um, number of vias: 915
[09/09 09:36:53     61s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:53     61s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] Saved RC grid cleaned up.
[09/09 09:36:53     61s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2139.04 MB )
[09/09 09:36:53     61s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:36:53     61s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:36:53     61s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:36:53     61s] (I)       Early Global Route kernel                   100.00%  384.06 sec  384.12 sec  0.05 sec  0.05 sec 
[09/09 09:36:53     61s] (I)       +-Import and model                           14.90%  384.08 sec  384.08 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Create place DB                           4.21%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Import place data                       4.02%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read instances and placement          1.07%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read nets                             2.55%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Create route DB                           7.73%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Import route data (1T)                  7.28%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.92%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read routing blockages              0.00%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read instance blockages             0.27%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read PG blockages                   0.11%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read clock blockages                0.03%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read other blockages                0.03%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read halo blockages                 0.02%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Read boundary cut boxes             0.00%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read blackboxes                       0.02%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read prerouted                        0.12%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read unlegalized nets                 0.08%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Read nets                             0.55%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Set up via pillars                    0.01%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Initialize 3D grid graph              0.03%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Model blockage capacity               1.31%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | | +-Initialize 3D capacity              0.99%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Read aux data                             0.00%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Others data preparation                   0.12%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Create route kernel                       1.79%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Global Routing                             26.50%  384.08 sec  384.10 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Initialization                            0.74%  384.08 sec  384.08 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Net group 1                              24.07%  384.08 sec  384.10 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | | +-Generate topology                       2.16%  384.08 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1a                                4.72%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Pattern routing (1T)                  3.04%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.45%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Add via demand to 2D                  0.40%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1b                                1.35%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Monotonic routing (1T)                1.05%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1c                                0.03%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1d                                0.02%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1e                                0.25%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | | +-Route legalization                    0.00%  384.09 sec  384.09 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Phase 1l                               13.66%  384.09 sec  384.10 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | | | +-Layer assignment (1T)                13.18%  384.09 sec  384.10 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Clean cong LA                             0.00%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Export 3D cong map                          0.83%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Export 2D cong map                        0.17%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Extract Global 3D Wires                     0.36%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Track Assignment (1T)                      19.08%  384.10 sec  384.11 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Initialization                            0.16%  384.10 sec  384.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Track Assignment Kernel                  18.15%  384.10 sec  384.11 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Free Memory                               0.01%  384.11 sec  384.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Export                                     12.25%  384.11 sec  384.12 sec  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | +-Export DB wires                           6.29%  384.11 sec  384.11 sec  0.00 sec  0.01 sec 
[09/09 09:36:53     61s] (I)       | | +-Export all nets                         4.65%  384.11 sec  384.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | | +-Set wire vias                           1.02%  384.11 sec  384.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Report wirelength                         3.00%  384.11 sec  384.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Update net boxes                          2.15%  384.11 sec  384.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       | +-Update timing                             0.00%  384.12 sec  384.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)       +-Postprocess design                          0.43%  384.12 sec  384.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)      ======================= Summary by functions ========================
[09/09 09:36:53     61s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:36:53     61s] (I)      ---------------------------------------------------------------------
[09/09 09:36:53     61s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[09/09 09:36:53     61s] (I)        1  Global Routing                       26.50%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        1  Track Assignment (1T)                19.08%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        1  Import and model                     14.90%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        1  Export                               12.25%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        1  Export 3D cong map                    0.83%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        1  Postprocess design                    0.43%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        1  Extract Global 3D Wires               0.36%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Net group 1                          24.07%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        2  Track Assignment Kernel              18.15%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        2  Create route DB                       7.73%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Export DB wires                       6.29%  0.00 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        2  Create place DB                       4.21%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Report wirelength                     3.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Update net boxes                      2.15%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Create route kernel                   1.79%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Initialization                        0.90%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Others data preparation               0.12%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1l                             13.66%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        3  Import route data (1T)                7.28%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1a                              4.72%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Export all nets                       4.65%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Import place data                     4.02%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Generate topology                     2.16%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1b                              1.35%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Set wire vias                         1.02%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1e                              0.25%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Layer assignment (1T)                13.18%  0.01 sec  0.01 sec 
[09/09 09:36:53     61s] (I)        4  Read nets                             3.10%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Pattern routing (1T)                  3.04%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Read blockages ( Layer 2-4 )          1.92%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Model blockage capacity               1.31%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Read instances and placement          1.07%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Monotonic routing (1T)                1.05%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Pattern Routing Avoiding Blockages    0.45%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Add via demand to 2D                  0.40%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Read prerouted                        0.12%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Initialize 3D capacity                0.99%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read instance blockages               0.27%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read PG blockages                     0.11%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:36:53     61s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:53     61s] Legalization setup...
[09/09 09:36:53     61s] Using cell based legalization.
[09/09 09:36:53     61s] Initializing placement interface...
[09/09 09:36:53     61s]   Use check_library -place or consult logv if problems occur.
[09/09 09:36:53     61s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 09:36:53     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2139.0M, EPOCH TIME: 1725889013.619027
[09/09 09:36:53     61s] Processing tracks to init pin-track alignment.
[09/09 09:36:53     61s] z: 2, totalTracks: 1
[09/09 09:36:53     61s] z: 4, totalTracks: 1
[09/09 09:36:53     61s] z: 6, totalTracks: 1
[09/09 09:36:53     61s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:53     61s] All LLGs are deleted
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2139.0M, EPOCH TIME: 1725889013.620405
[09/09 09:36:53     61s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2139.0M, EPOCH TIME: 1725889013.620491
[09/09 09:36:53     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2139.0M, EPOCH TIME: 1725889013.620710
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2139.0M, EPOCH TIME: 1725889013.620896
[09/09 09:36:53     61s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:53     61s] Core basic site is core_ji3v
[09/09 09:36:53     61s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2139.0M, EPOCH TIME: 1725889013.630708
[09/09 09:36:53     61s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:36:53     61s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:36:53     61s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2139.0M, EPOCH TIME: 1725889013.631052
[09/09 09:36:53     61s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:36:53     61s] SiteArray: use 172,032 bytes
[09/09 09:36:53     61s] SiteArray: current memory after site array memory allocation 2139.0M
[09/09 09:36:53     61s] SiteArray: FP blocked sites are writable
[09/09 09:36:53     61s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:36:53     61s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2139.0M, EPOCH TIME: 1725889013.631608
[09/09 09:36:53     61s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2139.0M, EPOCH TIME: 1725889013.633344
[09/09 09:36:53     61s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:36:53     61s] Atter site array init, number of instance map data is 0.
[09/09 09:36:53     61s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.013, MEM:2139.0M, EPOCH TIME: 1725889013.633603
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF:     Starting CMU at level 3, MEM:2139.0M, EPOCH TIME: 1725889013.633791
[09/09 09:36:53     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2139.0M, EPOCH TIME: 1725889013.634016
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:53     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.013, MEM:2139.0M, EPOCH TIME: 1725889013.634176
[09/09 09:36:53     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2139.0M, EPOCH TIME: 1725889013.634233
[09/09 09:36:53     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2155.0M, EPOCH TIME: 1725889013.634650
[09/09 09:36:53     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2155.0MB).
[09/09 09:36:53     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.016, MEM:2155.0M, EPOCH TIME: 1725889013.635067
[09/09 09:36:53     61s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Initializing placement interface done.
[09/09 09:36:53     61s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:36:53     61s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2155.0M, EPOCH TIME: 1725889013.635197
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2155.0M, EPOCH TIME: 1725889013.637086
[09/09 09:36:53     61s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Leaving CCOpt scope - Initializing placement interface...
[09/09 09:36:53     61s] OPERPROF: Starting DPlace-Init at level 1, MEM:2155.0M, EPOCH TIME: 1725889013.638501
[09/09 09:36:53     61s] Processing tracks to init pin-track alignment.
[09/09 09:36:53     61s] z: 2, totalTracks: 1
[09/09 09:36:53     61s] z: 4, totalTracks: 1
[09/09 09:36:53     61s] z: 6, totalTracks: 1
[09/09 09:36:53     61s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:53     61s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2155.0M, EPOCH TIME: 1725889013.639722
[09/09 09:36:53     61s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:53     61s] OPERPROF:     Starting CMU at level 3, MEM:2155.0M, EPOCH TIME: 1725889013.649878
[09/09 09:36:53     61s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2155.0M, EPOCH TIME: 1725889013.650109
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:53     61s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2155.0M, EPOCH TIME: 1725889013.650374
[09/09 09:36:53     61s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2155.0M, EPOCH TIME: 1725889013.650416
[09/09 09:36:53     61s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2155.0M, EPOCH TIME: 1725889013.650651
[09/09 09:36:53     61s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2155.0MB).
[09/09 09:36:53     61s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2155.0M, EPOCH TIME: 1725889013.650844
[09/09 09:36:53     61s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:53     61s] (I)      Load db... (mem=2155.0M)
[09/09 09:36:53     61s] (I)      Read data from FE... (mem=2155.0M)
[09/09 09:36:53     61s] (I)      Number of ignored instance 0
[09/09 09:36:53     61s] (I)      Number of inbound cells 0
[09/09 09:36:53     61s] (I)      Number of opened ILM blockages 0
[09/09 09:36:53     61s] (I)      Number of instances temporarily fixed by detailed placement 0
[09/09 09:36:53     61s] (I)      numMoveCells=1204, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[09/09 09:36:53     61s] (I)      cell height: 4480, count: 1204
[09/09 09:36:53     61s] (I)      Read rows... (mem=2155.0M)
[09/09 09:36:53     61s] (I)      Done Read rows (cpu=0.000s, mem=2155.0M)
[09/09 09:36:53     61s] (I)      Done Read data from FE (cpu=0.000s, mem=2155.0M)
[09/09 09:36:53     61s] (I)      Done Load db (cpu=0.000s, mem=2155.0M)
[09/09 09:36:53     61s] (I)      Constructing placeable region... (mem=2155.0M)
[09/09 09:36:53     61s] (I)      Constructing bin map
[09/09 09:36:53     61s] (I)      Initialize bin information with width=44800 height=44800
[09/09 09:36:53     61s] (I)      Done constructing bin map
[09/09 09:36:53     61s] (I)      Compute region effective width... (mem=2155.0M)
[09/09 09:36:53     61s] (I)      Done Compute region effective width (cpu=0.000s, mem=2155.0M)
[09/09 09:36:53     61s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2155.0M)
[09/09 09:36:53     61s] Legalization setup done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Validating CTS configuration...
[09/09 09:36:53     61s] Checking module port directions...
[09/09 09:36:53     61s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:53     61s] Non-default CCOpt properties:
[09/09 09:36:53     61s]   Public non-default CCOpt properties:
[09/09 09:36:53     61s]     buffer_cells is set for at least one object
[09/09 09:36:53     61s]     inverter_cells is set for at least one object
[09/09 09:36:53     61s]     route_type is set for at least one object
[09/09 09:36:53     61s]     source_driver is set for at least one object
[09/09 09:36:53     61s]     target_insertion_delay is set for at least one object
[09/09 09:36:53     61s]   No private non-default CCOpt properties
[09/09 09:36:53     61s] Route type trimming info:
[09/09 09:36:53     61s]   No route type modifications were made.
[09/09 09:36:53     61s] 
[09/09 09:36:53     61s] Trim Metal Layers:
[09/09 09:36:53     61s] LayerId::1 widthSet size::4
[09/09 09:36:53     61s] LayerId::2 widthSet size::4
[09/09 09:36:53     61s] LayerId::3 widthSet size::4
[09/09 09:36:53     61s] LayerId::4 widthSet size::4
[09/09 09:36:53     61s] LayerId::5 widthSet size::4
[09/09 09:36:53     61s] LayerId::6 widthSet size::2
[09/09 09:36:53     61s] Updating RC grid for preRoute extraction ...
[09/09 09:36:53     61s] eee: pegSigSF::1.070000
[09/09 09:36:53     61s] Initializing multi-corner capacitance tables ... 
[09/09 09:36:53     61s] Initializing multi-corner resistance tables ...
[09/09 09:36:53     61s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:36:53     61s] eee: l::2 avDens::0.121149 usedTrk::610.590488 availTrk::5040.000000 sigTrk::610.590488
[09/09 09:36:53     61s] eee: l::3 avDens::0.151198 usedTrk::604.791650 availTrk::4000.000000 sigTrk::604.791650
[09/09 09:36:53     61s] eee: l::4 avDens::0.014744 usedTrk::47.180268 availTrk::3200.000000 sigTrk::47.180268
[09/09 09:36:53     61s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:53     61s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:53     61s] {RT max_rc 0 4 4 0}
[09/09 09:36:53     61s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.038164 aWlH=0.000000 lMod=0 pMax=0.823700 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:36:53     61s] End AAE Lib Interpolated Model. (MEM=2155.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] (I)      Initializing Steiner engine. 
[09/09 09:36:53     61s] (I)      ============================ Layers =============================
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:53     61s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:53     61s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:53     61s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:53     61s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:53     61s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:53     61s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:53     61s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:53     61s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:53     61s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:53     61s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:53     61s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:53     61s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:53     61s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:53     61s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:53     61s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:53     61s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:53     61s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:53     61s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:53     61s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:53     61s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:53     61s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:53     61s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:53     61s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:53     61s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:53     61s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:53     61s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:53     61s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:53     61s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:53     61s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:53     61s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:53     61s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:53     61s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:53     61s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:53     61s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:53     61s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:53     61s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:53     61s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:53     61s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:53     61s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:53     61s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:53     61s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:53     61s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:53     61s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:53     61s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:53     61s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:53     61s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:53     61s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:53     61s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:53     61s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:53     61s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:53     61s] Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[09/09 09:36:53     61s] Original list had 8 cells:
[09/09 09:36:53     61s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:36:53     61s] Library trimming was not able to trim any cells:
[09/09 09:36:53     61s] BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] Accumulated time to calculate placeable region: 0
[09/09 09:36:53     61s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 09:36:54     62s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 09:36:54     62s] Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[09/09 09:36:54     62s] Original list had 8 cells:
[09/09 09:36:54     62s] INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[09/09 09:36:54     62s] New trimmed list has 6 cells:
[09/09 09:36:54     62s] INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[09/09 09:36:54     62s] Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[09/09 09:36:54     62s] Non-default CCOpt properties:
[09/09 09:36:54     62s]   Public non-default CCOpt properties:
[09/09 09:36:54     62s]     route_type (leaf): LeafUnshield (default: default)
[09/09 09:36:54     62s]     route_type (top): default_route_type_nonleaf (default: default)
[09/09 09:36:54     62s]     route_type (trunk): TrunkUnshield (default: default)
[09/09 09:36:54     62s]     source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[09/09 09:36:54     62s]   No private non-default CCOpt properties
[09/09 09:36:54     62s] For power domain auto-default:
[09/09 09:36:54     62s]   Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:36:54     62s]   Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[09/09 09:36:54     62s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 81796.915um^2
[09/09 09:36:54     62s] Top Routing info:
[09/09 09:36:54     62s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[09/09 09:36:54     62s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] Trunk Routing info:
[09/09 09:36:54     62s]   Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:36:54     62s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] Leaf Routing info:
[09/09 09:36:54     62s]   Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:36:54     62s]   Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] For timing_corner slow_corner:setup, late and power domain auto-default:
[09/09 09:36:54     62s]   Slew time target (leaf):    0.617ns
[09/09 09:36:54     62s]   Slew time target (trunk):   0.617ns
[09/09 09:36:54     62s]   Slew time target (top):     0.622ns (Note: no nets are considered top nets in this clock tree)
[09/09 09:36:54     62s]   Buffer unit delay: 0.285ns
[09/09 09:36:54     62s]   Buffer max distance: 2143.790um
[09/09 09:36:54     62s] Fastest wire driving cells and distances:
[09/09 09:36:54     62s]   Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2143.790um, saturatedSlew=0.442ns, speed=3653.357um per ns, cellArea=33.938um^2 per 1000um}
[09/09 09:36:54     62s]   Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1266.666um, saturatedSlew=0.446ns, speed=2826.748um per ns, cellArea=23.768um^2 per 1000um}
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Logic Sizing Table:
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] ----------------------------------------------------------
[09/09 09:36:54     62s] Cell    Instance count    Source    Eligible library cells
[09/09 09:36:54     62s] ----------------------------------------------------------
[09/09 09:36:54     62s]   (empty table)
[09/09 09:36:54     62s] ----------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:36:54     62s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s] Clock tree balancer configuration for skew_group CLK/functional_mode:
[09/09 09:36:54     62s]   Sources:                     pin clk
[09/09 09:36:54     62s]   Total number of sinks:       322
[09/09 09:36:54     62s]   Delay constrained sinks:     322
[09/09 09:36:54     62s]   Constrains:                  default
[09/09 09:36:54     62s]   Non-leaf sinks:              0
[09/09 09:36:54     62s]   Ignore pins:                 0
[09/09 09:36:54     62s]  Timing corner slow_corner:setup.late:
[09/09 09:36:54     62s]   Skew target:                 0.285ns
[09/09 09:36:54     62s]   Insertion delay target:      2.000ns
[09/09 09:36:54     62s] Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[09/09 09:36:54     62s]   Sources:                     pin SPI_Clk
[09/09 09:36:54     62s]   Total number of sinks:       46
[09/09 09:36:54     62s]   Delay constrained sinks:     46
[09/09 09:36:54     62s]   Constrains:                  default
[09/09 09:36:54     62s]   Non-leaf sinks:              0
[09/09 09:36:54     62s]   Ignore pins:                 0
[09/09 09:36:54     62s]  Timing corner slow_corner:setup.late:
[09/09 09:36:54     62s]   Skew target:                 0.285ns
[09/09 09:36:54     62s]   Insertion delay target:      2.000ns
[09/09 09:36:54     62s] Primary reporting skew groups are:
[09/09 09:36:54     62s] skew_group CLK/functional_mode with 322 clock sinks
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Clock DAG stats initial state:
[09/09 09:36:54     62s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/09 09:36:54     62s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]   misc counts      : r=2, pp=0
[09/09 09:36:54     62s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 09:36:54     62s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 09:36:54     62s] Clock DAG hash initial state: 13721126782666407171 5842540805024551272
[09/09 09:36:54     62s] CTS services accumulated run-time stats initial state:
[09/09 09:36:54     62s]   delay calculator: calls=6209, total_wall_time=0.186s, mean_wall_time=0.030ms
[09/09 09:36:54     62s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[09/09 09:36:54     62s]   steiner router: calls=6210, total_wall_time=0.029s, mean_wall_time=0.005ms
[09/09 09:36:54     62s] Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:36:54     62s] Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Layer information for route type LeafUnshield:
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:36:54     62s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] MET1      N            H          0.469         0.287         0.135
[09/09 09:36:54     62s] MET2      Y            V          0.407         0.297         0.121
[09/09 09:36:54     62s] MET3      Y            H          0.407         0.298         0.121
[09/09 09:36:54     62s] MET4      N            V          0.407         0.296         0.120
[09/09 09:36:54     62s] METTP     N            H          0.136         0.276         0.037
[09/09 09:36:54     62s] METTPL    N            V          0.004         0.371         0.002
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:36:54     62s] Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Layer information for route type TrunkUnshield:
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:36:54     62s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] MET1      N            H          0.469         0.287         0.135
[09/09 09:36:54     62s] MET2      Y            V          0.407         0.297         0.121
[09/09 09:36:54     62s] MET3      Y            H          0.407         0.298         0.121
[09/09 09:36:54     62s] MET4      N            V          0.407         0.296         0.120
[09/09 09:36:54     62s] METTP     N            H          0.136         0.276         0.037
[09/09 09:36:54     62s] METTPL    N            V          0.004         0.371         0.002
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[09/09 09:36:54     62s] Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Layer information for route type default_route_type_nonleaf:
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:36:54     62s]                        Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] MET1      N            H          0.469         0.287         0.135
[09/09 09:36:54     62s] MET2      N            V          0.407         0.297         0.121
[09/09 09:36:54     62s] MET3      Y            H          0.407         0.298         0.121
[09/09 09:36:54     62s] MET4      Y            V          0.407         0.296         0.120
[09/09 09:36:54     62s] METTP     N            H          0.136         0.276         0.037
[09/09 09:36:54     62s] METTPL    N            V          0.004         0.371         0.002
[09/09 09:36:54     62s] ---------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Via selection for estimated routes (rule default):
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] -----------------------------------------------------------------------
[09/09 09:36:54     62s] Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[09/09 09:36:54     62s] Range                           (Ohm)    (fF)     (fs)     Only
[09/09 09:36:54     62s] -----------------------------------------------------------------------
[09/09 09:36:54     62s] MET1-MET2       VIA1_Y_so       6.735    0.034    0.231    false
[09/09 09:36:54     62s] MET2-MET3       VIA2_o          6.735    0.030    0.199    false
[09/09 09:36:54     62s] MET3-MET4       VIA3_o          6.735    0.029    0.198    false
[09/09 09:36:54     62s] MET4-METTP      VIATPnw_Y_so    3.191    0.101    0.322    false
[09/09 09:36:54     62s] METTP-METTPL    VIATPL_eo       1.795    0.392    0.704    false
[09/09 09:36:54     62s] -----------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] No ideal or dont_touch nets found in the clock tree
[09/09 09:36:54     62s] No dont_touch hnets found in the clock tree
[09/09 09:36:54     62s] No dont_touch hpins found in the clock network.
[09/09 09:36:54     62s] Checking for illegal sizes of clock logic instances...
[09/09 09:36:54     62s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Filtering reasons for cell type: inverter
[09/09 09:36:54     62s] =========================================
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] --------------------------------------------------------------------------
[09/09 09:36:54     62s] Clock trees    Power domain    Reason              Library cells
[09/09 09:36:54     62s] --------------------------------------------------------------------------
[09/09 09:36:54     62s] all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[09/09 09:36:54     62s] --------------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[09/09 09:36:54     62s] CCOpt configuration status: all checks passed.
[09/09 09:36:54     62s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[09/09 09:36:54     62s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[09/09 09:36:54     62s]   No exclusion drivers are needed.
[09/09 09:36:54     62s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[09/09 09:36:54     62s] Antenna diode management...
[09/09 09:36:54     62s]   Found 0 antenna diodes in the clock trees.
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s] Antenna diode management done.
[09/09 09:36:54     62s] Adding driver cells for primary IOs...
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   ----------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[09/09 09:36:54     62s]   ----------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]     (empty table)
[09/09 09:36:54     62s]   ----------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s] Adding driver cells for primary IOs done.
[09/09 09:36:54     62s] Adding driver cell for primary IO roots...
[09/09 09:36:54     62s] Adding driver cell for primary IO roots done.
[09/09 09:36:54     62s] Maximizing clock DAG abstraction...
[09/09 09:36:54     62s]   Removing clock DAG drivers
[09/09 09:36:54     62s] Maximizing clock DAG abstraction done.
[09/09 09:36:54     62s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:00.9 real=0:00:00.9)
[09/09 09:36:54     62s] Synthesizing clock trees...
[09/09 09:36:54     62s]   Preparing To Balance...
[09/09 09:36:54     62s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:36:54     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2205.8M, EPOCH TIME: 1725889014.480803
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2202.8M, EPOCH TIME: 1725889014.482882
[09/09 09:36:54     62s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 09:36:54     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2193.3M, EPOCH TIME: 1725889014.483098
[09/09 09:36:54     62s] Processing tracks to init pin-track alignment.
[09/09 09:36:54     62s] z: 2, totalTracks: 1
[09/09 09:36:54     62s] z: 4, totalTracks: 1
[09/09 09:36:54     62s] z: 6, totalTracks: 1
[09/09 09:36:54     62s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:54     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2193.3M, EPOCH TIME: 1725889014.484523
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] OPERPROF:     Starting CMU at level 3, MEM:2193.3M, EPOCH TIME: 1725889014.494588
[09/09 09:36:54     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2193.3M, EPOCH TIME: 1725889014.494811
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:54     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2193.3M, EPOCH TIME: 1725889014.494977
[09/09 09:36:54     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2193.3M, EPOCH TIME: 1725889014.495020
[09/09 09:36:54     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2193.3M, EPOCH TIME: 1725889014.495246
[09/09 09:36:54     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2193.3MB).
[09/09 09:36:54     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2193.3M, EPOCH TIME: 1725889014.495432
[09/09 09:36:54     62s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Merging duplicate siblings in DAG...
[09/09 09:36:54     62s]     Clock DAG stats before merging:
[09/09 09:36:54     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 09:36:54     62s]     Clock DAG hash before merging: 13721126782666407171 5842540805024551272
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before merging:
[09/09 09:36:54     62s]       delay calculator: calls=6209, total_wall_time=0.186s, mean_wall_time=0.030ms
[09/09 09:36:54     62s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[09/09 09:36:54     62s]       steiner router: calls=6210, total_wall_time=0.029s, mean_wall_time=0.005ms
[09/09 09:36:54     62s]     Resynthesising clock tree into netlist...
[09/09 09:36:54     62s]       Reset timing graph...
[09/09 09:36:54     62s] Ignoring AAE DB Resetting ...
[09/09 09:36:54     62s]       Reset timing graph done.
[09/09 09:36:54     62s]     Resynthesising clock tree into netlist done.
[09/09 09:36:54     62s]     Merging duplicate clock dag driver clones in DAG...
[09/09 09:36:54     62s]     Merging duplicate clock dag driver clones in DAG done.
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     Disconnecting clock tree from netlist...
[09/09 09:36:54     62s]     Disconnecting clock tree from netlist done.
[09/09 09:36:54     62s]   Merging duplicate siblings in DAG done.
[09/09 09:36:54     62s]   Applying movement limits...
[09/09 09:36:54     62s]   Applying movement limits done.
[09/09 09:36:54     62s]   Preparing To Balance done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   CCOpt::Phase::Construction...
[09/09 09:36:54     62s]   Stage::Clustering...
[09/09 09:36:54     62s]   Clustering...
[09/09 09:36:54     62s]     Clock DAG hash before 'Clustering': 13721126782666407171 5842540805024551272
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Clustering':
[09/09 09:36:54     62s]       delay calculator: calls=6209, total_wall_time=0.186s, mean_wall_time=0.030ms
[09/09 09:36:54     62s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[09/09 09:36:54     62s]       steiner router: calls=6210, total_wall_time=0.029s, mean_wall_time=0.005ms
[09/09 09:36:54     62s]     Initialize for clustering...
[09/09 09:36:54     62s]     Clock DAG stats before clustering:
[09/09 09:36:54     62s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[09/09 09:36:54     62s]     Clock DAG hash before clustering: 13721126782666407171 5842540805024551272
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before clustering:
[09/09 09:36:54     62s]       delay calculator: calls=6209, total_wall_time=0.186s, mean_wall_time=0.030ms
[09/09 09:36:54     62s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[09/09 09:36:54     62s]       steiner router: calls=6210, total_wall_time=0.029s, mean_wall_time=0.005ms
[09/09 09:36:54     62s]     Computing max distances from locked parents...
[09/09 09:36:54     62s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[09/09 09:36:54     62s]     Computing max distances from locked parents done.
[09/09 09:36:54     62s]     Computing optimal clock node locations...
[09/09 09:36:54     62s]     : ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:54     62s]     Optimal path computation stats:
[09/09 09:36:54     62s]       Successful          : 2
[09/09 09:36:54     62s]       Unsuccessful        : 0
[09/09 09:36:54     62s]       Immovable           : 140595754434562
[09/09 09:36:54     62s]       lockedParentLocation: 0
[09/09 09:36:54     62s]       Region hash         : 9b63d8a4eba3eebd
[09/09 09:36:54     62s]     Unsuccessful details:
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s] End AAE Lib Interpolated Model. (MEM=2193.26 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:54     62s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]     Bottom-up phase...
[09/09 09:36:54     62s]     Clustering bottom-up starting from leaves...
[09/09 09:36:54     62s]       Clustering clock_tree CLK...
[09/09 09:36:54     62s]       Clustering clock_tree CLK done.
[09/09 09:36:54     62s]       Clustering clock_tree SPI_CLK...
[09/09 09:36:54     62s]       Clustering clock_tree SPI_CLK done.
[09/09 09:36:54     62s]     Clustering bottom-up starting from leaves done.
[09/09 09:36:54     62s]     Rebuilding the clock tree after clustering...
[09/09 09:36:54     62s]     Rebuilding the clock tree after clustering done.
[09/09 09:36:54     62s]     Clock DAG stats after bottom-up phase:
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG library cell distribution after bottom-up phase {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after bottom-up phase: 5057645581563507778 16919470767895275575
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after bottom-up phase:
[09/09 09:36:54     62s]       delay calculator: calls=6435, total_wall_time=0.209s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=26, total_wall_time=0.000s, mean_wall_time=0.013ms
[09/09 09:36:54     62s]       steiner router: calls=6429, total_wall_time=0.035s, mean_wall_time=0.005ms
[09/09 09:36:54     62s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]     Legalizing clock trees...
[09/09 09:36:54     62s]     Resynthesising clock tree into netlist...
[09/09 09:36:54     62s]       Reset timing graph...
[09/09 09:36:54     62s] Ignoring AAE DB Resetting ...
[09/09 09:36:54     62s]       Reset timing graph done.
[09/09 09:36:54     62s]     Resynthesising clock tree into netlist done.
[09/09 09:36:54     62s]     Commiting net attributes....
[09/09 09:36:54     62s]     Commiting net attributes. done.
[09/09 09:36:54     62s]     Leaving CCOpt scope - ClockRefiner...
[09/09 09:36:54     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2193.3M, EPOCH TIME: 1725889014.620185
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2155.3M, EPOCH TIME: 1725889014.622233
[09/09 09:36:54     62s]     Assigned high priority to 372 instances.
[09/09 09:36:54     62s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[09/09 09:36:54     62s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[09/09 09:36:54     62s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2155.3M, EPOCH TIME: 1725889014.623468
[09/09 09:36:54     62s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2155.3M, EPOCH TIME: 1725889014.623570
[09/09 09:36:54     62s] Processing tracks to init pin-track alignment.
[09/09 09:36:54     62s] z: 2, totalTracks: 1
[09/09 09:36:54     62s] z: 4, totalTracks: 1
[09/09 09:36:54     62s] z: 6, totalTracks: 1
[09/09 09:36:54     62s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:54     62s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2155.3M, EPOCH TIME: 1725889014.624885
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] OPERPROF:       Starting CMU at level 4, MEM:2155.3M, EPOCH TIME: 1725889014.635149
[09/09 09:36:54     62s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2155.3M, EPOCH TIME: 1725889014.635400
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:54     62s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2155.3M, EPOCH TIME: 1725889014.635566
[09/09 09:36:54     62s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2155.3M, EPOCH TIME: 1725889014.635609
[09/09 09:36:54     62s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2155.3M, EPOCH TIME: 1725889014.636118
[09/09 09:36:54     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2155.3MB).
[09/09 09:36:54     62s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2155.3M, EPOCH TIME: 1725889014.636353
[09/09 09:36:54     62s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2155.3M, EPOCH TIME: 1725889014.636392
[09/09 09:36:54     62s] TDRefine: refinePlace mode is spiral
[09/09 09:36:54     62s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.5
[09/09 09:36:54     62s] OPERPROF: Starting RefinePlace at level 1, MEM:2155.3M, EPOCH TIME: 1725889014.636458
[09/09 09:36:54     62s] *** Starting refinePlace (0:01:03 mem=2155.3M) ***
[09/09 09:36:54     62s] Total net bbox length = 4.219e+04 (2.370e+04 1.848e+04) (ext = 5.044e+03)
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2155.3M, EPOCH TIME: 1725889014.637773
[09/09 09:36:54     62s] Starting refinePlace ...
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] One DDP V2 for no tweak run.
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2155.3M, EPOCH TIME: 1725889014.640252
[09/09 09:36:54     62s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:36:54     62s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2155.3M, EPOCH TIME: 1725889014.640446
[09/09 09:36:54     62s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2155.3M, EPOCH TIME: 1725889014.640684
[09/09 09:36:54     62s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2155.3M, EPOCH TIME: 1725889014.640821
[09/09 09:36:54     62s] DDP markSite nrRow 44 nrJob 44
[09/09 09:36:54     62s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2155.3M, EPOCH TIME: 1725889014.640953
[09/09 09:36:54     62s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2155.3M, EPOCH TIME: 1725889014.641011
[09/09 09:36:54     62s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 09:36:54     62s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2155.3MB) @(0:01:03 - 0:01:03).
[09/09 09:36:54     62s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:54     62s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:36:54     62s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:36:54     62s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:36:54     62s] Move report: legalization moves 37 insts, mean move: 5.51 um, max move: 19.04 um spiral
[09/09 09:36:54     62s] 	Max move on inst (spi1_conf1_asyn_reg[12]): (203.28, 132.16) --> (193.20, 141.12)
[09/09 09:36:54     62s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:36:54     62s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:36:54     62s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2134.3MB) @(0:01:03 - 0:01:03).
[09/09 09:36:54     62s] Move report: Detail placement moves 37 insts, mean move: 5.51 um, max move: 19.04 um 
[09/09 09:36:54     62s] 	Max move on inst (spi1_conf1_asyn_reg[12]): (203.28, 132.16) --> (193.20, 141.12)
[09/09 09:36:54     62s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.3MB
[09/09 09:36:54     62s] Statistics of distance of Instance movement in refine placement:
[09/09 09:36:54     62s]   maximum (X+Y) =        19.04 um
[09/09 09:36:54     62s]   inst (spi1_conf1_asyn_reg[12]) with max move: (203.28, 132.16) -> (193.2, 141.12)
[09/09 09:36:54     62s]   mean    (X+Y) =         5.51 um
[09/09 09:36:54     62s] Summary Report:
[09/09 09:36:54     62s] Instances move: 37 (out of 1208 movable)
[09/09 09:36:54     62s] Instances flipped: 0
[09/09 09:36:54     62s] Mean displacement: 5.51 um
[09/09 09:36:54     62s] Max displacement: 19.04 um (Instance: spi1_conf1_asyn_reg[12]) (203.28, 132.16) -> (193.2, 141.12)
[09/09 09:36:54     62s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[09/09 09:36:54     62s] Total instances moved : 37
[09/09 09:36:54     62s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.028, MEM:2134.3M, EPOCH TIME: 1725889014.665428
[09/09 09:36:54     62s] Total net bbox length = 4.234e+04 (2.379e+04 1.856e+04) (ext = 5.054e+03)
[09/09 09:36:54     62s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2134.3MB
[09/09 09:36:54     62s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2134.3MB) @(0:01:03 - 0:01:03).
[09/09 09:36:54     62s] *** Finished refinePlace (0:01:03 mem=2134.3M) ***
[09/09 09:36:54     62s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.5
[09/09 09:36:54     62s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.029, MEM:2134.3M, EPOCH TIME: 1725889014.665834
[09/09 09:36:54     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2134.3M, EPOCH TIME: 1725889014.665883
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1208).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2131.3M, EPOCH TIME: 1725889014.668014
[09/09 09:36:54     62s]     ClockRefiner summary
[09/09 09:36:54     62s]     All clock instances: Moved 5, flipped 3 and cell swapped 0 (out of a total of 372).
[09/09 09:36:54     62s]     The largest move was 7.28 um for npg1_UP_accumulator_reg[0].
[09/09 09:36:54     62s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 4).
[09/09 09:36:54     62s]     Clock sinks: Moved 5, flipped 3 and cell swapped 0 (out of a total of 368).
[09/09 09:36:54     62s]     The largest move was 7.28 um for npg1_UP_accumulator_reg[0].
[09/09 09:36:54     62s]     Revert refine place priority changes on 0 instances.
[09/09 09:36:54     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2131.3M, EPOCH TIME: 1725889014.669359
[09/09 09:36:54     62s] Processing tracks to init pin-track alignment.
[09/09 09:36:54     62s] z: 2, totalTracks: 1
[09/09 09:36:54     62s] z: 4, totalTracks: 1
[09/09 09:36:54     62s] z: 6, totalTracks: 1
[09/09 09:36:54     62s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:54     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2131.3M, EPOCH TIME: 1725889014.670649
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] OPERPROF:     Starting CMU at level 3, MEM:2131.3M, EPOCH TIME: 1725889014.680816
[09/09 09:36:54     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2131.3M, EPOCH TIME: 1725889014.681079
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:54     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2131.3M, EPOCH TIME: 1725889014.681236
[09/09 09:36:54     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2131.3M, EPOCH TIME: 1725889014.681278
[09/09 09:36:54     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2147.3M, EPOCH TIME: 1725889014.681662
[09/09 09:36:54     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2147.3MB).
[09/09 09:36:54     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2147.3M, EPOCH TIME: 1725889014.681838
[09/09 09:36:54     62s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]     Disconnecting clock tree from netlist...
[09/09 09:36:54     62s]     Disconnecting clock tree from netlist done.
[09/09 09:36:54     62s]     Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:36:54     62s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2147.3M, EPOCH TIME: 1725889014.682401
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.002, MEM:2147.3M, EPOCH TIME: 1725889014.684270
[09/09 09:36:54     62s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 09:36:54     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2147.3M, EPOCH TIME: 1725889014.684427
[09/09 09:36:54     62s] Processing tracks to init pin-track alignment.
[09/09 09:36:54     62s] z: 2, totalTracks: 1
[09/09 09:36:54     62s] z: 4, totalTracks: 1
[09/09 09:36:54     62s] z: 6, totalTracks: 1
[09/09 09:36:54     62s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:54     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2147.3M, EPOCH TIME: 1725889014.685681
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] OPERPROF:     Starting CMU at level 3, MEM:2147.3M, EPOCH TIME: 1725889014.696181
[09/09 09:36:54     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2147.3M, EPOCH TIME: 1725889014.696435
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:54     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2147.3M, EPOCH TIME: 1725889014.696588
[09/09 09:36:54     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2147.3M, EPOCH TIME: 1725889014.696631
[09/09 09:36:54     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2147.3M, EPOCH TIME: 1725889014.696850
[09/09 09:36:54     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2147.3MB).
[09/09 09:36:54     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2147.3M, EPOCH TIME: 1725889014.697067
[09/09 09:36:54     62s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:36:54     62s] End AAE Lib Interpolated Model. (MEM=2147.31 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:54     62s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     Clock tree legalization - Histogram:
[09/09 09:36:54     62s]     ====================================
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     --------------------------------
[09/09 09:36:54     62s]     Movement (um)    Number of cells
[09/09 09:36:54     62s]     --------------------------------
[09/09 09:36:54     62s]       (empty table)
[09/09 09:36:54     62s]     --------------------------------
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     Clock tree legalization - There are no Movements:
[09/09 09:36:54     62s]     =================================================
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     ---------------------------------------------
[09/09 09:36:54     62s]     Movement (um)    Desired     Achieved    Node
[09/09 09:36:54     62s]                      location    location    
[09/09 09:36:54     62s]     ---------------------------------------------
[09/09 09:36:54     62s]       (empty table)
[09/09 09:36:54     62s]     ---------------------------------------------
[09/09 09:36:54     62s]     
[09/09 09:36:54     62s]     Legalizing clock trees done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]     Clock DAG stats after 'Clustering':
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]       wire capacitance : top=0.000pF, trunk=0.058pF, leaf=0.684pF, total=0.742pF
[09/09 09:36:54     62s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG net violations after 'Clustering': none
[09/09 09:36:54     62s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[09/09 09:36:54     62s]       Trunk : target=0.617ns count=1 avg=0.147ns sd=0.000ns min=0.147ns max=0.147ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]       Leaf  : target=0.617ns count=5 avg=0.262ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Clock DAG library cell distribution after 'Clustering' {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after 'Clustering': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after 'Clustering':
[09/09 09:36:54     62s]       delay calculator: calls=6441, total_wall_time=0.210s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6435, total_wall_time=0.036s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Primary reporting skew groups after 'Clustering':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.374, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.374} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:54     62s]     Skew group summary after 'Clustering':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.374, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.374} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052, avg=0.037, sd=0.013], skew [0.045 vs 0.285], 100% {0.007, 0.052} (wid=0.052 ws=0.045) (gid=0.000 gs=0.000)
[09/09 09:36:54     62s]     Legalizer API calls during this step: 38 succeeded with high effort: 38 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     62s]   Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Post-Clustering Statistics Report
[09/09 09:36:54     62s]   =================================
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Fanout Statistics:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[09/09 09:36:54     62s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Trunk         2       3.000       2         4        1.414      {1 <= 2, 1 <= 4}
[09/09 09:36:54     62s]   Leaf          5      73.600      46        89       16.288      {1 <= 54, 3 <= 81, 1 <= 90}
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Clustering Failure Statistics:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   --------------------------------
[09/09 09:36:54     62s]   Net Type    Clusters    Clusters
[09/09 09:36:54     62s]               Tried       Failed
[09/09 09:36:54     62s]   --------------------------------
[09/09 09:36:54     62s]   Leaf           4           0
[09/09 09:36:54     62s]   --------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Clustering Partition Statistics:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Net Type    Case B      Case C      Partition    Mean       Min     Max     Std. Dev.
[09/09 09:36:54     62s]               Fraction    Fraction    Count        Size       Size    Size    Size
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Leaf         0.000       1.000          1        322.000    322     322       0.000
[09/09 09:36:54     62s]   -------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Longest 5 runtime clustering solutions:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   ------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree    Driver
[09/09 09:36:54     62s]   ------------------------------------------------------------------------------
[09/09 09:36:54     62s]   103427.258     322         0                  0          CLK           CLK
[09/09 09:36:54     62s]    11277.253      46         0                  0          SPI_CLK       SPI_CLK
[09/09 09:36:54     62s]   ------------------------------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Longest 10 runtime per clock tree:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   ---------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   Wall Time     Mean          Min           Max           Std. Dev    Count    Clock Tree
[09/09 09:36:54     62s]   ---------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   103427.258    103427.258    103427.258    103427.258     0.000         2     CLK
[09/09 09:36:54     62s]    11277.253     11277.253     11277.253     11277.253     0.000         2     SPI_CLK
[09/09 09:36:54     62s]   ---------------------------------------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Bottom-up runtime statistics:
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   ----------------------------------------------------------
[09/09 09:36:54     62s]   Mean         Min          Max           Std. Dev     Count
[09/09 09:36:54     62s]   ----------------------------------------------------------
[09/09 09:36:54     62s]   57352.256    11277.253    103427.258    65159.893       2
[09/09 09:36:54     62s]   ----------------------------------------------------------
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   
[09/09 09:36:54     62s]   Looking for fanout violations...
[09/09 09:36:54     62s]   Looking for fanout violations done.
[09/09 09:36:54     62s]   CongRepair After Initial Clustering...
[09/09 09:36:54     62s]   Reset timing graph...
[09/09 09:36:54     62s] Ignoring AAE DB Resetting ...
[09/09 09:36:54     62s]   Reset timing graph done.
[09/09 09:36:54     62s]   Leaving CCOpt scope - Early Global Route...
[09/09 09:36:54     62s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2185.5M, EPOCH TIME: 1725889014.717385
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] All LLGs are deleted
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2185.5M, EPOCH TIME: 1725889014.719026
[09/09 09:36:54     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2185.5M, EPOCH TIME: 1725889014.719119
[09/09 09:36:54     62s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2147.5M, EPOCH TIME: 1725889014.719611
[09/09 09:36:54     62s]   Clock implementation routing...
[09/09 09:36:54     62s] Net route status summary:
[09/09 09:36:54     62s]   Clock:         6 (unrouted=6, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:54     62s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:54     62s]     Routing using eGR only...
[09/09 09:36:54     62s]       Early Global Route - eGR only step...
[09/09 09:36:54     62s] (ccopt eGR): There are 6 nets to be routed. 0 nets have skip routing designation.
[09/09 09:36:54     62s] (ccopt eGR): There are 6 nets for routing of which 6 have one or more fixed wires.
[09/09 09:36:54     62s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:54     62s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:54     62s] (ccopt eGR): Start to route 6 all nets
[09/09 09:36:54     62s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      ============================ Layers =============================
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:54     62s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:54     62s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:54     62s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:54     62s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:54     62s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:54     62s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:54     62s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:54     62s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:54     62s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:54     62s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:54     62s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:54     62s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:54     62s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:54     62s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:54     62s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:54     62s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:54     62s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:54     62s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:54     62s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:54     62s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:54     62s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:54     62s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:54     62s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:54     62s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:54     62s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:54     62s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:54     62s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:54     62s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:54     62s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:54     62s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:54     62s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:54     62s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:54     62s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:54     62s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:54     62s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:54     62s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:54     62s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:54     62s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:54     62s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:54     62s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:54     62s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:54     62s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:54     62s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      Started Import and model ( Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] (I)      == Non-default Options ==
[09/09 09:36:54     62s] (I)      Clean congestion better                            : true
[09/09 09:36:54     62s] (I)      Estimate vias on DPT layer                         : true
[09/09 09:36:54     62s] (I)      Clean congestion layer assignment rounds           : 3
[09/09 09:36:54     62s] (I)      Layer constraints as soft constraints              : true
[09/09 09:36:54     62s] (I)      Soft top layer                                     : true
[09/09 09:36:54     62s] (I)      Skip prospective layer relax nets                  : true
[09/09 09:36:54     62s] (I)      Better NDR handling                                : true
[09/09 09:36:54     62s] (I)      Improved NDR modeling in LA                        : true
[09/09 09:36:54     62s] (I)      Routing cost fix for NDR handling                  : true
[09/09 09:36:54     62s] (I)      Block tracks for preroutes                         : true
[09/09 09:36:54     62s] (I)      Assign IRoute by net group key                     : true
[09/09 09:36:54     62s] (I)      Block unroutable channels                          : true
[09/09 09:36:54     62s] (I)      Block unroutable channels 3D                       : true
[09/09 09:36:54     62s] (I)      Bound layer relaxed segment wl                     : true
[09/09 09:36:54     62s] (I)      Blocked pin reach length threshold                 : 2
[09/09 09:36:54     62s] (I)      Check blockage within NDR space in TA              : true
[09/09 09:36:54     62s] (I)      Skip must join for term with via pillar            : true
[09/09 09:36:54     62s] (I)      Model find APA for IO pin                          : true
[09/09 09:36:54     62s] (I)      On pin location for off pin term                   : true
[09/09 09:36:54     62s] (I)      Handle EOL spacing                                 : true
[09/09 09:36:54     62s] (I)      Merge PG vias by gap                               : true
[09/09 09:36:54     62s] (I)      Maximum routing layer                              : 6
[09/09 09:36:54     62s] (I)      Route selected nets only                           : true
[09/09 09:36:54     62s] (I)      Refine MST                                         : true
[09/09 09:36:54     62s] (I)      Honor PRL                                          : true
[09/09 09:36:54     62s] (I)      Strong congestion aware                            : true
[09/09 09:36:54     62s] (I)      Improved initial location for IRoutes              : true
[09/09 09:36:54     62s] (I)      Multi panel TA                                     : true
[09/09 09:36:54     62s] (I)      Penalize wire overlap                              : true
[09/09 09:36:54     62s] (I)      Expand small instance blockage                     : true
[09/09 09:36:54     62s] (I)      Reduce via in TA                                   : true
[09/09 09:36:54     62s] (I)      SS-aware routing                                   : true
[09/09 09:36:54     62s] (I)      Improve tree edge sharing                          : true
[09/09 09:36:54     62s] (I)      Improve 2D via estimation                          : true
[09/09 09:36:54     62s] (I)      Refine Steiner tree                                : true
[09/09 09:36:54     62s] (I)      Build spine tree                                   : true
[09/09 09:36:54     62s] (I)      Model pass through capacity                        : true
[09/09 09:36:54     62s] (I)      Extend blockages by a half GCell                   : true
[09/09 09:36:54     62s] (I)      Consider pin shapes                                : true
[09/09 09:36:54     62s] (I)      Consider pin shapes for all nodes                  : true
[09/09 09:36:54     62s] (I)      Consider NR APA                                    : true
[09/09 09:36:54     62s] (I)      Consider IO pin shape                              : true
[09/09 09:36:54     62s] (I)      Fix pin connection bug                             : true
[09/09 09:36:54     62s] (I)      Consider layer RC for local wires                  : true
[09/09 09:36:54     62s] (I)      Route to clock mesh pin                            : true
[09/09 09:36:54     62s] (I)      LA-aware pin escape length                         : 2
[09/09 09:36:54     62s] (I)      Connect multiple ports                             : true
[09/09 09:36:54     62s] (I)      Split for must join                                : true
[09/09 09:36:54     62s] (I)      Number of threads                                  : 1
[09/09 09:36:54     62s] (I)      Routing effort level                               : 10000
[09/09 09:36:54     62s] (I)      Prefer layer length threshold                      : 8
[09/09 09:36:54     62s] (I)      Overflow penalty cost                              : 10
[09/09 09:36:54     62s] (I)      A-star cost                                        : 0.300000
[09/09 09:36:54     62s] (I)      Misalignment cost                                  : 10.000000
[09/09 09:36:54     62s] (I)      Threshold for short IRoute                         : 6
[09/09 09:36:54     62s] (I)      Via cost during post routing                       : 1.000000
[09/09 09:36:54     62s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/09 09:36:54     62s] (I)      Source-to-sink ratio                               : 0.300000
[09/09 09:36:54     62s] (I)      Scenic ratio bound                                 : 3.000000
[09/09 09:36:54     62s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/09 09:36:54     62s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/09 09:36:54     62s] (I)      PG-aware similar topology routing                  : true
[09/09 09:36:54     62s] (I)      Maze routing via cost fix                          : true
[09/09 09:36:54     62s] (I)      Apply PRL on PG terms                              : true
[09/09 09:36:54     62s] (I)      Apply PRL on obs objects                           : true
[09/09 09:36:54     62s] (I)      Handle range-type spacing rules                    : true
[09/09 09:36:54     62s] (I)      PG gap threshold multiplier                        : 10.000000
[09/09 09:36:54     62s] (I)      Parallel spacing query fix                         : true
[09/09 09:36:54     62s] (I)      Force source to root IR                            : true
[09/09 09:36:54     62s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/09 09:36:54     62s] (I)      Do not relax to DPT layer                          : true
[09/09 09:36:54     62s] (I)      No DPT in post routing                             : true
[09/09 09:36:54     62s] (I)      Modeling PG via merging fix                        : true
[09/09 09:36:54     62s] (I)      Shield aware TA                                    : true
[09/09 09:36:54     62s] (I)      Strong shield aware TA                             : true
[09/09 09:36:54     62s] (I)      Overflow calculation fix in LA                     : true
[09/09 09:36:54     62s] (I)      Post routing fix                                   : true
[09/09 09:36:54     62s] (I)      Strong post routing                                : true
[09/09 09:36:54     62s] (I)      NDR via pillar fix                                 : true
[09/09 09:36:54     62s] (I)      Violation on path threshold                        : 1
[09/09 09:36:54     62s] (I)      Pass through capacity modeling                     : true
[09/09 09:36:54     62s] (I)      Select the non-relaxed segments in post routing stage : true
[09/09 09:36:54     62s] (I)      Select term pin box for io pin                     : true
[09/09 09:36:54     62s] (I)      Penalize NDR sharing                               : true
[09/09 09:36:54     62s] (I)      Enable special modeling                            : false
[09/09 09:36:54     62s] (I)      Keep fixed segments                                : true
[09/09 09:36:54     62s] (I)      Reorder net groups by key                          : true
[09/09 09:36:54     62s] (I)      Increase net scenic ratio                          : true
[09/09 09:36:54     62s] (I)      Method to set GCell size                           : row
[09/09 09:36:54     62s] (I)      Connect multiple ports and must join fix           : true
[09/09 09:36:54     62s] (I)      Avoid high resistance layers                       : true
[09/09 09:36:54     62s] (I)      Model find APA for IO pin fix                      : true
[09/09 09:36:54     62s] (I)      Avoid connecting non-metal layers                  : true
[09/09 09:36:54     62s] (I)      Use track pitch for NDR                            : true
[09/09 09:36:54     62s] (I)      Enable layer relax to lower layer                  : true
[09/09 09:36:54     62s] (I)      Enable layer relax to upper layer                  : true
[09/09 09:36:54     62s] (I)      Top layer relaxation fix                           : true
[09/09 09:36:54     62s] (I)      Handle non-default track width                     : false
[09/09 09:36:54     62s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:36:54     62s] (I)      Use row-based GCell size
[09/09 09:36:54     62s] (I)      Use row-based GCell align
[09/09 09:36:54     62s] (I)      layer 0 area = 202000
[09/09 09:36:54     62s] (I)      layer 1 area = 202000
[09/09 09:36:54     62s] (I)      layer 2 area = 202000
[09/09 09:36:54     62s] (I)      layer 3 area = 202000
[09/09 09:36:54     62s] (I)      layer 4 area = 562000
[09/09 09:36:54     62s] (I)      layer 5 area = 10000000
[09/09 09:36:54     62s] (I)      GCell unit size   : 4480
[09/09 09:36:54     62s] (I)      GCell multiplier  : 1
[09/09 09:36:54     62s] (I)      GCell row height  : 4480
[09/09 09:36:54     62s] (I)      Actual row height : 4480
[09/09 09:36:54     62s] (I)      GCell align ref   : 20160 20160
[09/09 09:36:54     62s] [NR-eGR] Track table information for default rule: 
[09/09 09:36:54     62s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] METTP has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:36:54     62s] (I)      ================= Default via ==================
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:36:54     62s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:36:54     62s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:36:54     62s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:36:54     62s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] [NR-eGR] Read 10 PG shapes
[09/09 09:36:54     62s] [NR-eGR] Read 0 clock shapes
[09/09 09:36:54     62s] [NR-eGR] Read 0 other shapes
[09/09 09:36:54     62s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:36:54     62s] [NR-eGR] #Instance Blockages : 0
[09/09 09:36:54     62s] [NR-eGR] #PG Blockages       : 10
[09/09 09:36:54     62s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:36:54     62s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:36:54     62s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:36:54     62s] [NR-eGR] #Other Blockages    : 0
[09/09 09:36:54     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:36:54     62s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:36:54     62s] [NR-eGR] Read 1246 nets ( ignored 1240 )
[09/09 09:36:54     62s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 09:36:54     62s] (I)      early_global_route_priority property id does not exist.
[09/09 09:36:54     62s] (I)      Read Num Blocks=245  Num Prerouted Wires=0  Num CS=0
[09/09 09:36:54     62s] (I)      Layer 1 (V) : #blockages 245 : #preroutes 0
[09/09 09:36:54     62s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:54     62s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:54     62s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:54     62s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:54     62s] (I)      Moved 2 terms for better access 
[09/09 09:36:54     62s] (I)      Number of ignored nets                =      0
[09/09 09:36:54     62s] (I)      Number of connected nets              =      0
[09/09 09:36:54     62s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of clock nets                  =      6.  Ignored: No
[09/09 09:36:54     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:36:54     62s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:36:54     62s] [NR-eGR] There are 6 clock nets ( 0 with NDR ).
[09/09 09:36:54     62s] (I)      Ndr track 0 does not exist
[09/09 09:36:54     62s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:36:54     62s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:36:54     62s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:36:54     62s] (I)      Site width          :   560  (dbu)
[09/09 09:36:54     62s] (I)      Row height          :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell width         :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell height        :  4480  (dbu)
[09/09 09:36:54     62s] (I)      Grid                :   102    53     6
[09/09 09:36:54     62s] (I)      Layer numbers       :     1     2     3     4     5     6
[09/09 09:36:54     62s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[09/09 09:36:54     62s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[09/09 09:36:54     62s] (I)      Default wire width  :   230   280   280   280   440  3000
[09/09 09:36:54     62s] (I)      Default wire space  :   230   280   280   280   460  2500
[09/09 09:36:54     62s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[09/09 09:36:54     62s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[09/09 09:36:54     62s] (I)      First track coord   :   280   280   280   280  1400  6160
[09/09 09:36:54     62s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[09/09 09:36:54     62s] (I)      Total num of tracks :   424   813   424   813   211    80
[09/09 09:36:54     62s] (I)      Num of masks        :     1     1     1     1     1     1
[09/09 09:36:54     62s] (I)      Num of trim masks   :     0     0     0     0     0     0
[09/09 09:36:54     62s] (I)      --------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] [NR-eGR] ============ Routing rule table ============
[09/09 09:36:54     62s] [NR-eGR] Rule id: 0  Nets: 6
[09/09 09:36:54     62s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:36:54     62s] (I)                    Layer    2    3    4     5     6 
[09/09 09:36:54     62s] (I)                    Pitch  560  560  560  1120  5600 
[09/09 09:36:54     62s] (I)             #Used tracks    1    1    1     1     1 
[09/09 09:36:54     62s] (I)       #Fully used tracks    1    1    1     1     1 
[09/09 09:36:54     62s] [NR-eGR] ========================================
[09/09 09:36:54     62s] [NR-eGR] 
[09/09 09:36:54     62s] (I)      =============== Blocked Tracks ===============
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:36:54     62s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     5 |   21522 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     6 |    4240 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      Reset routing kernel
[09/09 09:36:54     62s] (I)      Started Global Routing ( Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      totalPins=378  totalGlobalPin=378 (100.00%)
[09/09 09:36:54     62s] (I)      total 2D Cap : 80266 = (43248 H, 37018 V)
[09/09 09:36:54     62s] [NR-eGR] Layer group 1: route 6 net(s) in layer range [2, 3]
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1a Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1b Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.282880e+03um
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1c Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1d Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1e Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.282880e+03um
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1f Route ============
[09/09 09:36:54     62s] (I)      Usage: 956 = (457 H, 499 V) = (1.06% H, 1.35% V) = (2.047e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1g Route ============
[09/09 09:36:54     62s] (I)      Usage: 951 = (452 H, 499 V) = (1.05% H, 1.35% V) = (2.025e+03um H, 2.236e+03um V)
[09/09 09:36:54     62s] (I)      #Nets         : 6
[09/09 09:36:54     62s] (I)      #Relaxed nets : 0
[09/09 09:36:54     62s] (I)      Wire length   : 951
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1h Route ============
[09/09 09:36:54     62s] (I)      Usage: 950 = (454 H, 496 V) = (1.05% H, 1.34% V) = (2.034e+03um H, 2.222e+03um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:36:54     62s] [NR-eGR]                        OverCon            
[09/09 09:36:54     62s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:36:54     62s] [NR-eGR]        Layer             (1-0)    OverCon
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------------------
[09/09 09:36:54     62s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------------------
[09/09 09:36:54     62s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR] 
[09/09 09:36:54     62s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      total 2D Cap : 149158 = (64770 H, 84388 V)
[09/09 09:36:54     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:36:54     62s] (I)      ============= Track Assignment ============
[09/09 09:36:54     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:36:54     62s] (I)      Run Multi-thread track assignment
[09/09 09:36:54     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] (I)      Started Export ( Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:36:54     62s] [NR-eGR] -----------------------------------
[09/09 09:36:54     62s] [NR-eGR]  MET1    (1H)             0   4753 
[09/09 09:36:54     62s] [NR-eGR]  MET2    (2V)         23422   6523 
[09/09 09:36:54     62s] [NR-eGR]  MET3    (3H)         27265    279 
[09/09 09:36:54     62s] [NR-eGR]  MET4    (4V)          1967      0 
[09/09 09:36:54     62s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:36:54     62s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:36:54     62s] [NR-eGR] -----------------------------------
[09/09 09:36:54     62s] [NR-eGR]          Total        52654  11555 
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total half perimeter of net bounding box: 42344um
[09/09 09:36:54     62s] [NR-eGR] Total length: 52654um, number of vias: 11555
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total eGR-routed clock nets wire length: 4361um, number of vias: 822
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Report for selected net(s) only.
[09/09 09:36:54     62s] [NR-eGR]                 Length (um)  Vias 
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------
[09/09 09:36:54     62s] [NR-eGR]  MET1    (1H)             0   376 
[09/09 09:36:54     62s] [NR-eGR]  MET2    (2V)          2263   446 
[09/09 09:36:54     62s] [NR-eGR]  MET3    (3H)          2097     0 
[09/09 09:36:54     62s] [NR-eGR]  MET4    (4V)             0     0 
[09/09 09:36:54     62s] [NR-eGR]  METTP   (5H)             0     0 
[09/09 09:36:54     62s] [NR-eGR]  METTPL  (6V)             0     0 
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------
[09/09 09:36:54     62s] [NR-eGR]          Total         4361   822 
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total half perimeter of net bounding box: 1878um
[09/09 09:36:54     62s] [NR-eGR] Total length: 4361um, number of vias: 822
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total routed clock nets wire length: 4361um, number of vias: 822
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2147.47 MB )
[09/09 09:36:54     62s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      ====================================== Runtime Summary ======================================
[09/09 09:36:54     62s] (I)       Step                                          %       Start      Finish      Real       CPU 
[09/09 09:36:54     62s] (I)      ---------------------------------------------------------------------------------------------
[09/09 09:36:54     62s] (I)       Early Global Route kernel               100.00%  385.24 sec  385.28 sec  0.04 sec  0.04 sec 
[09/09 09:36:54     62s] (I)       +-Import and model                       23.62%  385.25 sec  385.26 sec  0.01 sec  0.02 sec 
[09/09 09:36:54     62s] (I)       | +-Create place DB                       5.63%  385.25 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Import place data                   5.38%  385.25 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read instances and placement      1.59%  385.25 sec  385.25 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read nets                         3.25%  385.25 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Create route DB                      13.17%  385.26 sec  385.26 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       | | +-Import route data (1T)             11.02%  385.26 sec  385.26 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.56%  385.26 sec  385.26 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read routing blockages          0.01%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read instance blockages         0.38%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read PG blockages               0.18%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read clock blockages            0.04%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read other blockages            0.04%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read halo blockages             0.02%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Read boundary cut boxes         0.01%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read blackboxes                   0.03%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read prerouted                    0.73%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read unlegalized nets             0.11%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Read nets                         0.11%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Set up via pillars                0.01%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Initialize 3D grid graph          0.21%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Model blockage capacity           2.56%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Initialize 3D capacity          1.97%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Move terms for access (1T)        0.22%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Read aux data                         0.01%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Others data preparation               0.07%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Create route kernel                   3.24%  385.26 sec  385.26 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       +-Global Routing                         18.08%  385.26 sec  385.27 sec  0.01 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Initialization                        0.12%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Net group 1                          16.03%  385.26 sec  385.27 sec  0.01 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Generate topology                   3.25%  385.26 sec  385.26 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1a                            1.41%  385.26 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Pattern routing (1T)              0.90%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1b                            0.26%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1c                            0.04%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1d                            0.03%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1e                            0.62%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Route legalization                0.28%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | | +-Legalize Blockage Violations    0.04%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1f                            0.04%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1g                            2.71%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Post Routing                      2.40%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Phase 1h                            1.72%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | | +-Post Routing                      1.37%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Layer assignment (1T)               1.73%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       +-Export 3D cong map                      1.36%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Export 2D cong map                    0.24%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       +-Extract Global 3D Wires                 0.03%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       +-Track Assignment (1T)                   6.19%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Initialization                        0.06%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Track Assignment Kernel               4.79%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Free Memory                           0.01%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       +-Export                                 11.70%  385.27 sec  385.28 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       | +-Export DB wires                       1.02%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Export all nets                     0.45%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | | +-Set wire vias                       0.07%  385.27 sec  385.27 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Report wirelength                     6.29%  385.27 sec  385.28 sec  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)       | +-Update net boxes                      3.33%  385.28 sec  385.28 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       | +-Update timing                         0.01%  385.28 sec  385.28 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)       +-Postprocess design                      0.61%  385.28 sec  385.28 sec  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)      ==================== Summary by functions =====================
[09/09 09:36:54     62s] (I)       Lv  Step                                %      Real       CPU 
[09/09 09:36:54     62s] (I)      ---------------------------------------------------------------
[09/09 09:36:54     62s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[09/09 09:36:54     62s] (I)        1  Import and model               23.62%  0.01 sec  0.02 sec 
[09/09 09:36:54     62s] (I)        1  Global Routing                 18.08%  0.01 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        1  Export                         11.70%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        1  Track Assignment (1T)           6.19%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        1  Export 3D cong map              1.36%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        1  Postprocess design              0.61%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        1  Extract Global 3D Wires         0.03%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Net group 1                    16.03%  0.01 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Create route DB                13.17%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        2  Report wirelength               6.29%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        2  Create place DB                 5.63%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Track Assignment Kernel         4.79%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Update net boxes                3.33%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Create route kernel             3.24%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        2  Export DB wires                 1.02%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Export 2D cong map              0.24%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Initialization                  0.18%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Import route data (1T)         11.02%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        3  Import place data               5.38%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Generate topology               3.25%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1g                        2.71%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Layer assignment (1T)           1.73%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1h                        1.72%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1a                        1.41%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1e                        0.62%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Export all nets                 0.45%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1b                        0.26%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Set wire vias                   0.07%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1c                        0.04%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1f                        0.04%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Post Routing                    3.76%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Read nets                       3.36%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Model blockage capacity         2.56%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Read blockages ( Layer 2-6 )    2.56%  0.00 sec  0.01 sec 
[09/09 09:36:54     62s] (I)        4  Read instances and placement    1.59%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Pattern routing (1T)            0.90%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Read prerouted                  0.73%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Route legalization              0.28%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Move terms for access (1T)      0.22%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Initialize 3D grid graph        0.21%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Read unlegalized nets           0.11%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Initialize 3D capacity          1.97%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read instance blockages         0.38%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read PG blockages               0.18%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Legalize Blockage Violations    0.04%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[09/09 09:36:54     62s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:54     62s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:54     62s]       Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]     Routing using eGR only done.
[09/09 09:36:54     62s] Net route status summary:
[09/09 09:36:54     62s]   Clock:         6 (unrouted=0, trialRouted=0, noStatus=0, routed=6, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:54     62s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] CCOPT: Done with clock implementation routing.
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]   Clock implementation routing done.
[09/09 09:36:54     62s]   Fixed 6 wires.
[09/09 09:36:54     62s]   CCOpt: Starting congestion repair using flow wrapper...
[09/09 09:36:54     62s]     Congestion Repair...
[09/09 09:36:54     62s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:01:02.8/0:24:51.4 (0.0), mem = 2145.5M
[09/09 09:36:54     62s] Info: Disable timing driven in postCTS congRepair.
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Starting congRepair ...
[09/09 09:36:54     62s] User Input Parameters:
[09/09 09:36:54     62s] - Congestion Driven    : On
[09/09 09:36:54     62s] - Timing Driven        : Off
[09/09 09:36:54     62s] - Area-Violation Based : On
[09/09 09:36:54     62s] - Start Rollback Level : -5
[09/09 09:36:54     62s] - Legalized            : On
[09/09 09:36:54     62s] - Window Based         : Off
[09/09 09:36:54     62s] - eDen incr mode       : Off
[09/09 09:36:54     62s] - Small incr mode      : Off
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2145.5M, EPOCH TIME: 1725889014.794628
[09/09 09:36:54     62s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.000, REAL:0.001, MEM:2145.5M, EPOCH TIME: 1725889014.795905
[09/09 09:36:54     62s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2145.5M, EPOCH TIME: 1725889014.796065
[09/09 09:36:54     62s] Starting Early Global Route congestion estimation: mem = 2145.5M
[09/09 09:36:54     62s] (I)      ============================ Layers =============================
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:54     62s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:54     62s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:54     62s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:54     62s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:54     62s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:54     62s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:54     62s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:54     62s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:54     62s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:54     62s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:54     62s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:54     62s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:54     62s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:54     62s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:54     62s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:54     62s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:54     62s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:54     62s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:54     62s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:54     62s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:54     62s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:54     62s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:54     62s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:54     62s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:54     62s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:54     62s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:54     62s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:54     62s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:54     62s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:54     62s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:54     62s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:54     62s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:54     62s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:54     62s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:54     62s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:54     62s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:54     62s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:54     62s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:54     62s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:54     62s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:54     62s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:54     62s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:54     62s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:54     62s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:54     62s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:54     62s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:54     62s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:54     62s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:54     62s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:54     62s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:54     62s] (I)      Started Import and model ( Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:54     62s] (I)      == Non-default Options ==
[09/09 09:36:54     62s] (I)      Maximum routing layer                              : 4
[09/09 09:36:54     62s] (I)      Number of threads                                  : 1
[09/09 09:36:54     62s] (I)      Use non-blocking free Dbs wires                    : false
[09/09 09:36:54     62s] (I)      Method to set GCell size                           : row
[09/09 09:36:54     62s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:36:54     62s] (I)      Use row-based GCell size
[09/09 09:36:54     62s] (I)      Use row-based GCell align
[09/09 09:36:54     62s] (I)      layer 0 area = 202000
[09/09 09:36:54     62s] (I)      layer 1 area = 202000
[09/09 09:36:54     62s] (I)      layer 2 area = 202000
[09/09 09:36:54     62s] (I)      layer 3 area = 202000
[09/09 09:36:54     62s] (I)      GCell unit size   : 4480
[09/09 09:36:54     62s] (I)      GCell multiplier  : 1
[09/09 09:36:54     62s] (I)      GCell row height  : 4480
[09/09 09:36:54     62s] (I)      Actual row height : 4480
[09/09 09:36:54     62s] (I)      GCell align ref   : 20160 20160
[09/09 09:36:54     62s] [NR-eGR] Track table information for default rule: 
[09/09 09:36:54     62s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] METTP has single uniform track structure
[09/09 09:36:54     62s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:36:54     62s] (I)      ================= Default via ==================
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:36:54     62s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:36:54     62s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:36:54     62s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:36:54     62s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:36:54     62s] (I)      +---+--------------------+---------------------+
[09/09 09:36:54     62s] [NR-eGR] Read 255 PG shapes
[09/09 09:36:54     62s] [NR-eGR] Read 0 clock shapes
[09/09 09:36:54     62s] [NR-eGR] Read 0 other shapes
[09/09 09:36:54     62s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:36:54     62s] [NR-eGR] #Instance Blockages : 0
[09/09 09:36:54     62s] [NR-eGR] #PG Blockages       : 255
[09/09 09:36:54     62s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:36:54     62s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:36:54     62s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:36:54     62s] [NR-eGR] #Other Blockages    : 0
[09/09 09:36:54     62s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:36:54     62s] [NR-eGR] Num Prerouted Nets = 6  Num Prerouted Wires = 653
[09/09 09:36:54     62s] [NR-eGR] Read 1246 nets ( ignored 6 )
[09/09 09:36:54     62s] (I)      early_global_route_priority property id does not exist.
[09/09 09:36:54     62s] (I)      Read Num Blocks=255  Num Prerouted Wires=653  Num CS=0
[09/09 09:36:54     62s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 491
[09/09 09:36:54     62s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 162
[09/09 09:36:54     62s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:54     62s] (I)      Number of ignored nets                =      6
[09/09 09:36:54     62s] (I)      Number of connected nets              =      0
[09/09 09:36:54     62s] (I)      Number of fixed nets                  =      6.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of clock nets                  =      6.  Ignored: No
[09/09 09:36:54     62s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:36:54     62s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:36:54     62s] (I)      Ndr track 0 does not exist
[09/09 09:36:54     62s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:36:54     62s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:36:54     62s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:36:54     62s] (I)      Site width          :   560  (dbu)
[09/09 09:36:54     62s] (I)      Row height          :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell width         :  4480  (dbu)
[09/09 09:36:54     62s] (I)      GCell height        :  4480  (dbu)
[09/09 09:36:54     62s] (I)      Grid                :   102    53     4
[09/09 09:36:54     62s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:36:54     62s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:36:54     62s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:36:54     62s] (I)      Default wire width  :   230   280   280   280
[09/09 09:36:54     62s] (I)      Default wire space  :   230   280   280   280
[09/09 09:36:54     62s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:36:54     62s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:36:54     62s] (I)      First track coord   :   280   280   280   280
[09/09 09:36:54     62s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:36:54     62s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:36:54     62s] (I)      Num of masks        :     1     1     1     1
[09/09 09:36:54     62s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:36:54     62s] (I)      --------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] [NR-eGR] ============ Routing rule table ============
[09/09 09:36:54     62s] [NR-eGR] Rule id: 0  Nets: 1240
[09/09 09:36:54     62s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:36:54     62s] (I)                    Layer    2    3    4 
[09/09 09:36:54     62s] (I)                    Pitch  560  560  560 
[09/09 09:36:54     62s] (I)             #Used tracks    1    1    1 
[09/09 09:36:54     62s] (I)       #Fully used tracks    1    1    1 
[09/09 09:36:54     62s] [NR-eGR] ========================================
[09/09 09:36:54     62s] [NR-eGR] 
[09/09 09:36:54     62s] (I)      =============== Blocked Tracks ===============
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:36:54     62s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:36:54     62s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:54     62s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      Reset routing kernel
[09/09 09:36:54     62s] (I)      Started Global Routing ( Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      totalPins=4455  totalGlobalPin=4338 (97.37%)
[09/09 09:36:54     62s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:36:54     62s] [NR-eGR] Layer group 1: route 1240 net(s) in layer range [2, 4]
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1a Route ============
[09/09 09:36:54     62s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:36:54     62s] (I)      Usage: 10282 = (5515 H, 4767 V) = (12.75% H, 5.95% V) = (2.471e+04um H, 2.136e+04um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1b Route ============
[09/09 09:36:54     62s] (I)      Usage: 10282 = (5515 H, 4767 V) = (12.75% H, 5.95% V) = (2.471e+04um H, 2.136e+04um V)
[09/09 09:36:54     62s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.606336e+04um
[09/09 09:36:54     62s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:36:54     62s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1c Route ============
[09/09 09:36:54     62s] (I)      Usage: 10282 = (5515 H, 4767 V) = (12.75% H, 5.95% V) = (2.471e+04um H, 2.136e+04um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1d Route ============
[09/09 09:36:54     62s] (I)      Usage: 10282 = (5515 H, 4767 V) = (12.75% H, 5.95% V) = (2.471e+04um H, 2.136e+04um V)
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1e Route ============
[09/09 09:36:54     62s] (I)      Usage: 10282 = (5515 H, 4767 V) = (12.75% H, 5.95% V) = (2.471e+04um H, 2.136e+04um V)
[09/09 09:36:54     62s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.606336e+04um
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] (I)      ============  Phase 1l Route ============
[09/09 09:36:54     62s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:36:54     62s] (I)      Layer  2:      36312      6746         2        4768       37664    (11.24%) 
[09/09 09:36:54     62s] (I)      Layer  3:      42824      6026         0           0       42824    ( 0.00%) 
[09/09 09:36:54     62s] (I)      Layer  4:      42276       370         0           0       42432    ( 0.00%) 
[09/09 09:36:54     62s] (I)      Total:        121412     13142         2        4768      122920    ( 3.73%) 
[09/09 09:36:54     62s] (I)      
[09/09 09:36:54     62s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:36:54     62s] [NR-eGR]                        OverCon            
[09/09 09:36:54     62s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:36:54     62s] [NR-eGR]        Layer             (1-2)    OverCon
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------------------
[09/09 09:36:54     62s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:36:54     62s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:54     62s] [NR-eGR] ----------------------------------------------
[09/09 09:36:54     62s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:36:54     62s] [NR-eGR] 
[09/09 09:36:54     62s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:36:54     62s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:36:54     62s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 2145.5M
[09/09 09:36:54     62s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.030, REAL:0.032, MEM:2145.5M, EPOCH TIME: 1725889014.828059
[09/09 09:36:54     62s] OPERPROF: Starting HotSpotCal at level 1, MEM:2145.5M, EPOCH TIME: 1725889014.828099
[09/09 09:36:54     62s] [hotspot] +------------+---------------+---------------+
[09/09 09:36:54     62s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:36:54     62s] [hotspot] +------------+---------------+---------------+
[09/09 09:36:54     62s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:36:54     62s] [hotspot] +------------+---------------+---------------+
[09/09 09:36:54     62s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:36:54     62s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:36:54     62s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2145.5M, EPOCH TIME: 1725889014.828852
[09/09 09:36:54     62s] Skipped repairing congestion.
[09/09 09:36:54     62s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2145.5M, EPOCH TIME: 1725889014.828929
[09/09 09:36:54     62s] Starting Early Global Route wiring: mem = 2145.5M
[09/09 09:36:54     62s] (I)      ============= Track Assignment ============
[09/09 09:36:54     62s] (I)      Started Track Assignment (1T) ( Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:36:54     62s] (I)      Run Multi-thread track assignment
[09/09 09:36:54     62s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] (I)      Started Export ( Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:36:54     62s] [NR-eGR] -----------------------------------
[09/09 09:36:54     62s] [NR-eGR]  MET1    (1H)             0   4753 
[09/09 09:36:54     62s] [NR-eGR]  MET2    (2V)         23632   6498 
[09/09 09:36:54     62s] [NR-eGR]  MET3    (3H)         27353    274 
[09/09 09:36:54     62s] [NR-eGR]  MET4    (4V)          1904      0 
[09/09 09:36:54     62s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:36:54     62s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:36:54     62s] [NR-eGR] -----------------------------------
[09/09 09:36:54     62s] [NR-eGR]          Total        52889  11525 
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total half perimeter of net bounding box: 42344um
[09/09 09:36:54     62s] [NR-eGR] Total length: 52889um, number of vias: 11525
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/09 09:36:54     62s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:54     62s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2145.47 MB )
[09/09 09:36:54     62s] Early Global Route wiring runtime: 0.02 seconds, mem = 2145.5M
[09/09 09:36:54     62s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.010, REAL:0.016, MEM:2145.5M, EPOCH TIME: 1725889014.845349
[09/09 09:36:54     62s] Tdgp not successfully inited but do clear! skip clearing
[09/09 09:36:54     62s] End of congRepair (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:36:54     62s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:02.9/0:24:51.4 (0.0), mem = 2145.5M
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] =============================================================================================
[09/09 09:36:54     62s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.18-s099_1
[09/09 09:36:54     62s] =============================================================================================
[09/09 09:36:54     62s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:36:54     62s] ---------------------------------------------------------------------------------------------
[09/09 09:36:54     62s] [ MISC                   ]          0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:36:54     62s] ---------------------------------------------------------------------------------------------
[09/09 09:36:54     62s]  IncrReplace #1 TOTAL               0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:36:54     62s] ---------------------------------------------------------------------------------------------
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]     Congestion Repair done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]   CCOpt: Starting congestion repair using flow wrapper done.
[09/09 09:36:54     62s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.5M, EPOCH TIME: 1725889014.851664
[09/09 09:36:54     62s] Processing tracks to init pin-track alignment.
[09/09 09:36:54     62s] z: 2, totalTracks: 1
[09/09 09:36:54     62s] z: 4, totalTracks: 1
[09/09 09:36:54     62s] z: 6, totalTracks: 1
[09/09 09:36:54     62s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:54     62s] All LLGs are deleted
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2145.5M, EPOCH TIME: 1725889014.852835
[09/09 09:36:54     62s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2145.5M, EPOCH TIME: 1725889014.852929
[09/09 09:36:54     62s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.5M, EPOCH TIME: 1725889014.853163
[09/09 09:36:54     62s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:54     62s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2145.5M, EPOCH TIME: 1725889014.853343
[09/09 09:36:54     62s] Max number of tech site patterns supported in site array is 256.
[09/09 09:36:54     62s] Core basic site is core_ji3v
[09/09 09:36:54     62s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2145.5M, EPOCH TIME: 1725889014.863308
[09/09 09:36:54     62s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:36:54     62s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:36:54     62s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2145.5M, EPOCH TIME: 1725889014.864011
[09/09 09:36:54     62s] Fast DP-INIT is on for default
[09/09 09:36:54     62s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:36:54     62s] Atter site array init, number of instance map data is 0.
[09/09 09:36:54     62s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:2145.5M, EPOCH TIME: 1725889014.864608
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:54     62s] OPERPROF:     Starting CMU at level 3, MEM:2145.5M, EPOCH TIME: 1725889014.865254
[09/09 09:36:54     62s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2145.5M, EPOCH TIME: 1725889014.865492
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:54     62s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2145.5M, EPOCH TIME: 1725889014.865653
[09/09 09:36:54     62s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.5M, EPOCH TIME: 1725889014.865697
[09/09 09:36:54     62s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.5M, EPOCH TIME: 1725889014.865906
[09/09 09:36:54     62s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.5MB).
[09/09 09:36:54     62s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2145.5M, EPOCH TIME: 1725889014.866090
[09/09 09:36:54     62s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:54     62s]   Leaving CCOpt scope - extractRC...
[09/09 09:36:54     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 09:36:54     62s] Extraction called for design 'aska_dig' of instances=1208 and nets=1273 using extraction engine 'preRoute' .
[09/09 09:36:54     62s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:36:54     62s] RC Extraction called in multi-corner(2) mode.
[09/09 09:36:54     62s] RCMode: PreRoute
[09/09 09:36:54     62s]       RC Corner Indexes            0       1   
[09/09 09:36:54     62s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:36:54     62s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:54     62s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:54     62s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:54     62s] Shrink Factor                : 1.00000
[09/09 09:36:54     62s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:36:54     62s] Using capacitance table file ...
[09/09 09:36:54     62s] 
[09/09 09:36:54     62s] Trim Metal Layers:
[09/09 09:36:54     62s] LayerId::1 widthSet size::4
[09/09 09:36:54     62s] LayerId::2 widthSet size::4
[09/09 09:36:54     62s] LayerId::3 widthSet size::4
[09/09 09:36:54     62s] LayerId::4 widthSet size::4
[09/09 09:36:54     62s] LayerId::5 widthSet size::4
[09/09 09:36:54     62s] LayerId::6 widthSet size::2
[09/09 09:36:54     62s] Updating RC grid for preRoute extraction ...
[09/09 09:36:54     62s] eee: pegSigSF::1.070000
[09/09 09:36:54     62s] Initializing multi-corner capacitance tables ... 
[09/09 09:36:54     62s] Initializing multi-corner resistance tables ...
[09/09 09:36:54     62s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:36:54     62s] eee: l::2 avDens::0.121431 usedTrk::621.729243 availTrk::5120.000000 sigTrk::621.729243
[09/09 09:36:54     62s] eee: l::3 avDens::0.150148 usedTrk::612.604174 availTrk::4080.000000 sigTrk::612.604174
[09/09 09:36:54     62s] eee: l::4 avDens::0.014883 usedTrk::45.244129 availTrk::3040.000000 sigTrk::45.244129
[09/09 09:36:54     62s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:54     62s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:54     62s] {RT max_rc 0 4 4 0}
[09/09 09:36:54     62s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039237 aWlH=0.000000 lMod=0 pMax=0.823900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:36:54     62s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2145.469M)
[09/09 09:36:54     62s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 09:36:54     62s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:36:54     62s] End AAE Lib Interpolated Model. (MEM=2145.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:54     62s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Clock DAG stats after clustering cong repair call:
[09/09 09:36:54     62s]     cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]     misc counts      : r=2, pp=0
[09/09 09:36:54     62s]     cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]     cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]     wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     62s]     wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]   Clock DAG net violations after clustering cong repair call: none
[09/09 09:36:54     62s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[09/09 09:36:54     62s]     Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[09/09 09:36:54     62s]      Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]   Clock DAG hash after clustering cong repair call: 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]   CTS services accumulated run-time stats after clustering cong repair call:
[09/09 09:36:54     62s]     delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]     legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]     steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]   Primary reporting skew groups after clustering cong repair call:
[09/09 09:36:54     62s]     skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.375} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]         min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]         max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     62s]   Skew group summary after clustering cong repair call:
[09/09 09:36:54     62s]     skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.375} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]     skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052, avg=0.037, sd=0.013], skew [0.046 vs 0.285], 100% {0.007, 0.052} (wid=0.052 ws=0.046) (gid=0.000 gs=0.000)
[09/09 09:36:54     62s]   CongRepair After Initial Clustering done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:54     62s]   Stage::Clustering done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 09:36:54     62s]   Stage::DRV Fixing...
[09/09 09:36:54     62s]   Fixing clock tree slew time and max cap violations...
[09/09 09:36:54     62s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:54     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     62s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[09/09 09:36:54     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:54     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     62s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Fixing clock tree slew time and max cap violations - detailed pass...
[09/09 09:36:54     62s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:54     62s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     62s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[09/09 09:36:54     62s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.375} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     62s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375, avg=0.350, sd=0.011], skew [0.052 vs 0.285], 100% {0.322, 0.375} (wid=0.051 ws=0.039) (gid=0.331 gs=0.026)
[09/09 09:36:54     62s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052, avg=0.037, sd=0.013], skew [0.046 vs 0.285], 100% {0.007, 0.052} (wid=0.052 ws=0.046) (gid=0.000 gs=0.000)
[09/09 09:36:54     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     62s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Stage::Insertion Delay Reduction...
[09/09 09:36:54     62s]   Removing unnecessary root buffering...
[09/09 09:36:54     62s]     Clock DAG hash before 'Removing unnecessary root buffering': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Clock DAG stats after 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     62s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[09/09 09:36:54     62s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after 'Removing unnecessary root buffering': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     62s]     Skew group summary after 'Removing unnecessary root buffering':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:54     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     62s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Removing unconstrained drivers...
[09/09 09:36:54     62s]     Clock DAG hash before 'Removing unconstrained drivers': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Clock DAG stats after 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     62s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     62s]       misc counts      : r=2, pp=0
[09/09 09:36:54     62s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     62s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     62s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     62s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     62s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     62s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     62s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[09/09 09:36:54     62s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     62s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[09/09 09:36:54     62s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     62s]     Clock DAG hash after 'Removing unconstrained drivers': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     62s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     62s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     62s]     Skew group summary after 'Removing unconstrained drivers':
[09/09 09:36:54     62s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     62s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:54     62s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     62s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     62s]   Reducing insertion delay 1...
[09/09 09:36:54     62s]     Clock DAG hash before 'Reducing insertion delay 1': 3245543583144390566 6754608227991769715
[09/09 09:36:54     62s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[09/09 09:36:54     62s]       delay calculator: calls=6447, total_wall_time=0.211s, mean_wall_time=0.033ms
[09/09 09:36:54     62s]       legalizer: calls=38, total_wall_time=0.000s, mean_wall_time=0.012ms
[09/09 09:36:54     62s]       steiner router: calls=6447, total_wall_time=0.039s, mean_wall_time=0.006ms
[09/09 09:36:54     63s]     Clock DAG stats after 'Reducing insertion delay 1':
[09/09 09:36:54     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     63s]       misc counts      : r=2, pp=0
[09/09 09:36:54     63s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     63s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     63s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     63s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     63s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[09/09 09:36:54     63s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[09/09 09:36:54     63s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     63s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     63s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[09/09 09:36:54     63s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     63s]     Clock DAG hash after 'Reducing insertion delay 1': 3245543583144390566 6754608227991769715
[09/09 09:36:54     63s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[09/09 09:36:54     63s]       delay calculator: calls=6517, total_wall_time=0.216s, mean_wall_time=0.033ms
[09/09 09:36:54     63s]       legalizer: calls=54, total_wall_time=0.002s, mean_wall_time=0.043ms
[09/09 09:36:54     63s]       steiner router: calls=6481, total_wall_time=0.040s, mean_wall_time=0.006ms
[09/09 09:36:54     63s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[09/09 09:36:54     63s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     63s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     63s]     Skew group summary after 'Reducing insertion delay 1':
[09/09 09:36:54     63s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:54     63s]     Legalizer API calls during this step: 16 succeeded with high effort: 16 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     63s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     63s]   Removing longest path buffering...
[09/09 09:36:54     63s]     Clock DAG hash before 'Removing longest path buffering': 3245543583144390566 6754608227991769715
[09/09 09:36:54     63s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[09/09 09:36:54     63s]       delay calculator: calls=6517, total_wall_time=0.216s, mean_wall_time=0.033ms
[09/09 09:36:54     63s]       legalizer: calls=54, total_wall_time=0.002s, mean_wall_time=0.043ms
[09/09 09:36:54     63s]       steiner router: calls=6481, total_wall_time=0.040s, mean_wall_time=0.006ms
[09/09 09:36:54     63s]     Clock DAG stats after 'Removing longest path buffering':
[09/09 09:36:54     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:54     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:54     63s]       misc counts      : r=2, pp=0
[09/09 09:36:54     63s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:54     63s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:54     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:54     63s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.687pF, total=0.745pF
[09/09 09:36:54     63s]       wire lengths     : top=0.000um, trunk=343.560um, leaf=3944.015um, total=4287.575um
[09/09 09:36:54     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:54     63s]     Clock DAG net violations after 'Removing longest path buffering': none
[09/09 09:36:54     63s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[09/09 09:36:54     63s]       Trunk : target=0.617ns count=1 avg=0.148ns sd=0.000ns min=0.148ns max=0.148ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     63s]       Leaf  : target=0.617ns count=5 avg=0.263ns sd=0.026ns min=0.223ns max=0.296ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:54     63s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[09/09 09:36:54     63s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:54     63s]     Clock DAG hash after 'Removing longest path buffering': 3245543583144390566 6754608227991769715
[09/09 09:36:54     63s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[09/09 09:36:54     63s]       delay calculator: calls=6517, total_wall_time=0.216s, mean_wall_time=0.033ms
[09/09 09:36:54     63s]       legalizer: calls=54, total_wall_time=0.002s, mean_wall_time=0.043ms
[09/09 09:36:54     63s]       steiner router: calls=6481, total_wall_time=0.040s, mean_wall_time=0.006ms
[09/09 09:36:54     63s]     Primary reporting skew groups after 'Removing longest path buffering':
[09/09 09:36:54     63s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:54     63s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:36:54     63s]     Skew group summary after 'Removing longest path buffering':
[09/09 09:36:54     63s]       skew_group CLK/functional_mode: insertion delay [min=0.322, max=0.375], skew [0.052 vs 0.285]
[09/09 09:36:54     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:54     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:54     63s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:54     63s]   Reducing insertion delay 2...
[09/09 09:36:54     63s]     Clock DAG hash before 'Reducing insertion delay 2': 3245543583144390566 6754608227991769715
[09/09 09:36:54     63s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[09/09 09:36:54     63s]       delay calculator: calls=6517, total_wall_time=0.216s, mean_wall_time=0.033ms
[09/09 09:36:54     63s]       legalizer: calls=54, total_wall_time=0.002s, mean_wall_time=0.043ms
[09/09 09:36:54     63s]       steiner router: calls=6481, total_wall_time=0.040s, mean_wall_time=0.006ms
[09/09 09:36:55     63s]     Path optimization required 80 stage delay updates 
[09/09 09:36:55     63s]     Clock DAG stats after 'Reducing insertion delay 2':
[09/09 09:36:55     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.684pF, total=0.745pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=349.720um, leaf=3920.720um, total=4270.440um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=1 avg=0.149ns sd=0.000ns min=0.149ns max=0.149ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.260ns sd=0.023ns min=0.223ns max=0.285ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:55     63s]     Clock DAG hash after 'Reducing insertion delay 2': 13468259257756272998 15059778269647141939
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[09/09 09:36:55     63s]       delay calculator: calls=6681, total_wall_time=0.230s, mean_wall_time=0.034ms
[09/09 09:36:55     63s]       legalizer: calls=94, total_wall_time=0.003s, mean_wall_time=0.033ms
[09/09 09:36:55     63s]       steiner router: calls=6561, total_wall_time=0.051s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.321, max=0.367, avg=0.349, sd=0.011], skew [0.047 vs 0.285], 100% {0.321, 0.367} (wid=0.049 ws=0.038) (gid=0.341 gs=0.036)
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: npg1_freq_count_reg[5]/C
[09/09 09:36:55     63s]     Skew group summary after 'Reducing insertion delay 2':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.321, max=0.367, avg=0.349, sd=0.011], skew [0.047 vs 0.285], 100% {0.321, 0.367} (wid=0.049 ws=0.038) (gid=0.341 gs=0.036)
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052, avg=0.037, sd=0.013], skew [0.046 vs 0.285], 100% {0.007, 0.052} (wid=0.052 ws=0.046) (gid=0.000 gs=0.000)
[09/09 09:36:55     63s]     Legalizer API calls during this step: 40 succeeded with high effort: 40 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:55     63s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:55     63s]   CCOpt::Phase::Construction done. (took cpu=0:00:00.6 real=0:00:00.6)
[09/09 09:36:55     63s]   CCOpt::Phase::Implementation...
[09/09 09:36:55     63s]   Stage::Reducing Power...
[09/09 09:36:55     63s]   Improving clock tree routing...
[09/09 09:36:55     63s]     Clock DAG hash before 'Improving clock tree routing': 13468259257756272998 15059778269647141939
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[09/09 09:36:55     63s]       delay calculator: calls=6681, total_wall_time=0.230s, mean_wall_time=0.034ms
[09/09 09:36:55     63s]       legalizer: calls=94, total_wall_time=0.003s, mean_wall_time=0.033ms
[09/09 09:36:55     63s]       steiner router: calls=6561, total_wall_time=0.051s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Iteration 1...
[09/09 09:36:55     63s]     Iteration 1 done.
[09/09 09:36:55     63s]     Clock DAG stats after 'Improving clock tree routing':
[09/09 09:36:55     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=291.021um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=291.021um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.147pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.147pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.061pF, leaf=0.684pF, total=0.745pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=349.720um, leaf=3920.720um, total=4270.440um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Improving clock tree routing': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=1 avg=0.149ns sd=0.000ns min=0.149ns max=0.149ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.260ns sd=0.023ns min=0.223ns max=0.285ns {5 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX16: 4 
[09/09 09:36:55     63s]     Clock DAG hash after 'Improving clock tree routing': 13468259257756272998 15059778269647141939
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[09/09 09:36:55     63s]       delay calculator: calls=6681, total_wall_time=0.230s, mean_wall_time=0.034ms
[09/09 09:36:55     63s]       legalizer: calls=94, total_wall_time=0.003s, mean_wall_time=0.033ms
[09/09 09:36:55     63s]       steiner router: calls=6561, total_wall_time=0.051s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Improving clock tree routing':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.321, max=0.367], skew [0.047 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: npg1_freq_count_reg[5]/C
[09/09 09:36:55     63s]     Skew group summary after 'Improving clock tree routing':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.321, max=0.367], skew [0.047 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Reducing clock tree power 1...
[09/09 09:36:55     63s]     Clock DAG hash before 'Reducing clock tree power 1': 13468259257756272998 15059778269647141939
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       delay calculator: calls=6681, total_wall_time=0.230s, mean_wall_time=0.034ms
[09/09 09:36:55     63s]       legalizer: calls=94, total_wall_time=0.003s, mean_wall_time=0.033ms
[09/09 09:36:55     63s]       steiner router: calls=6561, total_wall_time=0.051s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Resizing gates: 
[09/09 09:36:55     63s]     Legalizer releasing space for clock trees
[09/09 09:36:55     63s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 09:36:55     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     100% 
[09/09 09:36:55     63s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[09/09 09:36:55     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=150.528um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=150.528um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.071pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.682pF, total=0.742pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=339.640um, leaf=3909.505um, total=4249.145um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=1 avg=0.106ns sd=0.000ns min=0.106ns max=0.106ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.426ns sd=0.115ns min=0.223ns max=0.512ns {1 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 
[09/09 09:36:55     63s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[09/09 09:36:55     63s]       delay calculator: calls=6729, total_wall_time=0.234s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]       legalizer: calls=106, total_wall_time=0.003s, mean_wall_time=0.031ms
[09/09 09:36:55     63s]       steiner router: calls=6569, total_wall_time=0.052s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551], skew [0.064 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after reducing clock tree power 1 iteration 1:
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551], skew [0.064 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:55     63s]     Resizing gates: 
[09/09 09:36:55     63s]     Legalizer releasing space for clock trees
[09/09 09:36:55     63s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 09:36:55     63s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     100% 
[09/09 09:36:55     63s]     Clock DAG stats after 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=150.528um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=150.528um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.071pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.682pF, total=0.742pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=339.640um, leaf=3909.505um, total=4249.145um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=1 avg=0.106ns sd=0.000ns min=0.106ns max=0.106ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.426ns sd=0.115ns min=0.223ns max=0.512ns {1 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 
[09/09 09:36:55     63s]     Clock DAG hash after 'Reducing clock tree power 1': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       delay calculator: calls=6753, total_wall_time=0.237s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]       legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]       steiner router: calls=6569, total_wall_time=0.052s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551], skew [0.064 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Reducing clock tree power 1':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551], skew [0.064 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052], skew [0.046 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 20 succeeded with high effort: 20 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:55     63s]   Reducing clock tree power 2...
[09/09 09:36:55     63s]     Clock DAG hash before 'Reducing clock tree power 2': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       delay calculator: calls=6753, total_wall_time=0.237s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]       legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]       steiner router: calls=6569, total_wall_time=0.052s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Path optimization required 0 stage delay updates 
[09/09 09:36:55     63s]     Clock DAG stats after 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=150.528um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=150.528um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.071pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.682pF, total=0.742pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=339.640um, leaf=3909.505um, total=4249.145um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=1 avg=0.106ns sd=0.000ns min=0.106ns max=0.106ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.426ns sd=0.115ns min=0.223ns max=0.512ns {1 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 
[09/09 09:36:55     63s]     Clock DAG hash after 'Reducing clock tree power 2': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       delay calculator: calls=6753, total_wall_time=0.237s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]       legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]       steiner router: calls=6569, total_wall_time=0.052s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551, avg=0.520, sd=0.016], skew [0.064 vs 0.285], 100% {0.487, 0.551} (wid=0.045 ws=0.039) (gid=0.526 gs=0.051)
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Reducing clock tree power 2':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=0.487, max=0.551, avg=0.520, sd=0.016], skew [0.064 vs 0.285], 100% {0.487, 0.551} (wid=0.045 ws=0.039) (gid=0.526 gs=0.051)
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=0.007, max=0.052, avg=0.037, sd=0.013], skew [0.046 vs 0.285], 100% {0.007, 0.052} (wid=0.052 ws=0.046) (gid=0.000 gs=0.000)
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Stage::Reducing Power done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:55     63s]   Stage::Balancing...
[09/09 09:36:55     63s]   Approximately balancing fragments step...
[09/09 09:36:55     63s]     Clock DAG hash before 'Approximately balancing fragments step': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[09/09 09:36:55     63s]       delay calculator: calls=6753, total_wall_time=0.237s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]       legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]       steiner router: calls=6569, total_wall_time=0.052s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]     Resolve constraints - Approximately balancing fragments...
[09/09 09:36:55     63s]     Resolving skew group constraints...
[09/09 09:36:55     63s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[09/09 09:36:55     63s]     Resolving skew group constraints done.
[09/09 09:36:55     63s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[09/09 09:36:55     63s]     Trial balancer estimated the amount of delay to be added in balancing: 3.219ns
[09/09 09:36:55     63s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     Approximately balancing fragments...
[09/09 09:36:55     63s]       Moving gates to improve sub-tree skew...
[09/09 09:36:55     63s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[09/09 09:36:55     63s]           delay calculator: calls=6785, total_wall_time=0.238s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]           legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]           steiner router: calls=6601, total_wall_time=0.053s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]         Tried: 7 Succeeded: 0
[09/09 09:36:55     63s]         Topology Tried: 0 Succeeded: 0
[09/09 09:36:55     63s]         0 Succeeded with SS ratio
[09/09 09:36:55     63s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[09/09 09:36:55     63s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[09/09 09:36:55     63s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[09/09 09:36:55     63s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]           misc counts      : r=2, pp=0
[09/09 09:36:55     63s]           cell areas       : b=150.528um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=150.528um^2
[09/09 09:36:55     63s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.071pF
[09/09 09:36:55     63s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.682pF, total=0.742pF
[09/09 09:36:55     63s]           wire lengths     : top=0.000um, trunk=339.640um, leaf=3909.505um, total=4249.145um
[09/09 09:36:55     63s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[09/09 09:36:55     63s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[09/09 09:36:55     63s]           Trunk : target=0.617ns count=1 avg=0.106ns sd=0.000ns min=0.106ns max=0.106ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]           Leaf  : target=0.617ns count=5 avg=0.426ns sd=0.115ns min=0.223ns max=0.512ns {1 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[09/09 09:36:55     63s]            Bufs: BUJI3VX8: 4 
[09/09 09:36:55     63s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[09/09 09:36:55     63s]           delay calculator: calls=6785, total_wall_time=0.238s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]           legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]           steiner router: calls=6601, total_wall_time=0.053s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Approximately balancing fragments bottom up...
[09/09 09:36:55     63s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[09/09 09:36:55     63s]           delay calculator: calls=6785, total_wall_time=0.238s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]           legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]           steiner router: calls=6601, total_wall_time=0.053s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:55     63s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[09/09 09:36:55     63s]           cell counts      : b=4, i=0, icg=0, dcg=0, l=0, total=4
[09/09 09:36:55     63s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]           misc counts      : r=2, pp=0
[09/09 09:36:55     63s]           cell areas       : b=150.528um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=150.528um^2
[09/09 09:36:55     63s]           cell capacitance : b=0.071pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.071pF
[09/09 09:36:55     63s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]           wire capacitance : top=0.000pF, trunk=0.059pF, leaf=0.682pF, total=0.742pF
[09/09 09:36:55     63s]           wire lengths     : top=0.000um, trunk=339.640um, leaf=3909.505um, total=4249.145um
[09/09 09:36:55     63s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=1078.000um, total=1078.000um
[09/09 09:36:55     63s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[09/09 09:36:55     63s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[09/09 09:36:55     63s]           Trunk : target=0.617ns count=1 avg=0.106ns sd=0.000ns min=0.106ns max=0.106ns {1 <= 0.370ns, 0 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]           Leaf  : target=0.617ns count=5 avg=0.426ns sd=0.115ns min=0.223ns max=0.512ns {1 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[09/09 09:36:55     63s]            Bufs: BUJI3VX8: 4 
[09/09 09:36:55     63s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 7267283016345734342 4988719661408446595
[09/09 09:36:55     63s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[09/09 09:36:55     63s]           delay calculator: calls=6809, total_wall_time=0.240s, mean_wall_time=0.035ms
[09/09 09:36:55     63s]           legalizer: calls=114, total_wall_time=0.003s, mean_wall_time=0.030ms
[09/09 09:36:55     63s]           steiner router: calls=6601, total_wall_time=0.053s, mean_wall_time=0.008ms
[09/09 09:36:55     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays...
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[09/09 09:36:55     63s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]           misc counts      : r=2, pp=0
[09/09 09:36:55     63s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]           cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]           wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]           wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]           hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[09/09 09:36:55     63s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]           Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[09/09 09:36:55     63s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays, iteration 2...
[09/09 09:36:55     63s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[09/09 09:36:55     63s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]           misc counts      : r=2, pp=0
[09/09 09:36:55     63s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]           cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]           wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]           wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]           hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 2: none
[09/09 09:36:55     63s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 2:
[09/09 09:36:55     63s]           Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]           Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 2 {count}:
[09/09 09:36:55     63s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 2: 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 2:
[09/09 09:36:55     63s]           delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays, iteration 2 done.
[09/09 09:36:55     63s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 09:36:55     63s]     Approximately balancing fragments done.
[09/09 09:36:55     63s]     Clock DAG stats after 'Approximately balancing fragments step':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Approximately balancing fragments step': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Legalizer API calls during this step: 465 succeeded with high effort: 465 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Approximately balancing fragments step done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/09 09:36:55     63s]   Clock DAG stats after Approximately balancing fragments:
[09/09 09:36:55     63s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]     misc counts      : r=2, pp=0
[09/09 09:36:55     63s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]     wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]     wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]     hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]   Clock DAG net violations after Approximately balancing fragments: none
[09/09 09:36:55     63s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[09/09 09:36:55     63s]     Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]     Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[09/09 09:36:55     63s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]   Clock DAG hash after Approximately balancing fragments: 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[09/09 09:36:55     63s]     delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]     legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]     steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]   Primary reporting skew groups after Approximately balancing fragments:
[09/09 09:36:55     63s]     skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]         min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]         max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]   Skew group summary after Approximately balancing fragments:
[09/09 09:36:55     63s]     skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.957, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]   Improving fragments clock skew...
[09/09 09:36:55     63s]     Clock DAG hash before 'Improving fragments clock skew': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Clock DAG stats after 'Improving fragments clock skew':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Improving fragments clock skew': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Improving fragments clock skew': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Improving fragments clock skew':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Improving fragments clock skew':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.957, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Approximately balancing step...
[09/09 09:36:55     63s]     Clock DAG hash before 'Approximately balancing step': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Resolve constraints - Approximately balancing...
[09/09 09:36:55     63s]     Resolving skew group constraints...
[09/09 09:36:55     63s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[09/09 09:36:55     63s]     Resolving skew group constraints done.
[09/09 09:36:55     63s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     Approximately balancing...
[09/09 09:36:55     63s]       Approximately balancing, wire and cell delays...
[09/09 09:36:55     63s]       Approximately balancing, wire and cell delays, iteration 1...
[09/09 09:36:55     63s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]           misc counts      : r=2, pp=0
[09/09 09:36:55     63s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]           cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]           wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]           wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]           hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[09/09 09:36:55     63s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]           Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[09/09 09:36:55     63s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[09/09 09:36:55     63s]           delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]       Approximately balancing, wire and cell delays, iteration 1 done.
[09/09 09:36:55     63s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]     Approximately balancing done.
[09/09 09:36:55     63s]     Clock DAG stats after 'Approximately balancing step':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Approximately balancing step': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Approximately balancing step': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Approximately balancing step':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Approximately balancing step':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.957, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Fixing clock tree overload...
[09/09 09:36:55     63s]     Clock DAG hash before 'Fixing clock tree overload': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:55     63s]     Clock DAG stats after 'Fixing clock tree overload':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Fixing clock tree overload': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Fixing clock tree overload': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Fixing clock tree overload':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Fixing clock tree overload':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.957, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Approximately balancing paths...
[09/09 09:36:55     63s]     Clock DAG hash before 'Approximately balancing paths': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Added 0 buffers.
[09/09 09:36:55     63s]     Clock DAG stats after 'Approximately balancing paths':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Approximately balancing paths': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Approximately balancing paths': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[09/09 09:36:55     63s]       delay calculator: calls=7960, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7399, total_wall_time=0.085s, mean_wall_time=0.011ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Approximately balancing paths':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945, avg=1.913, sd=0.017], skew [0.068 vs 0.285], 100% {1.877, 1.945} (wid=0.047 ws=0.034) (gid=1.914 gs=0.050)
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Approximately balancing paths':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.877, max=1.945, avg=1.913, sd=0.017], skew [0.068 vs 0.285], 100% {1.877, 1.945} (wid=0.047 ws=0.034) (gid=1.914 gs=0.050)
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.957, max=2.025, avg=2.007, sd=0.020], skew [0.068 vs 0.285], 100% {1.957, 2.025} (wid=0.092 ws=0.068) (gid=1.933 gs=0.000)
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Stage::Balancing done. (took cpu=0:00:00.5 real=0:00:00.5)
[09/09 09:36:55     63s]   Stage::Polishing...
[09/09 09:36:55     63s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:36:55     63s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Clock DAG stats before polishing:
[09/09 09:36:55     63s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]     misc counts      : r=2, pp=0
[09/09 09:36:55     63s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]     wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]     wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]     hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]   Clock DAG net violations before polishing: none
[09/09 09:36:55     63s]   Clock DAG primary half-corner transition distribution before polishing:
[09/09 09:36:55     63s]     Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]     Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]   Clock DAG library cell distribution before polishing {count}:
[09/09 09:36:55     63s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]   Clock DAG hash before polishing: 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]   CTS services accumulated run-time stats before polishing:
[09/09 09:36:55     63s]     delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]     legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]     steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]   Primary reporting skew groups before polishing:
[09/09 09:36:55     63s]     skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]         min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]         max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]   Skew group summary before polishing:
[09/09 09:36:55     63s]     skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.956, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]   Merging balancing drivers for power...
[09/09 09:36:55     63s]     Clock DAG hash before 'Merging balancing drivers for power': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]     Tried: 14 Succeeded: 0
[09/09 09:36:55     63s]     Clock DAG stats after 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Merging balancing drivers for power': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Merging balancing drivers for power':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.956, max=2.025], skew [0.068 vs 0.285]
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Improving clock skew...
[09/09 09:36:55     63s]     Clock DAG hash before 'Improving clock skew': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Improving clock skew':
[09/09 09:36:55     63s]       delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]     Clock DAG stats after 'Improving clock skew':
[09/09 09:36:55     63s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:55     63s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:55     63s]       misc counts      : r=2, pp=0
[09/09 09:36:55     63s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:55     63s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:55     63s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:55     63s]       wire capacitance : top=0.000pF, trunk=0.275pF, leaf=0.718pF, total=0.993pF
[09/09 09:36:55     63s]       wire lengths     : top=0.000um, trunk=1630.170um, leaf=4120.300um, total=5750.470um
[09/09 09:36:55     63s]       hp wire lengths  : top=0.000um, trunk=1239.840um, leaf=1555.960um, total=2795.800um
[09/09 09:36:55     63s]     Clock DAG net violations after 'Improving clock skew': none
[09/09 09:36:55     63s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[09/09 09:36:55     63s]       Trunk : target=0.617ns count=8 avg=0.310ns sd=0.208ns min=0.047ns max=0.607ns {5 <= 0.370ns, 1 <= 0.494ns, 1 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:55     63s]       Leaf  : target=0.617ns count=5 avg=0.496ns sd=0.045ns min=0.465ns max=0.567ns {0 <= 0.370ns, 3 <= 0.494ns, 1 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:55     63s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[09/09 09:36:55     63s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:55     63s]     Clock DAG hash after 'Improving clock skew': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats after 'Improving clock skew':
[09/09 09:36:55     63s]       delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]     Primary reporting skew groups after 'Improving clock skew':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946, avg=1.914, sd=0.017], skew [0.068 vs 0.285], 100% {1.878, 1.946} (wid=0.047 ws=0.034) (gid=1.915 gs=0.050)
[09/09 09:36:55     63s]           min path sink: npg1_ON_count_reg[3]/C
[09/09 09:36:55     63s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:55     63s]     Skew group summary after 'Improving clock skew':
[09/09 09:36:55     63s]       skew_group CLK/functional_mode: insertion delay [min=1.878, max=1.946, avg=1.914, sd=0.017], skew [0.068 vs 0.285], 100% {1.878, 1.946} (wid=0.047 ws=0.034) (gid=1.915 gs=0.050)
[09/09 09:36:55     63s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.956, max=2.025, avg=2.007, sd=0.020], skew [0.068 vs 0.285], 100% {1.956, 2.025} (wid=0.092 ws=0.068) (gid=1.933 gs=0.000)
[09/09 09:36:55     63s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]   Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]   Moving gates to reduce wire capacitance...
[09/09 09:36:55     63s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[09/09 09:36:55     63s]       delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]       legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]       steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[09/09 09:36:55     63s]     Iteration 1...
[09/09 09:36:55     63s]       Artificially removing short and long paths...
[09/09 09:36:55     63s]         Clock DAG hash before 'Artificially removing short and long paths': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/09 09:36:55     63s]           delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]         For skew_group CLK/functional_mode target band (1.878, 1.946)
[09/09 09:36:55     63s]         For skew_group SPI_CLK/functional_mode target band (1.956, 2.025)
[09/09 09:36:55     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[09/09 09:36:55     63s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 9152370786066561525 17109517921529933984
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[09/09 09:36:55     63s]           delay calculator: calls=7973, total_wall_time=0.301s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=579, total_wall_time=0.009s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7412, total_wall_time=0.086s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]         Legalizer releasing space for clock trees
[09/09 09:36:55     63s]         Legalizing clock trees...
[09/09 09:36:55     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]         Legalizer API calls during this step: 46 succeeded with high effort: 46 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[09/09 09:36:55     63s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 5673395042193034560 15237678284612623773
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[09/09 09:36:55     63s]           delay calculator: calls=8017, total_wall_time=0.305s, mean_wall_time=0.038ms
[09/09 09:36:55     63s]           legalizer: calls=625, total_wall_time=0.010s, mean_wall_time=0.016ms
[09/09 09:36:55     63s]           steiner router: calls=7448, total_wall_time=0.090s, mean_wall_time=0.012ms
[09/09 09:36:55     63s]         Moving gates: 
[09/09 09:36:55     63s]         Legalizer releasing space for clock trees
[09/09 09:36:55     63s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 09:36:55     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]         100% 
[09/09 09:36:55     63s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:55     63s]     Iteration 1 done.
[09/09 09:36:55     63s]     Iteration 2...
[09/09 09:36:55     63s]       Artificially removing short and long paths...
[09/09 09:36:55     63s]         Clock DAG hash before 'Artificially removing short and long paths': 1212533172929263267 3332598374256445566
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/09 09:36:55     63s]           delay calculator: calls=8329, total_wall_time=0.324s, mean_wall_time=0.039ms
[09/09 09:36:55     63s]           legalizer: calls=779, total_wall_time=0.012s, mean_wall_time=0.015ms
[09/09 09:36:55     63s]           steiner router: calls=7656, total_wall_time=0.102s, mean_wall_time=0.013ms
[09/09 09:36:55     63s]         For skew_group CLK/functional_mode target band (1.858, 1.937)
[09/09 09:36:55     63s]         For skew_group SPI_CLK/functional_mode target band (1.858, 1.916)
[09/09 09:36:55     63s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[09/09 09:36:55     63s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 1212533172929263267 3332598374256445566
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[09/09 09:36:55     63s]           delay calculator: calls=8329, total_wall_time=0.324s, mean_wall_time=0.039ms
[09/09 09:36:55     63s]           legalizer: calls=779, total_wall_time=0.012s, mean_wall_time=0.015ms
[09/09 09:36:55     63s]           steiner router: calls=7656, total_wall_time=0.102s, mean_wall_time=0.013ms
[09/09 09:36:55     63s]         Legalizer releasing space for clock trees
[09/09 09:36:55     63s]         Legalizing clock trees...
[09/09 09:36:55     63s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]         Legalizer API calls during this step: 42 succeeded with high effort: 42 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:55     63s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[09/09 09:36:55     63s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 17790966064840513083 7296182792447066758
[09/09 09:36:55     63s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[09/09 09:36:55     63s]           delay calculator: calls=8363, total_wall_time=0.326s, mean_wall_time=0.039ms
[09/09 09:36:55     63s]           legalizer: calls=821, total_wall_time=0.012s, mean_wall_time=0.015ms
[09/09 09:36:55     63s]           steiner router: calls=7690, total_wall_time=0.105s, mean_wall_time=0.014ms
[09/09 09:36:55     63s]         Moving gates: 
[09/09 09:36:55     63s]         Legalizer releasing space for clock trees
[09/09 09:36:55     63s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 09:36:56     64s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         100% 
[09/09 09:36:56     64s]         Legalizer API calls during this step: 154 succeeded with high effort: 154 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:56     64s]     Iteration 2 done.
[09/09 09:36:56     64s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[09/09 09:36:56     64s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[09/09 09:36:56     64s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]       misc counts      : r=2, pp=0
[09/09 09:36:56     64s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]       wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.676pF, total=0.931pF
[09/09 09:36:56     64s]       wire lengths     : top=0.000um, trunk=1522.320um, leaf=3873.735um, total=5396.055um
[09/09 09:36:56     64s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance': none
[09/09 09:36:56     64s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[09/09 09:36:56     64s]       Trunk : target=0.617ns count=8 avg=0.295ns sd=0.188ns min=0.047ns max=0.581ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]       Leaf  : target=0.617ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.524ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[09/09 09:36:56     64s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[09/09 09:36:56     64s]       delay calculator: calls=8615, total_wall_time=0.341s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=975, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]           min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.916, avg=1.899, sd=0.020], skew [0.058 vs 0.285], 100% {1.857, 1.916} (wid=0.072 ws=0.058) (gid=1.844 gs=0.000)
[09/09 09:36:56     64s]     Legalizer API calls during this step: 396 succeeded with high effort: 396 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.4 real=0:00:00.4)
[09/09 09:36:56     64s]   Reducing clock tree power 3...
[09/09 09:36:56     64s]     Clock DAG hash before 'Reducing clock tree power 3': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       delay calculator: calls=8615, total_wall_time=0.341s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=975, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Artificially removing short and long paths...
[09/09 09:36:56     64s]       Clock DAG hash before 'Artificially removing short and long paths': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/09 09:36:56     64s]         delay calculator: calls=8615, total_wall_time=0.341s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]         legalizer: calls=975, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]         steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]       For skew_group CLK/functional_mode target band (1.859, 1.938)
[09/09 09:36:56     64s]       For skew_group SPI_CLK/functional_mode target band (1.857, 1.916)
[09/09 09:36:56     64s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]     Initial gate capacitance is (rise=1.434pF fall=1.453pF).
[09/09 09:36:56     64s]     Resizing gates: 
[09/09 09:36:56     64s]     Legalizer releasing space for clock trees
[09/09 09:36:56     64s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[09/09 09:36:56     64s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]     100% 
[09/09 09:36:56     64s]     Clock DAG stats after 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]       misc counts      : r=2, pp=0
[09/09 09:36:56     64s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]       wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.676pF, total=0.931pF
[09/09 09:36:56     64s]       wire lengths     : top=0.000um, trunk=1522.320um, leaf=3873.735um, total=5396.055um
[09/09 09:36:56     64s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[09/09 09:36:56     64s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       Trunk : target=0.617ns count=8 avg=0.295ns sd=0.188ns min=0.047ns max=0.581ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]       Leaf  : target=0.617ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.524ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[09/09 09:36:56     64s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]     Clock DAG hash after 'Reducing clock tree power 3': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]           min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]     Skew group summary after 'Reducing clock tree power 3':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.916, avg=1.899, sd=0.020], skew [0.058 vs 0.285], 100% {1.857, 1.916} (wid=0.072 ws=0.058) (gid=1.844 gs=0.000)
[09/09 09:36:56     64s]     Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]   Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   Improving insertion delay...
[09/09 09:36:56     64s]     Clock DAG hash before 'Improving insertion delay': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[09/09 09:36:56     64s]       delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Clock DAG stats after 'Improving insertion delay':
[09/09 09:36:56     64s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]       misc counts      : r=2, pp=0
[09/09 09:36:56     64s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]       wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.676pF, total=0.931pF
[09/09 09:36:56     64s]       wire lengths     : top=0.000um, trunk=1522.320um, leaf=3873.735um, total=5396.055um
[09/09 09:36:56     64s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]     Clock DAG net violations after 'Improving insertion delay': none
[09/09 09:36:56     64s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[09/09 09:36:56     64s]       Trunk : target=0.617ns count=8 avg=0.295ns sd=0.188ns min=0.047ns max=0.581ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]       Leaf  : target=0.617ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.524ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[09/09 09:36:56     64s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]     Clock DAG hash after 'Improving insertion delay': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[09/09 09:36:56     64s]       delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Primary reporting skew groups after 'Improving insertion delay':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]           min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]     Skew group summary after 'Improving insertion delay':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.916, avg=1.899, sd=0.020], skew [0.058 vs 0.285], 100% {1.857, 1.916} (wid=0.072 ws=0.058) (gid=1.844 gs=0.000)
[09/09 09:36:56     64s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   Wire Opt OverFix...
[09/09 09:36:56     64s]     Clock DAG hash before 'Wire Opt OverFix': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[09/09 09:36:56     64s]       delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]     Wire Reduction extra effort...
[09/09 09:36:56     64s]       Clock DAG hash before 'Wire Reduction extra effort': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]         legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]         steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[09/09 09:36:56     64s]       Artificially removing short and long paths...
[09/09 09:36:56     64s]         Clock DAG hash before 'Artificially removing short and long paths': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[09/09 09:36:56     64s]           delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         For skew_group CLK/functional_mode target band (1.859, 1.938)
[09/09 09:36:56     64s]         For skew_group SPI_CLK/functional_mode target band (1.857, 1.916)
[09/09 09:36:56     64s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Global shorten wires A0...
[09/09 09:36:56     64s]         Clock DAG hash before 'Global shorten wires A0': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[09/09 09:36:56     64s]           delay calculator: calls=8651, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=997, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=7904, total_wall_time=0.117s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Move For Wirelength - core...
[09/09 09:36:56     64s]         Clock DAG hash before 'Move For Wirelength - core': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[09/09 09:36:56     64s]           delay calculator: calls=8659, total_wall_time=0.344s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1002, total_wall_time=0.014s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=7908, total_wall_time=0.118s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=1, computed=10, moveTooSmall=7, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=2, ignoredLeafDriver=0, worse=53, accepted=0
[09/09 09:36:56     64s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 09:36:56     64s]         Legalizer API calls during this step: 60 succeeded with high effort: 60 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Move For Wirelength - core done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:56     64s]       Global shorten wires A1...
[09/09 09:36:56     64s]         Clock DAG hash before 'Global shorten wires A1': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[09/09 09:36:56     64s]           delay calculator: calls=8845, total_wall_time=0.354s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1062, total_wall_time=0.015s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8034, total_wall_time=0.123s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Legalizer API calls during this step: 5 succeeded with high effort: 5 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Move For Wirelength - core...
[09/09 09:36:56     64s]         Clock DAG hash before 'Move For Wirelength - core': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[09/09 09:36:56     64s]           delay calculator: calls=8856, total_wall_time=0.354s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1067, total_wall_time=0.015s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8040, total_wall_time=0.123s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=6, computed=5, moveTooSmall=10, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=12, accepted=0
[09/09 09:36:56     64s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 09:36:56     64s]         Legalizer API calls during this step: 12 succeeded with high effort: 12 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Global shorten wires B...
[09/09 09:36:56     64s]         Clock DAG hash before 'Global shorten wires B': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[09/09 09:36:56     64s]           delay calculator: calls=8921, total_wall_time=0.357s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1079, total_wall_time=0.015s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8074, total_wall_time=0.123s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Legalizer API calls during this step: 28 succeeded with high effort: 28 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Move For Wirelength - branch...
[09/09 09:36:56     64s]         Clock DAG hash before 'Move For Wirelength - branch': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[09/09 09:36:56     64s]           delay calculator: calls=8944, total_wall_time=0.359s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1107, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8092, total_wall_time=0.125s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]         Move for wirelength. considered=13, filtered=13, permitted=11, cannotCompute=0, computed=11, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=22, accepted=0
[09/09 09:36:56     64s]         Max accepted move=0.000um, total accepted move=0.000um
[09/09 09:36:56     64s]         Legalizer API calls during this step: 22 succeeded with high effort: 22 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[09/09 09:36:56     64s]       Clock DAG stats after 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]         misc counts      : r=2, pp=0
[09/09 09:36:56     64s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]         sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]         wire capacitance : top=0.000pF, trunk=0.255pF, leaf=0.676pF, total=0.931pF
[09/09 09:36:56     64s]         wire lengths     : top=0.000um, trunk=1522.320um, leaf=3873.735um, total=5396.055um
[09/09 09:36:56     64s]         hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]       Clock DAG net violations after 'Wire Reduction extra effort': none
[09/09 09:36:56     64s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         Trunk : target=0.617ns count=8 avg=0.295ns sd=0.188ns min=0.047ns max=0.581ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]         Leaf  : target=0.617ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.524ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[09/09 09:36:56     64s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]       Clock DAG hash after 'Wire Reduction extra effort': 12359637471042314575 5812258562105766354
[09/09 09:36:56     64s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         delay calculator: calls=9014, total_wall_time=0.361s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]         legalizer: calls=1129, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]         steiner router: calls=8132, total_wall_time=0.125s, mean_wall_time=0.015ms
[09/09 09:36:56     64s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]             min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]             max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]       Skew group summary after 'Wire Reduction extra effort':
[09/09 09:36:56     64s]         skew_group CLK/functional_mode: insertion delay [min=1.859, max=1.938, avg=1.892, sd=0.021], skew [0.079 vs 0.285], 100% {1.859, 1.938} (wid=0.056 ws=0.044) (gid=1.882 gs=0.036)
[09/09 09:36:56     64s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.916, avg=1.899, sd=0.020], skew [0.058 vs 0.285], 100% {1.857, 1.916} (wid=0.072 ws=0.058) (gid=1.844 gs=0.000)
[09/09 09:36:56     64s]       Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]     Wire Reduction extra effort done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:56     64s]     Optimizing orientation...
[09/09 09:36:56     64s]     FlipOpt...
[09/09 09:36:56     64s]     Disconnecting clock tree from netlist...
[09/09 09:36:56     64s]     Disconnecting clock tree from netlist done.
[09/09 09:36:56     64s]     Performing Single Threaded FlipOpt
[09/09 09:36:56     64s]     Optimizing orientation on clock cells...
[09/09 09:36:56     64s]       Orientation Wirelength Optimization: Attempted = 14 , Succeeded = 2 , Constraints Broken = 8 , CannotMove = 3 , Illegal = 1 , Other = 0
[09/09 09:36:56     64s]     Optimizing orientation on clock cells done.
[09/09 09:36:56     64s]     Resynthesising clock tree into netlist...
[09/09 09:36:56     64s]       Reset timing graph...
[09/09 09:36:56     64s] Ignoring AAE DB Resetting ...
[09/09 09:36:56     64s]       Reset timing graph done.
[09/09 09:36:56     64s]     Resynthesising clock tree into netlist done.
[09/09 09:36:56     64s]     FlipOpt done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]     Optimizing orientation done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s] End AAE Lib Interpolated Model. (MEM=2186.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:56     64s]     Clock DAG stats after 'Wire Opt OverFix':
[09/09 09:36:56     64s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]       misc counts      : r=2, pp=0
[09/09 09:36:56     64s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]       wire capacitance : top=0.000pF, trunk=0.253pF, leaf=0.674pF, total=0.928pF
[09/09 09:36:56     64s]       wire lengths     : top=0.000um, trunk=1512.800um, leaf=3864.770um, total=5377.570um
[09/09 09:36:56     64s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]     Clock DAG net violations after 'Wire Opt OverFix': none
[09/09 09:36:56     64s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[09/09 09:36:56     64s]       Trunk : target=0.617ns count=8 avg=0.294ns sd=0.187ns min=0.047ns max=0.576ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 1 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]       Leaf  : target=0.617ns count=5 avg=0.484ns sd=0.029ns min=0.461ns max=0.524ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[09/09 09:36:56     64s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]     Clock DAG hash after 'Wire Opt OverFix': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[09/09 09:36:56     64s]       delay calculator: calls=9027, total_wall_time=0.362s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]       legalizer: calls=1129, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]       steiner router: calls=8172, total_wall_time=0.127s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]     Primary reporting skew groups after 'Wire Opt OverFix':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.853, max=1.931, avg=1.885, sd=0.021], skew [0.079 vs 0.285], 100% {1.853, 1.931} (wid=0.057 ws=0.044) (gid=1.875 gs=0.035)
[09/09 09:36:56     64s]           min path sink: npg1_ON_count_reg[2]/C
[09/09 09:36:56     64s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]     Skew group summary after 'Wire Opt OverFix':
[09/09 09:36:56     64s]       skew_group CLK/functional_mode: insertion delay [min=1.853, max=1.931, avg=1.885, sd=0.021], skew [0.079 vs 0.285], 100% {1.853, 1.931} (wid=0.057 ws=0.044) (gid=1.875 gs=0.035)
[09/09 09:36:56     64s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.857, max=1.916, avg=1.899, sd=0.020], skew [0.058 vs 0.285], 100% {1.857, 1.916} (wid=0.072 ws=0.058) (gid=1.844 gs=0.000)
[09/09 09:36:56     64s]     Legalizer API calls during this step: 132 succeeded with high effort: 132 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:56     64s]   Total capacitance is (rise=2.361pF fall=2.381pF), of which (rise=0.928pF fall=0.928pF) is wire, and (rise=1.434pF fall=1.453pF) is gate.
[09/09 09:36:56     64s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.7)
[09/09 09:36:56     64s]   Stage::Updating netlist...
[09/09 09:36:56     64s]   Reset timing graph...
[09/09 09:36:56     64s] Ignoring AAE DB Resetting ...
[09/09 09:36:56     64s]   Reset timing graph done.
[09/09 09:36:56     64s]   Setting non-default rules before calling refine place.
[09/09 09:36:56     64s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:36:56     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2186.7M, EPOCH TIME: 1725889016.325748
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2145.7M, EPOCH TIME: 1725889016.328035
[09/09 09:36:56     64s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   Leaving CCOpt scope - ClockRefiner...
[09/09 09:36:56     64s]   Assigned high priority to 11 instances.
[09/09 09:36:56     64s]   Soft fixed 11 clock instances.
[09/09 09:36:56     64s]   Performing Clock Only Refine Place.
[09/09 09:36:56     64s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[09/09 09:36:56     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2145.7M, EPOCH TIME: 1725889016.329290
[09/09 09:36:56     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2145.7M, EPOCH TIME: 1725889016.329382
[09/09 09:36:56     64s] Processing tracks to init pin-track alignment.
[09/09 09:36:56     64s] z: 2, totalTracks: 1
[09/09 09:36:56     64s] z: 4, totalTracks: 1
[09/09 09:36:56     64s] z: 6, totalTracks: 1
[09/09 09:36:56     64s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:56     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2145.7M, EPOCH TIME: 1725889016.330836
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:56     64s] OPERPROF:       Starting CMU at level 4, MEM:2145.7M, EPOCH TIME: 1725889016.341192
[09/09 09:36:56     64s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2145.7M, EPOCH TIME: 1725889016.341440
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2145.7M, EPOCH TIME: 1725889016.341641
[09/09 09:36:56     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2145.7M, EPOCH TIME: 1725889016.341686
[09/09 09:36:56     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2145.7M, EPOCH TIME: 1725889016.342217
[09/09 09:36:56     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.7MB).
[09/09 09:36:56     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.013, MEM:2145.7M, EPOCH TIME: 1725889016.342456
[09/09 09:36:56     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2145.7M, EPOCH TIME: 1725889016.342496
[09/09 09:36:56     64s] TDRefine: refinePlace mode is spiral
[09/09 09:36:56     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.6
[09/09 09:36:56     64s] OPERPROF: Starting RefinePlace at level 1, MEM:2145.7M, EPOCH TIME: 1725889016.342555
[09/09 09:36:56     64s] *** Starting refinePlace (0:01:04 mem=2145.7M) ***
[09/09 09:36:56     64s] Total net bbox length = 4.348e+04 (2.451e+04 1.897e+04) (ext = 5.329e+03)
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2145.7M, EPOCH TIME: 1725889016.344112
[09/09 09:36:56     64s] Starting refinePlace ...
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] One DDP V2 for no tweak run.
[09/09 09:36:56     64s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2145.7MB
[09/09 09:36:56     64s] Statistics of distance of Instance movement in refine placement:
[09/09 09:36:56     64s]   maximum (X+Y) =         0.00 um
[09/09 09:36:56     64s]   mean    (X+Y) =         0.00 um
[09/09 09:36:56     64s] Summary Report:
[09/09 09:36:56     64s] Instances move: 0 (out of 1215 movable)
[09/09 09:36:56     64s] Instances flipped: 0
[09/09 09:36:56     64s] Mean displacement: 0.00 um
[09/09 09:36:56     64s] Max displacement: 0.00 um 
[09/09 09:36:56     64s] Total instances moved : 0
[09/09 09:36:56     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.000, REAL:0.001, MEM:2145.7M, EPOCH TIME: 1725889016.344743
[09/09 09:36:56     64s] Total net bbox length = 4.348e+04 (2.451e+04 1.897e+04) (ext = 5.329e+03)
[09/09 09:36:56     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2145.7MB
[09/09 09:36:56     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2145.7MB) @(0:01:04 - 0:01:04).
[09/09 09:36:56     64s] *** Finished refinePlace (0:01:04 mem=2145.7M) ***
[09/09 09:36:56     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.6
[09/09 09:36:56     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.000, REAL:0.003, MEM:2145.7M, EPOCH TIME: 1725889016.345156
[09/09 09:36:56     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2145.7M, EPOCH TIME: 1725889016.345215
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2145.7M, EPOCH TIME: 1725889016.346955
[09/09 09:36:56     64s]   ClockRefiner summary
[09/09 09:36:56     64s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[09/09 09:36:56     64s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[09/09 09:36:56     64s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[09/09 09:36:56     64s]   Restoring pStatusCts on 11 clock instances.
[09/09 09:36:56     64s]   Revert refine place priority changes on 0 instances.
[09/09 09:36:56     64s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   Stage::Updating netlist done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   CCOpt::Phase::Implementation done. (took cpu=0:00:01.2 real=0:00:01.2)
[09/09 09:36:56     64s]   CCOpt::Phase::eGRPC...
[09/09 09:36:56     64s]   eGR Post Conditioning loop iteration 0...
[09/09 09:36:56     64s]     Clock implementation routing...
[09/09 09:36:56     64s]       Leaving CCOpt scope - Routing Tools...
[09/09 09:36:56     64s] Net route status summary:
[09/09 09:36:56     64s]   Clock:        13 (unrouted=13, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s]       Routing using eGR only...
[09/09 09:36:56     64s]         Early Global Route - eGR only step...
[09/09 09:36:56     64s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[09/09 09:36:56     64s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:56     64s] (ccopt eGR): Start to route 13 all nets
[09/09 09:36:56     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      ============================ Layers =============================
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:56     64s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:56     64s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:56     64s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:56     64s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:56     64s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:56     64s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:56     64s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:56     64s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:56     64s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:56     64s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:56     64s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:56     64s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:56     64s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:56     64s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:56     64s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:56     64s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:56     64s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:56     64s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:56     64s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:56     64s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:56     64s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:56     64s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:56     64s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:56     64s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:56     64s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:56     64s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:56     64s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:56     64s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:56     64s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:56     64s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:56     64s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:56     64s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:56     64s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:56     64s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:56     64s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:56     64s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:56     64s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:56     64s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:56     64s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:56     64s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:56     64s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:56     64s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:56     64s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      Started Import and model ( Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] (I)      == Non-default Options ==
[09/09 09:36:56     64s] (I)      Clean congestion better                            : true
[09/09 09:36:56     64s] (I)      Estimate vias on DPT layer                         : true
[09/09 09:36:56     64s] (I)      Clean congestion layer assignment rounds           : 3
[09/09 09:36:56     64s] (I)      Layer constraints as soft constraints              : true
[09/09 09:36:56     64s] (I)      Soft top layer                                     : true
[09/09 09:36:56     64s] (I)      Skip prospective layer relax nets                  : true
[09/09 09:36:56     64s] (I)      Better NDR handling                                : true
[09/09 09:36:56     64s] (I)      Improved NDR modeling in LA                        : true
[09/09 09:36:56     64s] (I)      Routing cost fix for NDR handling                  : true
[09/09 09:36:56     64s] (I)      Block tracks for preroutes                         : true
[09/09 09:36:56     64s] (I)      Assign IRoute by net group key                     : true
[09/09 09:36:56     64s] (I)      Block unroutable channels                          : true
[09/09 09:36:56     64s] (I)      Block unroutable channels 3D                       : true
[09/09 09:36:56     64s] (I)      Bound layer relaxed segment wl                     : true
[09/09 09:36:56     64s] (I)      Blocked pin reach length threshold                 : 2
[09/09 09:36:56     64s] (I)      Check blockage within NDR space in TA              : true
[09/09 09:36:56     64s] (I)      Skip must join for term with via pillar            : true
[09/09 09:36:56     64s] (I)      Model find APA for IO pin                          : true
[09/09 09:36:56     64s] (I)      On pin location for off pin term                   : true
[09/09 09:36:56     64s] (I)      Handle EOL spacing                                 : true
[09/09 09:36:56     64s] (I)      Merge PG vias by gap                               : true
[09/09 09:36:56     64s] (I)      Maximum routing layer                              : 6
[09/09 09:36:56     64s] (I)      Route selected nets only                           : true
[09/09 09:36:56     64s] (I)      Refine MST                                         : true
[09/09 09:36:56     64s] (I)      Honor PRL                                          : true
[09/09 09:36:56     64s] (I)      Strong congestion aware                            : true
[09/09 09:36:56     64s] (I)      Improved initial location for IRoutes              : true
[09/09 09:36:56     64s] (I)      Multi panel TA                                     : true
[09/09 09:36:56     64s] (I)      Penalize wire overlap                              : true
[09/09 09:36:56     64s] (I)      Expand small instance blockage                     : true
[09/09 09:36:56     64s] (I)      Reduce via in TA                                   : true
[09/09 09:36:56     64s] (I)      SS-aware routing                                   : true
[09/09 09:36:56     64s] (I)      Improve tree edge sharing                          : true
[09/09 09:36:56     64s] (I)      Improve 2D via estimation                          : true
[09/09 09:36:56     64s] (I)      Refine Steiner tree                                : true
[09/09 09:36:56     64s] (I)      Build spine tree                                   : true
[09/09 09:36:56     64s] (I)      Model pass through capacity                        : true
[09/09 09:36:56     64s] (I)      Extend blockages by a half GCell                   : true
[09/09 09:36:56     64s] (I)      Consider pin shapes                                : true
[09/09 09:36:56     64s] (I)      Consider pin shapes for all nodes                  : true
[09/09 09:36:56     64s] (I)      Consider NR APA                                    : true
[09/09 09:36:56     64s] (I)      Consider IO pin shape                              : true
[09/09 09:36:56     64s] (I)      Fix pin connection bug                             : true
[09/09 09:36:56     64s] (I)      Consider layer RC for local wires                  : true
[09/09 09:36:56     64s] (I)      Route to clock mesh pin                            : true
[09/09 09:36:56     64s] (I)      LA-aware pin escape length                         : 2
[09/09 09:36:56     64s] (I)      Connect multiple ports                             : true
[09/09 09:36:56     64s] (I)      Split for must join                                : true
[09/09 09:36:56     64s] (I)      Number of threads                                  : 1
[09/09 09:36:56     64s] (I)      Routing effort level                               : 10000
[09/09 09:36:56     64s] (I)      Prefer layer length threshold                      : 8
[09/09 09:36:56     64s] (I)      Overflow penalty cost                              : 10
[09/09 09:36:56     64s] (I)      A-star cost                                        : 0.300000
[09/09 09:36:56     64s] (I)      Misalignment cost                                  : 10.000000
[09/09 09:36:56     64s] (I)      Threshold for short IRoute                         : 6
[09/09 09:36:56     64s] (I)      Via cost during post routing                       : 1.000000
[09/09 09:36:56     64s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/09 09:36:56     64s] (I)      Source-to-sink ratio                               : 0.300000
[09/09 09:36:56     64s] (I)      Scenic ratio bound                                 : 3.000000
[09/09 09:36:56     64s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/09 09:36:56     64s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/09 09:36:56     64s] (I)      PG-aware similar topology routing                  : true
[09/09 09:36:56     64s] (I)      Maze routing via cost fix                          : true
[09/09 09:36:56     64s] (I)      Apply PRL on PG terms                              : true
[09/09 09:36:56     64s] (I)      Apply PRL on obs objects                           : true
[09/09 09:36:56     64s] (I)      Handle range-type spacing rules                    : true
[09/09 09:36:56     64s] (I)      PG gap threshold multiplier                        : 10.000000
[09/09 09:36:56     64s] (I)      Parallel spacing query fix                         : true
[09/09 09:36:56     64s] (I)      Force source to root IR                            : true
[09/09 09:36:56     64s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/09 09:36:56     64s] (I)      Do not relax to DPT layer                          : true
[09/09 09:36:56     64s] (I)      No DPT in post routing                             : true
[09/09 09:36:56     64s] (I)      Modeling PG via merging fix                        : true
[09/09 09:36:56     64s] (I)      Shield aware TA                                    : true
[09/09 09:36:56     64s] (I)      Strong shield aware TA                             : true
[09/09 09:36:56     64s] (I)      Overflow calculation fix in LA                     : true
[09/09 09:36:56     64s] (I)      Post routing fix                                   : true
[09/09 09:36:56     64s] (I)      Strong post routing                                : true
[09/09 09:36:56     64s] (I)      NDR via pillar fix                                 : true
[09/09 09:36:56     64s] (I)      Violation on path threshold                        : 1
[09/09 09:36:56     64s] (I)      Pass through capacity modeling                     : true
[09/09 09:36:56     64s] (I)      Select the non-relaxed segments in post routing stage : true
[09/09 09:36:56     64s] (I)      Select term pin box for io pin                     : true
[09/09 09:36:56     64s] (I)      Penalize NDR sharing                               : true
[09/09 09:36:56     64s] (I)      Enable special modeling                            : false
[09/09 09:36:56     64s] (I)      Keep fixed segments                                : true
[09/09 09:36:56     64s] (I)      Reorder net groups by key                          : true
[09/09 09:36:56     64s] (I)      Increase net scenic ratio                          : true
[09/09 09:36:56     64s] (I)      Method to set GCell size                           : row
[09/09 09:36:56     64s] (I)      Connect multiple ports and must join fix           : true
[09/09 09:36:56     64s] (I)      Avoid high resistance layers                       : true
[09/09 09:36:56     64s] (I)      Model find APA for IO pin fix                      : true
[09/09 09:36:56     64s] (I)      Avoid connecting non-metal layers                  : true
[09/09 09:36:56     64s] (I)      Use track pitch for NDR                            : true
[09/09 09:36:56     64s] (I)      Enable layer relax to lower layer                  : true
[09/09 09:36:56     64s] (I)      Enable layer relax to upper layer                  : true
[09/09 09:36:56     64s] (I)      Top layer relaxation fix                           : true
[09/09 09:36:56     64s] (I)      Handle non-default track width                     : false
[09/09 09:36:56     64s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:36:56     64s] (I)      Use row-based GCell size
[09/09 09:36:56     64s] (I)      Use row-based GCell align
[09/09 09:36:56     64s] (I)      layer 0 area = 202000
[09/09 09:36:56     64s] (I)      layer 1 area = 202000
[09/09 09:36:56     64s] (I)      layer 2 area = 202000
[09/09 09:36:56     64s] (I)      layer 3 area = 202000
[09/09 09:36:56     64s] (I)      layer 4 area = 562000
[09/09 09:36:56     64s] (I)      layer 5 area = 10000000
[09/09 09:36:56     64s] (I)      GCell unit size   : 4480
[09/09 09:36:56     64s] (I)      GCell multiplier  : 1
[09/09 09:36:56     64s] (I)      GCell row height  : 4480
[09/09 09:36:56     64s] (I)      Actual row height : 4480
[09/09 09:36:56     64s] (I)      GCell align ref   : 20160 20160
[09/09 09:36:56     64s] [NR-eGR] Track table information for default rule: 
[09/09 09:36:56     64s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] METTP has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:36:56     64s] (I)      ================= Default via ==================
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:36:56     64s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:36:56     64s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:36:56     64s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:36:56     64s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] [NR-eGR] Read 10 PG shapes
[09/09 09:36:56     64s] [NR-eGR] Read 0 clock shapes
[09/09 09:36:56     64s] [NR-eGR] Read 0 other shapes
[09/09 09:36:56     64s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:36:56     64s] [NR-eGR] #Instance Blockages : 0
[09/09 09:36:56     64s] [NR-eGR] #PG Blockages       : 10
[09/09 09:36:56     64s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:36:56     64s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:36:56     64s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:36:56     64s] [NR-eGR] #Other Blockages    : 0
[09/09 09:36:56     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:36:56     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:36:56     64s] [NR-eGR] Read 1253 nets ( ignored 1240 )
[09/09 09:36:56     64s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 09:36:56     64s] (I)      early_global_route_priority property id does not exist.
[09/09 09:36:56     64s] (I)      Read Num Blocks=245  Num Prerouted Wires=0  Num CS=0
[09/09 09:36:56     64s] (I)      Layer 1 (V) : #blockages 245 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Moved 2 terms for better access 
[09/09 09:36:56     64s] (I)      Number of ignored nets                =      0
[09/09 09:36:56     64s] (I)      Number of connected nets              =      0
[09/09 09:36:56     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:36:56     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:36:56     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:36:56     64s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[09/09 09:36:56     64s] (I)      Ndr track 0 does not exist
[09/09 09:36:56     64s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:36:56     64s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:36:56     64s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:36:56     64s] (I)      Site width          :   560  (dbu)
[09/09 09:36:56     64s] (I)      Row height          :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell width         :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell height        :  4480  (dbu)
[09/09 09:36:56     64s] (I)      Grid                :   102    53     6
[09/09 09:36:56     64s] (I)      Layer numbers       :     1     2     3     4     5     6
[09/09 09:36:56     64s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[09/09 09:36:56     64s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[09/09 09:36:56     64s] (I)      Default wire width  :   230   280   280   280   440  3000
[09/09 09:36:56     64s] (I)      Default wire space  :   230   280   280   280   460  2500
[09/09 09:36:56     64s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[09/09 09:36:56     64s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[09/09 09:36:56     64s] (I)      First track coord   :   280   280   280   280  1400  6160
[09/09 09:36:56     64s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[09/09 09:36:56     64s] (I)      Total num of tracks :   424   813   424   813   211    80
[09/09 09:36:56     64s] (I)      Num of masks        :     1     1     1     1     1     1
[09/09 09:36:56     64s] (I)      Num of trim masks   :     0     0     0     0     0     0
[09/09 09:36:56     64s] (I)      --------------------------------------------------------
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] [NR-eGR] ============ Routing rule table ============
[09/09 09:36:56     64s] [NR-eGR] Rule id: 0  Nets: 13
[09/09 09:36:56     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:36:56     64s] (I)                    Layer    2    3    4     5     6 
[09/09 09:36:56     64s] (I)                    Pitch  560  560  560  1120  5600 
[09/09 09:36:56     64s] (I)             #Used tracks    1    1    1     1     1 
[09/09 09:36:56     64s] (I)       #Fully used tracks    1    1    1     1     1 
[09/09 09:36:56     64s] [NR-eGR] ========================================
[09/09 09:36:56     64s] [NR-eGR] 
[09/09 09:36:56     64s] (I)      =============== Blocked Tracks ===============
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:36:56     64s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     5 |   21522 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     6 |    4240 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      Reset routing kernel
[09/09 09:36:56     64s] (I)      Started Global Routing ( Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[09/09 09:36:56     64s] (I)      total 2D Cap : 80266 = (43248 H, 37018 V)
[09/09 09:36:56     64s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 3]
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1a Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1b Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.434240e+03um
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1c Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1d Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1e Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.434240e+03um
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1f Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1g Route ============
[09/09 09:36:56     64s] (I)      Usage: 1209 = (618 H, 591 V) = (1.43% H, 1.60% V) = (2.769e+03um H, 2.648e+03um V)
[09/09 09:36:56     64s] (I)      #Nets         : 13
[09/09 09:36:56     64s] (I)      #Relaxed nets : 0
[09/09 09:36:56     64s] (I)      Wire length   : 1209
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1h Route ============
[09/09 09:36:56     64s] (I)      Usage: 1208 = (620 H, 588 V) = (1.43% H, 1.59% V) = (2.778e+03um H, 2.634e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:36:56     64s] [NR-eGR]                        OverCon            
[09/09 09:36:56     64s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:36:56     64s] [NR-eGR]        Layer             (1-0)    OverCon
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------------------
[09/09 09:36:56     64s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------------------
[09/09 09:36:56     64s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR] 
[09/09 09:36:56     64s] (I)      Finished Global Routing ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      total 2D Cap : 149158 = (64770 H, 84388 V)
[09/09 09:36:56     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:36:56     64s] (I)      ============= Track Assignment ============
[09/09 09:36:56     64s] (I)      Started Track Assignment (1T) ( Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:36:56     64s] (I)      Run Multi-thread track assignment
[09/09 09:36:56     64s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      Started Export ( Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:36:56     64s] [NR-eGR] -----------------------------------
[09/09 09:36:56     64s] [NR-eGR]  MET1    (1H)             0   4767 
[09/09 09:36:56     64s] [NR-eGR]  MET2    (2V)         24040   6506 
[09/09 09:36:56     64s] [NR-eGR]  MET3    (3H)         28084    276 
[09/09 09:36:56     64s] [NR-eGR]  MET4    (4V)          1905      0 
[09/09 09:36:56     64s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:36:56     64s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:36:56     64s] [NR-eGR] -----------------------------------
[09/09 09:36:56     64s] [NR-eGR]          Total        54029  11549 
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total half perimeter of net bounding box: 43483um
[09/09 09:36:56     64s] [NR-eGR] Total length: 54029um, number of vias: 11549
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total eGR-routed clock nets wire length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Report for selected net(s) only.
[09/09 09:36:56     64s] [NR-eGR]                 Length (um)  Vias 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------
[09/09 09:36:56     64s] [NR-eGR]  MET1    (1H)             0   390 
[09/09 09:36:56     64s] [NR-eGR]  MET2    (2V)          2672   454 
[09/09 09:36:56     64s] [NR-eGR]  MET3    (3H)          2828     2 
[09/09 09:36:56     64s] [NR-eGR]  MET4    (4V)             1     0 
[09/09 09:36:56     64s] [NR-eGR]  METTP   (5H)             0     0 
[09/09 09:36:56     64s] [NR-eGR]  METTPL  (6V)             0     0 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------
[09/09 09:36:56     64s] [NR-eGR]          Total         5501   846 
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total half perimeter of net bounding box: 3018um
[09/09 09:36:56     64s] [NR-eGR] Total length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total routed clock nets wire length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] (I)      Finished Export ( CPU: 0.01 sec, Real: 0.00 sec, Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2145.68 MB )
[09/09 09:36:56     64s] (I)      ====================================== Runtime Summary ======================================
[09/09 09:36:56     64s] (I)       Step                                          %       Start      Finish      Real       CPU 
[09/09 09:36:56     64s] (I)      ---------------------------------------------------------------------------------------------
[09/09 09:36:56     64s] (I)       Early Global Route kernel               100.00%  386.87 sec  386.90 sec  0.04 sec  0.04 sec 
[09/09 09:36:56     64s] (I)       +-Import and model                       24.37%  386.88 sec  386.89 sec  0.01 sec  0.02 sec 
[09/09 09:36:56     64s] (I)       | +-Create place DB                       5.94%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Import place data                   5.68%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read instances and placement      1.77%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read nets                         3.37%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Create route DB                      13.61%  386.88 sec  386.89 sec  0.00 sec  0.02 sec 
[09/09 09:36:56     64s] (I)       | | +-Import route data (1T)             11.35%  386.88 sec  386.89 sec  0.00 sec  0.02 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.63%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read routing blockages          0.01%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read instance blockages         0.39%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read PG blockages               0.18%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read clock blockages            0.04%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read other blockages            0.04%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read halo blockages             0.02%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read boundary cut boxes         0.01%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read blackboxes                   0.03%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read prerouted                    0.77%  386.88 sec  386.88 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read unlegalized nets             0.15%  386.88 sec  386.88 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read nets                         0.11%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Set up via pillars                0.01%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Initialize 3D grid graph          0.22%  386.88 sec  386.88 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Model blockage capacity           2.55%  386.88 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Initialize 3D capacity          2.00%  386.88 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Move terms for access (1T)        0.20%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Read aux data                         0.01%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Others data preparation               0.08%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Create route kernel                   3.31%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Global Routing                         18.72%  386.89 sec  386.89 sec  0.01 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Initialization                        0.12%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Net group 1                          16.85%  386.89 sec  386.89 sec  0.01 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Generate topology                   3.45%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1a                            1.49%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Pattern routing (1T)              0.97%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1b                            0.27%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1c                            0.03%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1d                            0.04%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1e                            0.64%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Route legalization                0.29%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Legalize Blockage Violations    0.03%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1f                            0.03%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1g                            2.47%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Post Routing                      2.16%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1h                            1.73%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Post Routing                      1.41%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Layer assignment (1T)               2.11%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Export 3D cong map                      1.48%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Export 2D cong map                    0.29%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Extract Global 3D Wires                 0.04%  386.89 sec  386.89 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Track Assignment (1T)                   6.24%  386.89 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Initialization                        0.04%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Track Assignment Kernel               5.31%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Free Memory                           0.01%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Export                                 11.60%  386.90 sec  386.90 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | +-Export DB wires                       1.02%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Export all nets                     0.41%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Set wire vias                       0.08%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Report wirelength                     6.18%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Update net boxes                      3.36%  386.90 sec  386.90 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | +-Update timing                         0.01%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Postprocess design                      0.64%  386.90 sec  386.90 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)      ==================== Summary by functions =====================
[09/09 09:36:56     64s] (I)       Lv  Step                                %      Real       CPU 
[09/09 09:36:56     64s] (I)      ---------------------------------------------------------------
[09/09 09:36:56     64s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.04 sec 
[09/09 09:36:56     64s] (I)        1  Import and model               24.37%  0.01 sec  0.02 sec 
[09/09 09:36:56     64s] (I)        1  Global Routing                 18.72%  0.01 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Export                         11.60%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        1  Track Assignment (1T)           6.24%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Export 3D cong map              1.48%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Postprocess design              0.64%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Net group 1                    16.85%  0.01 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Create route DB                13.61%  0.00 sec  0.02 sec 
[09/09 09:36:56     64s] (I)        2  Report wirelength               6.18%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Create place DB                 5.94%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Track Assignment Kernel         5.31%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Update net boxes                3.36%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        2  Create route kernel             3.31%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Export DB wires                 1.02%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Export 2D cong map              0.29%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Others data preparation         0.08%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Import route data (1T)         11.35%  0.00 sec  0.02 sec 
[09/09 09:36:56     64s] (I)        3  Import place data               5.68%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Generate topology               3.45%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1g                        2.47%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Layer assignment (1T)           2.11%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1h                        1.73%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1a                        1.49%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1e                        0.64%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Export all nets                 0.41%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1b                        0.27%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Set wire vias                   0.08%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1d                        0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Post Routing                    3.57%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read nets                       3.48%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read blockages ( Layer 2-6 )    2.63%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Model blockage capacity         2.55%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read instances and placement    1.77%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Pattern routing (1T)            0.97%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read prerouted                  0.77%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        4  Route legalization              0.29%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Initialize 3D grid graph        0.22%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Move terms for access (1T)      0.20%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read unlegalized nets           0.15%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Initialize 3D capacity          2.00%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read instance blockages         0.39%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read PG blockages               0.18%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Legalize Blockage Violations    0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:56     64s]         Early Global Route - eGR only step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:56     64s]       Routing using eGR only done.
[09/09 09:36:56     64s] Net route status summary:
[09/09 09:36:56     64s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] CCOPT: Done with clock implementation routing.
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:56     64s]     Clock implementation routing done.
[09/09 09:36:56     64s]     Leaving CCOpt scope - extractRC...
[09/09 09:36:56     64s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 09:36:56     64s] Extraction called for design 'aska_dig' of instances=1215 and nets=1280 using extraction engine 'preRoute' .
[09/09 09:36:56     64s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:36:56     64s] RC Extraction called in multi-corner(2) mode.
[09/09 09:36:56     64s] RCMode: PreRoute
[09/09 09:36:56     64s]       RC Corner Indexes            0       1   
[09/09 09:36:56     64s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:36:56     64s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:56     64s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:56     64s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:36:56     64s] Shrink Factor                : 1.00000
[09/09 09:36:56     64s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:36:56     64s] Using capacitance table file ...
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] Trim Metal Layers:
[09/09 09:36:56     64s] LayerId::1 widthSet size::4
[09/09 09:36:56     64s] LayerId::2 widthSet size::4
[09/09 09:36:56     64s] LayerId::3 widthSet size::4
[09/09 09:36:56     64s] LayerId::4 widthSet size::4
[09/09 09:36:56     64s] LayerId::5 widthSet size::4
[09/09 09:36:56     64s] LayerId::6 widthSet size::2
[09/09 09:36:56     64s] Updating RC grid for preRoute extraction ...
[09/09 09:36:56     64s] eee: pegSigSF::1.070000
[09/09 09:36:56     64s] Initializing multi-corner capacitance tables ... 
[09/09 09:36:56     64s] Initializing multi-corner resistance tables ...
[09/09 09:36:56     64s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:36:56     64s] eee: l::2 avDens::0.123200 usedTrk::630.781827 availTrk::5120.000000 sigTrk::630.781827
[09/09 09:36:56     64s] eee: l::3 avDens::0.149671 usedTrk::634.604150 availTrk::4240.000000 sigTrk::634.604150
[09/09 09:36:56     64s] eee: l::4 avDens::0.014910 usedTrk::45.327455 availTrk::3040.000000 sigTrk::45.327455
[09/09 09:36:56     64s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:56     64s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:56     64s] {RT max_rc 0 4 4 0}
[09/09 09:36:56     64s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.039237 aWlH=0.000000 lMod=0 pMax=0.823900 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:36:56     64s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2145.680M)
[09/09 09:36:56     64s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 09:36:56     64s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]     Leaving CCOpt scope - Initializing placement interface...
[09/09 09:36:56     64s] OPERPROF: Starting DPlace-Init at level 1, MEM:2145.7M, EPOCH TIME: 1725889016.444642
[09/09 09:36:56     64s] Processing tracks to init pin-track alignment.
[09/09 09:36:56     64s] z: 2, totalTracks: 1
[09/09 09:36:56     64s] z: 4, totalTracks: 1
[09/09 09:36:56     64s] z: 6, totalTracks: 1
[09/09 09:36:56     64s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:56     64s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2145.7M, EPOCH TIME: 1725889016.446043
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:56     64s] OPERPROF:     Starting CMU at level 3, MEM:2145.7M, EPOCH TIME: 1725889016.456489
[09/09 09:36:56     64s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2145.7M, EPOCH TIME: 1725889016.456802
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:56     64s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2145.7M, EPOCH TIME: 1725889016.456975
[09/09 09:36:56     64s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2145.7M, EPOCH TIME: 1725889016.457018
[09/09 09:36:56     64s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2145.7M, EPOCH TIME: 1725889016.457457
[09/09 09:36:56     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2145.7MB).
[09/09 09:36:56     64s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2145.7M, EPOCH TIME: 1725889016.457659
[09/09 09:36:56     64s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]     Legalizer reserving space for clock trees
[09/09 09:36:56     64s]     Calling post conditioning for eGRPC...
[09/09 09:36:56     64s]       eGRPC...
[09/09 09:36:56     64s]         eGRPC active optimizations:
[09/09 09:36:56     64s]          - Move Down
[09/09 09:36:56     64s]          - Downsizing before DRV sizing
[09/09 09:36:56     64s]          - DRV fixing with sizing
[09/09 09:36:56     64s]          - Move to fanout
[09/09 09:36:56     64s]          - Cloning
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Currently running CTS, using active skew data
[09/09 09:36:56     64s]         Reset bufferability constraints...
[09/09 09:36:56     64s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[09/09 09:36:56     64s]         Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:36:56     64s] End AAE Lib Interpolated Model. (MEM=2145.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:36:56     64s]         Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         Clock DAG stats eGRPC initial state:
[09/09 09:36:56     64s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]           misc counts      : r=2, pp=0
[09/09 09:36:56     64s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]           cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]           wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.711pF, total=0.970pF
[09/09 09:36:56     64s]           wire lengths     : top=0.000um, trunk=1523.710um, leaf=3976.965um, total=5500.675um
[09/09 09:36:56     64s]           hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]         Clock DAG net violations eGRPC initial state: none
[09/09 09:36:56     64s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[09/09 09:36:56     64s]           Trunk : target=0.617ns count=8 avg=0.297ns sd=0.187ns min=0.047ns max=0.589ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:56     64s]           Leaf  : target=0.617ns count=5 avg=0.488ns sd=0.026ns min=0.466ns max=0.527ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]         Clock DAG library cell distribution eGRPC initial state {count}:
[09/09 09:36:56     64s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]         Clock DAG hash eGRPC initial state: 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]         CTS services accumulated run-time stats eGRPC initial state:
[09/09 09:36:56     64s]           delay calculator: calls=9040, total_wall_time=0.363s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1140, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8185, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]         Primary reporting skew groups eGRPC initial state:
[09/09 09:36:56     64s]           skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958, avg=1.917, sd=0.020], skew [0.070 vs 0.285], 100% {1.887, 1.958} (wid=0.039 ws=0.028) (gid=1.918 gs=0.043)
[09/09 09:36:56     64s]               min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]               max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]         Skew group summary eGRPC initial state:
[09/09 09:36:56     64s]           skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958, avg=1.917, sd=0.020], skew [0.070 vs 0.285], 100% {1.887, 1.958} (wid=0.039 ws=0.028) (gid=1.918 gs=0.043)
[09/09 09:36:56     64s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.864, max=1.903, avg=1.892, sd=0.013], skew [0.039 vs 0.285], 100% {1.864, 1.903} (wid=0.053 ws=0.039) (gid=1.850 gs=0.000)
[09/09 09:36:56     64s]         eGRPC Moving buffers...
[09/09 09:36:56     64s]           Clock DAG hash before 'eGRPC Moving buffers': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             delay calculator: calls=9040, total_wall_time=0.363s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1140, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8185, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Violation analysis...
[09/09 09:36:56     64s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]           Clock DAG stats after 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]             misc counts      : r=2, pp=0
[09/09 09:36:56     64s]             cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]             cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]             sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]             wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.711pF, total=0.970pF
[09/09 09:36:56     64s]             wire lengths     : top=0.000um, trunk=1523.710um, leaf=3976.965um, total=5500.675um
[09/09 09:36:56     64s]             hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]           Clock DAG net violations after 'eGRPC Moving buffers': none
[09/09 09:36:56     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             Trunk : target=0.617ns count=8 avg=0.297ns sd=0.187ns min=0.047ns max=0.589ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:56     64s]             Leaf  : target=0.617ns count=5 avg=0.488ns sd=0.026ns min=0.466ns max=0.527ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[09/09 09:36:56     64s]              Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]           Clock DAG hash after 'eGRPC Moving buffers': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             delay calculator: calls=9040, total_wall_time=0.363s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1140, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8185, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]                 min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]                 max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]           Skew group summary after 'eGRPC Moving buffers':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.864, max=1.903], skew [0.039 vs 0.285]
[09/09 09:36:56     64s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]         eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[09/09 09:36:56     64s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             delay calculator: calls=9040, total_wall_time=0.363s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1140, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8185, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Artificially removing long paths...
[09/09 09:36:56     64s]             Clock DAG hash before 'Artificially removing long paths': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[09/09 09:36:56     64s]               delay calculator: calls=9040, total_wall_time=0.363s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]               legalizer: calls=1140, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]               steiner router: calls=8185, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]             Artificially shortened 22 long paths. The largest offset applied was 0.002ns.
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             Skew Group Offsets:
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]             Skew Group             Num.     Num.       Offset        Max        Previous Max.    Current Max.
[09/09 09:36:56     64s]                                    Sinks    Offsets    Percentile    Offset     Path Delay       Path Delay
[09/09 09:36:56     64s]             -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]             CLK/functional_mode     322       22         6.832%      0.002ns       1.958ns         1.956ns
[09/09 09:36:56     64s]             -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             Offsets Histogram:
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             -------------------------------
[09/09 09:36:56     64s]             From (ns)    To (ns)      Count
[09/09 09:36:56     64s]             -------------------------------
[09/09 09:36:56     64s]             below          0.000        2
[09/09 09:36:56     64s]               0.000      and above     20
[09/09 09:36:56     64s]             -------------------------------
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             Mean=0.001ns Median=0.001ns Std.Dev=0.001ns
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             
[09/09 09:36:56     64s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]           Modifying slew-target multiplier from 1 to 0.9
[09/09 09:36:56     64s]           Downsizing prefiltering...
[09/09 09:36:56     64s]           Downsizing prefiltering done.
[09/09 09:36:56     64s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:56     64s]           DoDownSizing Summary : numSized = 0, numUnchanged = 7, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 3, numSkippedDueToCloseToSkewTarget = 3
[09/09 09:36:56     64s]           CCOpt-eGRPC Downsizing: considered: 7, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 6, unsuccessful: 0, sized: 0
[09/09 09:36:56     64s]           Reverting slew-target multiplier from 0.9 to 1
[09/09 09:36:56     64s]           Reverting Artificially removing long paths...
[09/09 09:36:56     64s]             Clock DAG hash before 'Reverting Artificially removing long paths': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]             CTS services accumulated run-time stats before 'Reverting Artificially removing long paths':
[09/09 09:36:56     64s]               delay calculator: calls=9145, total_wall_time=0.365s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]               legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]               steiner router: calls=8281, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]           Reverting Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]             misc counts      : r=2, pp=0
[09/09 09:36:56     64s]             cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]             cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]             sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]             wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.711pF, total=0.970pF
[09/09 09:36:56     64s]             wire lengths     : top=0.000um, trunk=1523.710um, leaf=3976.965um, total=5500.675um
[09/09 09:36:56     64s]             hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells': none
[09/09 09:36:56     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             Trunk : target=0.617ns count=8 avg=0.297ns sd=0.187ns min=0.047ns max=0.589ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:56     64s]             Leaf  : target=0.617ns count=5 avg=0.488ns sd=0.026ns min=0.466ns max=0.527ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[09/09 09:36:56     64s]              Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             delay calculator: calls=9145, total_wall_time=0.365s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8281, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]                 min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]                 max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.864, max=1.903], skew [0.039 vs 0.285]
[09/09 09:36:56     64s]           Legalizer API calls during this step: 6 succeeded with high effort: 6 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         eGRPC Fixing DRVs...
[09/09 09:36:56     64s]           Clock DAG hash before 'eGRPC Fixing DRVs': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             delay calculator: calls=9145, total_wall_time=0.365s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8281, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:36:56     64s]           CCOpt-eGRPC: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 09:36:56     64s]           
[09/09 09:36:56     64s]           Statistics: Fix DRVs (cell sizing):
[09/09 09:36:56     64s]           ===================================
[09/09 09:36:56     64s]           
[09/09 09:36:56     64s]           Cell changes by Net Type:
[09/09 09:36:56     64s]           
[09/09 09:36:56     64s]           -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 09:36:56     64s]           -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]           top                0            0           0            0                    0                0
[09/09 09:36:56     64s]           trunk              0            0           0            0                    0                0
[09/09 09:36:56     64s]           leaf               0            0           0            0                    0                0
[09/09 09:36:56     64s]           -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]           Total              0            0           0            0                    0                0
[09/09 09:36:56     64s]           -------------------------------------------------------------------------------------------------
[09/09 09:36:56     64s]           
[09/09 09:36:56     64s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 09:36:56     64s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 09:36:56     64s]           
[09/09 09:36:56     64s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]             sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]             misc counts      : r=2, pp=0
[09/09 09:36:56     64s]             cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]             cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]             sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]             wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.711pF, total=0.970pF
[09/09 09:36:56     64s]             wire lengths     : top=0.000um, trunk=1523.710um, leaf=3976.965um, total=5500.675um
[09/09 09:36:56     64s]             hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]           Clock DAG net violations after 'eGRPC Fixing DRVs': none
[09/09 09:36:56     64s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             Trunk : target=0.617ns count=8 avg=0.297ns sd=0.187ns min=0.047ns max=0.589ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:56     64s]             Leaf  : target=0.617ns count=5 avg=0.488ns sd=0.026ns min=0.466ns max=0.527ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[09/09 09:36:56     64s]              Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]           Clock DAG hash after 'eGRPC Fixing DRVs': 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             delay calculator: calls=9145, total_wall_time=0.365s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]             legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]             steiner router: calls=8281, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]                 min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]                 max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]           Skew group summary after 'eGRPC Fixing DRVs':
[09/09 09:36:56     64s]             skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958], skew [0.070 vs 0.285]
[09/09 09:36:56     64s]             skew_group SPI_CLK/functional_mode: insertion delay [min=1.864, max=1.903], skew [0.039 vs 0.285]
[09/09 09:36:56     64s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:36:56     64s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Slew Diagnostics: After DRV fixing
[09/09 09:36:56     64s]         ==================================
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Global Causes:
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         -------------------------------------
[09/09 09:36:56     64s]         Cause
[09/09 09:36:56     64s]         -------------------------------------
[09/09 09:36:56     64s]         DRV fixing with buffering is disabled
[09/09 09:36:56     64s]         -------------------------------------
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Top 5 overslews:
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         ---------------------------------
[09/09 09:36:56     64s]         Overslew    Causes    Driving Pin
[09/09 09:36:56     64s]         ---------------------------------
[09/09 09:36:56     64s]           (empty table)
[09/09 09:36:56     64s]         ---------------------------------
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]         Cause    Occurences
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]           (empty table)
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Violation diagnostics counts from the 0 nodes that have violations:
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]         Cause    Occurences
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]           (empty table)
[09/09 09:36:56     64s]         -------------------
[09/09 09:36:56     64s]         
[09/09 09:36:56     64s]         Reconnecting optimized routes...
[09/09 09:36:56     64s]         Reset timing graph...
[09/09 09:36:56     64s] Ignoring AAE DB Resetting ...
[09/09 09:36:56     64s]         Reset timing graph done.
[09/09 09:36:56     64s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         Violation analysis...
[09/09 09:36:56     64s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]         Clock instances to consider for cloning: 0
[09/09 09:36:56     64s]         Reset timing graph...
[09/09 09:36:56     64s] Ignoring AAE DB Resetting ...
[09/09 09:36:56     64s]         Reset timing graph done.
[09/09 09:36:56     64s]         Set dirty flag on 0 instances, 0 nets
[09/09 09:36:56     64s]         Clock DAG stats before routing clock trees:
[09/09 09:36:56     64s]           cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:36:56     64s]           sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:36:56     64s]           misc counts      : r=2, pp=0
[09/09 09:36:56     64s]           cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:36:56     64s]           cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:36:56     64s]           sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:36:56     64s]           wire capacitance : top=0.000pF, trunk=0.259pF, leaf=0.711pF, total=0.970pF
[09/09 09:36:56     64s]           wire lengths     : top=0.000um, trunk=1523.710um, leaf=3976.965um, total=5500.675um
[09/09 09:36:56     64s]           hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:36:56     64s]         Clock DAG net violations before routing clock trees: none
[09/09 09:36:56     64s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[09/09 09:36:56     64s]           Trunk : target=0.617ns count=8 avg=0.297ns sd=0.187ns min=0.047ns max=0.589ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:36:56     64s]           Leaf  : target=0.617ns count=5 avg=0.488ns sd=0.026ns min=0.466ns max=0.527ns {0 <= 0.370ns, 3 <= 0.494ns, 2 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:36:56     64s]         Clock DAG library cell distribution before routing clock trees {count}:
[09/09 09:36:56     64s]            Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:36:56     64s]         Clock DAG hash before routing clock trees: 5448142601300417919 4093010337501064418
[09/09 09:36:56     64s]         CTS services accumulated run-time stats before routing clock trees:
[09/09 09:36:56     64s]           delay calculator: calls=9145, total_wall_time=0.365s, mean_wall_time=0.040ms
[09/09 09:36:56     64s]           legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:36:56     64s]           steiner router: calls=8281, total_wall_time=0.129s, mean_wall_time=0.016ms
[09/09 09:36:56     64s]         Primary reporting skew groups before routing clock trees:
[09/09 09:36:56     64s]           skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958, avg=1.917, sd=0.020], skew [0.070 vs 0.285], 100% {1.887, 1.958} (wid=0.039 ws=0.028) (gid=1.918 gs=0.043)
[09/09 09:36:56     64s]               min path sink: npg1_ON_count_reg[1]/C
[09/09 09:36:56     64s]               max path sink: spi1_ele1_reg[3]/C
[09/09 09:36:56     64s]         Skew group summary before routing clock trees:
[09/09 09:36:56     64s]           skew_group CLK/functional_mode: insertion delay [min=1.887, max=1.958, avg=1.917, sd=0.020], skew [0.070 vs 0.285], 100% {1.887, 1.958} (wid=0.039 ws=0.028) (gid=1.918 gs=0.043)
[09/09 09:36:56     64s]           skew_group SPI_CLK/functional_mode: insertion delay [min=1.864, max=1.903, avg=1.892, sd=0.013], skew [0.039 vs 0.285], 100% {1.864, 1.903} (wid=0.053 ws=0.039) (gid=1.850 gs=0.000)
[09/09 09:36:56     64s]       eGRPC done.
[09/09 09:36:56     64s]     Calling post conditioning for eGRPC done.
[09/09 09:36:56     64s]   eGR Post Conditioning loop iteration 0 done.
[09/09 09:36:56     64s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[09/09 09:36:56     64s]   Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:36:56     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2183.8M, EPOCH TIME: 1725889016.513864
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2144.8M, EPOCH TIME: 1725889016.515942
[09/09 09:36:56     64s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:36:56     64s]   Leaving CCOpt scope - ClockRefiner...
[09/09 09:36:56     64s]   Assigned high priority to 0 instances.
[09/09 09:36:56     64s]   Soft fixed 11 clock instances.
[09/09 09:36:56     64s]   Performing Single Pass Refine Place.
[09/09 09:36:56     64s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[09/09 09:36:56     64s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2144.8M, EPOCH TIME: 1725889016.517169
[09/09 09:36:56     64s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2144.8M, EPOCH TIME: 1725889016.517277
[09/09 09:36:56     64s] Processing tracks to init pin-track alignment.
[09/09 09:36:56     64s] z: 2, totalTracks: 1
[09/09 09:36:56     64s] z: 4, totalTracks: 1
[09/09 09:36:56     64s] z: 6, totalTracks: 1
[09/09 09:36:56     64s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:36:56     64s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2144.8M, EPOCH TIME: 1725889016.518554
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:56     64s] OPERPROF:       Starting CMU at level 4, MEM:2144.8M, EPOCH TIME: 1725889016.530995
[09/09 09:36:56     64s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2144.8M, EPOCH TIME: 1725889016.531306
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2144.8M, EPOCH TIME: 1725889016.531494
[09/09 09:36:56     64s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2144.8M, EPOCH TIME: 1725889016.531536
[09/09 09:36:56     64s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2144.8M, EPOCH TIME: 1725889016.531777
[09/09 09:36:56     64s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2144.8MB).
[09/09 09:36:56     64s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.015, MEM:2144.8M, EPOCH TIME: 1725889016.531985
[09/09 09:36:56     64s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.015, MEM:2144.8M, EPOCH TIME: 1725889016.532024
[09/09 09:36:56     64s] TDRefine: refinePlace mode is spiral
[09/09 09:36:56     64s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.7
[09/09 09:36:56     64s] OPERPROF: Starting RefinePlace at level 1, MEM:2144.8M, EPOCH TIME: 1725889016.532081
[09/09 09:36:56     64s] *** Starting refinePlace (0:01:05 mem=2144.8M) ***
[09/09 09:36:56     64s] Total net bbox length = 4.348e+04 (2.451e+04 1.897e+04) (ext = 5.329e+03)
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:36:56     64s] Info: 11 insts are soft-fixed.
[09/09 09:36:56     64s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2144.8M, EPOCH TIME: 1725889016.533617
[09/09 09:36:56     64s] Starting refinePlace ...
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] One DDP V2 for no tweak run.
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2144.8M, EPOCH TIME: 1725889016.535604
[09/09 09:36:56     64s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:36:56     64s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2144.8M, EPOCH TIME: 1725889016.535666
[09/09 09:36:56     64s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2144.8M, EPOCH TIME: 1725889016.535878
[09/09 09:36:56     64s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2144.8M, EPOCH TIME: 1725889016.535984
[09/09 09:36:56     64s] DDP markSite nrRow 44 nrJob 44
[09/09 09:36:56     64s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.010, REAL:0.000, MEM:2144.8M, EPOCH TIME: 1725889016.536087
[09/09 09:36:56     64s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2144.8M, EPOCH TIME: 1725889016.536144
[09/09 09:36:56     64s]   Spread Effort: high, standalone mode, useDDP on.
[09/09 09:36:56     64s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2144.8MB) @(0:01:05 - 0:01:05).
[09/09 09:36:56     64s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:36:56     64s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:36:56     64s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:36:56     64s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:36:56     64s] Move report: legalization moves 39 insts, mean move: 5.05 um, max move: 29.12 um spiral
[09/09 09:36:56     64s] 	Max move on inst (spi1_conf1_asyn_reg[9]): (112.00, 105.28) --> (123.20, 123.20)
[09/09 09:36:56     64s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:36:56     64s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:36:56     64s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2131.9MB) @(0:01:05 - 0:01:05).
[09/09 09:36:56     64s] Move report: Detail placement moves 39 insts, mean move: 5.05 um, max move: 29.12 um 
[09/09 09:36:56     64s] 	Max move on inst (spi1_conf1_asyn_reg[9]): (112.00, 105.28) --> (123.20, 123.20)
[09/09 09:36:56     64s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2131.9MB
[09/09 09:36:56     64s] Statistics of distance of Instance movement in refine placement:
[09/09 09:36:56     64s]   maximum (X+Y) =        29.12 um
[09/09 09:36:56     64s]   inst (spi1_conf1_asyn_reg[9]) with max move: (112, 105.28) -> (123.2, 123.2)
[09/09 09:36:56     64s]   mean    (X+Y) =         5.05 um
[09/09 09:36:56     64s] Summary Report:
[09/09 09:36:56     64s] Instances move: 39 (out of 1215 movable)
[09/09 09:36:56     64s] Instances flipped: 0
[09/09 09:36:56     64s] Mean displacement: 5.05 um
[09/09 09:36:56     64s] Max displacement: 29.12 um (Instance: spi1_conf1_asyn_reg[9]) (112, 105.28) -> (123.2, 123.2)
[09/09 09:36:56     64s] 	Length: 36 sites, height: 1 rows, site name: core_ji3v, cell type: SDFRRQJI3VX1
[09/09 09:36:56     64s] Total instances moved : 39
[09/09 09:36:56     64s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2131.9M, EPOCH TIME: 1725889016.564497
[09/09 09:36:56     64s] Total net bbox length = 4.364e+04 (2.457e+04 1.908e+04) (ext = 5.329e+03)
[09/09 09:36:56     64s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2131.9MB
[09/09 09:36:56     64s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2131.9MB) @(0:01:05 - 0:01:05).
[09/09 09:36:56     64s] *** Finished refinePlace (0:01:05 mem=2131.9M) ***
[09/09 09:36:56     64s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.7
[09/09 09:36:56     64s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.033, MEM:2131.9M, EPOCH TIME: 1725889016.564928
[09/09 09:36:56     64s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2131.9M, EPOCH TIME: 1725889016.564979
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1215).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:36:56     64s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.002, MEM:2128.9M, EPOCH TIME: 1725889016.567168
[09/09 09:36:56     64s]   ClockRefiner summary
[09/09 09:36:56     64s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 379).
[09/09 09:36:56     64s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 11).
[09/09 09:36:56     64s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 368).
[09/09 09:36:56     64s]   Restoring pStatusCts on 11 clock instances.
[09/09 09:36:56     64s]   Revert refine place priority changes on 0 instances.
[09/09 09:36:56     64s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.0 real=0:00:00.1)
[09/09 09:36:56     64s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:00.2 real=0:00:00.2)
[09/09 09:36:56     64s]   CCOpt::Phase::Routing...
[09/09 09:36:56     64s]   Clock implementation routing...
[09/09 09:36:56     64s]     Leaving CCOpt scope - Routing Tools...
[09/09 09:36:56     64s] Net route status summary:
[09/09 09:36:56     64s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:36:56     64s]     Routing using eGR in eGR->NR Step...
[09/09 09:36:56     64s]       Early Global Route - eGR->Nr High Frequency step...
[09/09 09:36:56     64s] (ccopt eGR): There are 13 nets to be routed. 0 nets have skip routing designation.
[09/09 09:36:56     64s] (ccopt eGR): There are 13 nets for routing of which 13 have one or more fixed wires.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:56     64s] (ccopt eGR): Start to route 13 all nets
[09/09 09:36:56     64s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2128.89 MB )
[09/09 09:36:56     64s] (I)      ============================ Layers =============================
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:36:56     64s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:36:56     64s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:36:56     64s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:36:56     64s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:36:56     64s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:36:56     64s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:36:56     64s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:36:56     64s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:36:56     64s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:36:56     64s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:36:56     64s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:36:56     64s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:36:56     64s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:36:56     64s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:36:56     64s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:36:56     64s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:36:56     64s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:36:56     64s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:36:56     64s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:36:56     64s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:36:56     64s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:36:56     64s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:36:56     64s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:36:56     64s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:36:56     64s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:36:56     64s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:36:56     64s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:36:56     64s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:36:56     64s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:36:56     64s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:36:56     64s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:36:56     64s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:36:56     64s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:36:56     64s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:36:56     64s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:36:56     64s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:36:56     64s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:36:56     64s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:36:56     64s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:36:56     64s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:36:56     64s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:36:56     64s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:36:56     64s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:36:56     64s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:36:56     64s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:36:56     64s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:36:56     64s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:36:56     64s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:36:56     64s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:36:56     64s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:36:56     64s] (I)      Started Import and model ( Curr Mem: 2128.89 MB )
[09/09 09:36:56     64s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:36:56     64s] (I)      == Non-default Options ==
[09/09 09:36:56     64s] (I)      Clean congestion better                            : true
[09/09 09:36:56     64s] (I)      Estimate vias on DPT layer                         : true
[09/09 09:36:56     64s] (I)      Clean congestion layer assignment rounds           : 3
[09/09 09:36:56     64s] (I)      Layer constraints as soft constraints              : true
[09/09 09:36:56     64s] (I)      Soft top layer                                     : true
[09/09 09:36:56     64s] (I)      Skip prospective layer relax nets                  : true
[09/09 09:36:56     64s] (I)      Better NDR handling                                : true
[09/09 09:36:56     64s] (I)      Improved NDR modeling in LA                        : true
[09/09 09:36:56     64s] (I)      Routing cost fix for NDR handling                  : true
[09/09 09:36:56     64s] (I)      Block tracks for preroutes                         : true
[09/09 09:36:56     64s] (I)      Assign IRoute by net group key                     : true
[09/09 09:36:56     64s] (I)      Block unroutable channels                          : true
[09/09 09:36:56     64s] (I)      Block unroutable channels 3D                       : true
[09/09 09:36:56     64s] (I)      Bound layer relaxed segment wl                     : true
[09/09 09:36:56     64s] (I)      Blocked pin reach length threshold                 : 2
[09/09 09:36:56     64s] (I)      Check blockage within NDR space in TA              : true
[09/09 09:36:56     64s] (I)      Skip must join for term with via pillar            : true
[09/09 09:36:56     64s] (I)      Model find APA for IO pin                          : true
[09/09 09:36:56     64s] (I)      On pin location for off pin term                   : true
[09/09 09:36:56     64s] (I)      Handle EOL spacing                                 : true
[09/09 09:36:56     64s] (I)      Merge PG vias by gap                               : true
[09/09 09:36:56     64s] (I)      Maximum routing layer                              : 6
[09/09 09:36:56     64s] (I)      Route selected nets only                           : true
[09/09 09:36:56     64s] (I)      Refine MST                                         : true
[09/09 09:36:56     64s] (I)      Honor PRL                                          : true
[09/09 09:36:56     64s] (I)      Strong congestion aware                            : true
[09/09 09:36:56     64s] (I)      Improved initial location for IRoutes              : true
[09/09 09:36:56     64s] (I)      Multi panel TA                                     : true
[09/09 09:36:56     64s] (I)      Penalize wire overlap                              : true
[09/09 09:36:56     64s] (I)      Expand small instance blockage                     : true
[09/09 09:36:56     64s] (I)      Reduce via in TA                                   : true
[09/09 09:36:56     64s] (I)      SS-aware routing                                   : true
[09/09 09:36:56     64s] (I)      Improve tree edge sharing                          : true
[09/09 09:36:56     64s] (I)      Improve 2D via estimation                          : true
[09/09 09:36:56     64s] (I)      Refine Steiner tree                                : true
[09/09 09:36:56     64s] (I)      Build spine tree                                   : true
[09/09 09:36:56     64s] (I)      Model pass through capacity                        : true
[09/09 09:36:56     64s] (I)      Extend blockages by a half GCell                   : true
[09/09 09:36:56     64s] (I)      Consider pin shapes                                : true
[09/09 09:36:56     64s] (I)      Consider pin shapes for all nodes                  : true
[09/09 09:36:56     64s] (I)      Consider NR APA                                    : true
[09/09 09:36:56     64s] (I)      Consider IO pin shape                              : true
[09/09 09:36:56     64s] (I)      Fix pin connection bug                             : true
[09/09 09:36:56     64s] (I)      Consider layer RC for local wires                  : true
[09/09 09:36:56     64s] (I)      Route to clock mesh pin                            : true
[09/09 09:36:56     64s] (I)      LA-aware pin escape length                         : 2
[09/09 09:36:56     64s] (I)      Connect multiple ports                             : true
[09/09 09:36:56     64s] (I)      Split for must join                                : true
[09/09 09:36:56     64s] (I)      Number of threads                                  : 1
[09/09 09:36:56     64s] (I)      Routing effort level                               : 10000
[09/09 09:36:56     64s] (I)      Prefer layer length threshold                      : 8
[09/09 09:36:56     64s] (I)      Overflow penalty cost                              : 10
[09/09 09:36:56     64s] (I)      A-star cost                                        : 0.300000
[09/09 09:36:56     64s] (I)      Misalignment cost                                  : 10.000000
[09/09 09:36:56     64s] (I)      Threshold for short IRoute                         : 6
[09/09 09:36:56     64s] (I)      Via cost during post routing                       : 1.000000
[09/09 09:36:56     64s] (I)      Layer congestion ratios                            : { { 1.0 } }
[09/09 09:36:56     64s] (I)      Source-to-sink ratio                               : 0.300000
[09/09 09:36:56     64s] (I)      Scenic ratio bound                                 : 3.000000
[09/09 09:36:56     64s] (I)      Segment layer relax scenic ratio                   : 1.250000
[09/09 09:36:56     64s] (I)      Source-sink aware LA ratio                         : 0.500000
[09/09 09:36:56     64s] (I)      PG-aware similar topology routing                  : true
[09/09 09:36:56     64s] (I)      Maze routing via cost fix                          : true
[09/09 09:36:56     64s] (I)      Apply PRL on PG terms                              : true
[09/09 09:36:56     64s] (I)      Apply PRL on obs objects                           : true
[09/09 09:36:56     64s] (I)      Handle range-type spacing rules                    : true
[09/09 09:36:56     64s] (I)      PG gap threshold multiplier                        : 10.000000
[09/09 09:36:56     64s] (I)      Parallel spacing query fix                         : true
[09/09 09:36:56     64s] (I)      Force source to root IR                            : true
[09/09 09:36:56     64s] (I)      Layer Weights                                      : L2:4 L3:2.5
[09/09 09:36:56     64s] (I)      Do not relax to DPT layer                          : true
[09/09 09:36:56     64s] (I)      No DPT in post routing                             : true
[09/09 09:36:56     64s] (I)      Modeling PG via merging fix                        : true
[09/09 09:36:56     64s] (I)      Shield aware TA                                    : true
[09/09 09:36:56     64s] (I)      Strong shield aware TA                             : true
[09/09 09:36:56     64s] (I)      Overflow calculation fix in LA                     : true
[09/09 09:36:56     64s] (I)      Post routing fix                                   : true
[09/09 09:36:56     64s] (I)      Strong post routing                                : true
[09/09 09:36:56     64s] (I)      NDR via pillar fix                                 : true
[09/09 09:36:56     64s] (I)      Violation on path threshold                        : 1
[09/09 09:36:56     64s] (I)      Pass through capacity modeling                     : true
[09/09 09:36:56     64s] (I)      Select the non-relaxed segments in post routing stage : true
[09/09 09:36:56     64s] (I)      Select term pin box for io pin                     : true
[09/09 09:36:56     64s] (I)      Penalize NDR sharing                               : true
[09/09 09:36:56     64s] (I)      Enable special modeling                            : false
[09/09 09:36:56     64s] (I)      Keep fixed segments                                : true
[09/09 09:36:56     64s] (I)      Reorder net groups by key                          : true
[09/09 09:36:56     64s] (I)      Increase net scenic ratio                          : true
[09/09 09:36:56     64s] (I)      Method to set GCell size                           : row
[09/09 09:36:56     64s] (I)      Connect multiple ports and must join fix           : true
[09/09 09:36:56     64s] (I)      Avoid high resistance layers                       : true
[09/09 09:36:56     64s] (I)      Model find APA for IO pin fix                      : true
[09/09 09:36:56     64s] (I)      Avoid connecting non-metal layers                  : true
[09/09 09:36:56     64s] (I)      Use track pitch for NDR                            : true
[09/09 09:36:56     64s] (I)      Enable layer relax to lower layer                  : true
[09/09 09:36:56     64s] (I)      Enable layer relax to upper layer                  : true
[09/09 09:36:56     64s] (I)      Top layer relaxation fix                           : true
[09/09 09:36:56     64s] (I)      Handle non-default track width                     : false
[09/09 09:36:56     64s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:36:56     64s] (I)      Use row-based GCell size
[09/09 09:36:56     64s] (I)      Use row-based GCell align
[09/09 09:36:56     64s] (I)      layer 0 area = 202000
[09/09 09:36:56     64s] (I)      layer 1 area = 202000
[09/09 09:36:56     64s] (I)      layer 2 area = 202000
[09/09 09:36:56     64s] (I)      layer 3 area = 202000
[09/09 09:36:56     64s] (I)      layer 4 area = 562000
[09/09 09:36:56     64s] (I)      layer 5 area = 10000000
[09/09 09:36:56     64s] (I)      GCell unit size   : 4480
[09/09 09:36:56     64s] (I)      GCell multiplier  : 1
[09/09 09:36:56     64s] (I)      GCell row height  : 4480
[09/09 09:36:56     64s] (I)      Actual row height : 4480
[09/09 09:36:56     64s] (I)      GCell align ref   : 20160 20160
[09/09 09:36:56     64s] [NR-eGR] Track table information for default rule: 
[09/09 09:36:56     64s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] METTP has single uniform track structure
[09/09 09:36:56     64s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:36:56     64s] (I)      ================= Default via ==================
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut     |
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] (I)      | 1 |    2  VIA1_Y_so    |   32  VIA1_CV1_hd   |
[09/09 09:36:56     64s] (I)      | 2 |   38  VIA2_so      |   61  VIA2_CV1_so   |
[09/09 09:36:56     64s] (I)      | 3 |   74  VIA3_so      |   93  VIA3_CH2_so   |
[09/09 09:36:56     64s] (I)      | 4 |  117  VIATPne_Y_so |  132  VIATP_CH2s_so |
[09/09 09:36:56     64s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so  |
[09/09 09:36:56     64s] (I)      +---+--------------------+---------------------+
[09/09 09:36:56     64s] [NR-eGR] Read 10 PG shapes
[09/09 09:36:56     64s] [NR-eGR] Read 0 clock shapes
[09/09 09:36:56     64s] [NR-eGR] Read 0 other shapes
[09/09 09:36:56     64s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:36:56     64s] [NR-eGR] #Instance Blockages : 0
[09/09 09:36:56     64s] [NR-eGR] #PG Blockages       : 10
[09/09 09:36:56     64s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:36:56     64s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:36:56     64s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:36:56     64s] [NR-eGR] #Other Blockages    : 0
[09/09 09:36:56     64s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:36:56     64s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[09/09 09:36:56     64s] [NR-eGR] Read 1253 nets ( ignored 1240 )
[09/09 09:36:56     64s] [NR-eGR] Connected 0 must-join pins/ports
[09/09 09:36:56     64s] (I)      early_global_route_priority property id does not exist.
[09/09 09:36:56     64s] (I)      Read Num Blocks=245  Num Prerouted Wires=0  Num CS=0
[09/09 09:36:56     64s] (I)      Layer 1 (V) : #blockages 245 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 4 (H) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Layer 5 (V) : #blockages 0 : #preroutes 0
[09/09 09:36:56     64s] (I)      Moved 2 terms for better access 
[09/09 09:36:56     64s] (I)      Number of ignored nets                =      0
[09/09 09:36:56     64s] (I)      Number of connected nets              =      0
[09/09 09:36:56     64s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:36:56     64s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:36:56     64s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:36:56     64s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:36:56     64s] [NR-eGR] There are 13 clock nets ( 0 with NDR ).
[09/09 09:36:56     64s] (I)      Ndr track 0 does not exist
[09/09 09:36:56     64s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:36:56     64s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:36:56     64s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:36:56     64s] (I)      Site width          :   560  (dbu)
[09/09 09:36:56     64s] (I)      Row height          :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell width         :  4480  (dbu)
[09/09 09:36:56     64s] (I)      GCell height        :  4480  (dbu)
[09/09 09:36:56     64s] (I)      Grid                :   102    53     6
[09/09 09:36:56     64s] (I)      Layer numbers       :     1     2     3     4     5     6
[09/09 09:36:56     64s] (I)      Vertical capacity   :     0  4480     0  4480     0  4480
[09/09 09:36:56     64s] (I)      Horizontal capacity :     0     0  4480     0  4480     0
[09/09 09:36:56     64s] (I)      Default wire width  :   230   280   280   280   440  3000
[09/09 09:36:56     64s] (I)      Default wire space  :   230   280   280   280   460  2500
[09/09 09:36:56     64s] (I)      Default wire pitch  :   460   560   560   560   900  5500
[09/09 09:36:56     64s] (I)      Default pitch size  :   460   560   560   560  1120  5600
[09/09 09:36:56     64s] (I)      First track coord   :   280   280   280   280  1400  6160
[09/09 09:36:56     64s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00  4.00  0.80
[09/09 09:36:56     64s] (I)      Total num of tracks :   424   813   424   813   211    80
[09/09 09:36:56     64s] (I)      Num of masks        :     1     1     1     1     1     1
[09/09 09:36:56     64s] (I)      Num of trim masks   :     0     0     0     0     0     0
[09/09 09:36:56     64s] (I)      --------------------------------------------------------
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] [NR-eGR] ============ Routing rule table ============
[09/09 09:36:56     64s] [NR-eGR] Rule id: 0  Nets: 13
[09/09 09:36:56     64s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:36:56     64s] (I)                    Layer    2    3    4     5     6 
[09/09 09:36:56     64s] (I)                    Pitch  560  560  560  1120  5600 
[09/09 09:36:56     64s] (I)             #Used tracks    1    1    1     1     1 
[09/09 09:36:56     64s] (I)       #Fully used tracks    1    1    1     1     1 
[09/09 09:36:56     64s] [NR-eGR] ========================================
[09/09 09:36:56     64s] [NR-eGR] 
[09/09 09:36:56     64s] (I)      =============== Blocked Tracks ===============
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:36:56     64s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     5 |   21522 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      |     6 |    4240 |        0 |         0.00% |
[09/09 09:36:56     64s] (I)      +-------+---------+----------+---------------+
[09/09 09:36:56     64s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2128.89 MB )
[09/09 09:36:56     64s] (I)      Reset routing kernel
[09/09 09:36:56     64s] (I)      Started Global Routing ( Curr Mem: 2128.89 MB )
[09/09 09:36:56     64s] (I)      totalPins=392  totalGlobalPin=392 (100.00%)
[09/09 09:36:56     64s] (I)      total 2D Cap : 80266 = (43248 H, 37018 V)
[09/09 09:36:56     64s] [NR-eGR] Layer group 1: route 13 net(s) in layer range [2, 3]
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1a Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1b Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.434240e+03um
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1c Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1d Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1e Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.434240e+03um
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1f Route ============
[09/09 09:36:56     64s] (I)      Usage: 1213 = (617 H, 596 V) = (1.43% H, 1.61% V) = (2.764e+03um H, 2.670e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1g Route ============
[09/09 09:36:56     64s] (I)      Usage: 1209 = (618 H, 591 V) = (1.43% H, 1.60% V) = (2.769e+03um H, 2.648e+03um V)
[09/09 09:36:56     64s] (I)      #Nets         : 13
[09/09 09:36:56     64s] (I)      #Relaxed nets : 0
[09/09 09:36:56     64s] (I)      Wire length   : 1209
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] (I)      ============  Phase 1h Route ============
[09/09 09:36:56     64s] (I)      Usage: 1208 = (620 H, 588 V) = (1.43% H, 1.59% V) = (2.778e+03um H, 2.634e+03um V)
[09/09 09:36:56     64s] (I)      
[09/09 09:36:56     64s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:36:56     64s] [NR-eGR]                        OverCon            
[09/09 09:36:56     64s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:36:56     64s] [NR-eGR]        Layer             (1-0)    OverCon
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------------------
[09/09 09:36:56     64s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET2 ( 2)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]   METTP ( 5)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR]  METTPL ( 6)         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------------------
[09/09 09:36:56     64s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[09/09 09:36:56     64s] [NR-eGR] 
[09/09 09:36:56     64s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] (I)      total 2D Cap : 149158 = (64770 H, 84388 V)
[09/09 09:36:56     64s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:36:56     64s] (I)      ============= Track Assignment ============
[09/09 09:36:56     64s] (I)      Started Track Assignment (1T) ( Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:36:56     64s] (I)      Run Multi-thread track assignment
[09/09 09:36:56     64s] (I)      Finished Track Assignment (1T) ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] (I)      Started Export ( Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:36:56     64s] [NR-eGR] -----------------------------------
[09/09 09:36:56     64s] [NR-eGR]  MET1    (1H)             0   4767 
[09/09 09:36:56     64s] [NR-eGR]  MET2    (2V)         24040   6506 
[09/09 09:36:56     64s] [NR-eGR]  MET3    (3H)         28084    276 
[09/09 09:36:56     64s] [NR-eGR]  MET4    (4V)          1905      0 
[09/09 09:36:56     64s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:36:56     64s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:36:56     64s] [NR-eGR] -----------------------------------
[09/09 09:36:56     64s] [NR-eGR]          Total        54029  11549 
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total half perimeter of net bounding box: 43643um
[09/09 09:36:56     64s] [NR-eGR] Total length: 54029um, number of vias: 11549
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total eGR-routed clock nets wire length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Report for selected net(s) only.
[09/09 09:36:56     64s] [NR-eGR]                 Length (um)  Vias 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------
[09/09 09:36:56     64s] [NR-eGR]  MET1    (1H)             0   390 
[09/09 09:36:56     64s] [NR-eGR]  MET2    (2V)          2672   454 
[09/09 09:36:56     64s] [NR-eGR]  MET3    (3H)          2828     2 
[09/09 09:36:56     64s] [NR-eGR]  MET4    (4V)             1     0 
[09/09 09:36:56     64s] [NR-eGR]  METTP   (5H)             0     0 
[09/09 09:36:56     64s] [NR-eGR]  METTPL  (6V)             0     0 
[09/09 09:36:56     64s] [NR-eGR] ----------------------------------
[09/09 09:36:56     64s] [NR-eGR]          Total         5501   846 
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total half perimeter of net bounding box: 3018um
[09/09 09:36:56     64s] [NR-eGR] Total length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] [NR-eGR] Total routed clock nets wire length: 5501um, number of vias: 846
[09/09 09:36:56     64s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:36:56     64s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2136.89 MB )
[09/09 09:36:56     64s] (I)      ====================================== Runtime Summary ======================================
[09/09 09:36:56     64s] (I)       Step                                          %       Start      Finish      Real       CPU 
[09/09 09:36:56     64s] (I)      ---------------------------------------------------------------------------------------------
[09/09 09:36:56     64s] (I)       Early Global Route kernel               100.00%  387.09 sec  387.12 sec  0.04 sec  0.03 sec 
[09/09 09:36:56     64s] (I)       +-Import and model                       24.10%  387.10 sec  387.11 sec  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | +-Create place DB                       5.98%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Import place data                   5.73%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read instances and placement      1.57%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read nets                         3.61%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Create route DB                      13.36%  387.10 sec  387.11 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | | +-Import route data (1T)             11.12%  387.10 sec  387.11 sec  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read blockages ( Layer 2-6 )      2.62%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read routing blockages          0.01%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read instance blockages         0.38%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read PG blockages               0.17%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read clock blockages            0.04%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read other blockages            0.04%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read halo blockages             0.02%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Read boundary cut boxes         0.01%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read blackboxes                   0.03%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read prerouted                    0.75%  387.10 sec  387.10 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read unlegalized nets             0.12%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Read nets                         0.11%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Set up via pillars                0.01%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Initialize 3D grid graph          0.23%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Model blockage capacity           2.50%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Initialize 3D capacity          1.92%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Move terms for access (1T)        0.22%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Read aux data                         0.01%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Others data preparation               0.07%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Create route kernel                   3.19%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Global Routing                         19.33%  387.11 sec  387.12 sec  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | +-Initialization                        0.11%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Net group 1                          17.32%  387.11 sec  387.11 sec  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)       | | +-Generate topology                   3.36%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1a                            1.45%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Pattern routing (1T)              0.94%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1b                            0.28%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1c                            0.03%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1d                            0.03%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1e                            0.62%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Route legalization                0.28%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | | +-Legalize Blockage Violations    0.04%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1f                            0.03%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1g                            2.47%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Post Routing                      2.15%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Phase 1h                            1.71%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | | +-Post Routing                      1.40%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Layer assignment (1T)               2.60%  387.11 sec  387.11 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Export 3D cong map                      1.50%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Export 2D cong map                    0.23%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Extract Global 3D Wires                 0.04%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Track Assignment (1T)                   6.02%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Initialization                        0.04%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Track Assignment Kernel               4.97%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Free Memory                           0.01%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Export                                 12.32%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Export DB wires                       1.09%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Export all nets                     0.44%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | | +-Set wire vias                       0.08%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Report wirelength                     6.46%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Update net boxes                      3.60%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       | +-Update timing                         0.01%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)       +-Postprocess design                      0.67%  387.12 sec  387.12 sec  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)      ==================== Summary by functions =====================
[09/09 09:36:56     64s] (I)       Lv  Step                                %      Real       CPU 
[09/09 09:36:56     64s] (I)      ---------------------------------------------------------------
[09/09 09:36:56     64s] (I)        0  Early Global Route kernel     100.00%  0.04 sec  0.03 sec 
[09/09 09:36:56     64s] (I)        1  Import and model               24.10%  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        1  Global Routing                 19.33%  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        1  Export                         12.32%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Track Assignment (1T)           6.02%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Export 3D cong map              1.50%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Postprocess design              0.67%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        1  Extract Global 3D Wires         0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Net group 1                    17.32%  0.01 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        2  Create route DB                13.36%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        2  Report wirelength               6.46%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Create place DB                 5.98%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Track Assignment Kernel         4.97%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Update net boxes                3.60%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Create route kernel             3.19%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Export DB wires                 1.09%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Export 2D cong map              0.23%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Initialization                  0.16%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Others data preparation         0.07%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Update timing                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Read aux data                   0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        2  Free Memory                     0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Import route data (1T)         11.12%  0.00 sec  0.01 sec 
[09/09 09:36:56     64s] (I)        3  Import place data               5.73%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Generate topology               3.36%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Layer assignment (1T)           2.60%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1g                        2.47%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1h                        1.71%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1a                        1.45%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1e                        0.62%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Export all nets                 0.44%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1b                        0.28%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Set wire vias                   0.08%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1c                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1f                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        3  Phase 1d                        0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read nets                       3.71%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Post Routing                    3.55%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read blockages ( Layer 2-6 )    2.62%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Model blockage capacity         2.50%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read instances and placement    1.57%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Pattern routing (1T)            0.94%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read prerouted                  0.75%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Route legalization              0.28%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Initialize 3D grid graph        0.23%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Move terms for access (1T)      0.22%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read unlegalized nets           0.12%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Read blackboxes                 0.03%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        4  Set up via pillars              0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Initialize 3D capacity          1.92%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read instance blockages         0.38%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read PG blockages               0.17%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read clock blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Legalize Blockage Violations    0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read other blockages            0.04%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read halo blockages             0.02%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read routing blockages          0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] (I)        5  Read boundary cut boxes         0.01%  0.00 sec  0.00 sec 
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[09/09 09:36:56     64s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:36:56     64s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:36:56     64s]     Routing using eGR in eGR->NR Step done.
[09/09 09:36:56     64s]     Routing using NR in eGR->NR Step...
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] CCOPT: Preparing to route 13 clock nets with NanoRoute.
[09/09 09:36:56     64s]   All net are default rule.
[09/09 09:36:56     64s]   Preferred NanoRoute mode settings: Current
[09/09 09:36:56     64s] -droutePostRouteSpreadWire auto
[09/09 09:36:56     64s] -droutePostRouteWidenWireRule ""
[09/09 09:36:56     64s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 09:36:56     64s] **WARN: (EMS-27):	Message (IMPTCM-77) has exceeded the current message display limit of 1.
[09/09 09:36:56     64s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:36:56     64s]       Clock detailed routing...
[09/09 09:36:56     64s]         NanoRoute...
[09/09 09:36:56     64s] % Begin globalDetailRoute (date=09/09 09:36:56, mem=1632.9M)
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] globalDetailRoute
[09/09 09:36:56     64s] 
[09/09 09:36:56     64s] #Start globalDetailRoute on Mon Sep  9 09:36:56 2024
[09/09 09:36:56     64s] #
[09/09 09:36:56     64s] ### Time Record (globalDetailRoute) is installed.
[09/09 09:36:56     64s] ### Time Record (Pre Callback) is installed.
[09/09 09:36:56     64s] ### Time Record (Pre Callback) is uninstalled.
[09/09 09:36:56     64s] ### Time Record (DB Import) is installed.
[09/09 09:36:56     64s] ### Time Record (Timing Data Generation) is installed.
[09/09 09:36:56     64s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 09:36:56     64s] ### Net info: total nets: 1280
[09/09 09:36:56     64s] ### Net info: dirty nets: 0
[09/09 09:36:56     64s] ### Net info: marked as disconnected nets: 0
[09/09 09:36:56     64s] #num needed restored net=0
[09/09 09:36:56     64s] #need_extraction net=0 (total=1280)
[09/09 09:36:56     64s] ### Net info: fully routed nets: 13
[09/09 09:36:56     64s] ### Net info: trivial (< 2 pins) nets: 27
[09/09 09:36:56     64s] ### Net info: unrouted nets: 1240
[09/09 09:36:56     64s] ### Net info: re-extraction nets: 0
[09/09 09:36:56     64s] ### Net info: selected nets: 13
[09/09 09:36:56     64s] ### Net info: ignored nets: 0
[09/09 09:36:56     64s] ### Net info: skip routing nets: 0
[09/09 09:36:56     64s] ### import design signature (10): route=69320820 fixed_route=2036281144 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1455718597 dirty_area=0 del_dirty_area=0 cell=1423403031 placement=818385536 pin_access=1 inst_pattern=1 via=1588046920 routing_via=1
[09/09 09:36:56     64s] ### Time Record (DB Import) is uninstalled.
[09/09 09:36:56     64s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[09/09 09:36:56     64s] #
[09/09 09:36:56     64s] #Wire/Via statistics before line assignment ...
[09/09 09:36:56     64s] #Total wire length = 5501 um.
[09/09 09:36:56     64s] #Total half perimeter of net bounding box = 3034 um.
[09/09 09:36:56     64s] #Total wire length on LAYER MET1 = 0 um.
[09/09 09:36:56     64s] #Total wire length on LAYER MET2 = 2672 um.
[09/09 09:36:56     64s] #Total wire length on LAYER MET3 = 2828 um.
[09/09 09:36:56     64s] #Total wire length on LAYER MET4 = 1 um.
[09/09 09:36:56     64s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:36:56     64s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:36:56     64s] #Total number of vias = 846
[09/09 09:36:56     64s] #Up-Via Summary (total 846):
[09/09 09:36:56     64s] #           
[09/09 09:36:56     64s] #-----------------------
[09/09 09:36:56     64s] # MET1              390
[09/09 09:36:56     64s] # MET2              454
[09/09 09:36:56     64s] # MET3                2
[09/09 09:36:56     64s] #-----------------------
[09/09 09:36:56     64s] #                   846 
[09/09 09:36:56     64s] #
[09/09 09:36:56     64s] ### Time Record (Data Preparation) is installed.
[09/09 09:36:56     64s] #Start routing data preparation on Mon Sep  9 09:36:56 2024
[09/09 09:36:56     64s] #
[09/09 09:36:56     64s] #VS-NDR VOLTAGE_SPACING_0 is found to be trivial
[09/09 09:36:56     64s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:56     64s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:56     64s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:56     64s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:56     64s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:56     64s] #Build and mark too close pins for the same net.
[09/09 09:36:56     64s] ### Time Record (Cell Pin Access) is installed.
[09/09 09:36:56     64s] #Initial pin access analysis.
[09/09 09:36:57     65s] #Detail pin access analysis.
[09/09 09:36:57     65s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 09:36:57     65s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/09 09:36:57     65s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:36:57     65s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:36:57     65s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:36:57     65s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/09 09:36:57     65s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[09/09 09:36:57     65s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[09/09 09:36:57     65s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=6(METTPL)
[09/09 09:36:57     65s] #pin_access_rlayer=2(MET2)
[09/09 09:36:57     65s] #shield_top_dpt_rlayer=-1 top_rlayer=6 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/09 09:36:57     65s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/09 09:36:57     65s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1642.14 (MB), peak = 1747.86 (MB)
[09/09 09:36:57     65s] #Regenerating Ggrids automatically.
[09/09 09:36:57     65s] #Auto generating G-grids with size=15 tracks, using layer MET3's pitch = 0.5600.
[09/09 09:36:57     65s] #Using automatically generated G-grids.
[09/09 09:36:59     67s] #Done routing data preparation.
[09/09 09:36:59     67s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1645.29 (MB), peak = 1747.86 (MB)
[09/09 09:36:59     67s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:36:59     67s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:59     67s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:59     67s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:59     67s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:59     67s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:59     67s] 
[09/09 09:36:59     67s] Trim Metal Layers:
[09/09 09:36:59     67s] LayerId::1 widthSet size::4
[09/09 09:36:59     67s] LayerId::2 widthSet size::4
[09/09 09:36:59     67s] LayerId::3 widthSet size::4
[09/09 09:36:59     67s] LayerId::4 widthSet size::4
[09/09 09:36:59     67s] LayerId::5 widthSet size::4
[09/09 09:36:59     67s] LayerId::6 widthSet size::2
[09/09 09:36:59     67s] Updating RC grid for preRoute extraction ...
[09/09 09:36:59     67s] eee: pegSigSF::1.070000
[09/09 09:36:59     67s] Initializing multi-corner capacitance tables ... 
[09/09 09:36:59     67s] Initializing multi-corner resistance tables ...
[09/09 09:36:59     67s] eee: l::1 avDens::0.105312 usedTrk::556.046897 availTrk::5280.000000 sigTrk::556.046897
[09/09 09:36:59     67s] eee: l::2 avDens::0.023827 usedTrk::91.496271 availTrk::3840.000000 sigTrk::91.496271
[09/09 09:36:59     67s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:59     67s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:59     67s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:59     67s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:36:59     67s] {RT max_rc 0 4 4 0}
[09/09 09:36:59     67s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.816700 pMod=83 wcR=0.444400 newSi=0.001600 wHLS=1.111000 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:36:59     67s] ### Successfully loaded pre-route RC model
[09/09 09:36:59     67s] ### Time Record (Line Assignment) is installed.
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Distribution of nets:
[09/09 09:36:59     67s] #  
[09/09 09:36:59     67s] # #pin range           #net       %
[09/09 09:36:59     67s] #------------------------------------
[09/09 09:36:59     67s] #          2             618 ( 48.3%)
[09/09 09:36:59     67s] #          3             430 ( 33.6%)
[09/09 09:36:59     67s] #          4              70 (  5.5%)
[09/09 09:36:59     67s] #          5              37 (  2.9%)
[09/09 09:36:59     67s] #          6              25 (  2.0%)
[09/09 09:36:59     67s] #          7              34 (  2.7%)
[09/09 09:36:59     67s] #          8               7 (  0.5%)
[09/09 09:36:59     67s] #          9               1 (  0.1%)
[09/09 09:36:59     67s] #  10  -  19              10 (  0.8%)
[09/09 09:36:59     67s] #  20  -  29               1 (  0.1%)
[09/09 09:36:59     67s] #  30  -  39               4 (  0.3%)
[09/09 09:36:59     67s] #  40  -  49               3 (  0.2%)
[09/09 09:36:59     67s] #  50  -  59               1 (  0.1%)
[09/09 09:36:59     67s] #  60  -  69               2 (  0.2%)
[09/09 09:36:59     67s] #  70  -  79               8 (  0.6%)
[09/09 09:36:59     67s] #  80  -  89               1 (  0.1%)
[09/09 09:36:59     67s] #  90  -  99               1 (  0.1%)
[09/09 09:36:59     67s] #     >=2000               0 (  0.0%)
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Total: 1280 nets, 1253 non-trivial nets
[09/09 09:36:59     67s] #                              #net       %
[09/09 09:36:59     67s] #-------------------------------------------
[09/09 09:36:59     67s] #  Fully global routed           13 ( 1.0%)
[09/09 09:36:59     67s] #  Clock                         13
[09/09 09:36:59     67s] #  Prefer layer range            13
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Nets in 1 layer range:
[09/09 09:36:59     67s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[09/09 09:36:59     67s] #---------------------------------------------------------
[09/09 09:36:59     67s] #           2 MET2           3 MET3            13 (  1.0%)
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #13 nets selected.
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] ### 
[09/09 09:36:59     67s] ### Net length summary before Line Assignment:
[09/09 09:36:59     67s] ### Layer      H-Len   V-Len         Total       #Up-Via
[09/09 09:36:59     67s] ### ----------------------------------------------------
[09/09 09:36:59     67s] ### 1 MET1         0       0       0(  0%)     390( 45%)
[09/09 09:36:59     67s] ### 2 MET2         0    2670    2670( 49%)     476( 55%)
[09/09 09:36:59     67s] ### 3 MET3      2828       0    2828( 51%)       2(  0%)
[09/09 09:36:59     67s] ### 4 MET4         0       1       1(  0%)       0(  0%)
[09/09 09:36:59     67s] ### 5 METTP        0       0       0(  0%)       0(  0%)
[09/09 09:36:59     67s] ### 6 METTPL       0       0       0(  0%)       0(  0%)
[09/09 09:36:59     67s] ### ----------------------------------------------------
[09/09 09:36:59     67s] ###             2828    2671    5500           868      
[09/09 09:36:59     67s] ### 
[09/09 09:36:59     67s] ### Net length and overlap summary after Line Assignment:
[09/09 09:36:59     67s] ### Layer      H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[09/09 09:36:59     67s] ### -----------------------------------------------------------------------------
[09/09 09:36:59     67s] ### 1 MET1        17       0      17(  0%)     390( 49%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### 2 MET2         0    2708    2708( 49%)     399( 50%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### 3 MET3      2790       0    2790( 51%)       2(  0%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### 4 MET4         0       1       1(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### 5 METTP        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### 6 METTPL       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[09/09 09:36:59     67s] ### -----------------------------------------------------------------------------
[09/09 09:36:59     67s] ###             2808    2709    5517           791          0           0        
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Line Assignment statistics:
[09/09 09:36:59     67s] #Cpu time = 00:00:00
[09/09 09:36:59     67s] #Elapsed time = 00:00:00
[09/09 09:36:59     67s] #Increased memory = 1.17 (MB)
[09/09 09:36:59     67s] #Total memory = 1649.05 (MB)
[09/09 09:36:59     67s] #Peak memory = 1747.86 (MB)
[09/09 09:36:59     67s] #End Line Assignment: cpu:00:00:00, real:00:00:00, mem:1.6 GB, peak:1.7 GB
[09/09 09:36:59     67s] ### Time Record (Line Assignment) is uninstalled.
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Wire/Via statistics after line assignment ...
[09/09 09:36:59     67s] #Total wire length = 5518 um.
[09/09 09:36:59     67s] #Total half perimeter of net bounding box = 3034 um.
[09/09 09:36:59     67s] #Total wire length on LAYER MET1 = 18 um.
[09/09 09:36:59     67s] #Total wire length on LAYER MET2 = 2708 um.
[09/09 09:36:59     67s] #Total wire length on LAYER MET3 = 2790 um.
[09/09 09:36:59     67s] #Total wire length on LAYER MET4 = 1 um.
[09/09 09:36:59     67s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:36:59     67s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:36:59     67s] #Total number of vias = 791
[09/09 09:36:59     67s] #Up-Via Summary (total 791):
[09/09 09:36:59     67s] #           
[09/09 09:36:59     67s] #-----------------------
[09/09 09:36:59     67s] # MET1              390
[09/09 09:36:59     67s] # MET2              399
[09/09 09:36:59     67s] # MET3                2
[09/09 09:36:59     67s] #-----------------------
[09/09 09:36:59     67s] #                   791 
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Routing data preparation, pin analysis, line assignment statistics:
[09/09 09:36:59     67s] #Cpu time = 00:00:03
[09/09 09:36:59     67s] #Elapsed time = 00:00:03
[09/09 09:36:59     67s] #Increased memory = 13.30 (MB)
[09/09 09:36:59     67s] #Total memory = 1647.22 (MB)
[09/09 09:36:59     67s] #Peak memory = 1747.86 (MB)
[09/09 09:36:59     67s] #RTESIG:78da9593cb4ec330104559f31523d345917878eca6b6176c106c01f1da56a671ab88d446
[09/09 09:36:59     67s] #       b603eadf332a08a95588dbec9c9cdc99b9777c327abd7d0426f002f579e2c6cc10ee1e85
[09/09 09:36:59     67s] #       e48aab733455752970469f5eaed9f1c9e8fee15900039b52b3f4b355a8ddd5bc0df377c8
[09/09 09:36:59     67s] #       cdaaf1cb9f37c8609c72a4f31974c945482e673a9dfe0a28c8b173307e0ba1ed25948685
[09/09 09:36:59     67s] #       6dd31f52afbd5d3573a8ddc2766ddea17132d9c6fb6a4a0382c3b8f1d92d5dec6524e787
[09/09 09:36:59     67s] #       9495245998a3d21a580e1fa10dcb35b4810cfa6aa21bb6477103ac60a1c20ad867137317
[09/09 09:36:59     67s] #       52b8f969efc9e5eea3f01b39c56c970361d9456fe3ba9733bb8e1602e0288b09204abde5
[09/09 09:36:59     67s] #       5741132b7918ae0ec2f59492219e9c70be5bf5b72c26b21431d59d82c10bbe7960bc6883
[09/09 09:36:59     67s] #       cdfda4a2b5661b9b86534245cd51c083cb4a0320ad802c4869c381a56c7d6d633d38ab36
[09/09 09:36:59     67s] #       a4e7831f7444a0d02547044ea67bcd29d0f0f2c54553de2d21b8d807aaf680e856b37ffb
[09/09 09:36:59     67s] #       3efa06f84d9e51
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Skip comparing routing design signature in db-snapshot flow
[09/09 09:36:59     67s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:59     67s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:59     67s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:59     67s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:59     67s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:59     67s] ### Time Record (Detail Routing) is installed.
[09/09 09:36:59     67s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:59     67s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:59     67s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:59     67s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:59     67s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:59     67s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:59     67s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:59     67s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:59     67s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:59     67s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:59     67s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:36:59     67s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:36:59     67s] #Voltage range [0.000 - 3.600] has 1278 nets.
[09/09 09:36:59     67s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:36:59     67s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:36:59     67s] ### drc_pitch = 6170 (  6.1700 um) drc_range = 4335 (  4.3350 um) route_pitch = 6170 (  6.1700 um) patch_pitch = 11460 ( 11.4600 um) top_route_layer = 6 top_pin_layer = 6
[09/09 09:36:59     67s] #
[09/09 09:36:59     67s] #Start Detail Routing..
[09/09 09:36:59     67s] #start initial detail routing ...
[09/09 09:36:59     67s] ### Design has 15 dirty nets
[09/09 09:37:00     68s] ### Gcell dirty-map stats: routing = 99.01%
[09/09 09:37:00     68s] #   number of violations = 164
[09/09 09:37:00     68s] #
[09/09 09:37:00     68s] #    By Layer and Type :
[09/09 09:37:00     68s] #	         MetSpc    Short   Totals
[09/09 09:37:00     68s] #	MET1         65       97      162
[09/09 09:37:00     68s] #	MET2          2        0        2
[09/09 09:37:00     68s] #	Totals       67       97      164
[09/09 09:37:00     68s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1652.95 (MB), peak = 1747.86 (MB)
[09/09 09:37:00     68s] #start 1st optimization iteration ...
[09/09 09:37:01     69s] ### Gcell dirty-map stats: routing = 99.01%
[09/09 09:37:01     69s] #   number of violations = 0
[09/09 09:37:01     69s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1653.57 (MB), peak = 1747.86 (MB)
[09/09 09:37:01     69s] #Complete Detail Routing.
[09/09 09:37:01     69s] #Total wire length = 5960 um.
[09/09 09:37:01     69s] #Total half perimeter of net bounding box = 3034 um.
[09/09 09:37:01     69s] #Total wire length on LAYER MET1 = 1 um.
[09/09 09:37:01     69s] #Total wire length on LAYER MET2 = 3109 um.
[09/09 09:37:01     69s] #Total wire length on LAYER MET3 = 2851 um.
[09/09 09:37:01     69s] #Total wire length on LAYER MET4 = 0 um.
[09/09 09:37:01     69s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:37:01     69s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:37:01     69s] #Total number of vias = 656
[09/09 09:37:01     69s] #Up-Via Summary (total 656):
[09/09 09:37:01     69s] #           
[09/09 09:37:01     69s] #-----------------------
[09/09 09:37:01     69s] # MET1              390
[09/09 09:37:01     69s] # MET2              266
[09/09 09:37:01     69s] #-----------------------
[09/09 09:37:01     69s] #                   656 
[09/09 09:37:01     69s] #
[09/09 09:37:01     69s] #Total number of DRC violations = 0
[09/09 09:37:01     69s] ### Time Record (Detail Routing) is uninstalled.
[09/09 09:37:01     69s] #Cpu time = 00:00:01
[09/09 09:37:01     69s] #Elapsed time = 00:00:01
[09/09 09:37:01     69s] #Increased memory = 6.36 (MB)
[09/09 09:37:01     69s] #Total memory = 1653.58 (MB)
[09/09 09:37:01     69s] #Peak memory = 1747.86 (MB)
[09/09 09:37:01     69s] #Skip updating routing design signature in db-snapshot flow
[09/09 09:37:01     69s] #detailRoute Statistics:
[09/09 09:37:01     69s] #Cpu time = 00:00:01
[09/09 09:37:01     69s] #Elapsed time = 00:00:01
[09/09 09:37:01     69s] #Increased memory = 6.36 (MB)
[09/09 09:37:01     69s] #Total memory = 1653.59 (MB)
[09/09 09:37:01     69s] #Peak memory = 1747.86 (MB)
[09/09 09:37:01     69s] ### Time Record (DB Export) is installed.
[09/09 09:37:01     69s] ### export design design signature (17): route=1561106992 fixed_route=2036281144 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1016744958 dirty_area=0 del_dirty_area=0 cell=1423403031 placement=818385536 pin_access=1832836008 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:37:01     69s] ### Time Record (DB Export) is uninstalled.
[09/09 09:37:01     69s] ### Time Record (Post Callback) is installed.
[09/09 09:37:01     69s] ### Time Record (Post Callback) is uninstalled.
[09/09 09:37:01     69s] #
[09/09 09:37:01     69s] #globalDetailRoute statistics:
[09/09 09:37:01     69s] #Cpu time = 00:00:05
[09/09 09:37:01     69s] #Elapsed time = 00:00:05
[09/09 09:37:01     69s] #Increased memory = 27.68 (MB)
[09/09 09:37:01     69s] #Total memory = 1660.61 (MB)
[09/09 09:37:01     69s] #Peak memory = 1747.86 (MB)
[09/09 09:37:01     69s] #Number of warnings = 0
[09/09 09:37:01     69s] #Total number of warnings = 0
[09/09 09:37:01     69s] #Number of fails = 0
[09/09 09:37:01     69s] #Total number of fails = 0
[09/09 09:37:01     69s] #Complete globalDetailRoute on Mon Sep  9 09:37:01 2024
[09/09 09:37:01     69s] #
[09/09 09:37:01     69s] ### import design signature (18): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1832836008 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:37:01     69s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 09:37:01     69s] ### 
[09/09 09:37:01     69s] ###   Scalability Statistics
[09/09 09:37:01     69s] ### 
[09/09 09:37:01     69s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:37:01     69s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 09:37:01     69s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:37:01     69s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/09 09:37:01     69s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[09/09 09:37:01     69s] ###   Detail Routing                |        00:00:01|        00:00:01|             1.0|
[09/09 09:37:01     69s] ###   Line Assignment               |        00:00:00|        00:00:00|             1.0|
[09/09 09:37:01     69s] ###   Entire Command                |        00:00:05|        00:00:05|             1.0|
[09/09 09:37:01     69s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:37:01     69s] ### 
[09/09 09:37:01     69s] % End globalDetailRoute (date=09/09 09:37:01, total cpu=0:00:04.7, real=0:00:05.0, peak res=1659.3M, current mem=1659.3M)
[09/09 09:37:01     69s]         NanoRoute done. (took cpu=0:00:04.7 real=0:00:04.7)
[09/09 09:37:01     69s]       Clock detailed routing done.
[09/09 09:37:01     69s] Skipping check of guided vs. routed net lengths.
[09/09 09:37:01     69s] Set FIXED routing status on 13 net(s)
[09/09 09:37:01     69s] Set FIXED placed status on 11 instance(s)
[09/09 09:37:01     69s]       Route Remaining Unrouted Nets...
[09/09 09:37:01     69s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[09/09 09:37:01     69s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2161.7M, EPOCH TIME: 1725889021.379649
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] All LLGs are deleted
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2161.7M, EPOCH TIME: 1725889021.379733
[09/09 09:37:01     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2161.7M, EPOCH TIME: 1725889021.379779
[09/09 09:37:01     69s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2161.7M, EPOCH TIME: 1725889021.379886
[09/09 09:37:01     69s] ### Creating LA Mngr. totSessionCpu=0:01:09 mem=2161.7M
[09/09 09:37:01     69s] ### Creating LA Mngr, finished. totSessionCpu=0:01:09 mem=2161.7M
[09/09 09:37:01     69s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      ============================ Layers =============================
[09/09 09:37:01     69s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:01     69s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:37:01     69s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:01     69s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:37:01     69s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:37:01     69s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:01     69s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:37:01     69s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:37:01     69s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:37:01     69s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:37:01     69s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:37:01     69s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:37:01     69s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:37:01     69s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:37:01     69s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:37:01     69s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:37:01     69s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:37:01     69s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:37:01     69s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:37:01     69s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:37:01     69s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:37:01     69s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:37:01     69s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:37:01     69s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:37:01     69s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:37:01     69s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:37:01     69s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:37:01     69s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:37:01     69s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:37:01     69s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:37:01     69s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:37:01     69s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:37:01     69s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:37:01     69s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:37:01     69s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:37:01     69s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:37:01     69s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:37:01     69s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:37:01     69s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:37:01     69s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:37:01     69s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:37:01     69s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:37:01     69s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:37:01     69s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:37:01     69s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:37:01     69s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:37:01     69s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:37:01     69s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:37:01     69s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:37:01     69s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:37:01     69s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:37:01     69s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:37:01     69s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:37:01     69s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:37:01     69s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:37:01     69s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:37:01     69s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:37:01     69s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:37:01     69s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:37:01     69s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:37:01     69s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:37:01     69s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:37:01     69s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:01     69s] (I)      Started Import and model ( Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:01     69s] (I)      == Non-default Options ==
[09/09 09:37:01     69s] (I)      Maximum routing layer                              : 4
[09/09 09:37:01     69s] (I)      Number of threads                                  : 1
[09/09 09:37:01     69s] (I)      Method to set GCell size                           : row
[09/09 09:37:01     69s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:37:01     69s] (I)      Use row-based GCell size
[09/09 09:37:01     69s] (I)      Use row-based GCell align
[09/09 09:37:01     69s] (I)      layer 0 area = 202000
[09/09 09:37:01     69s] (I)      layer 1 area = 202000
[09/09 09:37:01     69s] (I)      layer 2 area = 202000
[09/09 09:37:01     69s] (I)      layer 3 area = 202000
[09/09 09:37:01     69s] (I)      GCell unit size   : 4480
[09/09 09:37:01     69s] (I)      GCell multiplier  : 1
[09/09 09:37:01     69s] (I)      GCell row height  : 4480
[09/09 09:37:01     69s] (I)      Actual row height : 4480
[09/09 09:37:01     69s] (I)      GCell align ref   : 20160 20160
[09/09 09:37:01     69s] [NR-eGR] Track table information for default rule: 
[09/09 09:37:01     69s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:37:01     69s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:37:01     69s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:37:01     69s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:37:01     69s] [NR-eGR] METTP has single uniform track structure
[09/09 09:37:01     69s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:37:01     69s] (I)      ================= Default via =================
[09/09 09:37:01     69s] (I)      +---+--------------------+--------------------+
[09/09 09:37:01     69s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:37:01     69s] (I)      +---+--------------------+--------------------+
[09/09 09:37:01     69s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:37:01     69s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:37:01     69s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:37:01     69s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:37:01     69s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:37:01     69s] (I)      +---+--------------------+--------------------+
[09/09 09:37:01     69s] [NR-eGR] Read 255 PG shapes
[09/09 09:37:01     69s] [NR-eGR] Read 0 clock shapes
[09/09 09:37:01     69s] [NR-eGR] Read 0 other shapes
[09/09 09:37:01     69s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:37:01     69s] [NR-eGR] #Instance Blockages : 0
[09/09 09:37:01     69s] [NR-eGR] #PG Blockages       : 255
[09/09 09:37:01     69s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:37:01     69s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:37:01     69s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:37:01     69s] [NR-eGR] #Other Blockages    : 0
[09/09 09:37:01     69s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:37:01     69s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:37:01     69s] [NR-eGR] Read 1253 nets ( ignored 13 )
[09/09 09:37:01     69s] (I)      early_global_route_priority property id does not exist.
[09/09 09:37:01     69s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:37:01     69s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:37:01     69s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:37:01     69s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:37:01     69s] (I)      Number of ignored nets                =     13
[09/09 09:37:01     69s] (I)      Number of connected nets              =      0
[09/09 09:37:01     69s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:37:01     69s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:37:01     69s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:37:01     69s] (I)      Ndr track 0 does not exist
[09/09 09:37:01     69s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:37:01     69s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:37:01     69s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:37:01     69s] (I)      Site width          :   560  (dbu)
[09/09 09:37:01     69s] (I)      Row height          :  4480  (dbu)
[09/09 09:37:01     69s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:37:01     69s] (I)      GCell width         :  4480  (dbu)
[09/09 09:37:01     69s] (I)      GCell height        :  4480  (dbu)
[09/09 09:37:01     69s] (I)      Grid                :   102    53     4
[09/09 09:37:01     69s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:37:01     69s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:37:01     69s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:37:01     69s] (I)      Default wire width  :   230   280   280   280
[09/09 09:37:01     69s] (I)      Default wire space  :   230   280   280   280
[09/09 09:37:01     69s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:37:01     69s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:37:01     69s] (I)      First track coord   :   280   280   280   280
[09/09 09:37:01     69s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:37:01     69s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:37:01     69s] (I)      Num of masks        :     1     1     1     1
[09/09 09:37:01     69s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:37:01     69s] (I)      --------------------------------------------------------
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] [NR-eGR] ============ Routing rule table ============
[09/09 09:37:01     69s] [NR-eGR] Rule id: 0  Nets: 1240
[09/09 09:37:01     69s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:37:01     69s] (I)                    Layer    2    3    4 
[09/09 09:37:01     69s] (I)                    Pitch  560  560  560 
[09/09 09:37:01     69s] (I)             #Used tracks    1    1    1 
[09/09 09:37:01     69s] (I)       #Fully used tracks    1    1    1 
[09/09 09:37:01     69s] [NR-eGR] ========================================
[09/09 09:37:01     69s] [NR-eGR] 
[09/09 09:37:01     69s] (I)      =============== Blocked Tracks ===============
[09/09 09:37:01     69s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:01     69s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:37:01     69s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:01     69s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:37:01     69s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:37:01     69s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:37:01     69s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:37:01     69s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:01     69s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      Reset routing kernel
[09/09 09:37:01     69s] (I)      Started Global Routing ( Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      totalPins=4455  totalGlobalPin=4343 (97.49%)
[09/09 09:37:01     69s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:01     69s] [NR-eGR] Layer group 1: route 1240 net(s) in layer range [2, 4]
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1a Route ============
[09/09 09:37:01     69s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:37:01     69s] (I)      Usage: 10339 = (5541 H, 4798 V) = (12.81% H, 5.99% V) = (2.482e+04um H, 2.150e+04um V)
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1b Route ============
[09/09 09:37:01     69s] (I)      Usage: 10339 = (5541 H, 4798 V) = (12.81% H, 5.99% V) = (2.482e+04um H, 2.150e+04um V)
[09/09 09:37:01     69s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.631872e+04um
[09/09 09:37:01     69s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:37:01     69s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1c Route ============
[09/09 09:37:01     69s] (I)      Usage: 10339 = (5541 H, 4798 V) = (12.81% H, 5.99% V) = (2.482e+04um H, 2.150e+04um V)
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1d Route ============
[09/09 09:37:01     69s] (I)      Usage: 10339 = (5541 H, 4798 V) = (12.81% H, 5.99% V) = (2.482e+04um H, 2.150e+04um V)
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1e Route ============
[09/09 09:37:01     69s] (I)      Usage: 10339 = (5541 H, 4798 V) = (12.81% H, 5.99% V) = (2.482e+04um H, 2.150e+04um V)
[09/09 09:37:01     69s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.631872e+04um
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] (I)      ============  Phase 1l Route ============
[09/09 09:37:01     69s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:37:01     69s] (I)      Layer  2:      36312      6975         2        4768       37664    (11.24%) 
[09/09 09:37:01     69s] (I)      Layer  3:      42824      6222         0           0       42824    ( 0.00%) 
[09/09 09:37:01     69s] (I)      Layer  4:      42276       352         0           0       42432    ( 0.00%) 
[09/09 09:37:01     69s] (I)      Total:        121412     13549         2        4768      122920    ( 3.73%) 
[09/09 09:37:01     69s] (I)      
[09/09 09:37:01     69s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:37:01     69s] [NR-eGR]                        OverCon            
[09/09 09:37:01     69s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:37:01     69s] [NR-eGR]        Layer             (1-2)    OverCon
[09/09 09:37:01     69s] [NR-eGR] ----------------------------------------------
[09/09 09:37:01     69s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:01     69s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:37:01     69s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:01     69s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:01     69s] [NR-eGR] ----------------------------------------------
[09/09 09:37:01     69s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:37:01     69s] [NR-eGR] 
[09/09 09:37:01     69s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:01     69s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:37:01     69s] (I)      ============= Track Assignment ============
[09/09 09:37:01     69s] (I)      Started Track Assignment (1T) ( Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:37:01     69s] (I)      Run Multi-thread track assignment
[09/09 09:37:01     69s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      Started Export ( Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:37:01     69s] [NR-eGR] -----------------------------------
[09/09 09:37:01     69s] [NR-eGR]  MET1    (1H)             1   4767 
[09/09 09:37:01     69s] [NR-eGR]  MET2    (2V)         24653   6373 
[09/09 09:37:01     69s] [NR-eGR]  MET3    (3H)         28241    294 
[09/09 09:37:01     69s] [NR-eGR]  MET4    (4V)          1831      0 
[09/09 09:37:01     69s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:37:01     69s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:37:01     69s] [NR-eGR] -----------------------------------
[09/09 09:37:01     69s] [NR-eGR]          Total        54725  11434 
[09/09 09:37:01     69s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:01     69s] [NR-eGR] Total half perimeter of net bounding box: 43643um
[09/09 09:37:01     69s] [NR-eGR] Total length: 54725um, number of vias: 11434
[09/09 09:37:01     69s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:01     69s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/09 09:37:01     69s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:01     69s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2161.74 MB )
[09/09 09:37:01     69s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:37:01     69s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:37:01     69s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] (I)       Early Global Route kernel                   100.00%  391.88 sec  391.94 sec  0.05 sec  0.05 sec 
[09/09 09:37:01     69s] (I)       +-Import and model                           15.53%  391.90 sec  391.90 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | +-Create place DB                           4.48%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Import place data                       4.29%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read instances and placement          1.22%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read nets                             2.67%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Create route DB                           7.92%  391.90 sec  391.90 sec  0.00 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | | +-Import route data (1T)                  7.45%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.85%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read routing blockages              0.00%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read instance blockages             0.29%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read PG blockages                   0.10%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read clock blockages                0.03%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read other blockages                0.03%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read halo blockages                 0.02%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Read boundary cut boxes             0.00%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read blackboxes                       0.02%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read prerouted                        0.38%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read unlegalized nets                 0.08%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Read nets                             0.53%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Set up via pillars                    0.01%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Initialize 3D grid graph              0.03%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Model blockage capacity               1.29%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | | +-Initialize 3D capacity              0.99%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Read aux data                             0.00%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Others data preparation                   0.08%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Create route kernel                       2.00%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Global Routing                             25.77%  391.90 sec  391.92 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | +-Initialization                            0.68%  391.90 sec  391.90 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Net group 1                              23.32%  391.91 sec  391.92 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | | +-Generate topology                       1.77%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1a                                4.53%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Pattern routing (1T)                  3.06%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.35%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Add via demand to 2D                  0.46%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1b                                1.33%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Monotonic routing (1T)                1.04%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1c                                0.03%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1d                                0.03%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1e                                0.26%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | | +-Route legalization                    0.01%  391.91 sec  391.91 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Phase 1l                               13.46%  391.91 sec  391.92 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | | | +-Layer assignment (1T)                12.92%  391.91 sec  391.92 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | +-Clean cong LA                             0.00%  391.92 sec  391.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Export 3D cong map                          0.92%  391.92 sec  391.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Export 2D cong map                        0.17%  391.92 sec  391.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Extract Global 3D Wires                     0.30%  391.92 sec  391.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Track Assignment (1T)                      17.15%  391.92 sec  391.93 sec  0.01 sec  0.02 sec 
[09/09 09:37:01     69s] (I)       | +-Initialization                            0.09%  391.92 sec  391.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Track Assignment Kernel                  16.10%  391.92 sec  391.93 sec  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)       | +-Free Memory                               0.01%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Export                                     13.49%  391.93 sec  391.93 sec  0.01 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Export DB wires                           6.35%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Export all nets                         4.70%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | | +-Set wire vias                           1.01%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Report wirelength                         4.10%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Update net boxes                          2.12%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       | +-Update timing                             0.00%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)       +-Postprocess design                          0.57%  391.93 sec  391.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)      ======================= Summary by functions ========================
[09/09 09:37:01     69s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:37:01     69s] (I)      ---------------------------------------------------------------------
[09/09 09:37:01     69s] (I)        0  Early Global Route kernel           100.00%  0.05 sec  0.05 sec 
[09/09 09:37:01     69s] (I)        1  Global Routing                       25.77%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        1  Track Assignment (1T)                17.15%  0.01 sec  0.02 sec 
[09/09 09:37:01     69s] (I)        1  Import and model                     15.53%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        1  Export                               13.49%  0.01 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        1  Export 3D cong map                    0.92%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        1  Postprocess design                    0.57%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        1  Extract Global 3D Wires               0.30%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Net group 1                          23.32%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        2  Track Assignment Kernel              16.10%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        2  Create route DB                       7.92%  0.00 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        2  Export DB wires                       6.35%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Create place DB                       4.48%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Report wirelength                     4.10%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Update net boxes                      2.12%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Create route kernel                   2.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Initialization                        0.76%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Export 2D cong map                    0.17%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Others data preparation               0.08%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Free Memory                           0.01%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1l                             13.46%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        3  Import route data (1T)                7.45%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Export all nets                       4.70%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1a                              4.53%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Import place data                     4.29%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Generate topology                     1.77%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1b                              1.33%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Set wire vias                         1.01%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1e                              0.26%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        3  Phase 1c                              0.03%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Layer assignment (1T)                12.92%  0.01 sec  0.01 sec 
[09/09 09:37:01     69s] (I)        4  Read nets                             3.20%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Pattern routing (1T)                  3.06%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Read blockages ( Layer 2-4 )          1.85%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Model blockage capacity               1.29%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Read instances and placement          1.22%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Monotonic routing (1T)                1.04%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Add via demand to 2D                  0.46%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Read prerouted                        0.38%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Pattern Routing Avoiding Blockages    0.35%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Read unlegalized nets                 0.08%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Initialize 3D capacity                0.99%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read instance blockages               0.29%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read PG blockages                     0.10%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read other blockages                  0.03%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:37:01     69s]       Route Remaining Unrouted Nets done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:37:01     69s]     Routing using NR in eGR->NR Step done.
[09/09 09:37:01     69s] Net route status summary:
[09/09 09:37:01     69s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:37:01     69s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] CCOPT: Done with clock implementation routing.
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:04.9 real=0:00:04.9)
[09/09 09:37:01     69s]   Clock implementation routing done.
[09/09 09:37:01     69s]   Leaving CCOpt scope - extractRC...
[09/09 09:37:01     69s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[09/09 09:37:01     69s] Extraction called for design 'aska_dig' of instances=1215 and nets=1280 using extraction engine 'preRoute' .
[09/09 09:37:01     69s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:37:01     69s] RC Extraction called in multi-corner(2) mode.
[09/09 09:37:01     69s] RCMode: PreRoute
[09/09 09:37:01     69s]       RC Corner Indexes            0       1   
[09/09 09:37:01     69s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:37:01     69s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:01     69s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:01     69s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:01     69s] Shrink Factor                : 1.00000
[09/09 09:37:01     69s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:37:01     69s] Using capacitance table file ...
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] Trim Metal Layers:
[09/09 09:37:01     69s] LayerId::1 widthSet size::4
[09/09 09:37:01     69s] LayerId::2 widthSet size::4
[09/09 09:37:01     69s] LayerId::3 widthSet size::4
[09/09 09:37:01     69s] LayerId::4 widthSet size::4
[09/09 09:37:01     69s] LayerId::5 widthSet size::4
[09/09 09:37:01     69s] LayerId::6 widthSet size::2
[09/09 09:37:01     69s] Updating RC grid for preRoute extraction ...
[09/09 09:37:01     69s] eee: pegSigSF::1.070000
[09/09 09:37:01     69s] Initializing multi-corner capacitance tables ... 
[09/09 09:37:01     69s] Initializing multi-corner resistance tables ...
[09/09 09:37:01     69s] eee: l::1 avDens::0.105314 usedTrk::556.059397 availTrk::5280.000000 sigTrk::556.059397
[09/09 09:37:01     69s] eee: l::2 avDens::0.126000 usedTrk::645.119192 availTrk::5120.000000 sigTrk::645.119192
[09/09 09:37:01     69s] eee: l::3 avDens::0.150567 usedTrk::638.402011 availTrk::4240.000000 sigTrk::638.402011
[09/09 09:37:01     69s] eee: l::4 avDens::0.013414 usedTrk::42.924442 availTrk::3200.000000 sigTrk::42.924442
[09/09 09:37:01     69s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:01     69s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:01     69s] {RT max_rc 0 4 4 0}
[09/09 09:37:01     69s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.037545 aWlH=0.000000 lMod=0 pMax=0.823600 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:37:01     69s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2161.738M)
[09/09 09:37:01     69s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[09/09 09:37:01     69s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:37:01     69s] End AAE Lib Interpolated Model. (MEM=2161.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:01     69s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]   Clock DAG stats after routing clock trees:
[09/09 09:37:01     69s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]     misc counts      : r=2, pp=0
[09/09 09:37:01     69s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]     wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]     hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]   Clock DAG net violations after routing clock trees: none
[09/09 09:37:01     69s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[09/09 09:37:01     69s]     Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]     Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]   Clock DAG library cell distribution after routing clock trees {count}:
[09/09 09:37:01     69s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]   Clock DAG hash after routing clock trees: 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]   CTS services accumulated run-time stats after routing clock trees:
[09/09 09:37:01     69s]     delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]     legalizer: calls=1146, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]     steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]   Primary reporting skew groups after routing clock trees:
[09/09 09:37:01     69s]     skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]         min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]         max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]   Skew group summary after routing clock trees:
[09/09 09:37:01     69s]     skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915, avg=1.904, sd=0.012], skew [0.037 vs 0.285], 100% {1.877, 1.915} (wid=0.051 ws=0.037) (gid=1.864 gs=0.000)
[09/09 09:37:01     69s]   CCOpt::Phase::Routing done. (took cpu=0:00:04.9 real=0:00:04.9)
[09/09 09:37:01     69s]   CCOpt::Phase::PostConditioning...
[09/09 09:37:01     69s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 09:37:01     69s] OPERPROF: Starting DPlace-Init at level 1, MEM:2209.4M, EPOCH TIME: 1725889021.489240
[09/09 09:37:01     69s] Processing tracks to init pin-track alignment.
[09/09 09:37:01     69s] z: 2, totalTracks: 1
[09/09 09:37:01     69s] z: 4, totalTracks: 1
[09/09 09:37:01     69s] z: 6, totalTracks: 1
[09/09 09:37:01     69s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:01     69s] All LLGs are deleted
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2209.4M, EPOCH TIME: 1725889021.490582
[09/09 09:37:01     69s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2209.4M, EPOCH TIME: 1725889021.490698
[09/09 09:37:01     69s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2209.4M, EPOCH TIME: 1725889021.490923
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2209.4M, EPOCH TIME: 1725889021.491124
[09/09 09:37:01     69s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:01     69s] Core basic site is core_ji3v
[09/09 09:37:01     69s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2209.4M, EPOCH TIME: 1725889021.501071
[09/09 09:37:01     69s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:01     69s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:01     69s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2209.4M, EPOCH TIME: 1725889021.501288
[09/09 09:37:01     69s] Fast DP-INIT is on for default
[09/09 09:37:01     69s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:37:01     69s] Atter site array init, number of instance map data is 0.
[09/09 09:37:01     69s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2209.4M, EPOCH TIME: 1725889021.501687
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:01     69s] OPERPROF:     Starting CMU at level 3, MEM:2209.4M, EPOCH TIME: 1725889021.502255
[09/09 09:37:01     69s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2209.4M, EPOCH TIME: 1725889021.502478
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:37:01     69s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2209.4M, EPOCH TIME: 1725889021.502633
[09/09 09:37:01     69s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2209.4M, EPOCH TIME: 1725889021.502675
[09/09 09:37:01     69s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2225.4M, EPOCH TIME: 1725889021.503078
[09/09 09:37:01     69s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2225.4MB).
[09/09 09:37:01     69s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2225.4M, EPOCH TIME: 1725889021.503254
[09/09 09:37:01     69s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]   Removing CTS place status from clock tree and sinks.
[09/09 09:37:01     69s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[09/09 09:37:01     69s]   Legalizer reserving space for clock trees
[09/09 09:37:01     69s]   PostConditioning...
[09/09 09:37:01     69s]     PostConditioning active optimizations:
[09/09 09:37:01     69s]      - DRV fixing with initial upsizing, sizing and buffering
[09/09 09:37:01     69s]      - Skew fixing with sizing
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Currently running CTS, using active skew data
[09/09 09:37:01     69s]     Reset bufferability constraints...
[09/09 09:37:01     69s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[09/09 09:37:01     69s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     PostConditioning Upsizing To Fix DRVs...
[09/09 09:37:01     69s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:37:01     69s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Statistics: Fix DRVs (initial upsizing):
[09/09 09:37:01     69s]       ========================================
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Cell changes by Net Type:
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       top                0            0           0            0                    0                0
[09/09 09:37:01     69s]       trunk              0            0           0            0                    0                0
[09/09 09:37:01     69s]       leaf               0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Total              0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 09:37:01     69s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]         misc counts      : r=2, pp=0
[09/09 09:37:01     69s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]         sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]         wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]         hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs': none
[09/09 09:37:01     69s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]         Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[09/09 09:37:01     69s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975], skew [0.076 vs 0.285]
[09/09 09:37:01     69s]             min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]             max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975], skew [0.076 vs 0.285]
[09/09 09:37:01     69s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915], skew [0.037 vs 0.285]
[09/09 09:37:01     69s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:37:01     69s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     Recomputing CTS skew targets...
[09/09 09:37:01     69s]     Resolving skew group constraints...
[09/09 09:37:01     69s]       Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[09/09 09:37:01     69s]     Resolving skew group constraints done.
[09/09 09:37:01     69s]     Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     PostConditioning Fixing DRVs...
[09/09 09:37:01     69s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:37:01     69s]       CCOpt-PostConditioning: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Statistics: Fix DRVs (cell sizing):
[09/09 09:37:01     69s]       ===================================
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Cell changes by Net Type:
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       top                0            0           0            0                    0                0
[09/09 09:37:01     69s]       trunk              0            0           0            0                    0                0
[09/09 09:37:01     69s]       leaf               0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Total              0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 09:37:01     69s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]         misc counts      : r=2, pp=0
[09/09 09:37:01     69s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]         sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]         wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]         hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]       Clock DAG net violations after 'PostConditioning Fixing DRVs': none
[09/09 09:37:01     69s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]         Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[09/09 09:37:01     69s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975], skew [0.076 vs 0.285]
[09/09 09:37:01     69s]             min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]             max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]       Skew group summary after 'PostConditioning Fixing DRVs':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975], skew [0.076 vs 0.285]
[09/09 09:37:01     69s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915], skew [0.037 vs 0.285]
[09/09 09:37:01     69s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:37:01     69s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     Buffering to fix DRVs...
[09/09 09:37:01     69s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[09/09 09:37:01     69s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:37:01     69s]     Inserted 0 buffers and inverters.
[09/09 09:37:01     69s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[09/09 09:37:01     69s]     CCOpt-PostConditioning: nets considered: 13, nets tested: 13, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[09/09 09:37:01     69s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[09/09 09:37:01     69s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]       misc counts      : r=2, pp=0
[09/09 09:37:01     69s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]       wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]       wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing: none
[09/09 09:37:01     69s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[09/09 09:37:01     69s]       Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]       Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[09/09 09:37:01     69s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[09/09 09:37:01     69s]       delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]       legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]       steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[09/09 09:37:01     69s]       skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]           min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]           max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[09/09 09:37:01     69s]       skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915, avg=1.904, sd=0.012], skew [0.037 vs 0.285], 100% {1.877, 1.915} (wid=0.051 ws=0.037) (gid=1.864 gs=0.000)
[09/09 09:37:01     69s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Slew Diagnostics: After DRV fixing
[09/09 09:37:01     69s]     ==================================
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Global Causes:
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     -----
[09/09 09:37:01     69s]     Cause
[09/09 09:37:01     69s]     -----
[09/09 09:37:01     69s]       (empty table)
[09/09 09:37:01     69s]     -----
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Top 5 overslews:
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     ---------------------------------
[09/09 09:37:01     69s]     Overslew    Causes    Driving Pin
[09/09 09:37:01     69s]     ---------------------------------
[09/09 09:37:01     69s]       (empty table)
[09/09 09:37:01     69s]     ---------------------------------
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]     Cause    Occurences
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]       (empty table)
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     Violation diagnostics counts from the 0 nodes that have violations:
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]     Cause    Occurences
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]       (empty table)
[09/09 09:37:01     69s]     -------------------
[09/09 09:37:01     69s]     
[09/09 09:37:01     69s]     PostConditioning Fixing Skew by cell sizing...
[09/09 09:37:01     69s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Path optimization required 0 stage delay updates 
[09/09 09:37:01     69s]       Resized 0 clock insts to decrease delay.
[09/09 09:37:01     69s]       Fixing short paths with downsize only
[09/09 09:37:01     69s]       Path optimization required 0 stage delay updates 
[09/09 09:37:01     69s]       Resized 0 clock insts to increase delay.
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Statistics: Fix Skew (cell sizing):
[09/09 09:37:01     69s]       ===================================
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Cell changes by Net Type:
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       top                0            0           0            0                    0                0
[09/09 09:37:01     69s]       trunk              0            0           0            0                    0                0
[09/09 09:37:01     69s]       leaf               0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       Total              0            0           0            0                    0                0
[09/09 09:37:01     69s]       -------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 09:37:01     69s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 09:37:01     69s]       
[09/09 09:37:01     69s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]         sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]         misc counts      : r=2, pp=0
[09/09 09:37:01     69s]         cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]         cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]         sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]         wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]         wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]         hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing': none
[09/09 09:37:01     69s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]         Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[09/09 09:37:01     69s]          Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         delay calculator: calls=9158, total_wall_time=0.366s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]         legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]         steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]             min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]             max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[09/09 09:37:01     69s]         skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]         skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915, avg=1.904, sd=0.012], skew [0.037 vs 0.285], 100% {1.877, 1.915} (wid=0.051 ws=0.037) (gid=1.864 gs=0.000)
[09/09 09:37:01     69s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:37:01     69s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]     Reconnecting optimized routes...
[09/09 09:37:01     69s]     Reset timing graph...
[09/09 09:37:01     69s] Ignoring AAE DB Resetting ...
[09/09 09:37:01     69s]     Reset timing graph done.
[09/09 09:37:01     69s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s] Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[09/09 09:37:01     69s]     Set dirty flag on 0 instances, 0 nets
[09/09 09:37:01     69s]   PostConditioning done.
[09/09 09:37:01     69s] Net route status summary:
[09/09 09:37:01     69s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=13, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:37:01     69s]   Non-clock:  1267 (unrouted=27, trialRouted=1240, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:37:01     69s]   Update timing and DAG stats after post-conditioning...
[09/09 09:37:01     69s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:37:01     69s] End AAE Lib Interpolated Model. (MEM=2215.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:01     69s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s]   Clock DAG stats after post-conditioning:
[09/09 09:37:01     69s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]     misc counts      : r=2, pp=0
[09/09 09:37:01     69s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]     wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]     wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]     hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s]   Clock DAG net violations after post-conditioning: none
[09/09 09:37:01     69s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[09/09 09:37:01     69s]     Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]     Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s]   Clock DAG library cell distribution after post-conditioning {count}:
[09/09 09:37:01     69s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s]   Clock DAG hash after post-conditioning: 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]   CTS services accumulated run-time stats after post-conditioning:
[09/09 09:37:01     69s]     delay calculator: calls=9171, total_wall_time=0.367s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]     legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]     steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]   Primary reporting skew groups after post-conditioning:
[09/09 09:37:01     69s]     skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]         min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]         max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s]   Skew group summary after post-conditioning:
[09/09 09:37:01     69s]     skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915, avg=1.904, sd=0.012], skew [0.037 vs 0.285], 100% {1.877, 1.915} (wid=0.051 ws=0.037) (gid=1.864 gs=0.000)
[09/09 09:37:01     69s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.1 real=0:00:00.1)
[09/09 09:37:01     69s]   Setting CTS place status to fixed for clock tree and sinks.
[09/09 09:37:01     69s]   numClockCells = 14, numClockCellsFixed = 14, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 09:37:01     69s]   Post-balance tidy up or trial balance steps...
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG stats at end of CTS:
[09/09 09:37:01     69s]   ==============================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   ---------------------------------------------------------
[09/09 09:37:01     69s]   Cell type                 Count    Area       Capacitance
[09/09 09:37:01     69s]   ---------------------------------------------------------
[09/09 09:37:01     69s]   Buffers                    11      258.406       0.113
[09/09 09:37:01     69s]   Inverters                   0        0.000       0.000
[09/09 09:37:01     69s]   Integrated Clock Gates      0        0.000       0.000
[09/09 09:37:01     69s]   Discrete Clock Gates        0        0.000       0.000
[09/09 09:37:01     69s]   Clock Logic                 0        0.000       0.000
[09/09 09:37:01     69s]   All                        11      258.406       0.113
[09/09 09:37:01     69s]   ---------------------------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG sink counts at end of CTS:
[09/09 09:37:01     69s]   ====================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   -------------------------
[09/09 09:37:01     69s]   Sink type           Count
[09/09 09:37:01     69s]   -------------------------
[09/09 09:37:01     69s]   Regular              368
[09/09 09:37:01     69s]   Enable Latch           0
[09/09 09:37:01     69s]   Load Capacitance       0
[09/09 09:37:01     69s]   Antenna Diode          0
[09/09 09:37:01     69s]   Node Sink              0
[09/09 09:37:01     69s]   Total                368
[09/09 09:37:01     69s]   -------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG wire lengths at end of CTS:
[09/09 09:37:01     69s]   =====================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   --------------------
[09/09 09:37:01     69s]   Type     Wire Length
[09/09 09:37:01     69s]   --------------------
[09/09 09:37:01     69s]   Top          0.000
[09/09 09:37:01     69s]   Trunk     1535.995
[09/09 09:37:01     69s]   Leaf      4424.365
[09/09 09:37:01     69s]   Total     5960.360
[09/09 09:37:01     69s]   --------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG hp wire lengths at end of CTS:
[09/09 09:37:01     69s]   ========================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   -----------------------
[09/09 09:37:01     69s]   Type     hp Wire Length
[09/09 09:37:01     69s]   -----------------------
[09/09 09:37:01     69s]   Top            0.000
[09/09 09:37:01     69s]   Trunk       1167.600
[09/09 09:37:01     69s]   Leaf        1522.080
[09/09 09:37:01     69s]   Total       2689.680
[09/09 09:37:01     69s]   -----------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG capacitances at end of CTS:
[09/09 09:37:01     69s]   =====================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   --------------------------------
[09/09 09:37:01     69s]   Type     Gate     Wire     Total
[09/09 09:37:01     69s]   --------------------------------
[09/09 09:37:01     69s]   Top      0.000    0.000    0.000
[09/09 09:37:01     69s]   Trunk    0.113    0.262    0.375
[09/09 09:37:01     69s]   Leaf     1.340    0.781    2.121
[09/09 09:37:01     69s]   Total    1.453    1.043    2.496
[09/09 09:37:01     69s]   --------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG sink capacitances at end of CTS:
[09/09 09:37:01     69s]   ==========================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   -----------------------------------------------
[09/09 09:37:01     69s]   Total    Average    Std. Dev.    Min      Max
[09/09 09:37:01     69s]   -----------------------------------------------
[09/09 09:37:01     69s]   1.340     0.004       0.000      0.004    0.004
[09/09 09:37:01     69s]   -----------------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG net violations at end of CTS:
[09/09 09:37:01     69s]   =======================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   None
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG primary half-corner transition distribution at end of CTS:
[09/09 09:37:01     69s]   ====================================================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[09/09 09:37:01     69s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   Trunk       0.617       8       0.299       0.189      0.047    0.597    {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}         -
[09/09 09:37:01     69s]   Leaf        0.617       5       0.502       0.027      0.475    0.543    {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}         -
[09/09 09:37:01     69s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG library cell distribution at end of CTS:
[09/09 09:37:01     69s]   ==================================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   -----------------------------------------
[09/09 09:37:01     69s]   Name        Type      Inst     Inst Area 
[09/09 09:37:01     69s]                         Count    (um^2)
[09/09 09:37:01     69s]   -----------------------------------------
[09/09 09:37:01     69s]   BUJI3VX8    buffer      4       150.528
[09/09 09:37:01     69s]   BUJI3VX6    buffer      1        30.106
[09/09 09:37:01     69s]   BUJI3VX2    buffer      1        15.053
[09/09 09:37:01     69s]   BUJI3VX1    buffer      5        62.720
[09/09 09:37:01     69s]   -----------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Clock DAG hash at end of CTS: 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s]   CTS services accumulated run-time stats at end of CTS:
[09/09 09:37:01     69s]     delay calculator: calls=9171, total_wall_time=0.367s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]     legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]     steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Primary reporting skew groups summary at end of CTS:
[09/09 09:37:01     69s]   ====================================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   Half-corner               Skew Group             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 09:37:01     69s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   slow_corner:setup.late    CLK/functional_mode    1.899     1.975     0.076       0.285         0.026           0.022           1.935        0.021     100% {1.899, 1.975}
[09/09 09:37:01     69s]   ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Skew group summary at end of CTS:
[09/09 09:37:01     69s]   =================================
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   Half-corner               Skew Group                 Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[09/09 09:37:01     69s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   slow_corner:setup.late    CLK/functional_mode        1.899     1.975     0.076       0.285         0.026           0.022           1.935        0.021     100% {1.899, 1.975}
[09/09 09:37:01     69s]   slow_corner:setup.late    SPI_CLK/functional_mode    1.877     1.915     0.037       0.285         0.037           0.037           1.904        0.012     100% {1.877, 1.915}
[09/09 09:37:01     69s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Found a total of 0 clock tree pins with a slew violation.
[09/09 09:37:01     69s]   
[09/09 09:37:01     69s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s] Synthesizing clock trees done.
[09/09 09:37:01     69s] Tidy Up And Update Timing...
[09/09 09:37:01     69s] External - Set all clocks to propagated mode...
[09/09 09:37:01     69s] Innovus updating I/O latencies
[09/09 09:37:01     69s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:01     69s] #################################################################################
[09/09 09:37:01     69s] # Design Stage: PreRoute
[09/09 09:37:01     69s] # Design Name: aska_dig
[09/09 09:37:01     69s] # Design Mode: 180nm
[09/09 09:37:01     69s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:01     69s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:01     69s] # Signoff Settings: SI Off 
[09/09 09:37:01     69s] #################################################################################
[09/09 09:37:01     69s] Topological Sorting (REAL = 0:00:00.0, MEM = 2233.2M, InitMEM = 2233.2M)
[09/09 09:37:01     69s] Start delay calculation (fullDC) (1 T). (MEM=2233.23)
[09/09 09:37:01     69s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:37:01     69s] End AAE Lib Interpolated Model. (MEM=2244.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:01     69s] Total number of fetched objects 1253
[09/09 09:37:01     69s] Total number of fetched objects 1253
[09/09 09:37:01     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:01     69s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:01     69s] End delay calculation. (MEM=2260.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:01     69s] End delay calculation (fullDC). (MEM=2260.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:01     69s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2260.5M) ***
[09/09 09:37:01     69s] Setting all clocks to propagated mode.
[09/09 09:37:01     69s] External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 09:37:01     69s] Clock DAG stats after update timingGraph:
[09/09 09:37:01     69s]   cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:37:01     69s]   sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:37:01     69s]   misc counts      : r=2, pp=0
[09/09 09:37:01     69s]   cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:37:01     69s]   cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:37:01     69s]   sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:37:01     69s]   wire capacitance : top=0.000pF, trunk=0.262pF, leaf=0.781pF, total=1.043pF
[09/09 09:37:01     69s]   wire lengths     : top=0.000um, trunk=1535.995um, leaf=4424.365um, total=5960.360um
[09/09 09:37:01     69s]   hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1522.080um, total=2689.680um
[09/09 09:37:01     69s] Clock DAG net violations after update timingGraph: none
[09/09 09:37:01     69s] Clock DAG primary half-corner transition distribution after update timingGraph:
[09/09 09:37:01     69s]   Trunk : target=0.617ns count=8 avg=0.299ns sd=0.189ns min=0.047ns max=0.597ns {5 <= 0.370ns, 2 <= 0.494ns, 0 <= 0.555ns, 0 <= 0.586ns, 1 <= 0.617ns}
[09/09 09:37:01     69s]   Leaf  : target=0.617ns count=5 avg=0.502ns sd=0.027ns min=0.475ns max=0.543ns {0 <= 0.370ns, 2 <= 0.494ns, 3 <= 0.555ns, 0 <= 0.586ns, 0 <= 0.617ns}
[09/09 09:37:01     69s] Clock DAG library cell distribution after update timingGraph {count}:
[09/09 09:37:01     69s]    Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:37:01     69s] Clock DAG hash after update timingGraph: 5448142601300417919 4093010337501064418
[09/09 09:37:01     69s] CTS services accumulated run-time stats after update timingGraph:
[09/09 09:37:01     69s]   delay calculator: calls=9171, total_wall_time=0.367s, mean_wall_time=0.040ms
[09/09 09:37:01     69s]   legalizer: calls=1157, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:37:01     69s]   steiner router: calls=8294, total_wall_time=0.130s, mean_wall_time=0.016ms
[09/09 09:37:01     69s] Primary reporting skew groups after update timingGraph:
[09/09 09:37:01     69s]   skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]       min path sink: npg1_ON_count_reg[2]/C
[09/09 09:37:01     69s]       max path sink: spi1_ele1_reg[1]/C
[09/09 09:37:01     69s] Skew group summary after update timingGraph:
[09/09 09:37:01     69s]   skew_group CLK/functional_mode: insertion delay [min=1.899, max=1.975, avg=1.935, sd=0.021], skew [0.076 vs 0.285], 100% {1.899, 1.975} (wid=0.035 ws=0.026) (gid=1.941 gs=0.051)
[09/09 09:37:01     69s]   skew_group SPI_CLK/functional_mode: insertion delay [min=1.877, max=1.915, avg=1.904, sd=0.012], skew [0.037 vs 0.285], 100% {1.877, 1.915} (wid=0.051 ws=0.037) (gid=1.864 gs=0.000)
[09/09 09:37:01     69s] Logging CTS constraint violations...
[09/09 09:37:01     69s]   No violations found.
[09/09 09:37:01     69s] Logging CTS constraint violations done.
[09/09 09:37:01     69s] Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.3)
[09/09 09:37:01     69s] Runtime done. (took cpu=0:00:08.3 real=0:00:08.4)
[09/09 09:37:01     69s] Runtime Report Coverage % = 99.9
[09/09 09:37:01     69s] Runtime Summary
[09/09 09:37:01     69s] ===============
[09/09 09:37:01     69s] Clock Runtime:  (32%) Core CTS           2.75 (Init 0.88, Construction 0.36, Implementation 1.23, eGRPC 0.08, PostConditioning 0.07, Other 0.13)
[09/09 09:37:01     69s] Clock Runtime:  (60%) CTS services       5.09 (RefinePlace 0.13, EarlyGlobalClock 0.15, NanoRoute 4.71, ExtractRC 0.10, TimingAnalysis 0.00)
[09/09 09:37:01     69s] Clock Runtime:   (6%) Other CTS          0.53 (Init 0.07, CongRepair/EGR-DP 0.12, TimingUpdate 0.34, Other 0.00)
[09/09 09:37:01     69s] Clock Runtime: (100%) Total              8.37
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] Runtime Summary:
[09/09 09:37:01     69s] ================
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] wall  % time  children  called  name
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] 8.38  100.00    8.38      0       
[09/09 09:37:01     69s] 8.38  100.00    8.37      1     Runtime
[09/09 09:37:01     69s] 0.01    0.14    0.01      1     CCOpt::Phase::Initialization
[09/09 09:37:01     69s] 0.01    0.13    0.01      1       Check Prerequisites
[09/09 09:37:01     69s] 0.01    0.13    0.00      1         Leaving CCOpt scope - CheckPlace
[09/09 09:37:01     69s] 0.92   11.01    0.92      1     CCOpt::Phase::PreparingToBalance
[09/09 09:37:01     69s] 0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[09/09 09:37:01     69s] 0.06    0.71    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[09/09 09:37:01     69s] 0.03    0.41    0.03      1       Legalization setup
[09/09 09:37:01     69s] 0.03    0.34    0.00      2         Leaving CCOpt scope - Initializing placement interface
[09/09 09:37:01     69s] 0.00    0.02    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 09:37:01     69s] 0.83    9.86    0.00      1       Validating CTS configuration
[09/09 09:37:01     69s] 0.00    0.00    0.00      1         Checking module port directions
[09/09 09:37:01     69s] 0.00    0.01    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[09/09 09:37:01     69s] 0.02    0.21    0.01      1     Preparing To Balance
[09/09 09:37:01     69s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 09:37:01     69s] 0.01    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 09:37:01     69s] 0.60    7.22    0.60      1     CCOpt::Phase::Construction
[09/09 09:37:01     69s] 0.41    4.94    0.41      1       Stage::Clustering
[09/09 09:37:01     69s] 0.22    2.58    0.21      1         Clustering
[09/09 09:37:01     69s] 0.00    0.02    0.00      1           Initialize for clustering
[09/09 09:37:01     69s] 0.00    0.00    0.00      1             Computing optimal clock node locations
[09/09 09:37:01     69s] 0.12    1.40    0.00      1           Bottom-up phase
[09/09 09:37:01     69s] 0.09    1.05    0.08      1           Legalizing clock trees
[09/09 09:37:01     69s] 0.06    0.74    0.00      1             Leaving CCOpt scope - ClockRefiner
[09/09 09:37:01     69s] 0.00    0.02    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[09/09 09:37:01     69s] 0.01    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[09/09 09:37:01     69s] 0.01    0.08    0.00      1             Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.20    2.34    0.19      1         CongRepair After Initial Clustering
[09/09 09:37:01     69s] 0.15    1.78    0.12      1           Leaving CCOpt scope - Early Global Route
[09/09 09:37:01     69s] 0.06    0.76    0.00      1             Early Global Route - eGR only step
[09/09 09:37:01     69s] 0.06    0.72    0.00      1             Congestion Repair
[09/09 09:37:01     69s] 0.03    0.39    0.00      1           Leaving CCOpt scope - extractRC
[09/09 09:37:01     69s] 0.01    0.07    0.00      1           Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.01    0.12    0.01      1       Stage::DRV Fixing
[09/09 09:37:01     69s] 0.00    0.05    0.00      1         Fixing clock tree slew time and max cap violations
[09/09 09:37:01     69s] 0.01    0.07    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[09/09 09:37:01     69s] 0.18    2.15    0.18      1       Stage::Insertion Delay Reduction
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Removing unnecessary root buffering
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Removing unconstrained drivers
[09/09 09:37:01     69s] 0.04    0.49    0.00      1         Reducing insertion delay 1
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Removing longest path buffering
[09/09 09:37:01     69s] 0.13    1.53    0.00      1         Reducing insertion delay 2
[09/09 09:37:01     69s] 1.24   14.86    1.24      1     CCOpt::Phase::Implementation
[09/09 09:37:01     69s] 0.06    0.74    0.06      1       Stage::Reducing Power
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Improving clock tree routing
[09/09 09:37:01     69s] 0.05    0.64    0.00      1         Reducing clock tree power 1
[09/09 09:37:01     69s] 0.00    0.01    0.00      2           Legalizing clock trees
[09/09 09:37:01     69s] 0.00    0.06    0.00      1         Reducing clock tree power 2
[09/09 09:37:01     69s] 0.51    6.03    0.50      1       Stage::Balancing
[09/09 09:37:01     69s] 0.47    5.60    0.47      1         Approximately balancing fragments step
[09/09 09:37:01     69s] 0.02    0.20    0.00      1           Resolve constraints - Approximately balancing fragments
[09/09 09:37:01     69s] 0.01    0.06    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[09/09 09:37:01     69s] 0.00    0.05    0.00      1           Moving gates to improve sub-tree skew
[09/09 09:37:01     69s] 0.01    0.17    0.00      1           Approximately balancing fragments bottom up
[09/09 09:37:01     69s] 0.43    5.08    0.00      1           Approximately balancing fragments, wire and cell delays
[09/09 09:37:01     69s] 0.01    0.07    0.00      1         Improving fragments clock skew
[09/09 09:37:01     69s] 0.02    0.20    0.01      1         Approximately balancing step
[09/09 09:37:01     69s] 0.01    0.11    0.00      1           Resolve constraints - Approximately balancing
[09/09 09:37:01     69s] 0.00    0.05    0.00      1           Approximately balancing, wire and cell delays
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Fixing clock tree overload
[09/09 09:37:01     69s] 0.00    0.06    0.00      1         Approximately balancing paths
[09/09 09:37:01     69s] 0.65    7.81    0.65      1       Stage::Polishing
[09/09 09:37:01     69s] 0.01    0.07    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.00    0.04    0.00      1         Merging balancing drivers for power
[09/09 09:37:01     69s] 0.01    0.06    0.00      1         Improving clock skew
[09/09 09:37:01     69s] 0.43    5.17    0.43      1         Moving gates to reduce wire capacitance
[09/09 09:37:01     69s] 0.00    0.04    0.00      2           Artificially removing short and long paths
[09/09 09:37:01     69s] 0.04    0.51    0.00      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[09/09 09:37:01     69s] 0.00    0.03    0.00      1             Legalizing clock trees
[09/09 09:37:01     69s] 0.19    2.27    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[09/09 09:37:01     69s] 0.00    0.01    0.00      1             Legalizing clock trees
[09/09 09:37:01     69s] 0.03    0.41    0.00      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[09/09 09:37:01     69s] 0.00    0.03    0.00      1             Legalizing clock trees
[09/09 09:37:01     69s] 0.16    1.85    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[09/09 09:37:01     69s] 0.00    0.01    0.00      1             Legalizing clock trees
[09/09 09:37:01     69s] 0.02    0.28    0.00      1         Reducing clock tree power 3
[09/09 09:37:01     69s] 0.00    0.02    0.00      1           Artificially removing short and long paths
[09/09 09:37:01     69s] 0.00    0.01    0.00      1           Legalizing clock trees
[09/09 09:37:01     69s] 0.01    0.06    0.00      1         Improving insertion delay
[09/09 09:37:01     69s] 0.17    2.06    0.16      1         Wire Opt OverFix
[09/09 09:37:01     69s] 0.15    1.82    0.15      1           Wire Reduction extra effort
[09/09 09:37:01     69s] 0.00    0.02    0.00      1             Artificially removing short and long paths
[09/09 09:37:01     69s] 0.00    0.06    0.00      1             Global shorten wires A0
[09/09 09:37:01     69s] 0.10    1.15    0.00      2             Move For Wirelength - core
[09/09 09:37:01     69s] 0.00    0.06    0.00      1             Global shorten wires A1
[09/09 09:37:01     69s] 0.02    0.21    0.00      1             Global shorten wires B
[09/09 09:37:01     69s] 0.02    0.24    0.00      1             Move For Wirelength - branch
[09/09 09:37:01     69s] 0.01    0.07    0.01      1           Optimizing orientation
[09/09 09:37:01     69s] 0.01    0.07    0.00      1             FlipOpt
[09/09 09:37:01     69s] 0.02    0.27    0.02      1       Stage::Updating netlist
[09/09 09:37:01     69s] 0.00    0.03    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[09/09 09:37:01     69s] 0.02    0.22    0.00      1         Leaving CCOpt scope - ClockRefiner
[09/09 09:37:01     69s] 0.22    2.63    0.20      1     CCOpt::Phase::eGRPC
[09/09 09:37:01     69s] 0.06    0.75    0.06      1       Leaving CCOpt scope - Routing Tools
[09/09 09:37:01     69s] 0.06    0.70    0.00      1         Early Global Route - eGR only step
[09/09 09:37:01     69s] 0.03    0.38    0.00      1       Leaving CCOpt scope - extractRC
[09/09 09:37:01     69s] 0.01    0.16    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 09:37:01     69s] 0.01    0.09    0.01      1       Reset bufferability constraints
[09/09 09:37:01     69s] 0.01    0.09    0.00      1         Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.00    0.06    0.00      1       eGRPC Moving buffers
[09/09 09:37:01     69s] 0.00    0.01    0.00      1         Violation analysis
[09/09 09:37:01     69s] 0.03    0.30    0.00      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[09/09 09:37:01     69s] 0.00    0.01    0.00      1         Artificially removing long paths
[09/09 09:37:01     69s] 0.00    0.01    0.00      1         Reverting Artificially removing long paths
[09/09 09:37:01     69s] 0.00    0.05    0.00      1       eGRPC Fixing DRVs
[09/09 09:37:01     69s] 0.00    0.01    0.00      1       Reconnecting optimized routes
[09/09 09:37:01     69s] 0.00    0.01    0.00      1       Violation analysis
[09/09 09:37:01     69s] 0.00    0.03    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[09/09 09:37:01     69s] 0.05    0.60    0.00      1       Leaving CCOpt scope - ClockRefiner
[09/09 09:37:01     69s] 4.92   58.73    4.91      1     CCOpt::Phase::Routing
[09/09 09:37:01     69s] 4.87   58.12    4.83      1       Leaving CCOpt scope - Routing Tools
[09/09 09:37:01     69s] 0.06    0.71    0.00      1         Early Global Route - eGR->Nr High Frequency step
[09/09 09:37:01     69s] 4.71   56.23    0.00      1         NanoRoute
[09/09 09:37:01     69s] 0.06    0.69    0.00      1         Route Remaining Unrouted Nets
[09/09 09:37:01     69s] 0.03    0.40    0.00      1       Leaving CCOpt scope - extractRC
[09/09 09:37:01     69s] 0.01    0.11    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.07    0.86    0.06      1     CCOpt::Phase::PostConditioning
[09/09 09:37:01     69s] 0.01    0.17    0.00      1       Leaving CCOpt scope - Initializing placement interface
[09/09 09:37:01     69s] 0.00    0.00    0.00      1       Reset bufferability constraints
[09/09 09:37:01     69s] 0.01    0.06    0.00      1       PostConditioning Upsizing To Fix DRVs
[09/09 09:37:01     69s] 0.02    0.20    0.00      1       Recomputing CTS skew targets
[09/09 09:37:01     69s] 0.00    0.05    0.00      1       PostConditioning Fixing DRVs
[09/09 09:37:01     69s] 0.00    0.06    0.00      1       Buffering to fix DRVs
[09/09 09:37:01     69s] 0.01    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[09/09 09:37:01     69s] 0.00    0.02    0.00      1       Reconnecting optimized routes
[09/09 09:37:01     69s] 0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[09/09 09:37:01     69s] 0.01    0.10    0.00      1       Clock tree timing engine global stage delay update for slow_corner:setup.late
[09/09 09:37:01     69s] 0.01    0.07    0.00      1     Post-balance tidy up or trial balance steps
[09/09 09:37:01     69s] 0.35    4.16    0.34      1     Tidy Up And Update Timing
[09/09 09:37:01     69s] 0.34    4.09    0.00      1       External - Set all clocks to propagated mode
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[09/09 09:37:01     69s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:37:01     69s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2241.4M, EPOCH TIME: 1725889021.924407
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.004, MEM:2148.4M, EPOCH TIME: 1725889021.928014
[09/09 09:37:01     69s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:37:01     69s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:00:08.3/0:00:08.4 (1.0), totSession cpu/real = 0:01:09.9/0:24:58.5 (0.0), mem = 2148.4M
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] =============================================================================================
[09/09 09:37:01     69s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.18-s099_1
[09/09 09:37:01     69s] =============================================================================================
[09/09 09:37:01     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:01     69s] [ IncrReplace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:01     69s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:37:01     69s] [ DetailRoute            ]      1   0:00:01.4  (  16.9 % )     0:00:01.4 /  0:00:01.4    1.0
[09/09 09:37:01     69s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:01     69s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.2    1.1
[09/09 09:37:01     69s] [ MISC                   ]          0:00:06.4  (  76.7 % )     0:00:06.4 /  0:00:06.4    1.0
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]  CTS #1 TOTAL                       0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.3    1.0
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] Synthesizing clock trees with CCOpt done.
[09/09 09:37:01     69s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[09/09 09:37:01     69s] Type 'man IMPSP-9025' for more detail.
[09/09 09:37:01     69s] Set place::cacheFPlanSiteMark to 0
[09/09 09:37:01     69s] All LLGs are deleted
[09/09 09:37:01     69s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     69s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2148.4M, EPOCH TIME: 1725889021.930812
[09/09 09:37:01     69s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2148.4M, EPOCH TIME: 1725889021.930876
[09/09 09:37:01     69s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:37:01     69s] Severity  ID               Count  Summary                                  
[09/09 09:37:01     69s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[09/09 09:37:01     69s] WARNING   IMPCCOPT-1182        2  The clock_gating_cells property has no u...
[09/09 09:37:01     69s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[09/09 09:37:01     69s] WARNING   IMPPSP-1003         12  Found use of '%s'. This will continue to...
[09/09 09:37:01     69s] *** Message Summary: 17 warning(s), 0 error(s)
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] *** ccopt_design #1 [finish] : cpu/real = 0:00:08.4/0:00:08.4 (1.0), totSession cpu/real = 0:01:10.0/0:24:58.5 (0.0), mem = 2148.4M
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] =============================================================================================
[09/09 09:37:01     69s]  Final TAT Report : ccopt_design #1                                             21.18-s099_1
[09/09 09:37:01     69s] =============================================================================================
[09/09 09:37:01     69s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:01     69s] [ IncrReplace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:01     69s] [ CTS                    ]      1   0:00:07.8  (  93.2 % )     0:00:08.4 /  0:00:08.3    1.0
[09/09 09:37:01     69s] [ EarlyGlobalRoute       ]      5   0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:37:01     69s] [ ExtractRC              ]      3   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:01     69s] [ FullDelayCalc          ]      1   0:00:00.1  (   1.8 % )     0:00:00.1 /  0:00:00.2    1.1
[09/09 09:37:01     69s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.1    1.3
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s]  ccopt_design #1 TOTAL              0:00:08.4  ( 100.0 % )     0:00:08.4 /  0:00:08.4    1.0
[09/09 09:37:01     69s] ---------------------------------------------------------------------------------------------
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] #% End ccopt_design (date=09/09 09:37:01, total cpu=0:00:08.4, real=0:00:08.0, peak res=1659.3M, current mem=1658.8M)
[09/09 09:37:01     69s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 4
[09/09 09:37:01     69s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:37:01     69s] <CMD> optDesign -postCTS
[09/09 09:37:01     69s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1658.8M, totSessionCpu=0:01:10 **
[09/09 09:37:01     69s] *** optDesign #1 [begin] : totSession cpu/real = 0:01:10.0/0:24:58.5 (0.0), mem = 2148.4M
[09/09 09:37:01     69s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:37:01     69s] GigaOpt running with 1 threads.
[09/09 09:37:01     69s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:10.0/0:24:58.5 (0.0), mem = 2148.4M
[09/09 09:37:01     69s] **INFO: User settings:
[09/09 09:37:01     69s] setDesignMode -process                            180
[09/09 09:37:01     69s] setExtractRCMode -coupling_c_th                   3
[09/09 09:37:01     69s] setExtractRCMode -engine                          preRoute
[09/09 09:37:01     69s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:37:01     69s] setExtractRCMode -total_c_th                      5
[09/09 09:37:01     69s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:37:01     69s] setUsefulSkewMode -noBoundary                     false
[09/09 09:37:01     69s] setDelayCalMode -enable_high_fanout               true
[09/09 09:37:01     69s] setDelayCalMode -engine                           aae
[09/09 09:37:01     69s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:37:01     69s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:37:01     69s] setOptMode -activeHoldViews                       { fast_functional_mode }
[09/09 09:37:01     69s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:37:01     69s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:37:01     69s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:37:01     69s] setOptMode -drcMargin                             0
[09/09 09:37:01     69s] setOptMode -fixCap                                true
[09/09 09:37:01     69s] setOptMode -fixDrc                                true
[09/09 09:37:01     69s] setOptMode -fixFanoutLoad                         false
[09/09 09:37:01     69s] setOptMode -fixTran                               true
[09/09 09:37:01     69s] setOptMode -optimizeFF                            true
[09/09 09:37:01     69s] setOptMode -preserveAllSequential                 false
[09/09 09:37:01     69s] setOptMode -setupTargetSlack                      0
[09/09 09:37:01     69s] setAnalysisMode -analysisType                     bcwc
[09/09 09:37:01     69s] setAnalysisMode -checkType                        setup
[09/09 09:37:01     69s] setAnalysisMode -clkSrcPath                       true
[09/09 09:37:01     69s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:37:01     69s] setAnalysisMode -usefulSkew                       true
[09/09 09:37:01     69s] setAnalysisMode -virtualIPO                       false
[09/09 09:37:01     69s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:37:01     69s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:37:01     69s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:37:01     69s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:37:01     69s] 
[09/09 09:37:01     69s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:37:01     70s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:37:01     70s] OPERPROF: Starting DPlace-Init at level 1, MEM:2154.4M, EPOCH TIME: 1725889021.996086
[09/09 09:37:01     70s] Processing tracks to init pin-track alignment.
[09/09 09:37:01     70s] z: 2, totalTracks: 1
[09/09 09:37:01     70s] z: 4, totalTracks: 1
[09/09 09:37:01     70s] z: 6, totalTracks: 1
[09/09 09:37:01     70s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:01     70s] All LLGs are deleted
[09/09 09:37:01     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2154.4M, EPOCH TIME: 1725889021.997389
[09/09 09:37:01     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2154.4M, EPOCH TIME: 1725889021.997473
[09/09 09:37:01     70s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2154.4M, EPOCH TIME: 1725889021.997698
[09/09 09:37:01     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:01     70s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2154.4M, EPOCH TIME: 1725889021.997889
[09/09 09:37:01     70s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:01     70s] Core basic site is core_ji3v
[09/09 09:37:02     70s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2154.4M, EPOCH TIME: 1725889022.007708
[09/09 09:37:02     70s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:02     70s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:02     70s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2154.4M, EPOCH TIME: 1725889022.008108
[09/09 09:37:02     70s] Fast DP-INIT is on for default
[09/09 09:37:02     70s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:37:02     70s] Atter site array init, number of instance map data is 0.
[09/09 09:37:02     70s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2154.4M, EPOCH TIME: 1725889022.008720
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:02     70s] OPERPROF:     Starting CMU at level 3, MEM:2154.4M, EPOCH TIME: 1725889022.009011
[09/09 09:37:02     70s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2154.4M, EPOCH TIME: 1725889022.009258
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:37:02     70s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2154.4M, EPOCH TIME: 1725889022.009436
[09/09 09:37:02     70s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2154.4M, EPOCH TIME: 1725889022.009480
[09/09 09:37:02     70s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.001, MEM:2170.4M, EPOCH TIME: 1725889022.010120
[09/09 09:37:02     70s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2170.4MB).
[09/09 09:37:02     70s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2170.4M, EPOCH TIME: 1725889022.010375
[09/09 09:37:02     70s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2170.4M, EPOCH TIME: 1725889022.010446
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2170.4M, EPOCH TIME: 1725889022.012322
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] Creating Lib Analyzer ...
[09/09 09:37:02     70s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:02     70s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:02     70s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] {RT max_rc 0 4 4 0}
[09/09 09:37:02     70s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2178.4M
[09/09 09:37:02     70s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2178.4M
[09/09 09:37:02     70s] Creating Lib Analyzer, finished. 
[09/09 09:37:02     70s] Effort level <high> specified for reg2reg path_group
[09/09 09:37:02     70s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1684.3M, totSessionCpu=0:01:11 **
[09/09 09:37:02     70s] *** optDesign -postCTS ***
[09/09 09:37:02     70s] DRC Margin: user margin 0.0; extra margin 0.2
[09/09 09:37:02     70s] Hold Target Slack: user slack 0
[09/09 09:37:02     70s] Setup Target Slack: user slack 0; extra slack 0.0
[09/09 09:37:02     70s] setUsefulSkewMode -ecoRoute false
[09/09 09:37:02     70s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2180.4M, EPOCH TIME: 1725889022.727216
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:02     70s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2180.4M, EPOCH TIME: 1725889022.738007
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] Multi-VT timing optimization disabled based on library information.
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:02     70s] Deleting Lib Analyzer.
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:02     70s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:02     70s] Summary for sequential cells identification: 
[09/09 09:37:02     70s]   Identified SBFF number: 33
[09/09 09:37:02     70s]   Identified MBFF number: 0
[09/09 09:37:02     70s]   Identified SB Latch number: 0
[09/09 09:37:02     70s]   Identified MB Latch number: 0
[09/09 09:37:02     70s]   Not identified SBFF number: 0
[09/09 09:37:02     70s]   Not identified MBFF number: 0
[09/09 09:37:02     70s]   Not identified SB Latch number: 0
[09/09 09:37:02     70s]   Not identified MB Latch number: 0
[09/09 09:37:02     70s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:02     70s]  Visiting view : slow_functional_mode
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:02     70s]  Visiting view : fast_functional_mode
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:02     70s] TLC MultiMap info (StdDelay):
[09/09 09:37:02     70s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:02     70s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:02     70s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:02     70s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:02     70s]  Setting StdDelay to: 91ps
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:02     70s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2180.4M, EPOCH TIME: 1725889022.771386
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] All LLGs are deleted
[09/09 09:37:02     70s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:02     70s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2180.4M, EPOCH TIME: 1725889022.771490
[09/09 09:37:02     70s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2180.4M, EPOCH TIME: 1725889022.771537
[09/09 09:37:02     70s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.000, MEM:2172.4M, EPOCH TIME: 1725889022.771828
[09/09 09:37:02     70s] Start to check current routing status for nets...
[09/09 09:37:02     70s] All nets are already routed correctly.
[09/09 09:37:02     70s] End to check current routing status for nets (mem=2172.4M)
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] Creating Lib Analyzer ...
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:02     70s] Summary for sequential cells identification: 
[09/09 09:37:02     70s]   Identified SBFF number: 33
[09/09 09:37:02     70s]   Identified MBFF number: 0
[09/09 09:37:02     70s]   Identified SB Latch number: 0
[09/09 09:37:02     70s]   Identified MB Latch number: 0
[09/09 09:37:02     70s]   Not identified SBFF number: 0
[09/09 09:37:02     70s]   Not identified MBFF number: 0
[09/09 09:37:02     70s]   Not identified SB Latch number: 0
[09/09 09:37:02     70s]   Not identified MB Latch number: 0
[09/09 09:37:02     70s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:02     70s]  Visiting view : slow_functional_mode
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:02     70s]  Visiting view : fast_functional_mode
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:02     70s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:02     70s] TLC MultiMap info (StdDelay):
[09/09 09:37:02     70s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:02     70s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:02     70s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:02     70s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:02     70s]  Setting StdDelay to: 91ps
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:02     70s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:02     70s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:02     70s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:02     70s] 
[09/09 09:37:02     70s] {RT max_rc 0 4 4 0}
[09/09 09:37:03     71s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:11 mem=2180.4M
[09/09 09:37:03     71s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:11 mem=2180.4M
[09/09 09:37:03     71s] Creating Lib Analyzer, finished. 
[09/09 09:37:03     71s] #optDebug: Start CG creation (mem=2209.1M)
[09/09 09:37:03     71s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:37:03     71s] (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgPrt (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgEgp (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgPbk (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgNrb(cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgObs (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgCon (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s]  ...processing cgPdm (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2285.6M)
[09/09 09:37:03     71s] Compute RC Scale Done ...
[09/09 09:37:03     71s] All LLGs are deleted
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2276.1M, EPOCH TIME: 1725889023.416879
[09/09 09:37:03     71s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1725889023.416967
[09/09 09:37:03     71s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2276.1M, EPOCH TIME: 1725889023.417197
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2276.1M, EPOCH TIME: 1725889023.417391
[09/09 09:37:03     71s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:03     71s] Core basic site is core_ji3v
[09/09 09:37:03     71s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2276.1M, EPOCH TIME: 1725889023.427124
[09/09 09:37:03     71s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:03     71s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:03     71s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2276.1M, EPOCH TIME: 1725889023.427573
[09/09 09:37:03     71s] Fast DP-INIT is on for default
[09/09 09:37:03     71s] Atter site array init, number of instance map data is 0.
[09/09 09:37:03     71s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2276.1M, EPOCH TIME: 1725889023.428176
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:03     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2276.1M, EPOCH TIME: 1725889023.428584
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] Starting delay calculation for Setup views
[09/09 09:37:03     71s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:03     71s] #################################################################################
[09/09 09:37:03     71s] # Design Stage: PreRoute
[09/09 09:37:03     71s] # Design Name: aska_dig
[09/09 09:37:03     71s] # Design Mode: 180nm
[09/09 09:37:03     71s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:03     71s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:03     71s] # Signoff Settings: SI Off 
[09/09 09:37:03     71s] #################################################################################
[09/09 09:37:03     71s] Calculate delays in BcWc mode...
[09/09 09:37:03     71s] Topological Sorting (REAL = 0:00:00.0, MEM = 2274.1M, InitMEM = 2274.1M)
[09/09 09:37:03     71s] Start delay calculation (fullDC) (1 T). (MEM=2274.09)
[09/09 09:37:03     71s] End AAE Lib Interpolated Model. (MEM=2285.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:03     71s] Total number of fetched objects 1253
[09/09 09:37:03     71s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:03     71s] End delay calculation. (MEM=2269.6 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:03     71s] End delay calculation (fullDC). (MEM=2269.6 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:03     71s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2269.6M) ***
[09/09 09:37:03     71s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:12 mem=2269.6M)
[09/09 09:37:03     71s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.093  |  7.852  | -0.093  |
|           TNS (ns):| -1.414  |  0.000  | -1.414  |
|    Violating Paths:|   41    |    0    |   41    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.6M, EPOCH TIME: 1725889023.685509
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:03     71s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2285.6M, EPOCH TIME: 1725889023.696154
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] Density: 60.603%
------------------------------------------------------------------

[09/09 09:37:03     71s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1737.2M, totSessionCpu=0:01:12 **
[09/09 09:37:03     71s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:11.7/0:25:00.3 (0.0), mem = 2228.6M
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] =============================================================================================
[09/09 09:37:03     71s]  Step TAT Report : InitOpt #1 / optDesign #1                                    21.18-s099_1
[09/09 09:37:03     71s] =============================================================================================
[09/09 09:37:03     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.6 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:37:03     71s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:03     71s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] [ LibAnalyzerInit        ]      2   0:00:01.3  (  71.8 % )     0:00:01.3 /  0:00:01.3    1.0
[09/09 09:37:03     71s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:37:03     71s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] [ TimingUpdate           ]      1   0:00:00.1  (   3.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:03     71s] [ FullDelayCalc          ]      1   0:00:00.2  (   9.6 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:03     71s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:03     71s] [ MISC                   ]          0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s]  InitOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] ** INFO : this run is activating low effort ccoptDesign flow
[09/09 09:37:03     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:03     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.6M, EPOCH TIME: 1725889023.699195
[09/09 09:37:03     71s] Processing tracks to init pin-track alignment.
[09/09 09:37:03     71s] z: 2, totalTracks: 1
[09/09 09:37:03     71s] z: 4, totalTracks: 1
[09/09 09:37:03     71s] z: 6, totalTracks: 1
[09/09 09:37:03     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:03     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.6M, EPOCH TIME: 1725889023.700621
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:03     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2228.6M, EPOCH TIME: 1725889023.710646
[09/09 09:37:03     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.6M, EPOCH TIME: 1725889023.710703
[09/09 09:37:03     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.6M, EPOCH TIME: 1725889023.710920
[09/09 09:37:03     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2228.6MB).
[09/09 09:37:03     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2228.6M, EPOCH TIME: 1725889023.711126
[09/09 09:37:03     71s] InstCnt mismatch: prevInstCnt = 1204, ttlInstCnt = 1215
[09/09 09:37:03     71s] TotalInstCnt at PhyDesignMc Initialization: 1215
[09/09 09:37:03     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2228.6M, EPOCH TIME: 1725889023.712234
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2228.6M, EPOCH TIME: 1725889023.714163
[09/09 09:37:03     71s] TotalInstCnt at PhyDesignMc Destruction: 1215
[09/09 09:37:03     71s] OPTC: m1 20.0 20.0
[09/09 09:37:03     71s] #optDebug: fT-E <X 2 0 0 1>
[09/09 09:37:03     71s] -congRepairInPostCTS false                 # bool, default=false, private
[09/09 09:37:03     71s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[09/09 09:37:03     71s] Begin: GigaOpt Route Type Constraints Refinement
[09/09 09:37:03     71s] *** CongRefineRouteType #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.8/0:25:00.3 (0.0), mem = 2228.6M
[09/09 09:37:03     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.10
[09/09 09:37:03     71s] ### Creating RouteCongInterface, started
[09/09 09:37:03     71s] {MMLU 13 13 1253}
[09/09 09:37:03     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] #optDebug: {0, 1.000}
[09/09 09:37:03     71s] ### Creating RouteCongInterface, finished
[09/09 09:37:03     71s] Updated routing constraints on 0 nets.
[09/09 09:37:03     71s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.10
[09/09 09:37:03     71s] Bottom Preferred Layer:
[09/09 09:37:03     71s] +-------------+------------+----------+
[09/09 09:37:03     71s] |    Layer    |    CLK     |   Rule   |
[09/09 09:37:03     71s] +-------------+------------+----------+
[09/09 09:37:03     71s] | MET2 (z=2)  |         13 | default  |
[09/09 09:37:03     71s] +-------------+------------+----------+
[09/09 09:37:03     71s] Via Pillar Rule:
[09/09 09:37:03     71s]     None
[09/09 09:37:03     71s] *** CongRefineRouteType #1 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:11.8/0:25:00.3 (0.0), mem = 2228.6M
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] =============================================================================================
[09/09 09:37:03     71s]  Step TAT Report : CongRefineRouteType #1 / optDesign #1                        21.18-s099_1
[09/09 09:37:03     71s] =============================================================================================
[09/09 09:37:03     71s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] [ MISC                   ]          0:00:00.0  (  23.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s]  CongRefineRouteType #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:03     71s] ---------------------------------------------------------------------------------------------
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] End: GigaOpt Route Type Constraints Refinement
[09/09 09:37:03     71s] Deleting Lib Analyzer.
[09/09 09:37:03     71s] *** SimplifyNetlist #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:11.8/0:25:00.3 (0.0), mem = 2228.6M
[09/09 09:37:03     71s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:03     71s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:03     71s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:37:03     71s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.11
[09/09 09:37:03     71s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:03     71s] ### Creating PhyDesignMc. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] OPERPROF: Starting DPlace-Init at level 1, MEM:2228.6M, EPOCH TIME: 1725889023.784871
[09/09 09:37:03     71s] Processing tracks to init pin-track alignment.
[09/09 09:37:03     71s] z: 2, totalTracks: 1
[09/09 09:37:03     71s] z: 4, totalTracks: 1
[09/09 09:37:03     71s] z: 6, totalTracks: 1
[09/09 09:37:03     71s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:03     71s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2228.6M, EPOCH TIME: 1725889023.786358
[09/09 09:37:03     71s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:03     71s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.010, MEM:2228.6M, EPOCH TIME: 1725889023.796840
[09/09 09:37:03     71s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2228.6M, EPOCH TIME: 1725889023.796902
[09/09 09:37:03     71s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2228.6M, EPOCH TIME: 1725889023.797281
[09/09 09:37:03     71s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2228.6MB).
[09/09 09:37:03     71s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2228.6M, EPOCH TIME: 1725889023.797487
[09/09 09:37:03     71s] TotalInstCnt at PhyDesignMc Initialization: 1215
[09/09 09:37:03     71s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:03     71s] ### Creating RouteCongInterface, started
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] Creating Lib Analyzer ...
[09/09 09:37:03     71s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:03     71s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:03     71s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:03     71s] 
[09/09 09:37:03     71s] {RT max_rc 0 4 4 0}
[09/09 09:37:04     72s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:04     72s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:04     72s] Creating Lib Analyzer, finished. 
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] #optDebug: {0, 1.000}
[09/09 09:37:04     72s] ### Creating RouteCongInterface, finished
[09/09 09:37:04     72s] ### Creating LA Mngr. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:04     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:12 mem=2228.6M
[09/09 09:37:04     72s] Usable buffer cells for single buffer setup transform:
[09/09 09:37:04     72s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:37:04     72s] Number of usable buffer cells above: 9
[09/09 09:37:04     72s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2285.8M, EPOCH TIME: 1725889024.529596
[09/09 09:37:04     72s] Found 0 hard placement blockage before merging.
[09/09 09:37:04     72s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2285.8M, EPOCH TIME: 1725889024.529714
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] Netlist preparation processing... 
[09/09 09:37:04     72s] Removed 0 instance
[09/09 09:37:04     72s] *info: Marking 0 isolation instances dont touch
[09/09 09:37:04     72s] *info: Marking 0 level shifter instances dont touch
[09/09 09:37:04     72s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:04     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2301.8M, EPOCH TIME: 1725889024.534190
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1215).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2242.8M, EPOCH TIME: 1725889024.536344
[09/09 09:37:04     72s] TotalInstCnt at PhyDesignMc Destruction: 1215
[09/09 09:37:04     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.11
[09/09 09:37:04     72s] *** SimplifyNetlist #1 [finish] (optDesign #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:12.5/0:25:01.1 (0.0), mem = 2242.8M
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] =============================================================================================
[09/09 09:37:04     72s]  Step TAT Report : SimplifyNetlist #1 / optDesign #1                            21.18-s099_1
[09/09 09:37:04     72s] =============================================================================================
[09/09 09:37:04     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  84.9 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:04     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:37:04     72s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:04     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ MISC                   ]          0:00:00.1  (  12.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] *** Starting optimizing excluded clock nets MEM= 2242.8M) ***
[09/09 09:37:04     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2242.8M) ***
[09/09 09:37:04     72s] *** Starting optimizing excluded clock nets MEM= 2242.8M) ***
[09/09 09:37:04     72s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2242.8M) ***
[09/09 09:37:04     72s] Info: Done creating the CCOpt slew target map.
[09/09 09:37:04     72s] Begin: GigaOpt high fanout net optimization
[09/09 09:37:04     72s] GigaOpt HFN: use maxLocalDensity 1.2
[09/09 09:37:04     72s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/09 09:37:04     72s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:12.6/0:25:01.1 (0.0), mem = 2242.8M
[09/09 09:37:04     72s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:04     72s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:04     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.12
[09/09 09:37:04     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:04     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2242.8M
[09/09 09:37:04     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:37:04     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2242.8M, EPOCH TIME: 1725889024.543407
[09/09 09:37:04     72s] Processing tracks to init pin-track alignment.
[09/09 09:37:04     72s] z: 2, totalTracks: 1
[09/09 09:37:04     72s] z: 4, totalTracks: 1
[09/09 09:37:04     72s] z: 6, totalTracks: 1
[09/09 09:37:04     72s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:04     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2242.8M, EPOCH TIME: 1725889024.544931
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:04     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2242.8M, EPOCH TIME: 1725889024.555538
[09/09 09:37:04     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2242.8M, EPOCH TIME: 1725889024.555612
[09/09 09:37:04     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2242.8M, EPOCH TIME: 1725889024.555785
[09/09 09:37:04     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2242.8MB).
[09/09 09:37:04     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2242.8M, EPOCH TIME: 1725889024.555998
[09/09 09:37:04     72s] TotalInstCnt at PhyDesignMc Initialization: 1215
[09/09 09:37:04     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2242.8M
[09/09 09:37:04     72s] ### Creating RouteCongInterface, started
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] #optDebug: {0, 1.000}
[09/09 09:37:04     72s] ### Creating RouteCongInterface, finished
[09/09 09:37:04     72s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2242.8M
[09/09 09:37:04     72s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2242.8M
[09/09 09:37:04     72s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:37:04     72s] Total-nets :: 1253, Stn-nets :: 0, ratio :: 0 %, Total-len 54725.4, Stn-len 0
[09/09 09:37:04     72s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2281.0M, EPOCH TIME: 1725889024.645746
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2243.0M, EPOCH TIME: 1725889024.647504
[09/09 09:37:04     72s] TotalInstCnt at PhyDesignMc Destruction: 1215
[09/09 09:37:04     72s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.12
[09/09 09:37:04     72s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:12.7/0:25:01.2 (0.0), mem = 2243.0M
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] =============================================================================================
[09/09 09:37:04     72s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     21.18-s099_1
[09/09 09:37:04     72s] =============================================================================================
[09/09 09:37:04     72s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  15.5 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:04     72s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:04     72s] [ MISC                   ]          0:00:00.1  (  81.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:04     72s] ---------------------------------------------------------------------------------------------
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/09 09:37:04     72s] End: GigaOpt high fanout net optimization
[09/09 09:37:04     72s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:37:04     72s] Deleting Lib Analyzer.
[09/09 09:37:04     72s] Begin: GigaOpt Global Optimization
[09/09 09:37:04     72s] *info: use new DP (enabled)
[09/09 09:37:04     72s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/09 09:37:04     72s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:04     72s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:04     72s] *** GlobalOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:12.7/0:25:01.2 (0.0), mem = 2243.0M
[09/09 09:37:04     72s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.13
[09/09 09:37:04     72s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:04     72s] ### Creating PhyDesignMc. totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:04     72s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:37:04     72s] OPERPROF: Starting DPlace-Init at level 1, MEM:2243.0M, EPOCH TIME: 1725889024.674079
[09/09 09:37:04     72s] Processing tracks to init pin-track alignment.
[09/09 09:37:04     72s] z: 2, totalTracks: 1
[09/09 09:37:04     72s] z: 4, totalTracks: 1
[09/09 09:37:04     72s] z: 6, totalTracks: 1
[09/09 09:37:04     72s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:04     72s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2243.0M, EPOCH TIME: 1725889024.675522
[09/09 09:37:04     72s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:04     72s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2243.0M, EPOCH TIME: 1725889024.686139
[09/09 09:37:04     72s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2243.0M, EPOCH TIME: 1725889024.686197
[09/09 09:37:04     72s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2243.0M, EPOCH TIME: 1725889024.686527
[09/09 09:37:04     72s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2243.0MB).
[09/09 09:37:04     72s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2243.0M, EPOCH TIME: 1725889024.686728
[09/09 09:37:04     72s] TotalInstCnt at PhyDesignMc Initialization: 1215
[09/09 09:37:04     72s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:04     72s] ### Creating RouteCongInterface, started
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] Creating Lib Analyzer ...
[09/09 09:37:04     72s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:04     72s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:04     72s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:04     72s] 
[09/09 09:37:04     72s] {RT max_rc 0 4 4 0}
[09/09 09:37:05     73s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:05     73s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:05     73s] Creating Lib Analyzer, finished. 
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] #optDebug: {0, 1.000}
[09/09 09:37:05     73s] ### Creating RouteCongInterface, finished
[09/09 09:37:05     73s] ### Creating LA Mngr. totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:05     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:13 mem=2243.0M
[09/09 09:37:05     73s] *info: 13 clock nets excluded
[09/09 09:37:05     73s] *info: 25 no-driver nets excluded.
[09/09 09:37:05     73s] *info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:05     73s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2300.2M, EPOCH TIME: 1725889025.449825
[09/09 09:37:05     73s] Found 0 hard placement blockage before merging.
[09/09 09:37:05     73s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2300.2M, EPOCH TIME: 1725889025.449933
[09/09 09:37:05     73s] ** GigaOpt Global Opt WNS Slack -0.093  TNS Slack -1.413 
[09/09 09:37:05     73s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:37:05     73s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[09/09 09:37:05     73s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:37:05     73s] |  -0.093|  -1.413|   60.60%|   0:00:00.0| 2300.2M|slow_functional_mode|  default| up_switches[20]                 |
[09/09 09:37:05     73s] |  -0.064|  -0.692|   60.62%|   0:00:00.0| 2330.8M|slow_functional_mode|  default| down_switches[29]               |
[09/09 09:37:05     73s] |   0.000|   0.000|   60.64%|   0:00:00.0| 2330.8M|                  NA|       NA| NA                              |
[09/09 09:37:05     73s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2330.8M) ***
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2330.8M) ***
[09/09 09:37:05     73s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:05     73s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/09 09:37:05     73s] Total-nets :: 1255, Stn-nets :: 5, ratio :: 0.398406 %, Total-len 54658.7, Stn-len 982.095
[09/09 09:37:05     73s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2311.7M, EPOCH TIME: 1725889025.617678
[09/09 09:37:05     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[09/09 09:37:05     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2252.7M, EPOCH TIME: 1725889025.620360
[09/09 09:37:05     73s] TotalInstCnt at PhyDesignMc Destruction: 1217
[09/09 09:37:05     73s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.13
[09/09 09:37:05     73s] *** GlobalOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:13.6/0:25:02.2 (0.0), mem = 2252.7M
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] =============================================================================================
[09/09 09:37:05     73s]  Step TAT Report : GlobalOpt #1 / optDesign #1                                  21.18-s099_1
[09/09 09:37:05     73s] =============================================================================================
[09/09 09:37:05     73s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:05     73s] ---------------------------------------------------------------------------------------------
[09/09 09:37:05     73s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  69.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:05     73s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:05     73s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:05     73s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:05     73s] [ TransformInit          ]      1   0:00:00.1  (  10.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:05     73s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:05     73s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ OptEval                ]      2   0:00:00.1  (   5.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:37:05     73s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ PostCommitDelayUpdate  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:05     73s] [ IncrDelayCalc          ]     13   0:00:00.0  (   3.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:05     73s] [ SetupOptGetWorkingSet  ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ SetupOptGetActiveNode  ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ SetupOptSlackGraph     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:05     73s] [ MISC                   ]          0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.1    1.4
[09/09 09:37:05     73s] ---------------------------------------------------------------------------------------------
[09/09 09:37:05     73s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:37:05     73s] ---------------------------------------------------------------------------------------------
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] End: GigaOpt Global Optimization
[09/09 09:37:05     73s] *** Timing Is met
[09/09 09:37:05     73s] *** Check timing (0:00:00.0)
[09/09 09:37:05     73s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:37:05     73s] Deleting Lib Analyzer.
[09/09 09:37:05     73s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/09 09:37:05     73s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:05     73s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:05     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2252.7M
[09/09 09:37:05     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2252.7M
[09/09 09:37:05     73s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:37:05     73s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2252.7M, EPOCH TIME: 1725889025.630828
[09/09 09:37:05     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:05     73s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2252.7M, EPOCH TIME: 1725889025.641162
[09/09 09:37:05     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:05     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] **INFO: Flow update: Design timing is met.
[09/09 09:37:05     73s] **INFO: Flow update: Design timing is met.
[09/09 09:37:05     73s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[09/09 09:37:05     73s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:05     73s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:05     73s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2248.7M
[09/09 09:37:05     73s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2248.7M
[09/09 09:37:05     73s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:05     73s] ### Creating PhyDesignMc. totSessionCpu=0:01:14 mem=2306.0M
[09/09 09:37:05     73s] OPERPROF: Starting DPlace-Init at level 1, MEM:2306.0M, EPOCH TIME: 1725889025.695544
[09/09 09:37:05     73s] Processing tracks to init pin-track alignment.
[09/09 09:37:05     73s] z: 2, totalTracks: 1
[09/09 09:37:05     73s] z: 4, totalTracks: 1
[09/09 09:37:05     73s] z: 6, totalTracks: 1
[09/09 09:37:05     73s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:05     73s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2306.0M, EPOCH TIME: 1725889025.696942
[09/09 09:37:05     73s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:05     73s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2306.0M, EPOCH TIME: 1725889025.707462
[09/09 09:37:05     73s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2306.0M, EPOCH TIME: 1725889025.707523
[09/09 09:37:05     73s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2306.0M, EPOCH TIME: 1725889025.707745
[09/09 09:37:05     73s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2306.0MB).
[09/09 09:37:05     73s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2306.0M, EPOCH TIME: 1725889025.707998
[09/09 09:37:05     73s] TotalInstCnt at PhyDesignMc Initialization: 1217
[09/09 09:37:05     73s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:14 mem=2306.0M
[09/09 09:37:05     73s] Begin: Area Reclaim Optimization
[09/09 09:37:05     73s] *** AreaOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:13.7/0:25:02.3 (0.0), mem = 2306.0M
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] Creating Lib Analyzer ...
[09/09 09:37:05     73s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:05     73s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:05     73s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:05     73s] 
[09/09 09:37:05     73s] {RT max_rc 0 4 4 0}
[09/09 09:37:06     74s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:14 mem=2312.0M
[09/09 09:37:06     74s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:14 mem=2312.0M
[09/09 09:37:06     74s] Creating Lib Analyzer, finished. 
[09/09 09:37:06     74s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.14
[09/09 09:37:06     74s] ### Creating RouteCongInterface, started
[09/09 09:37:06     74s] 
[09/09 09:37:06     74s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/09 09:37:06     74s] 
[09/09 09:37:06     74s] #optDebug: {0, 1.000}
[09/09 09:37:06     74s] ### Creating RouteCongInterface, finished
[09/09 09:37:06     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2312.0M
[09/09 09:37:06     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2312.0M
[09/09 09:37:06     74s] Usable buffer cells for single buffer setup transform:
[09/09 09:37:06     74s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:37:06     74s] Number of usable buffer cells above: 9
[09/09 09:37:06     74s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2312.0M, EPOCH TIME: 1725889026.496249
[09/09 09:37:06     74s] Found 0 hard placement blockage before merging.
[09/09 09:37:06     74s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2312.0M, EPOCH TIME: 1725889026.496329
[09/09 09:37:06     74s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 60.64
[09/09 09:37:06     74s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:06     74s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:37:06     74s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:06     74s] |   60.64%|        -|   0.000|   0.000|   0:00:00.0| 2312.0M|
[09/09 09:37:06     74s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:37:07     75s] |   60.54%|        8|   0.000|   0.000|   0:00:01.0| 2389.7M|
[09/09 09:37:07     75s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:37:07     75s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:07     75s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.54
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] |                                   | Total     | Sequential |
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] | Num insts resized                 |       0  |       0    |
[09/09 09:37:07     75s] | Num insts undone                  |       0  |       0    |
[09/09 09:37:07     75s] | Num insts Downsized               |       0  |       0    |
[09/09 09:37:07     75s] | Num insts Samesized               |       0  |       0    |
[09/09 09:37:07     75s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:37:07     75s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/09 09:37:07     75s] End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
[09/09 09:37:07     75s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.14
[09/09 09:37:07     75s] *** AreaOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.7/0:00:01.6 (1.0), totSession cpu/real = 0:01:15.4/0:25:03.9 (0.1), mem = 2389.7M
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] =============================================================================================
[09/09 09:37:07     75s]  Step TAT Report : AreaOpt #1 / optDesign #1                                    21.18-s099_1
[09/09 09:37:07     75s] =============================================================================================
[09/09 09:37:07     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.9 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:07     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:37:07     75s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.9 /  0:00:00.8    1.0
[09/09 09:37:07     75s] [ OptGetWeight           ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ OptEval                ]     17   0:00:00.7  (  39.8 % )     0:00:00.7 /  0:00:00.6    1.0
[09/09 09:37:07     75s] [ OptCommit              ]     17   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.8
[09/09 09:37:07     75s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:07     75s] [ IncrDelayCalc          ]     25   0:00:00.1  (   7.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:07     75s] [ IncrTimingUpdate       ]      6   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:07     75s] [ MISC                   ]          0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s]  AreaOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.7    1.0
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2370.6M, EPOCH TIME: 1725889027.362349
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2289.6M, EPOCH TIME: 1725889027.365265
[09/09 09:37:07     75s] TotalInstCnt at PhyDesignMc Destruction: 1216
[09/09 09:37:07     75s] End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=2289.62M, totSessionCpu=0:01:15).
[09/09 09:37:07     75s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/09 09:37:07     75s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:07     75s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:07     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2289.6M
[09/09 09:37:07     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2289.6M
[09/09 09:37:07     75s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:07     75s] ### Creating PhyDesignMc. totSessionCpu=0:01:15 mem=2346.9M
[09/09 09:37:07     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2346.9M, EPOCH TIME: 1725889027.375503
[09/09 09:37:07     75s] Processing tracks to init pin-track alignment.
[09/09 09:37:07     75s] z: 2, totalTracks: 1
[09/09 09:37:07     75s] z: 4, totalTracks: 1
[09/09 09:37:07     75s] z: 6, totalTracks: 1
[09/09 09:37:07     75s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:07     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2346.9M, EPOCH TIME: 1725889027.377259
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:07     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2346.9M, EPOCH TIME: 1725889027.388295
[09/09 09:37:07     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2346.9M, EPOCH TIME: 1725889027.388365
[09/09 09:37:07     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2346.9M, EPOCH TIME: 1725889027.388714
[09/09 09:37:07     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2346.9MB).
[09/09 09:37:07     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2346.9M, EPOCH TIME: 1725889027.389030
[09/09 09:37:07     75s] TotalInstCnt at PhyDesignMc Initialization: 1216
[09/09 09:37:07     75s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:15 mem=2346.9M
[09/09 09:37:07     75s] Begin: Area Reclaim Optimization
[09/09 09:37:07     75s] *** AreaOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:15.4/0:25:04.0 (0.1), mem = 2346.9M
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.15
[09/09 09:37:07     75s] ### Creating RouteCongInterface, started
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] #optDebug: {0, 1.000}
[09/09 09:37:07     75s] ### Creating RouteCongInterface, finished
[09/09 09:37:07     75s] ### Creating LA Mngr. totSessionCpu=0:01:15 mem=2346.9M
[09/09 09:37:07     75s] ### Creating LA Mngr, finished. totSessionCpu=0:01:15 mem=2346.9M
[09/09 09:37:07     75s] Usable buffer cells for single buffer setup transform:
[09/09 09:37:07     75s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:37:07     75s] Number of usable buffer cells above: 9
[09/09 09:37:07     75s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2346.9M, EPOCH TIME: 1725889027.474465
[09/09 09:37:07     75s] Found 0 hard placement blockage before merging.
[09/09 09:37:07     75s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2346.9M, EPOCH TIME: 1725889027.474553
[09/09 09:37:07     75s] Reclaim Optimization WNS Slack 0.035  TNS Slack 0.000 Density 60.54
[09/09 09:37:07     75s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:07     75s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:37:07     75s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:07     75s] |   60.54%|        -|   0.035|   0.000|   0:00:00.0| 2346.9M|
[09/09 09:37:07     75s] |   60.54%|        0|   0.035|   0.000|   0:00:00.0| 2346.9M|
[09/09 09:37:07     75s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:37:07     75s] |   60.54%|        0|   0.035|   0.000|   0:00:00.0| 2346.9M|
[09/09 09:37:07     75s] |   60.54%|        0|   0.035|   0.000|   0:00:00.0| 2346.9M|
[09/09 09:37:07     75s] |   60.53%|        2|   0.035|   0.000|   0:00:00.0| 2365.9M|
[09/09 09:37:07     75s] |   60.53%|        0|   0.035|   0.000|   0:00:00.0| 2365.9M|
[09/09 09:37:07     75s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:37:07     75s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[09/09 09:37:07     75s] |   60.53%|        0|   0.035|   0.000|   0:00:00.0| 2365.9M|
[09/09 09:37:07     75s] +---------+---------+--------+--------+------------+--------+
[09/09 09:37:07     75s] Reclaim Optimization End WNS Slack 0.035  TNS Slack 0.000 Density 60.53
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 2 **
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] |                                   | Total     | Sequential |
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] | Num insts resized                 |       2  |       1    |
[09/09 09:37:07     75s] | Num insts undone                  |       0  |       0    |
[09/09 09:37:07     75s] | Num insts Downsized               |       2  |       1    |
[09/09 09:37:07     75s] | Num insts Samesized               |       0  |       0    |
[09/09 09:37:07     75s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:37:07     75s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:37:07     75s] --------------------------------------------------------------
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
[09/09 09:37:07     75s] End: Core Area Reclaim Optimization (cpu = 0:00:00.3) (real = 0:00:00.0) **
[09/09 09:37:07     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2365.9M, EPOCH TIME: 1725889027.647587
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2365.9M, EPOCH TIME: 1725889027.649858
[09/09 09:37:07     75s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2365.9M, EPOCH TIME: 1725889027.650764
[09/09 09:37:07     75s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2365.9M, EPOCH TIME: 1725889027.650864
[09/09 09:37:07     75s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2365.9M, EPOCH TIME: 1725889027.652173
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2365.9M, EPOCH TIME: 1725889027.663156
[09/09 09:37:07     75s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2365.9M, EPOCH TIME: 1725889027.663244
[09/09 09:37:07     75s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2365.9M, EPOCH TIME: 1725889027.663436
[09/09 09:37:07     75s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2365.9M, EPOCH TIME: 1725889027.663590
[09/09 09:37:07     75s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2365.9M, EPOCH TIME: 1725889027.663670
[09/09 09:37:07     75s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.020, REAL:0.013, MEM:2365.9M, EPOCH TIME: 1725889027.663750
[09/09 09:37:07     75s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.020, REAL:0.013, MEM:2365.9M, EPOCH TIME: 1725889027.663788
[09/09 09:37:07     75s] TDRefine: refinePlace mode is spiral
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.8
[09/09 09:37:07     75s] OPERPROF: Starting RefinePlace at level 1, MEM:2365.9M, EPOCH TIME: 1725889027.663850
[09/09 09:37:07     75s] *** Starting refinePlace (0:01:16 mem=2365.9M) ***
[09/09 09:37:07     75s] Total net bbox length = 4.359e+04 (2.445e+04 1.914e+04) (ext = 5.445e+03)
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2365.9M, EPOCH TIME: 1725889027.665226
[09/09 09:37:07     75s] Starting refinePlace ...
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] One DDP V2 for no tweak run.
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:37:07     75s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:37:07     75s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:37:07     75s] Move report: legalization moves 23 insts, mean move: 4.26 um, max move: 15.68 um spiral
[09/09 09:37:07     75s] 	Max move on inst (FE_OFC109_enable): (191.52, 172.48) --> (202.72, 176.96)
[09/09 09:37:07     75s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:07     75s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:07     75s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2353.0MB) @(0:01:16 - 0:01:16).
[09/09 09:37:07     75s] Move report: Detail placement moves 23 insts, mean move: 4.26 um, max move: 15.68 um 
[09/09 09:37:07     75s] 	Max move on inst (FE_OFC109_enable): (191.52, 172.48) --> (202.72, 176.96)
[09/09 09:37:07     75s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2353.0MB
[09/09 09:37:07     75s] Statistics of distance of Instance movement in refine placement:
[09/09 09:37:07     75s]   maximum (X+Y) =        15.68 um
[09/09 09:37:07     75s]   inst (FE_OFC109_enable) with max move: (191.52, 172.48) -> (202.72, 176.96)
[09/09 09:37:07     75s]   mean    (X+Y) =         4.26 um
[09/09 09:37:07     75s] Summary Report:
[09/09 09:37:07     75s] Instances move: 23 (out of 1205 movable)
[09/09 09:37:07     75s] Instances flipped: 0
[09/09 09:37:07     75s] Mean displacement: 4.26 um
[09/09 09:37:07     75s] Max displacement: 15.68 um (Instance: FE_OFC109_enable) (191.52, 172.48) -> (202.72, 176.96)
[09/09 09:37:07     75s] 	Length: 3 sites, height: 1 rows, site name: core_ji3v, cell type: INJI3VX1
[09/09 09:37:07     75s] Total instances moved : 23
[09/09 09:37:07     75s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.020, REAL:0.026, MEM:2353.0M, EPOCH TIME: 1725889027.691140
[09/09 09:37:07     75s] Total net bbox length = 4.363e+04 (2.447e+04 1.916e+04) (ext = 5.440e+03)
[09/09 09:37:07     75s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2353.0MB
[09/09 09:37:07     75s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2353.0MB) @(0:01:16 - 0:01:16).
[09/09 09:37:07     75s] *** Finished refinePlace (0:01:16 mem=2353.0M) ***
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.8
[09/09 09:37:07     75s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.028, MEM:2353.0M, EPOCH TIME: 1725889027.691581
[09/09 09:37:07     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2353.0M, EPOCH TIME: 1725889027.694610
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2350.0M, EPOCH TIME: 1725889027.696854
[09/09 09:37:07     75s] *** maximum move = 15.68 um ***
[09/09 09:37:07     75s] *** Finished re-routing un-routed nets (2350.0M) ***
[09/09 09:37:07     75s] OPERPROF: Starting DPlace-Init at level 1, MEM:2350.0M, EPOCH TIME: 1725889027.699666
[09/09 09:37:07     75s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2350.0M, EPOCH TIME: 1725889027.701172
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2350.0M, EPOCH TIME: 1725889027.712026
[09/09 09:37:07     75s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2350.0M, EPOCH TIME: 1725889027.712115
[09/09 09:37:07     75s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2366.0M, EPOCH TIME: 1725889027.712503
[09/09 09:37:07     75s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2366.0M, EPOCH TIME: 1725889027.712675
[09/09 09:37:07     75s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2366.0M, EPOCH TIME: 1725889027.712757
[09/09 09:37:07     75s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2366.0M, EPOCH TIME: 1725889027.712841
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2366.0M) ***
[09/09 09:37:07     75s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.15
[09/09 09:37:07     75s] *** AreaOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:15.7/0:25:04.3 (0.1), mem = 2366.0M
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] =============================================================================================
[09/09 09:37:07     75s]  Step TAT Report : AreaOpt #2 / optDesign #1                                    21.18-s099_1
[09/09 09:37:07     75s] =============================================================================================
[09/09 09:37:07     75s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ OptimizationStep       ]      1   0:00:00.0  (   3.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:07     75s] [ OptSingleIteration     ]      6   0:00:00.0  (   4.5 % )     0:00:00.2 /  0:00:00.1    0.9
[09/09 09:37:07     75s] [ OptGetWeight           ]     68   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ OptEval                ]     68   0:00:00.1  (  22.3 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:37:07     75s] [ OptCommit              ]     68   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ PostCommitDelayUpdate  ]     68   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:37:07     75s] [ IncrDelayCalc          ]      8   0:00:00.0  (  11.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:07     75s] [ RefinePlace            ]      1   0:00:00.1  (  21.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:07     75s] [ TimingUpdate           ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:07     75s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   4.4 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:07     75s] [ MISC                   ]          0:00:00.1  (  24.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:37:07     75s] ---------------------------------------------------------------------------------------------
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2346.9M, EPOCH TIME: 1725889027.718661
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2289.9M, EPOCH TIME: 1725889027.721036
[09/09 09:37:07     75s] TotalInstCnt at PhyDesignMc Destruction: 1216
[09/09 09:37:07     75s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:00, mem=2289.91M, totSessionCpu=0:01:16).
[09/09 09:37:07     75s] postCtsLateCongRepair #1 0
[09/09 09:37:07     75s] postCtsLateCongRepair #1 0
[09/09 09:37:07     75s] postCtsLateCongRepair #1 0
[09/09 09:37:07     75s] postCtsLateCongRepair #1 0
[09/09 09:37:07     75s] Starting local wire reclaim
[09/09 09:37:07     75s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2289.9M, EPOCH TIME: 1725889027.741944
[09/09 09:37:07     75s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2289.9M, EPOCH TIME: 1725889027.742043
[09/09 09:37:07     75s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2289.9M, EPOCH TIME: 1725889027.742115
[09/09 09:37:07     75s] Processing tracks to init pin-track alignment.
[09/09 09:37:07     75s] z: 2, totalTracks: 1
[09/09 09:37:07     75s] z: 4, totalTracks: 1
[09/09 09:37:07     75s] z: 6, totalTracks: 1
[09/09 09:37:07     75s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:07     75s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2289.9M, EPOCH TIME: 1725889027.743408
[09/09 09:37:07     75s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:07     75s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.011, MEM:2289.9M, EPOCH TIME: 1725889027.754429
[09/09 09:37:07     75s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2289.9M, EPOCH TIME: 1725889027.754513
[09/09 09:37:07     75s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2289.9M, EPOCH TIME: 1725889027.754944
[09/09 09:37:07     75s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2289.9MB).
[09/09 09:37:07     75s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.013, MEM:2289.9M, EPOCH TIME: 1725889027.755167
[09/09 09:37:07     75s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.020, REAL:0.013, MEM:2289.9M, EPOCH TIME: 1725889027.755213
[09/09 09:37:07     75s] TDRefine: refinePlace mode is spiral
[09/09 09:37:07     75s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.9
[09/09 09:37:07     75s] OPERPROF:   Starting RefinePlace at level 2, MEM:2289.9M, EPOCH TIME: 1725889027.755290
[09/09 09:37:07     75s] *** Starting refinePlace (0:01:16 mem=2289.9M) ***
[09/09 09:37:07     75s] Total net bbox length = 4.363e+04 (2.447e+04 1.916e+04) (ext = 5.440e+03)
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2289.9M, EPOCH TIME: 1725889027.756730
[09/09 09:37:07     75s] Starting refinePlace ...
[09/09 09:37:07     75s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:07     75s] One DDP V2 for no tweak run.
[09/09 09:37:07     75s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2289.9M, EPOCH TIME: 1725889027.757191
[09/09 09:37:07     75s] OPERPROF:         Starting spMPad at level 5, MEM:2289.9M, EPOCH TIME: 1725889027.758273
[09/09 09:37:07     75s] OPERPROF:           Starting spContextMPad at level 6, MEM:2289.9M, EPOCH TIME: 1725889027.758350
[09/09 09:37:07     75s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2289.9M, EPOCH TIME: 1725889027.758392
[09/09 09:37:07     75s] MP Top (1205): mp=1.050. U=0.604.
[09/09 09:37:07     75s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2289.9M, EPOCH TIME: 1725889027.758669
[09/09 09:37:07     75s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2289.9M, EPOCH TIME: 1725889027.758800
[09/09 09:37:07     75s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2289.9M, EPOCH TIME: 1725889027.758843
[09/09 09:37:07     75s] OPERPROF:             Starting InitSKP at level 7, MEM:2289.9M, EPOCH TIME: 1725889027.759004
[09/09 09:37:07     75s] no activity file in design. spp won't run.
[09/09 09:37:07     75s] no activity file in design. spp won't run.
[09/09 09:37:07     75s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[09/09 09:37:07     75s] OPERPROF:             Finished InitSKP at level 7, CPU:0.040, REAL:0.040, MEM:2289.9M, EPOCH TIME: 1725889027.799398
[09/09 09:37:07     75s] Timing cost in AAE based: 40.9802958845757530
[09/09 09:37:07     75s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.050, REAL:0.046, MEM:2289.9M, EPOCH TIME: 1725889027.804740
[09/09 09:37:07     75s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.050, REAL:0.046, MEM:2289.9M, EPOCH TIME: 1725889027.804979
[09/09 09:37:07     75s] SKP cleared!
[09/09 09:37:07     75s] AAE Timing clean up.
[09/09 09:37:07     75s] Tweakage: fix icg 1, fix clk 0.
[09/09 09:37:07     75s] Tweakage: density cost 1, scale 0.4.
[09/09 09:37:07     75s] Tweakage: activity cost 0, scale 1.0.
[09/09 09:37:07     75s] Tweakage: timing cost on, scale 1.0.
[09/09 09:37:07     75s] OPERPROF:         Starting CoreOperation at level 5, MEM:2289.9M, EPOCH TIME: 1725889027.805370
[09/09 09:37:07     75s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2289.9M, EPOCH TIME: 1725889027.805868
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 105 pairs.
[09/09 09:37:07     75s] Tweakage swap 20 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 9 pairs.
[09/09 09:37:07     75s] Tweakage swap 3 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 13 pairs.
[09/09 09:37:07     75s] Tweakage swap 4 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 2 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage swap 0 pairs.
[09/09 09:37:07     75s] Tweakage move 0 insts.
[09/09 09:37:07     75s] Tweakage move 0 insts.
[09/09 09:37:07     75s] Tweakage move 65 insts.
[09/09 09:37:07     75s] Tweakage move 19 insts.
[09/09 09:37:07     75s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.170, REAL:0.182, MEM:2289.9M, EPOCH TIME: 1725889027.987701
[09/09 09:37:07     75s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.170, REAL:0.182, MEM:2289.9M, EPOCH TIME: 1725889027.987870
[09/09 09:37:07     75s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.220, REAL:0.231, MEM:2289.9M, EPOCH TIME: 1725889027.988177
[09/09 09:37:07     75s] Move report: Congestion aware Tweak moves 272 insts, mean move: 9.55 um, max move: 86.24 um 
[09/09 09:37:07     75s] 	Max move on inst (FE_OFC97_OFN46_DAC_4): (148.96, 24.64) --> (67.20, 29.12)
[09/09 09:37:07     75s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2289.9mb) @(0:01:16 - 0:01:16).
[09/09 09:37:07     75s] 
[09/09 09:37:07     75s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:37:08     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:37:08     76s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:37:08     76s] Move report: legalization moves 28 insts, mean move: 2.66 um, max move: 9.52 um spiral
[09/09 09:37:08     76s] 	Max move on inst (g17152__6260): (220.64, 163.52) --> (220.08, 154.56)
[09/09 09:37:08     76s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:08     76s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:08     76s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:01.0, mem=2261.0MB) @(0:01:16 - 0:01:16).
[09/09 09:37:08     76s] Move report: Detail placement moves 275 insts, mean move: 9.52 um, max move: 86.24 um 
[09/09 09:37:08     76s] 	Max move on inst (FE_OFC97_OFN46_DAC_4): (148.96, 24.64) --> (67.20, 29.12)
[09/09 09:37:08     76s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2261.0MB
[09/09 09:37:08     76s] Statistics of distance of Instance movement in refine placement:
[09/09 09:37:08     76s]   maximum (X+Y) =        86.24 um
[09/09 09:37:08     76s]   inst (FE_OFC97_OFN46_DAC_4) with max move: (148.96, 24.64) -> (67.2, 29.12)
[09/09 09:37:08     76s]   mean    (X+Y) =         9.52 um
[09/09 09:37:08     76s] Summary Report:
[09/09 09:37:08     76s] Instances move: 275 (out of 1205 movable)
[09/09 09:37:08     76s] Instances flipped: 0
[09/09 09:37:08     76s] Mean displacement: 9.52 um
[09/09 09:37:08     76s] Max displacement: 86.24 um (Instance: FE_OFC97_OFN46_DAC_4) (148.96, 24.64) -> (67.2, 29.12)
[09/09 09:37:08     76s] 	Length: 15 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX8
[09/09 09:37:08     76s] Total instances moved : 275
[09/09 09:37:08     76s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.250, REAL:0.259, MEM:2261.0M, EPOCH TIME: 1725889028.015681
[09/09 09:37:08     76s] Total net bbox length = 4.316e+04 (2.415e+04 1.901e+04) (ext = 5.355e+03)
[09/09 09:37:08     76s] Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 2261.0MB
[09/09 09:37:08     76s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:01.0, mem=2261.0MB) @(0:01:16 - 0:01:16).
[09/09 09:37:08     76s] *** Finished refinePlace (0:01:16 mem=2261.0M) ***
[09/09 09:37:08     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.9
[09/09 09:37:08     76s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.250, REAL:0.261, MEM:2261.0M, EPOCH TIME: 1725889028.016121
[09/09 09:37:08     76s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2261.0M, EPOCH TIME: 1725889028.016177
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1216).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2258.0M, EPOCH TIME: 1725889028.018647
[09/09 09:37:08     76s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.270, REAL:0.277, MEM:2258.0M, EPOCH TIME: 1725889028.018710
[09/09 09:37:08     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:08     76s] #################################################################################
[09/09 09:37:08     76s] # Design Stage: PreRoute
[09/09 09:37:08     76s] # Design Name: aska_dig
[09/09 09:37:08     76s] # Design Mode: 180nm
[09/09 09:37:08     76s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:08     76s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:08     76s] # Signoff Settings: SI Off 
[09/09 09:37:08     76s] #################################################################################
[09/09 09:37:08     76s] Calculate delays in BcWc mode...
[09/09 09:37:08     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2238.4M, InitMEM = 2238.4M)
[09/09 09:37:08     76s] Start delay calculation (fullDC) (1 T). (MEM=2238.44)
[09/09 09:37:08     76s] End AAE Lib Interpolated Model. (MEM=2249.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:08     76s] Total number of fetched objects 1254
[09/09 09:37:08     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:08     76s] End delay calculation. (MEM=2297.65 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:08     76s] End delay calculation (fullDC). (MEM=2297.65 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:08     76s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2297.7M) ***
[09/09 09:37:08     76s] eGR doReRoute: optGuide
[09/09 09:37:08     76s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2297.7M, EPOCH TIME: 1725889028.397312
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] All LLGs are deleted
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2297.7M, EPOCH TIME: 1725889028.397397
[09/09 09:37:08     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2297.7M, EPOCH TIME: 1725889028.397452
[09/09 09:37:08     76s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2250.7M, EPOCH TIME: 1725889028.397683
[09/09 09:37:08     76s] {MMLU 0 13 1254}
[09/09 09:37:08     76s] ### Creating LA Mngr. totSessionCpu=0:01:16 mem=2250.7M
[09/09 09:37:08     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:16 mem=2250.7M
[09/09 09:37:08     76s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2250.65 MB )
[09/09 09:37:08     76s] (I)      ============================ Layers =============================
[09/09 09:37:08     76s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:08     76s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:37:08     76s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:08     76s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:37:08     76s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:37:08     76s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:08     76s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:37:08     76s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:37:08     76s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:37:08     76s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:37:08     76s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:37:08     76s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:37:08     76s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:37:08     76s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:37:08     76s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:37:08     76s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:37:08     76s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:37:08     76s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:37:08     76s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:37:08     76s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:37:08     76s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:37:08     76s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:37:08     76s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:37:08     76s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:37:08     76s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:37:08     76s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:37:08     76s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:37:08     76s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:37:08     76s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:37:08     76s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:37:08     76s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:37:08     76s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:37:08     76s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:37:08     76s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:37:08     76s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:37:08     76s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:37:08     76s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:37:08     76s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:37:08     76s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:37:08     76s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:37:08     76s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:37:08     76s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:37:08     76s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:37:08     76s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:37:08     76s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:37:08     76s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:37:08     76s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:37:08     76s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:37:08     76s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:37:08     76s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:37:08     76s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:37:08     76s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:37:08     76s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:37:08     76s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:37:08     76s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:37:08     76s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:37:08     76s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:37:08     76s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:37:08     76s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:37:08     76s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:37:08     76s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:37:08     76s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:37:08     76s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:08     76s] (I)      Started Import and model ( Curr Mem: 2250.65 MB )
[09/09 09:37:08     76s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:08     76s] (I)      == Non-default Options ==
[09/09 09:37:08     76s] (I)      Maximum routing layer                              : 4
[09/09 09:37:08     76s] (I)      Number of threads                                  : 1
[09/09 09:37:08     76s] (I)      Method to set GCell size                           : row
[09/09 09:37:08     76s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:37:08     76s] (I)      Use row-based GCell size
[09/09 09:37:08     76s] (I)      Use row-based GCell align
[09/09 09:37:08     76s] (I)      layer 0 area = 202000
[09/09 09:37:08     76s] (I)      layer 1 area = 202000
[09/09 09:37:08     76s] (I)      layer 2 area = 202000
[09/09 09:37:08     76s] (I)      layer 3 area = 202000
[09/09 09:37:08     76s] (I)      GCell unit size   : 4480
[09/09 09:37:08     76s] (I)      GCell multiplier  : 1
[09/09 09:37:08     76s] (I)      GCell row height  : 4480
[09/09 09:37:08     76s] (I)      Actual row height : 4480
[09/09 09:37:08     76s] (I)      GCell align ref   : 20160 20160
[09/09 09:37:08     76s] [NR-eGR] Track table information for default rule: 
[09/09 09:37:08     76s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:37:08     76s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:37:08     76s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:37:08     76s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:37:08     76s] [NR-eGR] METTP has single uniform track structure
[09/09 09:37:08     76s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:37:08     76s] (I)      ================= Default via =================
[09/09 09:37:08     76s] (I)      +---+--------------------+--------------------+
[09/09 09:37:08     76s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:37:08     76s] (I)      +---+--------------------+--------------------+
[09/09 09:37:08     76s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:37:08     76s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:37:08     76s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:37:08     76s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:37:08     76s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:37:08     76s] (I)      +---+--------------------+--------------------+
[09/09 09:37:08     76s] [NR-eGR] Read 255 PG shapes
[09/09 09:37:08     76s] [NR-eGR] Read 0 clock shapes
[09/09 09:37:08     76s] [NR-eGR] Read 0 other shapes
[09/09 09:37:08     76s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:37:08     76s] [NR-eGR] #Instance Blockages : 0
[09/09 09:37:08     76s] [NR-eGR] #PG Blockages       : 255
[09/09 09:37:08     76s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:37:08     76s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:37:08     76s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:37:08     76s] [NR-eGR] #Other Blockages    : 0
[09/09 09:37:08     76s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:37:08     76s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:37:08     76s] [NR-eGR] Read 1254 nets ( ignored 13 )
[09/09 09:37:08     76s] (I)      early_global_route_priority property id does not exist.
[09/09 09:37:08     76s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:37:08     76s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:37:08     76s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:37:08     76s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:37:08     76s] (I)      Number of ignored nets                =     13
[09/09 09:37:08     76s] (I)      Number of connected nets              =      0
[09/09 09:37:08     76s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:37:08     76s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:37:08     76s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:37:08     76s] (I)      Ndr track 0 does not exist
[09/09 09:37:08     76s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:37:08     76s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:37:08     76s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:37:08     76s] (I)      Site width          :   560  (dbu)
[09/09 09:37:08     76s] (I)      Row height          :  4480  (dbu)
[09/09 09:37:08     76s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:37:08     76s] (I)      GCell width         :  4480  (dbu)
[09/09 09:37:08     76s] (I)      GCell height        :  4480  (dbu)
[09/09 09:37:08     76s] (I)      Grid                :   102    53     4
[09/09 09:37:08     76s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:37:08     76s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:37:08     76s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:37:08     76s] (I)      Default wire width  :   230   280   280   280
[09/09 09:37:08     76s] (I)      Default wire space  :   230   280   280   280
[09/09 09:37:08     76s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:37:08     76s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:37:08     76s] (I)      First track coord   :   280   280   280   280
[09/09 09:37:08     76s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:37:08     76s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:37:08     76s] (I)      Num of masks        :     1     1     1     1
[09/09 09:37:08     76s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:37:08     76s] (I)      --------------------------------------------------------
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] [NR-eGR] ============ Routing rule table ============
[09/09 09:37:08     76s] [NR-eGR] Rule id: 0  Nets: 1241
[09/09 09:37:08     76s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:37:08     76s] (I)                    Layer    2    3    4 
[09/09 09:37:08     76s] (I)                    Pitch  560  560  560 
[09/09 09:37:08     76s] (I)             #Used tracks    1    1    1 
[09/09 09:37:08     76s] (I)       #Fully used tracks    1    1    1 
[09/09 09:37:08     76s] [NR-eGR] ========================================
[09/09 09:37:08     76s] [NR-eGR] 
[09/09 09:37:08     76s] (I)      =============== Blocked Tracks ===============
[09/09 09:37:08     76s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:08     76s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:37:08     76s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:08     76s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:37:08     76s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:37:08     76s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:37:08     76s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:37:08     76s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:08     76s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2250.65 MB )
[09/09 09:37:08     76s] (I)      Reset routing kernel
[09/09 09:37:08     76s] (I)      Started Global Routing ( Curr Mem: 2250.65 MB )
[09/09 09:37:08     76s] (I)      totalPins=4457  totalGlobalPin=4332 (97.20%)
[09/09 09:37:08     76s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:08     76s] [NR-eGR] Layer group 1: route 1241 net(s) in layer range [2, 4]
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1a Route ============
[09/09 09:37:08     76s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:37:08     76s] (I)      Usage: 10158 = (5409 H, 4749 V) = (12.51% H, 5.93% V) = (2.423e+04um H, 2.128e+04um V)
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1b Route ============
[09/09 09:37:08     76s] (I)      Usage: 10158 = (5409 H, 4749 V) = (12.51% H, 5.93% V) = (2.423e+04um H, 2.128e+04um V)
[09/09 09:37:08     76s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.550784e+04um
[09/09 09:37:08     76s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:37:08     76s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1c Route ============
[09/09 09:37:08     76s] (I)      Usage: 10158 = (5409 H, 4749 V) = (12.51% H, 5.93% V) = (2.423e+04um H, 2.128e+04um V)
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1d Route ============
[09/09 09:37:08     76s] (I)      Usage: 10158 = (5409 H, 4749 V) = (12.51% H, 5.93% V) = (2.423e+04um H, 2.128e+04um V)
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1e Route ============
[09/09 09:37:08     76s] (I)      Usage: 10158 = (5409 H, 4749 V) = (12.51% H, 5.93% V) = (2.423e+04um H, 2.128e+04um V)
[09/09 09:37:08     76s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.550784e+04um
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] (I)      ============  Phase 1l Route ============
[09/09 09:37:08     76s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:37:08     76s] (I)      Layer  2:      36312      6857         1        4768       37664    (11.24%) 
[09/09 09:37:08     76s] (I)      Layer  3:      42824      6099         0           0       42824    ( 0.00%) 
[09/09 09:37:08     76s] (I)      Layer  4:      42276       419         0           0       42432    ( 0.00%) 
[09/09 09:37:08     76s] (I)      Total:        121412     13375         1        4768      122920    ( 3.73%) 
[09/09 09:37:08     76s] (I)      
[09/09 09:37:08     76s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:37:08     76s] [NR-eGR]                        OverCon            
[09/09 09:37:08     76s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:37:08     76s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:37:08     76s] [NR-eGR] ----------------------------------------------
[09/09 09:37:08     76s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:08     76s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:37:08     76s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:08     76s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:08     76s] [NR-eGR] ----------------------------------------------
[09/09 09:37:08     76s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:37:08     76s] [NR-eGR] 
[09/09 09:37:08     76s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2258.66 MB )
[09/09 09:37:08     76s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:08     76s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:37:08     76s] (I)      ============= Track Assignment ============
[09/09 09:37:08     76s] (I)      Started Track Assignment (1T) ( Curr Mem: 2258.66 MB )
[09/09 09:37:08     76s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:37:08     76s] (I)      Run Multi-thread track assignment
[09/09 09:37:08     76s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2258.66 MB )
[09/09 09:37:08     76s] (I)      Started Export ( Curr Mem: 2258.66 MB )
[09/09 09:37:08     76s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:37:08     76s] [NR-eGR] -----------------------------------
[09/09 09:37:08     76s] [NR-eGR]  MET1    (1H)             1   4769 
[09/09 09:37:08     76s] [NR-eGR]  MET2    (2V)         24130   6313 
[09/09 09:37:08     76s] [NR-eGR]  MET3    (3H)         27706    320 
[09/09 09:37:08     76s] [NR-eGR]  MET4    (4V)          2145      0 
[09/09 09:37:08     76s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:37:08     76s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:37:08     76s] [NR-eGR] -----------------------------------
[09/09 09:37:08     76s] [NR-eGR]          Total        53982  11402 
[09/09 09:37:08     76s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:08     76s] [NR-eGR] Total half perimeter of net bounding box: 43157um
[09/09 09:37:08     76s] [NR-eGR] Total length: 53982um, number of vias: 11402
[09/09 09:37:08     76s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:08     76s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/09 09:37:08     76s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:37:08     76s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2249.14 MB )
[09/09 09:37:08     76s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.06 sec, Real: 0.07 sec, Curr Mem: 2243.14 MB )
[09/09 09:37:08     76s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:37:08     76s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:37:08     76s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:37:08     76s] (I)       Early Global Route kernel                   100.00%  398.90 sec  398.97 sec  0.07 sec  0.06 sec 
[09/09 09:37:08     76s] (I)       +-Import and model                           12.22%  398.91 sec  398.92 sec  0.01 sec  0.02 sec 
[09/09 09:37:08     76s] (I)       | +-Create place DB                           3.38%  398.91 sec  398.92 sec  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | | +-Import place data                       3.21%  398.91 sec  398.92 sec  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read instances and placement          0.90%  398.91 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read nets                             1.98%  398.92 sec  398.92 sec  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | +-Create route DB                           6.54%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Import route data (1T)                  6.19%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.57%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read routing blockages              0.00%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read instance blockages             0.22%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read PG blockages                   0.07%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read clock blockages                0.03%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read other blockages                0.02%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read halo blockages                 0.01%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Read boundary cut boxes             0.00%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read blackboxes                       0.02%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read prerouted                        0.64%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read unlegalized nets                 0.06%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Read nets                             0.38%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Set up via pillars                    0.01%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Initialize 3D grid graph              0.03%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Model blockage capacity               1.02%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | | +-Initialize 3D capacity              0.81%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Read aux data                             0.00%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Others data preparation                   0.06%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Create route kernel                       1.47%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       +-Global Routing                             18.70%  398.92 sec  398.94 sec  0.01 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | +-Initialization                            0.49%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Net group 1                              17.01%  398.92 sec  398.93 sec  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Generate topology                       1.16%  398.92 sec  398.92 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1a                                3.16%  398.92 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Pattern routing (1T)                  2.16%  398.92 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.25%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Add via demand to 2D                  0.27%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1b                                0.95%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Monotonic routing (1T)                0.75%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1c                                0.02%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1d                                0.02%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1e                                0.19%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Route legalization                    0.00%  398.93 sec  398.93 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Phase 1l                               10.13%  398.93 sec  398.93 sec  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | | +-Layer assignment (1T)                 9.74%  398.93 sec  398.93 sec  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Clean cong LA                             0.00%  398.94 sec  398.94 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       +-Export 3D cong map                          0.68%  398.94 sec  398.94 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Export 2D cong map                        0.12%  398.94 sec  398.94 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       +-Extract Global 3D Wires                     0.23%  398.94 sec  398.94 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       +-Track Assignment (1T)                      12.68%  398.94 sec  398.95 sec  0.01 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | +-Initialization                            0.07%  398.94 sec  398.94 sec  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | +-Track Assignment Kernel                  11.99%  398.94 sec  398.95 sec  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Free Memory                               0.00%  398.95 sec  398.95 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       +-Export                                     32.01%  398.95 sec  398.97 sec  0.02 sec  0.02 sec 
[09/09 09:37:08     76s] (I)       | +-Export DB wires                           4.61%  398.95 sec  398.95 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Export all nets                         3.43%  398.95 sec  398.95 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | | +-Set wire vias                           0.73%  398.95 sec  398.95 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Report wirelength                         2.31%  398.95 sec  398.95 sec  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       | +-Update net boxes                          1.70%  398.95 sec  398.95 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)       | +-Update timing                            22.74%  398.95 sec  398.97 sec  0.02 sec  0.01 sec 
[09/09 09:37:08     76s] (I)       +-Postprocess design                          1.73%  398.97 sec  398.97 sec  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)      ======================= Summary by functions ========================
[09/09 09:37:08     76s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:37:08     76s] (I)      ---------------------------------------------------------------------
[09/09 09:37:08     76s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.06 sec 
[09/09 09:37:08     76s] (I)        1  Export                               32.01%  0.02 sec  0.02 sec 
[09/09 09:37:08     76s] (I)        1  Global Routing                       18.70%  0.01 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        1  Track Assignment (1T)                12.68%  0.01 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        1  Import and model                     12.22%  0.01 sec  0.02 sec 
[09/09 09:37:08     76s] (I)        1  Postprocess design                    1.73%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        1  Export 3D cong map                    0.68%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Update timing                        22.74%  0.02 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        2  Net group 1                          17.01%  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Track Assignment Kernel              11.99%  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Create route DB                       6.54%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Export DB wires                       4.61%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Create place DB                       3.38%  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        2  Report wirelength                     2.31%  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        2  Update net boxes                      1.70%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Create route kernel                   1.47%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Initialization                        0.55%  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        2  Export 2D cong map                    0.12%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1l                             10.13%  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Import route data (1T)                6.19%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Export all nets                       3.43%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Import place data                     3.21%  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1a                              3.16%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Generate topology                     1.16%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1b                              0.95%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Set wire vias                         0.73%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1e                              0.19%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Layer assignment (1T)                 9.74%  0.01 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read nets                             2.37%  0.00 sec  0.01 sec 
[09/09 09:37:08     76s] (I)        4  Pattern routing (1T)                  2.16%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read blockages ( Layer 2-4 )          1.57%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Model blockage capacity               1.02%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read instances and placement          0.90%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Monotonic routing (1T)                0.75%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read prerouted                        0.64%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Add via demand to 2D                  0.27%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Pattern Routing Avoiding Blockages    0.25%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Initialize 3D grid graph              0.03%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Initialize 3D capacity                0.81%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read instance blockages               0.22%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read clock blockages                  0.03%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:37:08     76s] Extraction called for design 'aska_dig' of instances=1216 and nets=1281 using extraction engine 'preRoute' .
[09/09 09:37:08     76s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:37:08     76s] RC Extraction called in multi-corner(2) mode.
[09/09 09:37:08     76s] RCMode: PreRoute
[09/09 09:37:08     76s]       RC Corner Indexes            0       1   
[09/09 09:37:08     76s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:37:08     76s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:08     76s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:08     76s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:08     76s] Shrink Factor                : 1.00000
[09/09 09:37:08     76s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:37:08     76s] Using capacitance table file ...
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] Trim Metal Layers:
[09/09 09:37:08     76s] LayerId::1 widthSet size::4
[09/09 09:37:08     76s] LayerId::2 widthSet size::4
[09/09 09:37:08     76s] LayerId::3 widthSet size::4
[09/09 09:37:08     76s] LayerId::4 widthSet size::4
[09/09 09:37:08     76s] LayerId::5 widthSet size::4
[09/09 09:37:08     76s] LayerId::6 widthSet size::2
[09/09 09:37:08     76s] Updating RC grid for preRoute extraction ...
[09/09 09:37:08     76s] eee: pegSigSF::1.070000
[09/09 09:37:08     76s] Initializing multi-corner capacitance tables ... 
[09/09 09:37:08     76s] Initializing multi-corner resistance tables ...
[09/09 09:37:08     76s] eee: l::1 avDens::0.105314 usedTrk::556.059397 availTrk::5280.000000 sigTrk::556.059397
[09/09 09:37:08     76s] eee: l::2 avDens::0.123723 usedTrk::633.459933 availTrk::5120.000000 sigTrk::633.459933
[09/09 09:37:08     76s] eee: l::3 avDens::0.147700 usedTrk::626.247836 availTrk::4240.000000 sigTrk::626.247836
[09/09 09:37:08     76s] eee: l::4 avDens::0.014860 usedTrk::49.930580 availTrk::3360.000000 sigTrk::49.930580
[09/09 09:37:08     76s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:08     76s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:08     76s] {RT max_rc 0 4 4 0}
[09/09 09:37:08     76s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044663 aWlH=0.000000 lMod=0 pMax=0.824700 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:37:08     76s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2243.141M)
[09/09 09:37:08     76s] Compute RC Scale Done ...
[09/09 09:37:08     76s] OPERPROF: Starting HotSpotCal at level 1, MEM:2262.2M, EPOCH TIME: 1725889028.524266
[09/09 09:37:08     76s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:08     76s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:37:08     76s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:08     76s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:37:08     76s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:08     76s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:37:08     76s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:37:08     76s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2278.2M, EPOCH TIME: 1725889028.525346
[09/09 09:37:08     76s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[09/09 09:37:08     76s] Begin: GigaOpt Route Type Constraints Refinement
[09/09 09:37:08     76s] *** CongRefineRouteType #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:16.5/0:25:05.1 (0.1), mem = 2278.2M
[09/09 09:37:08     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.16
[09/09 09:37:08     76s] ### Creating RouteCongInterface, started
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] #optDebug: {0, 1.000}
[09/09 09:37:08     76s] ### Creating RouteCongInterface, finished
[09/09 09:37:08     76s] Updated routing constraints on 0 nets.
[09/09 09:37:08     76s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.16
[09/09 09:37:08     76s] Bottom Preferred Layer:
[09/09 09:37:08     76s] +-------------+------------+----------+
[09/09 09:37:08     76s] |    Layer    |    CLK     |   Rule   |
[09/09 09:37:08     76s] +-------------+------------+----------+
[09/09 09:37:08     76s] | MET2 (z=2)  |         13 | default  |
[09/09 09:37:08     76s] +-------------+------------+----------+
[09/09 09:37:08     76s] Via Pillar Rule:
[09/09 09:37:08     76s]     None
[09/09 09:37:08     76s] *** CongRefineRouteType #2 [finish] (optDesign #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:16.5/0:25:05.1 (0.1), mem = 2278.2M
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] =============================================================================================
[09/09 09:37:08     76s]  Step TAT Report : CongRefineRouteType #2 / optDesign #1                        21.18-s099_1
[09/09 09:37:08     76s] =============================================================================================
[09/09 09:37:08     76s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:08     76s] ---------------------------------------------------------------------------------------------
[09/09 09:37:08     76s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  73.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:08     76s] [ MISC                   ]          0:00:00.0  (  26.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:08     76s] ---------------------------------------------------------------------------------------------
[09/09 09:37:08     76s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:08     76s] ---------------------------------------------------------------------------------------------
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] End: GigaOpt Route Type Constraints Refinement
[09/09 09:37:08     76s] skip EGR on cluster skew clock nets.
[09/09 09:37:08     76s] OPTC: user 20.0
[09/09 09:37:08     76s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:08     76s] #################################################################################
[09/09 09:37:08     76s] # Design Stage: PreRoute
[09/09 09:37:08     76s] # Design Name: aska_dig
[09/09 09:37:08     76s] # Design Mode: 180nm
[09/09 09:37:08     76s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:08     76s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:08     76s] # Signoff Settings: SI Off 
[09/09 09:37:08     76s] #################################################################################
[09/09 09:37:08     76s] Calculate delays in BcWc mode...
[09/09 09:37:08     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2276.2M, InitMEM = 2276.2M)
[09/09 09:37:08     76s] Start delay calculation (fullDC) (1 T). (MEM=2276.22)
[09/09 09:37:08     76s] End AAE Lib Interpolated Model. (MEM=2287.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:08     76s] Total number of fetched objects 1254
[09/09 09:37:08     76s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:08     76s] End delay calculation. (MEM=2301.89 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:08     76s] End delay calculation (fullDC). (MEM=2301.89 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:08     76s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2301.9M) ***
[09/09 09:37:08     76s] Begin: GigaOpt postEco DRV Optimization
[09/09 09:37:08     76s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[09/09 09:37:08     76s] *** DrvOpt #2 [begin] (optDesign #1) : totSession cpu/real = 0:01:16.8/0:25:05.4 (0.1), mem = 2301.9M
[09/09 09:37:08     76s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:08     76s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:08     76s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.17
[09/09 09:37:08     76s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:08     76s] ### Creating PhyDesignMc. totSessionCpu=0:01:17 mem=2301.9M
[09/09 09:37:08     76s] OPERPROF: Starting DPlace-Init at level 1, MEM:2301.9M, EPOCH TIME: 1725889028.824399
[09/09 09:37:08     76s] Processing tracks to init pin-track alignment.
[09/09 09:37:08     76s] z: 2, totalTracks: 1
[09/09 09:37:08     76s] z: 4, totalTracks: 1
[09/09 09:37:08     76s] z: 6, totalTracks: 1
[09/09 09:37:08     76s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:08     76s] All LLGs are deleted
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2301.9M, EPOCH TIME: 1725889028.825639
[09/09 09:37:08     76s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2301.9M, EPOCH TIME: 1725889028.825725
[09/09 09:37:08     76s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2301.9M, EPOCH TIME: 1725889028.825934
[09/09 09:37:08     76s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:08     76s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2301.9M, EPOCH TIME: 1725889028.826125
[09/09 09:37:08     76s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:08     76s] Core basic site is core_ji3v
[09/09 09:37:08     76s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2301.9M, EPOCH TIME: 1725889028.835842
[09/09 09:37:08     76s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:08     76s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:08     76s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2301.9M, EPOCH TIME: 1725889028.836146
[09/09 09:37:08     76s] Fast DP-INIT is on for default
[09/09 09:37:08     76s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:37:08     76s] Atter site array init, number of instance map data is 0.
[09/09 09:37:08     76s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2301.9M, EPOCH TIME: 1725889028.836634
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:08     76s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2301.9M, EPOCH TIME: 1725889028.837092
[09/09 09:37:08     76s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2301.9M, EPOCH TIME: 1725889028.837143
[09/09 09:37:08     76s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2317.9M, EPOCH TIME: 1725889028.837502
[09/09 09:37:08     76s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2317.9MB).
[09/09 09:37:08     76s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2317.9M, EPOCH TIME: 1725889028.837688
[09/09 09:37:08     76s] TotalInstCnt at PhyDesignMc Initialization: 1216
[09/09 09:37:08     76s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:17 mem=2317.9M
[09/09 09:37:08     76s] ### Creating RouteCongInterface, started
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] #optDebug: {0, 1.000}
[09/09 09:37:08     76s] ### Creating RouteCongInterface, finished
[09/09 09:37:08     76s] ### Creating LA Mngr. totSessionCpu=0:01:17 mem=2317.9M
[09/09 09:37:08     76s] ### Creating LA Mngr, finished. totSessionCpu=0:01:17 mem=2317.9M
[09/09 09:37:08     76s] [GPS-DRV] Optimizer parameters ============================= 
[09/09 09:37:08     76s] [GPS-DRV] maxDensity (design): 0.95
[09/09 09:37:08     76s] [GPS-DRV] maxLocalDensity: 0.98
[09/09 09:37:08     76s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[09/09 09:37:08     76s] [GPS-DRV] All active and enabled setup views
[09/09 09:37:08     76s] [GPS-DRV]     slow_functional_mode
[09/09 09:37:08     76s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:37:08     76s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:37:08     76s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/09 09:37:08     76s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/09 09:37:08     76s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[09/09 09:37:08     76s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2337.0M, EPOCH TIME: 1725889028.931167
[09/09 09:37:08     76s] Found 0 hard placement blockage before merging.
[09/09 09:37:08     76s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2337.0M, EPOCH TIME: 1725889028.931253
[09/09 09:37:08     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:37:08     76s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/09 09:37:08     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:37:08     76s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 09:37:08     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:37:08     76s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:37:08     76s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 60.53%|          |         |
[09/09 09:37:08     76s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:37:08     76s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       1|       0|       1| 60.54%| 0:00:00.0|  2372.1M|
[09/09 09:37:08     76s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:37:08     76s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 60.54%| 0:00:00.0|  2372.1M|
[09/09 09:37:08     76s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2372.1M) ***
[09/09 09:37:08     76s] 
[09/09 09:37:08     76s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:08     77s] Total-nets :: 1255, Stn-nets :: 0, ratio :: 0 %, Total-len 53981.6, Stn-len 0
[09/09 09:37:08     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2353.0M, EPOCH TIME: 1725889028.998801
[09/09 09:37:08     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[09/09 09:37:08     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2288.0M, EPOCH TIME: 1725889029.001258
[09/09 09:37:09     77s] TotalInstCnt at PhyDesignMc Destruction: 1217
[09/09 09:37:09     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.17
[09/09 09:37:09     77s] *** DrvOpt #2 [finish] (optDesign #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:01:17.0/0:25:05.6 (0.1), mem = 2288.0M
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] =============================================================================================
[09/09 09:37:09     77s]  Step TAT Report : DrvOpt #2 / optDesign #1                                     21.18-s099_1
[09/09 09:37:09     77s] =============================================================================================
[09/09 09:37:09     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:09     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:09     77s] [ SlackTraversorInit     ]      1   0:00:00.0  (  10.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:09     77s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   9.7 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:37:09     77s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:09     77s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:37:09     77s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ OptEval                ]      1   0:00:00.0  (   7.5 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:09     77s] [ OptCommit              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:37:09     77s] [ IncrDelayCalc          ]      5   0:00:00.0  (   9.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:37:09     77s] [ DrvFindVioNets         ]      3   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ DrvComputeSummary      ]      3   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:09     77s] [ MISC                   ]          0:00:00.1  (  51.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:37:09     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:09     77s]  DrvOpt #2 TOTAL                    0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:09     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] End: GigaOpt postEco DRV Optimization
[09/09 09:37:09     77s] **INFO: Flow update: Design timing is met.
[09/09 09:37:09     77s] Running refinePlace -preserveRouting true -hardFence false
[09/09 09:37:09     77s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2288.0M, EPOCH TIME: 1725889029.003168
[09/09 09:37:09     77s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2288.0M, EPOCH TIME: 1725889029.003234
[09/09 09:37:09     77s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2288.0M, EPOCH TIME: 1725889029.003320
[09/09 09:37:09     77s] Processing tracks to init pin-track alignment.
[09/09 09:37:09     77s] z: 2, totalTracks: 1
[09/09 09:37:09     77s] z: 4, totalTracks: 1
[09/09 09:37:09     77s] z: 6, totalTracks: 1
[09/09 09:37:09     77s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:09     77s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2288.0M, EPOCH TIME: 1725889029.004594
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:09     77s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.000, REAL:0.010, MEM:2288.0M, EPOCH TIME: 1725889029.014980
[09/09 09:37:09     77s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2288.0M, EPOCH TIME: 1725889029.015053
[09/09 09:37:09     77s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2288.0M, EPOCH TIME: 1725889029.015267
[09/09 09:37:09     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2288.0MB).
[09/09 09:37:09     77s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2288.0M, EPOCH TIME: 1725889029.015455
[09/09 09:37:09     77s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2288.0M, EPOCH TIME: 1725889029.015494
[09/09 09:37:09     77s] TDRefine: refinePlace mode is spiral
[09/09 09:37:09     77s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.10
[09/09 09:37:09     77s] OPERPROF:   Starting RefinePlace at level 2, MEM:2288.0M, EPOCH TIME: 1725889029.015548
[09/09 09:37:09     77s] *** Starting refinePlace (0:01:17 mem=2288.0M) ***
[09/09 09:37:09     77s] Total net bbox length = 4.323e+04 (2.415e+04 1.908e+04) (ext = 5.355e+03)
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:09     77s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:09     77s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] Starting Small incrNP...
[09/09 09:37:09     77s] User Input Parameters:
[09/09 09:37:09     77s] - Congestion Driven    : Off
[09/09 09:37:09     77s] - Timing Driven        : Off
[09/09 09:37:09     77s] - Area-Violation Based : Off
[09/09 09:37:09     77s] - Start Rollback Level : -5
[09/09 09:37:09     77s] - Legalized            : On
[09/09 09:37:09     77s] - Window Based         : Off
[09/09 09:37:09     77s] - eDen incr mode       : Off
[09/09 09:37:09     77s] - Small incr mode      : On
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2288.0M, EPOCH TIME: 1725889029.016843
[09/09 09:37:09     77s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2288.0M, EPOCH TIME: 1725889029.017034
[09/09 09:37:09     77s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2288.0M, EPOCH TIME: 1725889029.017399
[09/09 09:37:09     77s] default core: bins with density > 0.750 = 12.00 % ( 6 / 50 )
[09/09 09:37:09     77s] Density distribution unevenness ratio = 10.066%
[09/09 09:37:09     77s] Density distribution unevenness ratio (U70) = 3.160%
[09/09 09:37:09     77s] Density distribution unevenness ratio (U80) = 0.290%
[09/09 09:37:09     77s] Density distribution unevenness ratio (U90) = 0.000%
[09/09 09:37:09     77s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2288.0M, EPOCH TIME: 1725889029.017510
[09/09 09:37:09     77s] cost 0.855000, thresh 1.000000
[09/09 09:37:09     77s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2288.0M)
[09/09 09:37:09     77s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:09     77s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2288.0M, EPOCH TIME: 1725889029.017635
[09/09 09:37:09     77s] Starting refinePlace ...
[09/09 09:37:09     77s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:09     77s] One DDP V2 for no tweak run.
[09/09 09:37:09     77s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:09     77s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2288.0M, EPOCH TIME: 1725889029.019557
[09/09 09:37:09     77s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:37:09     77s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2288.0M, EPOCH TIME: 1725889029.019662
[09/09 09:37:09     77s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2288.0M, EPOCH TIME: 1725889029.019752
[09/09 09:37:09     77s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2288.0M, EPOCH TIME: 1725889029.019832
[09/09 09:37:09     77s] DDP markSite nrRow 44 nrJob 44
[09/09 09:37:09     77s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2288.0M, EPOCH TIME: 1725889029.019973
[09/09 09:37:09     77s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2288.0M, EPOCH TIME: 1725889029.020067
[09/09 09:37:09     77s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:37:09     77s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2288.0MB) @(0:01:17 - 0:01:17).
[09/09 09:37:09     77s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:37:09     77s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:37:09     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:37:09     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:37:09     77s] Move report: legalization moves 1 insts, mean move: 4.48 um, max move: 4.48 um spiral
[09/09 09:37:09     77s] 	Max move on inst (FE_OFC111_FE_OFN30_SPI_CS): (153.44, 78.40) --> (153.44, 73.92)
[09/09 09:37:09     77s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:09     77s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:09     77s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2259.0MB) @(0:01:17 - 0:01:17).
[09/09 09:37:09     77s] Move report: Detail placement moves 1 insts, mean move: 4.48 um, max move: 4.48 um 
[09/09 09:37:09     77s] 	Max move on inst (FE_OFC111_FE_OFN30_SPI_CS): (153.44, 78.40) --> (153.44, 73.92)
[09/09 09:37:09     77s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.0MB
[09/09 09:37:09     77s] Statistics of distance of Instance movement in refine placement:
[09/09 09:37:09     77s]   maximum (X+Y) =         4.48 um
[09/09 09:37:09     77s]   inst (FE_OFC111_FE_OFN30_SPI_CS) with max move: (153.44, 78.4) -> (153.44, 73.92)
[09/09 09:37:09     77s]   mean    (X+Y) =         4.48 um
[09/09 09:37:09     77s] Summary Report:
[09/09 09:37:09     77s] Instances move: 1 (out of 1206 movable)
[09/09 09:37:09     77s] Instances flipped: 0
[09/09 09:37:09     77s] Mean displacement: 4.48 um
[09/09 09:37:09     77s] Max displacement: 4.48 um (Instance: FE_OFC111_FE_OFN30_SPI_CS) (153.44, 78.4) -> (153.44, 73.92)
[09/09 09:37:09     77s] 	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX0
[09/09 09:37:09     77s] Total instances moved : 1
[09/09 09:37:09     77s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.020, REAL:0.029, MEM:2259.0M, EPOCH TIME: 1725889029.046931
[09/09 09:37:09     77s] Total net bbox length = 4.323e+04 (2.415e+04 1.908e+04) (ext = 5.355e+03)
[09/09 09:37:09     77s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2259.0MB
[09/09 09:37:09     77s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2259.0MB) @(0:01:17 - 0:01:17).
[09/09 09:37:09     77s] *** Finished refinePlace (0:01:17 mem=2259.0M) ***
[09/09 09:37:09     77s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.10
[09/09 09:37:09     77s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.032, MEM:2259.0M, EPOCH TIME: 1725889029.047365
[09/09 09:37:09     77s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2259.0M, EPOCH TIME: 1725889029.047413
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1217).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2256.0M, EPOCH TIME: 1725889029.049684
[09/09 09:37:09     77s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.047, MEM:2256.0M, EPOCH TIME: 1725889029.049736
[09/09 09:37:09     77s] **INFO: Flow update: Design timing is met.
[09/09 09:37:09     77s] **INFO: Flow update: Design timing is met.
[09/09 09:37:09     77s] **INFO: Flow update: Design timing is met.
[09/09 09:37:09     77s] #optDebug: fT-D <X 1 0 0 0>
[09/09 09:37:09     77s] Register exp ratio and priority group on 0 nets on 1255 nets : 
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] Active setup views:
[09/09 09:37:09     77s]  slow_functional_mode
[09/09 09:37:09     77s]   Dominating endpoints: 0
[09/09 09:37:09     77s]   Dominating TNS: -0.000
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] Extraction called for design 'aska_dig' of instances=1217 and nets=1282 using extraction engine 'preRoute' .
[09/09 09:37:09     77s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:37:09     77s] RC Extraction called in multi-corner(2) mode.
[09/09 09:37:09     77s] RCMode: PreRoute
[09/09 09:37:09     77s]       RC Corner Indexes            0       1   
[09/09 09:37:09     77s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:37:09     77s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:09     77s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:09     77s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:37:09     77s] Shrink Factor                : 1.00000
[09/09 09:37:09     77s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:37:09     77s] Using capacitance table file ...
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s] Trim Metal Layers:
[09/09 09:37:09     77s] LayerId::1 widthSet size::4
[09/09 09:37:09     77s] LayerId::2 widthSet size::4
[09/09 09:37:09     77s] LayerId::3 widthSet size::4
[09/09 09:37:09     77s] LayerId::4 widthSet size::4
[09/09 09:37:09     77s] LayerId::5 widthSet size::4
[09/09 09:37:09     77s] LayerId::6 widthSet size::2
[09/09 09:37:09     77s] Updating RC grid for preRoute extraction ...
[09/09 09:37:09     77s] eee: pegSigSF::1.070000
[09/09 09:37:09     77s] Initializing multi-corner capacitance tables ... 
[09/09 09:37:09     77s] Initializing multi-corner resistance tables ...
[09/09 09:37:09     77s] eee: l::1 avDens::0.105314 usedTrk::556.059397 availTrk::5280.000000 sigTrk::556.059397
[09/09 09:37:09     77s] eee: l::2 avDens::0.123723 usedTrk::633.459933 availTrk::5120.000000 sigTrk::633.459933
[09/09 09:37:09     77s] eee: l::3 avDens::0.147700 usedTrk::626.247836 availTrk::4240.000000 sigTrk::626.247836
[09/09 09:37:09     77s] eee: l::4 avDens::0.014860 usedTrk::49.930580 availTrk::3360.000000 sigTrk::49.930580
[09/09 09:37:09     77s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:09     77s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:37:09     77s] {RT max_rc 0 4 4 0}
[09/09 09:37:09     77s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.044663 aWlH=0.000000 lMod=0 pMax=0.824700 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:37:09     77s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2272.668M)
[09/09 09:37:09     77s] Starting delay calculation for Setup views
[09/09 09:37:09     77s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:09     77s] #################################################################################
[09/09 09:37:09     77s] # Design Stage: PreRoute
[09/09 09:37:09     77s] # Design Name: aska_dig
[09/09 09:37:09     77s] # Design Mode: 180nm
[09/09 09:37:09     77s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:09     77s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:09     77s] # Signoff Settings: SI Off 
[09/09 09:37:09     77s] #################################################################################
[09/09 09:37:09     77s] Calculate delays in BcWc mode...
[09/09 09:37:09     77s] Topological Sorting (REAL = 0:00:00.0, MEM = 2276.7M, InitMEM = 2276.7M)
[09/09 09:37:09     77s] Start delay calculation (fullDC) (1 T). (MEM=2276.69)
[09/09 09:37:09     77s] End AAE Lib Interpolated Model. (MEM=2288.21 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:09     77s] Total number of fetched objects 1255
[09/09 09:37:09     77s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:09     77s] End delay calculation. (MEM=2303.89 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:09     77s] End delay calculation (fullDC). (MEM=2303.89 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:09     77s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2303.9M) ***
[09/09 09:37:09     77s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:17 mem=2303.9M)
[09/09 09:37:09     77s] OPTC: user 20.0
[09/09 09:37:09     77s] Reported timing to dir ./timingReports
[09/09 09:37:09     77s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1775.6M, totSessionCpu=0:01:17 **
[09/09 09:37:09     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2257.9M, EPOCH TIME: 1725889029.455353
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:09     77s] 
[09/09 09:37:09     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:09     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2257.9M, EPOCH TIME: 1725889029.466144
[09/09 09:37:09     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:09     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.621  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2274.1M, EPOCH TIME: 1725889030.182658
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:10     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2274.1M, EPOCH TIME: 1725889030.193238
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] Density: 60.539%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:37:10     77s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2274.1M, EPOCH TIME: 1725889030.195292
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:10     77s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2274.1M, EPOCH TIME: 1725889030.205393
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] **optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 1776.5M, totSessionCpu=0:01:18 **
[09/09 09:37:10     77s] *** Finished optDesign ***
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:09.6 real=0:00:10.2)
[09/09 09:37:10     77s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:00.9 real=0:00:01.0)
[09/09 09:37:10     77s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:00.4 real=0:00:00.4)
[09/09 09:37:10     77s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:00.5 real=0:00:00.5)
[09/09 09:37:10     77s] Deleting Lib Analyzer.
[09/09 09:37:10     77s] Info: Destroy the CCOpt slew target map.
[09/09 09:37:10     77s] clean pInstBBox. size 0
[09/09 09:37:10     77s] All LLGs are deleted
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2274.1M, EPOCH TIME: 1725889030.232539
[09/09 09:37:10     77s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2274.1M, EPOCH TIME: 1725889030.232655
[09/09 09:37:10     77s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:37:10     77s] *** optDesign #1 [finish] : cpu/real = 0:00:07.6/0:00:08.3 (0.9), totSession cpu/real = 0:01:17.6/0:25:06.8 (0.1), mem = 2274.1M
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] =============================================================================================
[09/09 09:37:10     77s]  Final TAT Report : optDesign #1                                                21.18-s099_1
[09/09 09:37:10     77s] =============================================================================================
[09/09 09:37:10     77s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:10     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:10     77s] [ InitOpt                ]      1   0:00:01.5  (  17.7 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:37:10     77s] [ GlobalOpt              ]      1   0:00:00.9  (  11.4 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:37:10     77s] [ DrvOpt                 ]      2   0:00:00.3  (   3.4 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:37:10     77s] [ SimplifyNetlist        ]      1   0:00:00.8  (   9.3 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:37:10     77s] [ AreaOpt                ]      2   0:00:01.9  (  23.0 % )     0:00:02.0 /  0:00:02.0    1.0
[09/09 09:37:10     77s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:10     77s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.8 % )     0:00:01.0 /  0:00:00.4    0.4
[09/09 09:37:10     77s] [ DrvReport              ]      2   0:00:00.7  (   7.9 % )     0:00:00.7 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ CongRefineRouteType    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:10     77s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:10     77s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:10     77s] [ RefinePlace            ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:10     77s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:10     77s] [ ExtractRC              ]      2   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:10     77s] [ TimingUpdate           ]     25   0:00:00.3  (   3.5 % )     0:00:00.7 /  0:00:00.7    1.1
[09/09 09:37:10     77s] [ FullDelayCalc          ]      4   0:00:00.7  (   9.0 % )     0:00:00.7 /  0:00:00.8    1.0
[09/09 09:37:10     77s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:37:10     77s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:10     77s] [ MISC                   ]          0:00:00.7  (   8.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:10     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:10     77s]  optDesign #1 TOTAL                 0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:07.6    0.9
[09/09 09:37:10     77s] ---------------------------------------------------------------------------------------------
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:10     77s] <CMD> optDesign -postCTS -hold
[09/09 09:37:10     77s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1732.0M, totSessionCpu=0:01:18 **
[09/09 09:37:10     77s] *** optDesign #2 [begin] : totSession cpu/real = 0:01:17.6/0:25:06.8 (0.1), mem = 2235.1M
[09/09 09:37:10     77s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:37:10     77s] GigaOpt running with 1 threads.
[09/09 09:37:10     77s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:17.6/0:25:06.8 (0.1), mem = 2235.1M
[09/09 09:37:10     77s] **INFO: User settings:
[09/09 09:37:10     77s] setDesignMode -process                            180
[09/09 09:37:10     77s] setExtractRCMode -coupling_c_th                   3
[09/09 09:37:10     77s] setExtractRCMode -engine                          preRoute
[09/09 09:37:10     77s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:37:10     77s] setExtractRCMode -total_c_th                      5
[09/09 09:37:10     77s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:37:10     77s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:37:10     77s] setUsefulSkewMode -noBoundary                     false
[09/09 09:37:10     77s] setDelayCalMode -enable_high_fanout               true
[09/09 09:37:10     77s] setDelayCalMode -engine                           aae
[09/09 09:37:10     77s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:37:10     77s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:37:10     77s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:37:10     77s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:37:10     77s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:37:10     77s] setOptMode -drcMargin                             0
[09/09 09:37:10     77s] setOptMode -fixCap                                true
[09/09 09:37:10     77s] setOptMode -fixDrc                                true
[09/09 09:37:10     77s] setOptMode -fixFanoutLoad                         false
[09/09 09:37:10     77s] setOptMode -fixTran                               true
[09/09 09:37:10     77s] setOptMode -optimizeFF                            true
[09/09 09:37:10     77s] setOptMode -preserveAllSequential                 false
[09/09 09:37:10     77s] setOptMode -setupTargetSlack                      0
[09/09 09:37:10     77s] setAnalysisMode -analysisType                     bcwc
[09/09 09:37:10     77s] setAnalysisMode -checkType                        setup
[09/09 09:37:10     77s] setAnalysisMode -clkSrcPath                       true
[09/09 09:37:10     77s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:37:10     77s] setAnalysisMode -usefulSkew                       true
[09/09 09:37:10     77s] setAnalysisMode -virtualIPO                       false
[09/09 09:37:10     77s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:37:10     77s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:37:10     77s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:37:10     77s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:37:10     77s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:10     77s] Summary for sequential cells identification: 
[09/09 09:37:10     77s]   Identified SBFF number: 33
[09/09 09:37:10     77s]   Identified MBFF number: 0
[09/09 09:37:10     77s]   Identified SB Latch number: 0
[09/09 09:37:10     77s]   Identified MB Latch number: 0
[09/09 09:37:10     77s]   Not identified SBFF number: 0
[09/09 09:37:10     77s]   Not identified MBFF number: 0
[09/09 09:37:10     77s]   Not identified SB Latch number: 0
[09/09 09:37:10     77s]   Not identified MB Latch number: 0
[09/09 09:37:10     77s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:10     77s]  Visiting view : slow_functional_mode
[09/09 09:37:10     77s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:10     77s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:10     77s]  Visiting view : fast_functional_mode
[09/09 09:37:10     77s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:10     77s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:10     77s] TLC MultiMap info (StdDelay):
[09/09 09:37:10     77s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:10     77s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:10     77s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:10     77s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:10     77s]  Setting StdDelay to: 91ps
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:10     77s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:37:10     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2237.1M, EPOCH TIME: 1725889030.257416
[09/09 09:37:10     77s] Processing tracks to init pin-track alignment.
[09/09 09:37:10     77s] z: 2, totalTracks: 1
[09/09 09:37:10     77s] z: 4, totalTracks: 1
[09/09 09:37:10     77s] z: 6, totalTracks: 1
[09/09 09:37:10     77s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:10     77s] All LLGs are deleted
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2237.1M, EPOCH TIME: 1725889030.258645
[09/09 09:37:10     77s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2237.1M, EPOCH TIME: 1725889030.258732
[09/09 09:37:10     77s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2237.1M, EPOCH TIME: 1725889030.258957
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2237.1M, EPOCH TIME: 1725889030.259150
[09/09 09:37:10     77s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:10     77s] Core basic site is core_ji3v
[09/09 09:37:10     77s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2237.1M, EPOCH TIME: 1725889030.269361
[09/09 09:37:10     77s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:10     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:10     77s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2237.1M, EPOCH TIME: 1725889030.269728
[09/09 09:37:10     77s] Fast DP-INIT is on for default
[09/09 09:37:10     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:37:10     77s] Atter site array init, number of instance map data is 0.
[09/09 09:37:10     77s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2237.1M, EPOCH TIME: 1725889030.270285
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:10     77s] OPERPROF:     Starting CMU at level 3, MEM:2237.1M, EPOCH TIME: 1725889030.270575
[09/09 09:37:10     77s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2237.1M, EPOCH TIME: 1725889030.270835
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:37:10     77s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2237.1M, EPOCH TIME: 1725889030.271011
[09/09 09:37:10     77s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2237.1M, EPOCH TIME: 1725889030.271056
[09/09 09:37:10     77s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2237.1M, EPOCH TIME: 1725889030.271314
[09/09 09:37:10     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2237.1MB).
[09/09 09:37:10     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2237.1M, EPOCH TIME: 1725889030.271698
[09/09 09:37:10     77s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2237.1M, EPOCH TIME: 1725889030.271769
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     77s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2235.1M, EPOCH TIME: 1725889030.273832
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] Creating Lib Analyzer ...
[09/09 09:37:10     77s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:10     77s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:10     77s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:10     77s] 
[09/09 09:37:10     77s] {RT max_rc 0 4 4 0}
[09/09 09:37:10     78s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:18 mem=2243.1M
[09/09 09:37:10     78s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:18 mem=2243.1M
[09/09 09:37:10     78s] Creating Lib Analyzer, finished. 
[09/09 09:37:10     78s] **optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 1738.5M, totSessionCpu=0:01:18 **
[09/09 09:37:10     78s] *** optDesign -postCTS ***
[09/09 09:37:10     78s] DRC Margin: user margin 0.0
[09/09 09:37:10     78s] Hold Target Slack: user slack 0
[09/09 09:37:10     78s] Setup Target Slack: user slack 0;
[09/09 09:37:10     78s] setUsefulSkewMode -ecoRoute false
[09/09 09:37:10     78s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2243.1M, EPOCH TIME: 1725889030.992011
[09/09 09:37:10     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:10     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:11     78s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2243.1M, EPOCH TIME: 1725889031.002219
[09/09 09:37:11     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:11     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:11     78s] Deleting Lib Analyzer.
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:11     78s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:11     78s] Summary for sequential cells identification: 
[09/09 09:37:11     78s]   Identified SBFF number: 33
[09/09 09:37:11     78s]   Identified MBFF number: 0
[09/09 09:37:11     78s]   Identified SB Latch number: 0
[09/09 09:37:11     78s]   Identified MB Latch number: 0
[09/09 09:37:11     78s]   Not identified SBFF number: 0
[09/09 09:37:11     78s]   Not identified MBFF number: 0
[09/09 09:37:11     78s]   Not identified SB Latch number: 0
[09/09 09:37:11     78s]   Not identified MB Latch number: 0
[09/09 09:37:11     78s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:11     78s]  Visiting view : slow_functional_mode
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:11     78s]  Visiting view : fast_functional_mode
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:11     78s] TLC MultiMap info (StdDelay):
[09/09 09:37:11     78s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:11     78s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:11     78s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:11     78s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:11     78s]  Setting StdDelay to: 91ps
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:11     78s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2243.1M, EPOCH TIME: 1725889031.022016
[09/09 09:37:11     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] All LLGs are deleted
[09/09 09:37:11     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     78s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2243.1M, EPOCH TIME: 1725889031.022107
[09/09 09:37:11     78s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2243.1M, EPOCH TIME: 1725889031.022156
[09/09 09:37:11     78s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2235.1M, EPOCH TIME: 1725889031.022527
[09/09 09:37:11     78s] Start to check current routing status for nets...
[09/09 09:37:11     78s] All nets are already routed correctly.
[09/09 09:37:11     78s] End to check current routing status for nets (mem=2235.1M)
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] Creating Lib Analyzer ...
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:11     78s] Summary for sequential cells identification: 
[09/09 09:37:11     78s]   Identified SBFF number: 33
[09/09 09:37:11     78s]   Identified MBFF number: 0
[09/09 09:37:11     78s]   Identified SB Latch number: 0
[09/09 09:37:11     78s]   Identified MB Latch number: 0
[09/09 09:37:11     78s]   Not identified SBFF number: 0
[09/09 09:37:11     78s]   Not identified MBFF number: 0
[09/09 09:37:11     78s]   Not identified SB Latch number: 0
[09/09 09:37:11     78s]   Not identified MB Latch number: 0
[09/09 09:37:11     78s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:11     78s]  Visiting view : slow_functional_mode
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:11     78s]  Visiting view : fast_functional_mode
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:11     78s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:11     78s] TLC MultiMap info (StdDelay):
[09/09 09:37:11     78s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:11     78s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:11     78s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:11     78s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:11     78s]  Setting StdDelay to: 91ps
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:11     78s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:11     78s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:11     78s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:11     78s] 
[09/09 09:37:11     78s] {RT max_rc 0 4 4 0}
[09/09 09:37:11     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:19 mem=2243.1M
[09/09 09:37:11     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:19 mem=2243.1M
[09/09 09:37:11     79s] Creating Lib Analyzer, finished. 
[09/09 09:37:11     79s] #optDebug: Start CG creation (mem=2271.8M)
[09/09 09:37:11     79s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:37:11     79s] (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgPrt (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgEgp (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgPbk (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgNrb(cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgObs (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgCon (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s]  ...processing cgPdm (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2343.6M)
[09/09 09:37:11     79s] Compute RC Scale Done ...
[09/09 09:37:11     79s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:19.1/0:25:08.3 (0.1), mem = 2334.1M
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s] =============================================================================================
[09/09 09:37:11     79s]  Step TAT Report : InitOpt #1 / optDesign #2                                    21.18-s099_1
[09/09 09:37:11     79s] =============================================================================================
[09/09 09:37:11     79s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:11     79s] ---------------------------------------------------------------------------------------------
[09/09 09:37:11     79s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:11     79s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  90.8 % )     0:00:01.4 /  0:00:01.4    1.0
[09/09 09:37:11     79s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:11     79s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:11     79s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:11     79s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:11     79s] ---------------------------------------------------------------------------------------------
[09/09 09:37:11     79s]  InitOpt #1 TOTAL                   0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:37:11     79s] ---------------------------------------------------------------------------------------------
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:11     79s] ### Creating PhyDesignMc. totSessionCpu=0:01:19 mem=2334.1M
[09/09 09:37:11     79s] OPERPROF: Starting DPlace-Init at level 1, MEM:2334.1M, EPOCH TIME: 1725889031.753668
[09/09 09:37:11     79s] Processing tracks to init pin-track alignment.
[09/09 09:37:11     79s] z: 2, totalTracks: 1
[09/09 09:37:11     79s] z: 4, totalTracks: 1
[09/09 09:37:11     79s] z: 6, totalTracks: 1
[09/09 09:37:11     79s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:11     79s] All LLGs are deleted
[09/09 09:37:11     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2334.1M, EPOCH TIME: 1725889031.754955
[09/09 09:37:11     79s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1725889031.755035
[09/09 09:37:11     79s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2334.1M, EPOCH TIME: 1725889031.755237
[09/09 09:37:11     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2334.1M, EPOCH TIME: 1725889031.755443
[09/09 09:37:11     79s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:11     79s] Core basic site is core_ji3v
[09/09 09:37:11     79s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2334.1M, EPOCH TIME: 1725889031.765171
[09/09 09:37:11     79s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:11     79s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:11     79s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1725889031.765492
[09/09 09:37:11     79s] Fast DP-INIT is on for default
[09/09 09:37:11     79s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:37:11     79s] Atter site array init, number of instance map data is 0.
[09/09 09:37:11     79s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2334.1M, EPOCH TIME: 1725889031.765988
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:11     79s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2334.1M, EPOCH TIME: 1725889031.766466
[09/09 09:37:11     79s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2334.1M, EPOCH TIME: 1725889031.766513
[09/09 09:37:11     79s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2334.1M, EPOCH TIME: 1725889031.766695
[09/09 09:37:11     79s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2334.1MB).
[09/09 09:37:11     79s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.013, MEM:2334.1M, EPOCH TIME: 1725889031.766878
[09/09 09:37:11     79s] TotalInstCnt at PhyDesignMc Initialization: 1217
[09/09 09:37:11     79s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:19 mem=2334.1M
[09/09 09:37:11     79s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2334.1M, EPOCH TIME: 1725889031.767940
[09/09 09:37:11     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:11     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:11     79s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2276.1M, EPOCH TIME: 1725889031.770015
[09/09 09:37:11     79s] TotalInstCnt at PhyDesignMc Destruction: 1217
[09/09 09:37:11     79s] GigaOpt Hold Optimizer is used
[09/09 09:37:11     79s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/09 09:37:11     79s] Deleting Lib Analyzer.
[09/09 09:37:11     79s] End AAE Lib Interpolated Model. (MEM=2276.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s] Creating Lib Analyzer ...
[09/09 09:37:11     79s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:11     79s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:11     79s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:11     79s] 
[09/09 09:37:11     79s] {RT max_rc 0 4 4 0}
[09/09 09:37:12     79s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:20 mem=2276.1M
[09/09 09:37:12     79s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:20 mem=2276.1M
[09/09 09:37:12     79s] Creating Lib Analyzer, finished. 
[09/09 09:37:12     79s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:20 mem=2276.1M ***
[09/09 09:37:12     79s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:19.8/0:25:09.0 (0.1), mem = 2276.1M
[09/09 09:37:12     79s] Effort level <high> specified for reg2reg path_group
[09/09 09:37:12     79s] Saving timing graph ...
[09/09 09:37:12     79s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_UHKsjK
[09/09 09:37:12     79s] Disk Usage:
[09/09 09:37:12     79s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:37:12     79s] /dev/mapper/centos-home 357512644 130983440 226529204  37% /home
[09/09 09:37:12     79s] Done save timing graph
[09/09 09:37:12     79s] Disk Usage:
[09/09 09:37:12     79s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:37:12     79s] /dev/mapper/centos-home 357512644 130986024 226526620  37% /home
[09/09 09:37:12     79s] OPTC: user 20.0
[09/09 09:37:12     79s] 
[09/09 09:37:12     79s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:12     79s] Deleting Lib Analyzer.
[09/09 09:37:12     79s] 
[09/09 09:37:12     79s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:12     80s] Starting delay calculation for Hold views
[09/09 09:37:12     80s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:12     80s] #################################################################################
[09/09 09:37:12     80s] # Design Stage: PreRoute
[09/09 09:37:12     80s] # Design Name: aska_dig
[09/09 09:37:12     80s] # Design Mode: 180nm
[09/09 09:37:12     80s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:12     80s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:12     80s] # Signoff Settings: SI Off 
[09/09 09:37:12     80s] #################################################################################
[09/09 09:37:12     80s] Calculate delays in BcWc mode...
[09/09 09:37:12     80s] Topological Sorting (REAL = 0:00:00.0, MEM = 2297.1M, InitMEM = 2297.1M)
[09/09 09:37:12     80s] Start delay calculation (fullDC) (1 T). (MEM=2297.09)
[09/09 09:37:12     80s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:37:12     80s] End AAE Lib Interpolated Model. (MEM=2308.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:12     80s] Total number of fetched objects 1255
[09/09 09:37:12     80s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:12     80s] End delay calculation. (MEM=2311.68 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:12     80s] End delay calculation (fullDC). (MEM=2311.68 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:12     80s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2311.7M) ***
[09/09 09:37:12     80s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:20 mem=2311.7M)
[09/09 09:37:12     80s] 
[09/09 09:37:12     80s] Active hold views:
[09/09 09:37:12     80s]  fast_functional_mode
[09/09 09:37:12     80s]   Dominating endpoints: 0
[09/09 09:37:12     80s]   Dominating TNS: -0.000
[09/09 09:37:12     80s] 
[09/09 09:37:12     80s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:20 mem=2343.7M ***
[09/09 09:37:12     80s] OPTC: user 20.0
[09/09 09:37:12     80s] Done building hold timer [3883 node(s), 5771 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:01:20 mem=2343.7M ***
[09/09 09:37:13     80s] Restoring timing graph ...
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:37:13     80s] Type 'man IMPCTE-290' for more detail.
[09/09 09:37:13     80s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/09 09:37:13     80s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:37:13     80s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:37:13     80s] Done restore timing graph
[09/09 09:37:13     80s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:21 mem=2343.7M ***
[09/09 09:37:13     80s] *info: category slack lower bound [L 0.0] default
[09/09 09:37:13     80s] *info: category slack lower bound [H 0.0] reg2reg 
[09/09 09:37:13     80s] --------------------------------------------------- 
[09/09 09:37:13     80s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 09:37:13     80s] --------------------------------------------------- 
[09/09 09:37:13     80s]          WNS    reg2regWNS
[09/09 09:37:13     80s]     0.037 ns      8.621 ns
[09/09 09:37:13     80s] --------------------------------------------------- 
[09/09 09:37:13     80s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:13     80s] Summary for sequential cells identification: 
[09/09 09:37:13     80s]   Identified SBFF number: 33
[09/09 09:37:13     80s]   Identified MBFF number: 0
[09/09 09:37:13     80s]   Identified SB Latch number: 0
[09/09 09:37:13     80s]   Identified MB Latch number: 0
[09/09 09:37:13     80s]   Not identified SBFF number: 0
[09/09 09:37:13     80s]   Not identified MBFF number: 0
[09/09 09:37:13     80s]   Not identified SB Latch number: 0
[09/09 09:37:13     80s]   Not identified MB Latch number: 0
[09/09 09:37:13     80s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:13     80s]  Visiting view : slow_functional_mode
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:13     80s]  Visiting view : fast_functional_mode
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:13     80s] TLC MultiMap info (StdDelay):
[09/09 09:37:13     80s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:13     80s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:13     80s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:13     80s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:13     80s]  Setting StdDelay to: 91ps
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] Creating Lib Analyzer ...
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:13     80s] Summary for sequential cells identification: 
[09/09 09:37:13     80s]   Identified SBFF number: 33
[09/09 09:37:13     80s]   Identified MBFF number: 0
[09/09 09:37:13     80s]   Identified SB Latch number: 0
[09/09 09:37:13     80s]   Identified MB Latch number: 0
[09/09 09:37:13     80s]   Not identified SBFF number: 0
[09/09 09:37:13     80s]   Not identified MBFF number: 0
[09/09 09:37:13     80s]   Not identified SB Latch number: 0
[09/09 09:37:13     80s]   Not identified MB Latch number: 0
[09/09 09:37:13     80s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:13     80s]  Visiting view : slow_functional_mode
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:13     80s]  Visiting view : fast_functional_mode
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:13     80s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:13     80s] TLC MultiMap info (StdDelay):
[09/09 09:37:13     80s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:13     80s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:13     80s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:13     80s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:13     80s]  Setting StdDelay to: 91ps
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:13     80s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:37:13     80s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:37:13     80s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:37:13     80s] 
[09/09 09:37:13     80s] {RT max_rc 0 4 4 0}
[09/09 09:37:14     81s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:21 mem=2343.7M
[09/09 09:37:14     81s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:21 mem=2343.7M
[09/09 09:37:14     81s] Creating Lib Analyzer, finished. 
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[09/09 09:37:14     81s] *Info: worst delay setup view: slow_functional_mode
[09/09 09:37:14     81s] Footprint list for hold buffering (delay unit: ps)
[09/09 09:37:14     81s] =================================================================
[09/09 09:37:14     81s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/09 09:37:14     81s] ------------------------------------------------------------------
[09/09 09:37:14     81s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[09/09 09:37:14     81s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[09/09 09:37:14     81s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[09/09 09:37:14     81s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[09/09 09:37:14     81s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[09/09 09:37:14     81s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[09/09 09:37:14     81s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[09/09 09:37:14     81s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[09/09 09:37:14     81s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[09/09 09:37:14     81s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[09/09 09:37:14     81s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[09/09 09:37:14     81s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[09/09 09:37:14     81s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[09/09 09:37:14     81s] =================================================================
[09/09 09:37:14     81s] Hold Timer stdDelay = 44.3ps
[09/09 09:37:14     81s]  Visiting view : fast_functional_mode
[09/09 09:37:14     81s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:14     81s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:14     81s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[09/09 09:37:14     81s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2343.7M, EPOCH TIME: 1725889034.039651
[09/09 09:37:14     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:14     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2343.7M, EPOCH TIME: 1725889034.050032
[09/09 09:37:14     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:14     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.621  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.208  | -0.212  | -2.208  |
|           TNS (ns):|-180.995 | -25.156 |-155.839 |
|    Violating Paths:|   446   |   148   |   298   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2362.8M, EPOCH TIME: 1725889034.065341
[09/09 09:37:14     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:14     81s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:2362.8M, EPOCH TIME: 1725889034.075771
[09/09 09:37:14     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:14     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] Density: 60.539%
------------------------------------------------------------------

[09/09 09:37:14     81s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1762.5M, totSessionCpu=0:01:21 **
[09/09 09:37:14     81s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:21.4/0:25:10.6 (0.1), mem = 2259.8M
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] =============================================================================================
[09/09 09:37:14     81s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              21.18-s099_1
[09/09 09:37:14     81s] =============================================================================================
[09/09 09:37:14     81s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:14     81s] ---------------------------------------------------------------------------------------------
[09/09 09:37:14     81s] [ ViewPruning            ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.6
[09/09 09:37:14     81s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:14     81s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:14     81s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  40.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:14     81s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:37:14     81s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:14     81s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:37:14     81s] [ TimingUpdate           ]     11   0:00:00.1  (   5.9 % )     0:00:00.2 /  0:00:00.3    1.1
[09/09 09:37:14     81s] [ FullDelayCalc          ]      2   0:00:00.1  (   9.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:14     81s] [ TimingReport           ]      2   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:37:14     81s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:14     81s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:14     81s] [ MISC                   ]          0:00:00.3  (  16.2 % )     0:00:00.3 /  0:00:00.2    0.9
[09/09 09:37:14     81s] ---------------------------------------------------------------------------------------------
[09/09 09:37:14     81s]  BuildHoldData #1 TOTAL             0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:37:14     81s] ---------------------------------------------------------------------------------------------
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:01:21.4/0:25:10.6 (0.1), mem = 2259.8M
[09/09 09:37:14     81s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.18
[09/09 09:37:14     81s] {MMLU 0 13 1255}
[09/09 09:37:14     81s] ### Creating LA Mngr. totSessionCpu=0:01:21 mem=2259.8M
[09/09 09:37:14     81s] ### Creating LA Mngr, finished. totSessionCpu=0:01:21 mem=2259.8M
[09/09 09:37:14     81s] HoldSingleBuffer minRootGain=0.000
[09/09 09:37:14     81s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 4480 dbu)
[09/09 09:37:14     81s] HoldSingleBuffer minRootGain=0.000
[09/09 09:37:14     81s] HoldSingleBuffer minRootGain=0.000
[09/09 09:37:14     81s] HoldSingleBuffer minRootGain=0.000
[09/09 09:37:14     81s] *info: Run optDesign holdfix with 1 thread.
[09/09 09:37:14     81s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:37:14     81s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:37:14     81s] --------------------------------------------------- 
[09/09 09:37:14     81s]    Hold Timing Summary  - Initial 
[09/09 09:37:14     81s] --------------------------------------------------- 
[09/09 09:37:14     81s]  Target slack:       0.0000 ns
[09/09 09:37:14     81s]  View: fast_functional_mode 
[09/09 09:37:14     81s]    WNS:      -2.2080
[09/09 09:37:14     81s]    TNS:    -180.9963
[09/09 09:37:14     81s]    VP :          445
[09/09 09:37:14     81s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[09/09 09:37:14     81s] --------------------------------------------------- 
[09/09 09:37:14     81s] Info: Done creating the CCOpt slew target map.
[09/09 09:37:14     81s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:37:14     81s] ### Creating PhyDesignMc. totSessionCpu=0:01:21 mem=2318.0M
[09/09 09:37:14     81s] OPERPROF: Starting DPlace-Init at level 1, MEM:2318.0M, EPOCH TIME: 1725889034.089746
[09/09 09:37:14     81s] Processing tracks to init pin-track alignment.
[09/09 09:37:14     81s] z: 2, totalTracks: 1
[09/09 09:37:14     81s] z: 4, totalTracks: 1
[09/09 09:37:14     81s] z: 6, totalTracks: 1
[09/09 09:37:14     81s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:37:14     81s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2318.0M, EPOCH TIME: 1725889034.091185
[09/09 09:37:14     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:37:14     81s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2318.0M, EPOCH TIME: 1725889034.101620
[09/09 09:37:14     81s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2318.0M, EPOCH TIME: 1725889034.101676
[09/09 09:37:14     81s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2318.0M, EPOCH TIME: 1725889034.102219
[09/09 09:37:14     81s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2318.0MB).
[09/09 09:37:14     81s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2318.0M, EPOCH TIME: 1725889034.102424
[09/09 09:37:14     81s] TotalInstCnt at PhyDesignMc Initialization: 1217
[09/09 09:37:14     81s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:21 mem=2319.0M
[09/09 09:37:14     81s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2319.0M, EPOCH TIME: 1725889034.106538
[09/09 09:37:14     81s] Found 0 hard placement blockage before merging.
[09/09 09:37:14     81s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2319.0M, EPOCH TIME: 1725889034.106624
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] *** Starting Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:21 mem=2319.0M density=60.539% ***
[09/09 09:37:14     81s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[09/09 09:37:14     81s] ### Creating RouteCongInterface, started
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] #optDebug: {0, 0.900}
[09/09 09:37:14     81s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.621  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 60.539%
------------------------------------------------------------------
[09/09 09:37:14     81s] *info: Hold Batch Commit is enabled
[09/09 09:37:14     81s] *info: Levelized Batch Commit is enabled
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] Phase I ......
[09/09 09:37:14     81s] Executing transform: ECO Safe Resize
[09/09 09:37:14     81s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:14     81s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:37:14     81s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:14     81s] Worst hold path end point:
[09/09 09:37:14     81s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:37:14     81s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:37:14     81s] |   0|  -2.208|  -181.00|     445|          0|       0(     0)|   60.54%|   0:00:00.0|  2329.0M|
[09/09 09:37:14     81s] Worst hold path end point:
[09/09 09:37:14     81s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:37:14     81s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:37:14     81s] |   1|  -2.208|  -181.00|     445|          0|       0(     0)|   60.54%|   0:00:00.0|  2329.0M|
[09/09 09:37:14     81s] 
[09/09 09:37:14     81s] Capturing REF for hold ...
[09/09 09:37:14     81s]    Hold Timing Snapshot: (REF)
[09/09 09:37:14     81s]              All PG WNS: -2.208
[09/09 09:37:14     81s]              All PG TNS: -180.996
[09/09 09:37:14     81s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:14     81s] Executing transform: AddBuffer + LegalResize
[09/09 09:37:14     81s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:14     81s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:37:14     81s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:14     81s] Worst hold path end point:
[09/09 09:37:14     81s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:37:14     81s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:37:14     81s] |   0|  -2.208|  -181.00|     445|          0|       0(     0)|   60.54%|   0:00:00.0|  2329.0M|
[09/09 09:37:14     82s] Worst hold path end point:
[09/09 09:37:14     82s]   spi1_Rx_data_temp_reg[0]/SE
[09/09 09:37:14     82s]     net: SPI_CS (nrTerm=48)
[09/09 09:37:14     82s] |   1|  -1.442|  -113.31|     276|        143|       8(     8)|   64.75%|   0:00:00.0|  2371.2M|
[09/09 09:37:14     82s] Worst hold path end point:
[09/09 09:37:14     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:14     82s]     net: n_32 (nrTerm=55)
[09/09 09:37:14     82s] |   2|  -1.321|   -75.29|     275|          3|       0(     0)|   64.81%|   0:00:00.0|  2371.2M|
[09/09 09:37:14     82s] Worst hold path end point:
[09/09 09:37:14     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:14     82s]     net: n_32 (nrTerm=55)
[09/09 09:37:14     82s] |   3|  -1.233|   -52.67|     196|          2|       0(     0)|   64.86%|   0:00:00.0|  2371.2M|
[09/09 09:37:14     82s] Worst hold path end point:
[09/09 09:37:14     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:14     82s]     net: FE_PHN260_n_32 (nrTerm=55)
[09/09 09:37:14     82s] |   4|  -1.165|   -41.51|     122|          2|       0(     0)|   64.91%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:15     82s]     net: FE_PHN261_n_32 (nrTerm=37)
[09/09 09:37:15     82s] |   5|  -1.125|  -157.37|     272|          1|       0(     0)|   64.94%|   0:00:01.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:15     82s]     net: FE_PHN261_n_32 (nrTerm=37)
[09/09 09:37:15     82s] |   6|  -1.036|  -133.45|     265|          1|       0(     0)|   64.95%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:15     82s]     net: FE_PHN261_n_32 (nrTerm=37)
[09/09 09:37:15     82s] |   7|  -0.934|  -106.58|     261|          1|       0(     0)|   64.97%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:15     82s]     net: FE_PHN261_n_32 (nrTerm=37)
[09/09 09:37:15     82s] |   8|  -0.855|   -86.21|     254|          1|       0(     0)|   64.98%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_reg[6]/RN
[09/09 09:37:15     82s]     net: FE_PHN261_n_32 (nrTerm=37)
[09/09 09:37:15     82s] |   9|  -0.760|   -62.48|     245|          1|       0(     0)|   65.00%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   npg1_on_off_ctrl_reg[2]/RN
[09/09 09:37:15     82s]     net: FE_OFN34_n_32 (nrTerm=70)
[09/09 09:37:15     82s] |  10|  -0.291|   -35.64|     163|          2|       0(     0)|   65.04%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_meta_reg[15]/RN
[09/09 09:37:15     82s]     net: FE_OFN33_n_32 (nrTerm=66)
[09/09 09:37:15     82s] |  11|  -0.229|   -16.06|     140|          2|       0(     0)|   65.07%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_meta_reg[15]/RN
[09/09 09:37:15     82s]     net: FE_OFN33_n_32 (nrTerm=66)
[09/09 09:37:15     82s] |  12|  -0.148|    -5.25|      86|          1|       0(     0)|   65.10%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] Worst hold path end point:
[09/09 09:37:15     82s]   spi1_conf1_meta_reg[15]/RN
[09/09 09:37:15     82s]     net: FE_OFN33_n_32 (nrTerm=66)
[09/09 09:37:15     82s] |  13|  -0.074|    -1.67|      39|          1|       0(     0)|   65.12%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] |  14|   0.000|     0.00|       0|          1|       0(     0)|   65.14%|   0:00:00.0|  2375.7M|
[09/09 09:37:15     82s] 
[09/09 09:37:15     82s] Capturing REF for hold ...
[09/09 09:37:15     82s]    Hold Timing Snapshot: (REF)
[09/09 09:37:15     82s]              All PG WNS: 0.000
[09/09 09:37:15     82s]              All PG TNS: 0.000
[09/09 09:37:15     82s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:37:15     82s] 
[09/09 09:37:15     82s] *info:    Total 162 cells added for Phase I
[09/09 09:37:15     82s] *info:        in which 0 is ripple commits (0.000%)
[09/09 09:37:15     82s] *info:    Total 8 instances resized for Phase I
[09/09 09:37:15     82s] *info:        in which 8 FF resizing 
[09/09 09:37:15     82s] *info:        in which 0 ripple resizing (0.000%)
[09/09 09:37:15     82s] --------------------------------------------------- 
[09/09 09:37:15     82s]    Hold Timing Summary  - Phase I 
[09/09 09:37:15     82s] --------------------------------------------------- 
[09/09 09:37:15     82s]  Target slack:       0.0000 ns
[09/09 09:37:15     82s]  View: fast_functional_mode 
[09/09 09:37:15     82s]    WNS:       0.0000
[09/09 09:37:15     82s]    TNS:       0.0000
[09/09 09:37:15     82s]    VP :            0
[09/09 09:37:15     82s]    Worst hold path end point: spi1_Rx_data_temp_reg[34]/SD 
[09/09 09:37:15     82s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.623  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:37:15     82s] 
[09/09 09:37:15     82s] *** Finished Core Fixing (fixHold) cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:01:23 mem=2385.7M density=65.136% ***
[09/09 09:37:15     82s] 
[09/09 09:37:15     82s] *info:
[09/09 09:37:15     82s] *info: Added a total of 162 cells to fix/reduce hold violation
[09/09 09:37:15     82s] *info:          in which 140 termBuffering
[09/09 09:37:15     82s] *info:          in which 0 dummyBuffering
[09/09 09:37:15     82s] *info:
[09/09 09:37:15     82s] *info: Summary: 
[09/09 09:37:15     82s] *info:           27 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[09/09 09:37:15     82s] *info:            2 cells of type 'BUJI3VX1' (5.0, 	57.524) used
[09/09 09:37:15     82s] *info:            3 cells of type 'BUJI3VX2' (6.0, 	30.366) used
[09/09 09:37:15     82s] *info:            2 cells of type 'BUJI3VX3' (7.0, 	20.195) used
[09/09 09:37:15     82s] *info:            2 cells of type 'BUJI3VX4' (10.0, 	14.245) used
[09/09 09:37:15     82s] *info:          125 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[09/09 09:37:15     82s] *info:            1 cell  of type 'DLY4JI3VX1' (15.0, 	61.557) used
[09/09 09:37:15     82s] *info:
[09/09 09:37:15     82s] *info: Total 8 instances resized
[09/09 09:37:15     82s] *info:       in which 8 FF resizing
[09/09 09:37:15     82s] *info:
[09/09 09:37:15     82s] 
[09/09 09:37:15     82s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2385.7M, EPOCH TIME: 1725889035.644244
[09/09 09:37:15     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1379).
[09/09 09:37:15     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     82s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2370.7M, EPOCH TIME: 1725889035.647314
[09/09 09:37:15     82s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2370.7M, EPOCH TIME: 1725889035.647730
[09/09 09:37:15     82s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2370.7M, EPOCH TIME: 1725889035.647810
[09/09 09:37:15     82s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2370.7M, EPOCH TIME: 1725889035.649186
[09/09 09:37:15     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:15     83s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2370.7M, EPOCH TIME: 1725889035.659478
[09/09 09:37:15     83s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2370.7M, EPOCH TIME: 1725889035.659531
[09/09 09:37:15     83s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.659759
[09/09 09:37:15     83s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2370.7M, EPOCH TIME: 1725889035.659923
[09/09 09:37:15     83s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.660002
[09/09 09:37:15     83s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2370.7M, EPOCH TIME: 1725889035.660083
[09/09 09:37:15     83s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2370.7M, EPOCH TIME: 1725889035.660121
[09/09 09:37:15     83s] TDRefine: refinePlace mode is spiral
[09/09 09:37:15     83s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.11
[09/09 09:37:15     83s] OPERPROF: Starting RefinePlace at level 1, MEM:2370.7M, EPOCH TIME: 1725889035.660193
[09/09 09:37:15     83s] *** Starting refinePlace (0:01:23 mem=2370.7M) ***
[09/09 09:37:15     83s] Total net bbox length = 4.724e+04 (2.629e+04 2.095e+04) (ext = 5.379e+03)
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:15     83s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:37:15     83s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:15     83s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:15     83s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2370.7M, EPOCH TIME: 1725889035.661563
[09/09 09:37:15     83s] Starting refinePlace ...
[09/09 09:37:15     83s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:15     83s] One DDP V2 for no tweak run.
[09/09 09:37:15     83s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:15     83s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2370.7M, EPOCH TIME: 1725889035.663693
[09/09 09:37:15     83s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:37:15     83s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2370.7M, EPOCH TIME: 1725889035.663787
[09/09 09:37:15     83s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.663882
[09/09 09:37:15     83s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2370.7M, EPOCH TIME: 1725889035.663954
[09/09 09:37:15     83s] DDP markSite nrRow 44 nrJob 44
[09/09 09:37:15     83s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.664072
[09/09 09:37:15     83s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.664165
[09/09 09:37:15     83s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:37:15     83s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2370.7MB) @(0:01:23 - 0:01:23).
[09/09 09:37:15     83s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:37:15     83s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:37:15     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:37:15     83s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:37:15     83s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 09:37:15     83s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:15     83s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:37:15     83s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2354.7MB) @(0:01:23 - 0:01:23).
[09/09 09:37:15     83s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:37:15     83s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2354.7MB
[09/09 09:37:15     83s] Statistics of distance of Instance movement in refine placement:
[09/09 09:37:15     83s]   maximum (X+Y) =         0.00 um
[09/09 09:37:15     83s]   mean    (X+Y) =         0.00 um
[09/09 09:37:15     83s] Summary Report:
[09/09 09:37:15     83s] Instances move: 0 (out of 1368 movable)
[09/09 09:37:15     83s] Instances flipped: 0
[09/09 09:37:15     83s] Mean displacement: 0.00 um
[09/09 09:37:15     83s] Max displacement: 0.00 um 
[09/09 09:37:15     83s] Total instances moved : 0
[09/09 09:37:15     83s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2354.7M, EPOCH TIME: 1725889035.692836
[09/09 09:37:15     83s] Total net bbox length = 4.724e+04 (2.629e+04 2.095e+04) (ext = 5.379e+03)
[09/09 09:37:15     83s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2354.7MB
[09/09 09:37:15     83s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2354.7MB) @(0:01:23 - 0:01:23).
[09/09 09:37:15     83s] *** Finished refinePlace (0:01:23 mem=2354.7M) ***
[09/09 09:37:15     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.11
[09/09 09:37:15     83s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.033, MEM:2354.7M, EPOCH TIME: 1725889035.693301
[09/09 09:37:15     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2354.7M, EPOCH TIME: 1725889035.696461
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1379).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2354.7M, EPOCH TIME: 1725889035.698361
[09/09 09:37:15     83s] *** maximum move = 0.00 um ***
[09/09 09:37:15     83s] *** Finished re-routing un-routed nets (2354.7M) ***
[09/09 09:37:15     83s] OPERPROF: Starting DPlace-Init at level 1, MEM:2354.7M, EPOCH TIME: 1725889035.698815
[09/09 09:37:15     83s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2354.7M, EPOCH TIME: 1725889035.700140
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:15     83s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2354.7M, EPOCH TIME: 1725889035.710903
[09/09 09:37:15     83s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2354.7M, EPOCH TIME: 1725889035.710976
[09/09 09:37:15     83s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.711358
[09/09 09:37:15     83s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2370.7M, EPOCH TIME: 1725889035.711517
[09/09 09:37:15     83s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2370.7M, EPOCH TIME: 1725889035.711592
[09/09 09:37:15     83s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2370.7M, EPOCH TIME: 1725889035.711671
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2370.7M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.623  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:37:15     83s] *** Finish Post CTS Hold Fixing (cpu=0:00:03.3 real=0:00:03.0 totSessionCpu=0:01:23 mem=2380.7M density=65.136%) ***
[09/09 09:37:15     83s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.18
[09/09 09:37:15     83s] **INFO: total 563 insts, 578 nets marked don't touch
[09/09 09:37:15     83s] **INFO: total 563 insts, 578 nets marked don't touch DB property
[09/09 09:37:15     83s] **INFO: total 563 insts, 578 nets unmarked don't touch
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:37:15     83s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2361.6M, EPOCH TIME: 1725889035.735068
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2290.6M, EPOCH TIME: 1725889035.737747
[09/09 09:37:15     83s] TotalInstCnt at PhyDesignMc Destruction: 1379
[09/09 09:37:15     83s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.6/0:00:01.7 (1.0), totSession cpu/real = 0:01:23.1/0:25:12.3 (0.1), mem = 2290.6M
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] =============================================================================================
[09/09 09:37:15     83s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    21.18-s099_1
[09/09 09:37:15     83s] =============================================================================================
[09/09 09:37:15     83s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:15     83s] ---------------------------------------------------------------------------------------------
[09/09 09:37:15     83s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:15     83s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:15     83s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:37:15     83s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.9 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:37:15     83s] [ OptGetWeight           ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ OptEval                ]     15   0:00:00.6  (  36.8 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:37:15     83s] [ OptCommit              ]     15   0:00:00.0  (   2.6 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:37:15     83s] [ PostCommitDelayUpdate  ]     20   0:00:00.0  (   1.8 % )     0:00:00.3 /  0:00:00.3    0.9
[09/09 09:37:15     83s] [ IncrDelayCalc          ]     77   0:00:00.3  (  17.3 % )     0:00:00.3 /  0:00:00.3    0.9
[09/09 09:37:15     83s] [ HoldReEval             ]     19   0:00:00.2  (  15.1 % )     0:00:00.2 /  0:00:00.3    1.1
[09/09 09:37:15     83s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:15     83s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ HoldCollectNode        ]     18   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.6
[09/09 09:37:15     83s] [ HoldSortNodeList       ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ HoldBottleneckCount    ]     16   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:15     83s] [ HoldCacheNodeWeight    ]     15   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:37:15     83s] [ HoldBuildSlackGraph    ]     15   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ HoldDBCommit           ]     23   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:15     83s] [ HoldTimerCalcSummary   ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ RefinePlace            ]      1   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:15     83s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:15     83s] [ TimingReport           ]      3   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:15     83s] [ IncrTimingUpdate       ]     35   0:00:00.1  (   7.8 % )     0:00:00.1 /  0:00:00.2    1.2
[09/09 09:37:15     83s] [ MISC                   ]          0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:15     83s] ---------------------------------------------------------------------------------------------
[09/09 09:37:15     83s]  HoldOpt #1 TOTAL                   0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.6    1.0
[09/09 09:37:15     83s] ---------------------------------------------------------------------------------------------
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2290.6M, EPOCH TIME: 1725889035.739799
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:15     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2290.6M, EPOCH TIME: 1725889035.750806
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] *** Steiner Routed Nets: 21.736%; Threshold: 100; Threshold for Hold: 100
[09/09 09:37:15     83s] ### Creating LA Mngr. totSessionCpu=0:01:23 mem=2290.6M
[09/09 09:37:15     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:23 mem=2290.6M
[09/09 09:37:15     83s] Re-routed 0 nets
[09/09 09:37:15     83s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:15     83s] Deleting Lib Analyzer.
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:15     83s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:15     83s] Summary for sequential cells identification: 
[09/09 09:37:15     83s]   Identified SBFF number: 33
[09/09 09:37:15     83s]   Identified MBFF number: 0
[09/09 09:37:15     83s]   Identified SB Latch number: 0
[09/09 09:37:15     83s]   Identified MB Latch number: 0
[09/09 09:37:15     83s]   Not identified SBFF number: 0
[09/09 09:37:15     83s]   Not identified MBFF number: 0
[09/09 09:37:15     83s]   Not identified SB Latch number: 0
[09/09 09:37:15     83s]   Not identified MB Latch number: 0
[09/09 09:37:15     83s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:15     83s]  Visiting view : slow_functional_mode
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:15     83s]  Visiting view : fast_functional_mode
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:15     83s] TLC MultiMap info (StdDelay):
[09/09 09:37:15     83s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:15     83s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:15     83s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:15     83s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:15     83s]  Setting StdDelay to: 91ps
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:15     83s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[09/09 09:37:15     83s] OPTC: user 20.0
[09/09 09:37:15     83s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:37:15     83s] Summary for sequential cells identification: 
[09/09 09:37:15     83s]   Identified SBFF number: 33
[09/09 09:37:15     83s]   Identified MBFF number: 0
[09/09 09:37:15     83s]   Identified SB Latch number: 0
[09/09 09:37:15     83s]   Identified MB Latch number: 0
[09/09 09:37:15     83s]   Not identified SBFF number: 0
[09/09 09:37:15     83s]   Not identified MBFF number: 0
[09/09 09:37:15     83s]   Not identified SB Latch number: 0
[09/09 09:37:15     83s]   Not identified MB Latch number: 0
[09/09 09:37:15     83s]   Number of sequential cells which are not FFs: 43
[09/09 09:37:15     83s]  Visiting view : slow_functional_mode
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:37:15     83s]  Visiting view : fast_functional_mode
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:37:15     83s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:37:15     83s] TLC MultiMap info (StdDelay):
[09/09 09:37:15     83s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:37:15     83s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:37:15     83s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:37:15     83s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:37:15     83s]  Setting StdDelay to: 91ps
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:37:15     83s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:37:15     83s] GigaOpt: WNS bump threshold: 0.0455
[09/09 09:37:15     83s] GigaOpt: Skipping postEco optimization
[09/09 09:37:15     83s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:37:15     83s] GigaOpt: Skipping nonLegal postEco optimization
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] Active setup views:
[09/09 09:37:15     83s]  slow_functional_mode
[09/09 09:37:15     83s]   Dominating endpoints: 0
[09/09 09:37:15     83s]   Dominating TNS: -0.000
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] OPTC: user 20.0
[09/09 09:37:15     83s] OPTC: user 20.0
[09/09 09:37:15     83s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      ============================ Layers =============================
[09/09 09:37:15     83s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:15     83s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:37:15     83s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:15     83s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:37:15     83s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:37:15     83s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:15     83s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:37:15     83s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:37:15     83s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:37:15     83s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:37:15     83s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:37:15     83s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:37:15     83s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:37:15     83s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:37:15     83s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:37:15     83s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:37:15     83s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:37:15     83s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:37:15     83s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:37:15     83s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:37:15     83s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:37:15     83s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:37:15     83s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:37:15     83s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:37:15     83s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:37:15     83s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:37:15     83s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:37:15     83s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:37:15     83s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:37:15     83s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:37:15     83s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:37:15     83s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:37:15     83s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:37:15     83s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:37:15     83s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:37:15     83s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:37:15     83s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:37:15     83s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:37:15     83s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:37:15     83s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:37:15     83s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:37:15     83s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:37:15     83s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:37:15     83s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:37:15     83s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:37:15     83s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:37:15     83s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:37:15     83s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:37:15     83s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:37:15     83s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:37:15     83s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:37:15     83s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:37:15     83s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:37:15     83s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:37:15     83s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:37:15     83s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:37:15     83s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:37:15     83s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:37:15     83s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:37:15     83s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:37:15     83s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:37:15     83s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:37:15     83s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:37:15     83s] (I)      Started Import and model ( Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:37:15     83s] (I)      == Non-default Options ==
[09/09 09:37:15     83s] (I)      Build term to term wires                           : false
[09/09 09:37:15     83s] (I)      Maximum routing layer                              : 4
[09/09 09:37:15     83s] (I)      Number of threads                                  : 1
[09/09 09:37:15     83s] (I)      Method to set GCell size                           : row
[09/09 09:37:15     83s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:37:15     83s] (I)      Use row-based GCell size
[09/09 09:37:15     83s] (I)      Use row-based GCell align
[09/09 09:37:15     83s] (I)      layer 0 area = 202000
[09/09 09:37:15     83s] (I)      layer 1 area = 202000
[09/09 09:37:15     83s] (I)      layer 2 area = 202000
[09/09 09:37:15     83s] (I)      layer 3 area = 202000
[09/09 09:37:15     83s] (I)      GCell unit size   : 4480
[09/09 09:37:15     83s] (I)      GCell multiplier  : 1
[09/09 09:37:15     83s] (I)      GCell row height  : 4480
[09/09 09:37:15     83s] (I)      Actual row height : 4480
[09/09 09:37:15     83s] (I)      GCell align ref   : 20160 20160
[09/09 09:37:15     83s] [NR-eGR] Track table information for default rule: 
[09/09 09:37:15     83s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:37:15     83s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:37:15     83s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:37:15     83s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:37:15     83s] [NR-eGR] METTP has single uniform track structure
[09/09 09:37:15     83s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:37:15     83s] (I)      ================= Default via =================
[09/09 09:37:15     83s] (I)      +---+--------------------+--------------------+
[09/09 09:37:15     83s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:37:15     83s] (I)      +---+--------------------+--------------------+
[09/09 09:37:15     83s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:37:15     83s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:37:15     83s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:37:15     83s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:37:15     83s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:37:15     83s] (I)      +---+--------------------+--------------------+
[09/09 09:37:15     83s] [NR-eGR] Read 255 PG shapes
[09/09 09:37:15     83s] [NR-eGR] Read 0 clock shapes
[09/09 09:37:15     83s] [NR-eGR] Read 0 other shapes
[09/09 09:37:15     83s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:37:15     83s] [NR-eGR] #Instance Blockages : 0
[09/09 09:37:15     83s] [NR-eGR] #PG Blockages       : 255
[09/09 09:37:15     83s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:37:15     83s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:37:15     83s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:37:15     83s] [NR-eGR] #Other Blockages    : 0
[09/09 09:37:15     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:37:15     83s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:37:15     83s] [NR-eGR] Read 1417 nets ( ignored 13 )
[09/09 09:37:15     83s] (I)      early_global_route_priority property id does not exist.
[09/09 09:37:15     83s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:37:15     83s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:37:15     83s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:37:15     83s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:37:15     83s] (I)      Number of ignored nets                =     13
[09/09 09:37:15     83s] (I)      Number of connected nets              =      0
[09/09 09:37:15     83s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:37:15     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:37:15     83s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:37:15     83s] (I)      Ndr track 0 does not exist
[09/09 09:37:15     83s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:37:15     83s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:37:15     83s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:37:15     83s] (I)      Site width          :   560  (dbu)
[09/09 09:37:15     83s] (I)      Row height          :  4480  (dbu)
[09/09 09:37:15     83s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:37:15     83s] (I)      GCell width         :  4480  (dbu)
[09/09 09:37:15     83s] (I)      GCell height        :  4480  (dbu)
[09/09 09:37:15     83s] (I)      Grid                :   102    53     4
[09/09 09:37:15     83s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:37:15     83s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:37:15     83s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:37:15     83s] (I)      Default wire width  :   230   280   280   280
[09/09 09:37:15     83s] (I)      Default wire space  :   230   280   280   280
[09/09 09:37:15     83s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:37:15     83s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:37:15     83s] (I)      First track coord   :   280   280   280   280
[09/09 09:37:15     83s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:37:15     83s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:37:15     83s] (I)      Num of masks        :     1     1     1     1
[09/09 09:37:15     83s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:37:15     83s] (I)      --------------------------------------------------------
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] [NR-eGR] ============ Routing rule table ============
[09/09 09:37:15     83s] [NR-eGR] Rule id: 0  Nets: 1404
[09/09 09:37:15     83s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:37:15     83s] (I)                    Layer    2    3    4 
[09/09 09:37:15     83s] (I)                    Pitch  560  560  560 
[09/09 09:37:15     83s] (I)             #Used tracks    1    1    1 
[09/09 09:37:15     83s] (I)       #Fully used tracks    1    1    1 
[09/09 09:37:15     83s] [NR-eGR] ========================================
[09/09 09:37:15     83s] [NR-eGR] 
[09/09 09:37:15     83s] (I)      =============== Blocked Tracks ===============
[09/09 09:37:15     83s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:15     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:37:15     83s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:15     83s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:37:15     83s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:37:15     83s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:37:15     83s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:37:15     83s] (I)      +-------+---------+----------+---------------+
[09/09 09:37:15     83s] (I)      Finished Import and model ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      Reset routing kernel
[09/09 09:37:15     83s] (I)      Started Global Routing ( Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      totalPins=4783  totalGlobalPin=4655 (97.32%)
[09/09 09:37:15     83s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:15     83s] [NR-eGR] Layer group 1: route 1404 net(s) in layer range [2, 4]
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1a Route ============
[09/09 09:37:15     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:37:15     83s] (I)      Usage: 11039 = (5868 H, 5171 V) = (13.57% H, 6.45% V) = (2.629e+04um H, 2.317e+04um V)
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1b Route ============
[09/09 09:37:15     83s] (I)      Usage: 11039 = (5868 H, 5171 V) = (13.57% H, 6.45% V) = (2.629e+04um H, 2.317e+04um V)
[09/09 09:37:15     83s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.945472e+04um
[09/09 09:37:15     83s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:37:15     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1c Route ============
[09/09 09:37:15     83s] (I)      Usage: 11039 = (5868 H, 5171 V) = (13.57% H, 6.45% V) = (2.629e+04um H, 2.317e+04um V)
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1d Route ============
[09/09 09:37:15     83s] (I)      Usage: 11039 = (5868 H, 5171 V) = (13.57% H, 6.45% V) = (2.629e+04um H, 2.317e+04um V)
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1e Route ============
[09/09 09:37:15     83s] (I)      Usage: 11039 = (5868 H, 5171 V) = (13.57% H, 6.45% V) = (2.629e+04um H, 2.317e+04um V)
[09/09 09:37:15     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.945472e+04um
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] (I)      ============  Phase 1l Route ============
[09/09 09:37:15     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:37:15     83s] (I)      Layer  2:      36312      7392         1        4768       37664    (11.24%) 
[09/09 09:37:15     83s] (I)      Layer  3:      42824      6571         0           0       42824    ( 0.00%) 
[09/09 09:37:15     83s] (I)      Layer  4:      42276       502         0           0       42432    ( 0.00%) 
[09/09 09:37:15     83s] (I)      Total:        121412     14465         1        4768      122920    ( 3.73%) 
[09/09 09:37:15     83s] (I)      
[09/09 09:37:15     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:37:15     83s] [NR-eGR]                        OverCon            
[09/09 09:37:15     83s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:37:15     83s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:37:15     83s] [NR-eGR] ----------------------------------------------
[09/09 09:37:15     83s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:15     83s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:37:15     83s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:15     83s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:37:15     83s] [NR-eGR] ----------------------------------------------
[09/09 09:37:15     83s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:37:15     83s] [NR-eGR] 
[09/09 09:37:15     83s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:37:15     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:37:15     83s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2328.75 MB )
[09/09 09:37:15     83s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:37:15     83s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:37:15     83s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:37:15     83s] (I)       Early Global Route kernel                   100.00%  406.33 sec  406.37 sec  0.04 sec  0.03 sec 
[09/09 09:37:15     83s] (I)       +-Import and model                           23.75%  406.34 sec  406.35 sec  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | +-Create place DB                           6.56%  406.34 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Import place data                       6.29%  406.34 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read instances and placement          1.79%  406.34 sec  406.34 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read nets                             3.94%  406.34 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Create route DB                          12.63%  406.35 sec  406.35 sec  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | | +-Import route data (1T)                 11.94%  406.35 sec  406.35 sec  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.74%  406.35 sec  406.35 sec  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read routing blockages              0.01%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read instance blockages             0.47%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read PG blockages                   0.14%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read clock blockages                0.04%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read other blockages                0.04%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read halo blockages                 0.02%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Read boundary cut boxes             0.01%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read blackboxes                       0.03%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read prerouted                        1.33%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read unlegalized nets                 0.13%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Read nets                             0.88%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Set up via pillars                    0.02%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Initialize 3D grid graph              0.07%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Model blockage capacity               1.89%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | | +-Initialize 3D capacity              1.47%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Read aux data                             0.01%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Others data preparation                   0.14%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Create route kernel                       2.88%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       +-Global Routing                             37.46%  406.35 sec  406.37 sec  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | +-Initialization                            1.19%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Net group 1                              33.78%  406.35 sec  406.36 sec  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | | +-Generate topology                       2.46%  406.35 sec  406.35 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1a                                6.44%  406.35 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Pattern routing (1T)                  4.39%  406.35 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.52%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Add via demand to 2D                  0.60%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1b                                1.97%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Monotonic routing (1T)                1.54%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1c                                0.04%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1d                                0.03%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1e                                0.38%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | | +-Route legalization                    0.01%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | | +-Phase 1l                               19.64%  406.36 sec  406.36 sec  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)       | | | +-Layer assignment (1T)                18.81%  406.36 sec  406.36 sec  0.01 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Clean cong LA                             0.01%  406.36 sec  406.36 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       +-Export 3D cong map                          1.28%  406.37 sec  406.37 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)       | +-Export 2D cong map                        0.25%  406.37 sec  406.37 sec  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)      ======================= Summary by functions ========================
[09/09 09:37:15     83s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:37:15     83s] (I)      ---------------------------------------------------------------------
[09/09 09:37:15     83s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.03 sec 
[09/09 09:37:15     83s] (I)        1  Global Routing                       37.46%  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        1  Import and model                     23.75%  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        1  Export 3D cong map                    1.28%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Net group 1                          33.78%  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        2  Create route DB                      12.63%  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        2  Create place DB                       6.56%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Create route kernel                   2.88%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Initialization                        1.19%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Others data preparation               0.14%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1l                             19.64%  0.01 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        3  Import route data (1T)               11.94%  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1a                              6.44%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Import place data                     6.29%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Generate topology                     2.46%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1b                              1.97%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        3  Phase 1d                              0.03%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Layer assignment (1T)                18.81%  0.01 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read nets                             4.82%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Pattern routing (1T)                  4.39%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read blockages ( Layer 2-4 )          2.74%  0.00 sec  0.01 sec 
[09/09 09:37:15     83s] (I)        4  Model blockage capacity               1.89%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read instances and placement          1.79%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Monotonic routing (1T)                1.54%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read prerouted                        1.33%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Add via demand to 2D                  0.60%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Pattern Routing Avoiding Blockages    0.52%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Initialize 3D grid graph              0.07%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Initialize 3D capacity                1.47%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read instance blockages               0.47%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read PG blockages                     0.14%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read halo blockages                   0.02%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:37:15     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:2328.8M, EPOCH TIME: 1725889035.867751
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:37:15     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:37:15     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2328.8M, EPOCH TIME: 1725889035.868744
[09/09 09:37:15     83s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:37:15     83s] OPERPROF: Starting HotSpotCal at level 1, MEM:2328.8M, EPOCH TIME: 1725889035.868877
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:37:15     83s] [hotspot] +------------+---------------+---------------+
[09/09 09:37:15     83s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:37:15     83s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:37:15     83s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2328.8M, EPOCH TIME: 1725889035.869302
[09/09 09:37:15     83s] Reported timing to dir ./timingReports
[09/09 09:37:15     83s] **optDesign ... cpu = 0:00:06, real = 0:00:05, mem = 1737.6M, totSessionCpu=0:01:23 **
[09/09 09:37:15     83s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2265.2M, EPOCH TIME: 1725889035.890035
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:15     83s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2265.2M, EPOCH TIME: 1725889035.901100
[09/09 09:37:15     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:15     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:37:15     83s] 
[09/09 09:37:15     83s] TimeStamp Deleting Cell Server End ...
[09/09 09:37:15     83s] Starting delay calculation for Hold views
[09/09 09:37:16     83s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:16     83s] #################################################################################
[09/09 09:37:16     83s] # Design Stage: PreRoute
[09/09 09:37:16     83s] # Design Name: aska_dig
[09/09 09:37:16     83s] # Design Mode: 180nm
[09/09 09:37:16     83s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:16     83s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:16     83s] # Signoff Settings: SI Off 
[09/09 09:37:16     83s] #################################################################################
[09/09 09:37:16     83s] Calculate delays in BcWc mode...
[09/09 09:37:16     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 2261.3M, InitMEM = 2261.3M)
[09/09 09:37:16     83s] Start delay calculation (fullDC) (1 T). (MEM=2261.27)
[09/09 09:37:16     83s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:37:16     83s] End AAE Lib Interpolated Model. (MEM=2272.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:16     83s] Total number of fetched objects 1417
[09/09 09:37:16     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:16     83s] End delay calculation. (MEM=2288.47 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:16     83s] End delay calculation (fullDC). (MEM=2288.47 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:16     83s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2288.5M) ***
[09/09 09:37:16     83s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:24 mem=2288.5M)
[09/09 09:37:16     83s] Starting delay calculation for Setup views
[09/09 09:37:16     83s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:16     83s] #################################################################################
[09/09 09:37:16     83s] # Design Stage: PreRoute
[09/09 09:37:16     83s] # Design Name: aska_dig
[09/09 09:37:16     83s] # Design Mode: 180nm
[09/09 09:37:16     83s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:16     83s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:16     83s] # Signoff Settings: SI Off 
[09/09 09:37:16     83s] #################################################################################
[09/09 09:37:16     83s] Calculate delays in BcWc mode...
[09/09 09:37:16     83s] Topological Sorting (REAL = 0:00:00.0, MEM = 2240.0M, InitMEM = 2240.0M)
[09/09 09:37:16     83s] Start delay calculation (fullDC) (1 T). (MEM=2239.98)
[09/09 09:37:16     83s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:37:16     83s] End AAE Lib Interpolated Model. (MEM=2251.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:16     83s] Total number of fetched objects 1417
[09/09 09:37:16     83s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:16     83s] End delay calculation. (MEM=2299.19 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:16     83s] End delay calculation (fullDC). (MEM=2299.19 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:37:16     83s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2299.2M) ***
[09/09 09:37:16     83s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:24 mem=2299.2M)
[09/09 09:37:17     84s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.000  | -0.103  |
|           TNS (ns):| -0.103  |  0.000  | -0.103  |
|    Violating Paths:|    2    |    1    |    1    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:37:17     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2260.4M, EPOCH TIME: 1725889037.302943
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] 
[09/09 09:37:17     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:17     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2260.4M, EPOCH TIME: 1725889037.313614
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:37:17     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2260.4M, EPOCH TIME: 1725889037.316132
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] 
[09/09 09:37:17     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:17     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2260.4M, EPOCH TIME: 1725889037.326543
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2260.4M, EPOCH TIME: 1725889037.328487
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] 
[09/09 09:37:17     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:17     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2260.4M, EPOCH TIME: 1725889037.338451
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:02.0, MEM=2260.4M
[09/09 09:37:17     84s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1772.4M, totSessionCpu=0:01:24 **
[09/09 09:37:17     84s] *** Finished optDesign ***
[09/09 09:37:17     84s] 
[09/09 09:37:17     84s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:06.4 real=0:00:07.1)
[09/09 09:37:17     84s] Info: Destroy the CCOpt slew target map.
[09/09 09:37:17     84s] clean pInstBBox. size 0
[09/09 09:37:17     84s] All LLGs are deleted
[09/09 09:37:17     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:17     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2260.4M, EPOCH TIME: 1725889037.363402
[09/09 09:37:17     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2260.4M, EPOCH TIME: 1725889037.363510
[09/09 09:37:17     84s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:37:17     84s] *** optDesign #2 [finish] : cpu/real = 0:00:06.5/0:00:07.1 (0.9), totSession cpu/real = 0:01:24.1/0:25:13.9 (0.1), mem = 2260.4M
[09/09 09:37:17     84s] 
[09/09 09:37:17     84s] =============================================================================================
[09/09 09:37:17     84s]  Final TAT Report : optDesign #2                                                21.18-s099_1
[09/09 09:37:17     84s] =============================================================================================
[09/09 09:37:17     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:17     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:17     84s] [ InitOpt                ]      1   0:00:01.5  (  21.3 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:37:17     84s] [ HoldOpt                ]      1   0:00:01.5  (  21.6 % )     0:00:01.7 /  0:00:01.6    1.0
[09/09 09:37:17     84s] [ ViewPruning            ]      8   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:37:17     84s] [ BuildHoldData          ]      1   0:00:01.2  (  17.3 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:37:17     84s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.9 % )     0:00:01.5 /  0:00:00.9    0.6
[09/09 09:37:17     84s] [ DrvReport              ]      2   0:00:00.7  (   9.1 % )     0:00:00.7 /  0:00:00.0    0.0
[09/09 09:37:17     84s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:37:17     84s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:17     84s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   9.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:37:17     84s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:17     84s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:17     84s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:17     84s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:17     84s] [ TimingUpdate           ]     28   0:00:00.3  (   4.2 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:37:17     84s] [ FullDelayCalc          ]      4   0:00:00.5  (   6.8 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:37:17     84s] [ TimingReport           ]      7   0:00:00.2  (   2.3 % )     0:00:00.2 /  0:00:00.1    0.8
[09/09 09:37:17     84s] [ GenerateReports        ]      2   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:37:17     84s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:37:17     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:17     84s]  optDesign #2 TOTAL                 0:00:07.1  ( 100.0 % )     0:00:07.1 /  0:00:06.5    0.9
[09/09 09:37:17     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:17     84s] 
[09/09 09:37:41     84s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:37:41     84s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_postCTS -outDir timingReports
[09/09 09:37:41     84s] *** timeDesign #7 [begin] : totSession cpu/real = 0:01:24.5/0:25:37.8 (0.1), mem = 2260.4M
[09/09 09:37:41     84s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2229.4M, EPOCH TIME: 1725889061.283286
[09/09 09:37:41     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] All LLGs are deleted
[09/09 09:37:41     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2229.4M, EPOCH TIME: 1725889061.283389
[09/09 09:37:41     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2229.4M, EPOCH TIME: 1725889061.283449
[09/09 09:37:41     84s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2229.4M, EPOCH TIME: 1725889061.283519
[09/09 09:37:41     84s] Start to check current routing status for nets...
[09/09 09:37:41     84s] All nets are already routed correctly.
[09/09 09:37:41     84s] End to check current routing status for nets (mem=2229.4M)
[09/09 09:37:41     84s] Effort level <high> specified for reg2reg path_group
[09/09 09:37:41     84s] All LLGs are deleted
[09/09 09:37:41     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.4M, EPOCH TIME: 1725889061.308281
[09/09 09:37:41     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1725889061.308377
[09/09 09:37:41     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2231.4M, EPOCH TIME: 1725889061.308629
[09/09 09:37:41     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2231.4M, EPOCH TIME: 1725889061.308825
[09/09 09:37:41     84s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:41     84s] Core basic site is core_ji3v
[09/09 09:37:41     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2231.4M, EPOCH TIME: 1725889061.318584
[09/09 09:37:41     84s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:41     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:41     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1725889061.318880
[09/09 09:37:41     84s] Fast DP-INIT is on for default
[09/09 09:37:41     84s] Atter site array init, number of instance map data is 0.
[09/09 09:37:41     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.000, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1725889061.319394
[09/09 09:37:41     84s] 
[09/09 09:37:41     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:41     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.011, MEM:2231.4M, EPOCH TIME: 1725889061.319906
[09/09 09:37:41     84s] All LLGs are deleted
[09/09 09:37:41     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:41     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:41     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2231.4M, EPOCH TIME: 1725889061.320315
[09/09 09:37:41     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2231.4M, EPOCH TIME: 1725889061.320372
[09/09 09:37:42     84s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:37:42     84s] All LLGs are deleted
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.042178
[09/09 09:37:42     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1725889062.042277
[09/09 09:37:42     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.042546
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2229.6M, EPOCH TIME: 1725889062.042734
[09/09 09:37:42     84s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:42     84s] Core basic site is core_ji3v
[09/09 09:37:42     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2229.6M, EPOCH TIME: 1725889062.052205
[09/09 09:37:42     84s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:42     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:42     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1725889062.052590
[09/09 09:37:42     84s] Fast DP-INIT is on for default
[09/09 09:37:42     84s] Atter site array init, number of instance map data is 0.
[09/09 09:37:42     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2229.6M, EPOCH TIME: 1725889062.053209
[09/09 09:37:42     84s] 
[09/09 09:37:42     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:42     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2229.6M, EPOCH TIME: 1725889062.053585
[09/09 09:37:42     84s] All LLGs are deleted
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.054046
[09/09 09:37:42     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1725889062.054110
[09/09 09:37:42     84s] Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:37:42     84s] All LLGs are deleted
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.055638
[09/09 09:37:42     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1725889062.055707
[09/09 09:37:42     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.055946
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2229.6M, EPOCH TIME: 1725889062.056114
[09/09 09:37:42     84s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:42     84s] Core basic site is core_ji3v
[09/09 09:37:42     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2229.6M, EPOCH TIME: 1725889062.065468
[09/09 09:37:42     84s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:42     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:42     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2229.6M, EPOCH TIME: 1725889062.066110
[09/09 09:37:42     84s] Fast DP-INIT is on for default
[09/09 09:37:42     84s] Atter site array init, number of instance map data is 0.
[09/09 09:37:42     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2229.6M, EPOCH TIME: 1725889062.066633
[09/09 09:37:42     84s] 
[09/09 09:37:42     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:42     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2229.6M, EPOCH TIME: 1725889062.067045
[09/09 09:37:42     84s] All LLGs are deleted
[09/09 09:37:42     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:42     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:42     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2229.6M, EPOCH TIME: 1725889062.067458
[09/09 09:37:42     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2229.6M, EPOCH TIME: 1725889062.067516
[09/09 09:37:42     84s] Reported timing to dir timingReports
[09/09 09:37:42     84s] Total CPU time: 0.18 sec
[09/09 09:37:42     84s] Total Real time: 1.0 sec
[09/09 09:37:42     84s] Total Memory Usage: 2229.554688 Mbytes
[09/09 09:37:42     84s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:37:42     84s] *** timeDesign #7 [finish] : cpu/real = 0:00:00.2/0:00:00.8 (0.2), totSession cpu/real = 0:01:24.7/0:25:38.6 (0.1), mem = 2229.6M
[09/09 09:37:42     84s] 
[09/09 09:37:42     84s] =============================================================================================
[09/09 09:37:42     84s]  Final TAT Report : timeDesign #7                                               21.18-s099_1
[09/09 09:37:42     84s] =============================================================================================
[09/09 09:37:42     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:42     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:42     84s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:42     84s] [ OptSummaryReport       ]      1   0:00:00.0  (   5.5 % )     0:00:00.8 /  0:00:00.1    0.2
[09/09 09:37:42     84s] [ DrvReport              ]      1   0:00:00.6  (  80.3 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:37:42     84s] [ TimingUpdate           ]      1   0:00:00.0  (   2.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:42     84s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:37:42     84s] [ GenerateReports        ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:42     84s] [ MISC                   ]          0:00:00.0  (   5.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:37:42     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:42     84s]  timeDesign #7 TOTAL                0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:37:42     84s] ---------------------------------------------------------------------------------------------
[09/09 09:37:42     84s] 
[09/09 09:37:45     84s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:37:45     84s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_postCTS -outDir timingReports
[09/09 09:37:45     84s] *** timeDesign #8 [begin] : totSession cpu/real = 0:01:24.8/0:25:42.4 (0.1), mem = 2229.6M
[09/09 09:37:45     84s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2212.0M, EPOCH TIME: 1725889065.903366
[09/09 09:37:45     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] All LLGs are deleted
[09/09 09:37:45     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2212.0M, EPOCH TIME: 1725889065.903459
[09/09 09:37:45     84s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2212.0M, EPOCH TIME: 1725889065.903506
[09/09 09:37:45     84s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2212.0M, EPOCH TIME: 1725889065.903583
[09/09 09:37:45     84s] Start to check current routing status for nets...
[09/09 09:37:45     84s] All nets are already routed correctly.
[09/09 09:37:45     84s] End to check current routing status for nets (mem=2212.0M)
[09/09 09:37:45     84s] Effort level <high> specified for reg2reg path_group
[09/09 09:37:45     84s] All LLGs are deleted
[09/09 09:37:45     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2220.1M, EPOCH TIME: 1725889065.946808
[09/09 09:37:45     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2220.1M, EPOCH TIME: 1725889065.946897
[09/09 09:37:45     84s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2220.1M, EPOCH TIME: 1725889065.947169
[09/09 09:37:45     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2220.1M, EPOCH TIME: 1725889065.947362
[09/09 09:37:45     84s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:45     84s] Core basic site is core_ji3v
[09/09 09:37:45     84s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2220.1M, EPOCH TIME: 1725889065.957417
[09/09 09:37:45     84s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:45     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:45     84s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2220.1M, EPOCH TIME: 1725889065.957715
[09/09 09:37:45     84s] Fast DP-INIT is on for default
[09/09 09:37:45     84s] Atter site array init, number of instance map data is 0.
[09/09 09:37:45     84s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2220.1M, EPOCH TIME: 1725889065.958243
[09/09 09:37:45     84s] 
[09/09 09:37:45     84s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:45     84s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2220.1M, EPOCH TIME: 1725889065.958739
[09/09 09:37:45     84s] All LLGs are deleted
[09/09 09:37:45     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:45     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:45     84s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2220.1M, EPOCH TIME: 1725889065.959161
[09/09 09:37:45     84s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2220.1M, EPOCH TIME: 1725889065.959224
[09/09 09:37:45     84s] OPTC: user 20.0
[09/09 09:37:45     84s] Starting delay calculation for Hold views
[09/09 09:37:45     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:37:45     84s] #################################################################################
[09/09 09:37:45     84s] # Design Stage: PreRoute
[09/09 09:37:45     84s] # Design Name: aska_dig
[09/09 09:37:45     84s] # Design Mode: 180nm
[09/09 09:37:45     84s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:37:45     84s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:37:45     84s] # Signoff Settings: SI Off 
[09/09 09:37:45     84s] #################################################################################
[09/09 09:37:45     84s] Calculate delays in BcWc mode...
[09/09 09:37:45     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2218.1M, InitMEM = 2218.1M)
[09/09 09:37:45     84s] Start delay calculation (fullDC) (1 T). (MEM=2218.07)
[09/09 09:37:45     84s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:37:45     84s] End AAE Lib Interpolated Model. (MEM=2229.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:46     85s] Total number of fetched objects 1417
[09/09 09:37:46     85s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:37:46     85s] End delay calculation. (MEM=2261.27 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:37:46     85s] End delay calculation (fullDC). (MEM=2261.27 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:37:46     85s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2261.3M) ***
[09/09 09:37:46     85s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:25 mem=2261.3M)
[09/09 09:37:46     85s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.000  | -0.103  |
|           TNS (ns):| -0.103  |  0.000  | -0.103  |
|    Violating Paths:|    2    |    1    |    1    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:37:46     85s] All LLGs are deleted
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.237337
[09/09 09:37:46     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.237432
[09/09 09:37:46     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.237689
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2222.3M, EPOCH TIME: 1725889066.237873
[09/09 09:37:46     85s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:46     85s] Core basic site is core_ji3v
[09/09 09:37:46     85s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2222.3M, EPOCH TIME: 1725889066.247302
[09/09 09:37:46     85s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:46     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:46     85s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.247687
[09/09 09:37:46     85s] Fast DP-INIT is on for default
[09/09 09:37:46     85s] Atter site array init, number of instance map data is 0.
[09/09 09:37:46     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2222.3M, EPOCH TIME: 1725889066.248304
[09/09 09:37:46     85s] 
[09/09 09:37:46     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:46     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2222.3M, EPOCH TIME: 1725889066.248673
[09/09 09:37:46     85s] All LLGs are deleted
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.249136
[09/09 09:37:46     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.249198
[09/09 09:37:46     85s] Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:37:46     85s] All LLGs are deleted
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.250666
[09/09 09:37:46     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.250732
[09/09 09:37:46     85s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.250995
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2222.3M, EPOCH TIME: 1725889066.251142
[09/09 09:37:46     85s] Max number of tech site patterns supported in site array is 256.
[09/09 09:37:46     85s] Core basic site is core_ji3v
[09/09 09:37:46     85s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2222.3M, EPOCH TIME: 1725889066.260404
[09/09 09:37:46     85s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:37:46     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:37:46     85s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.260818
[09/09 09:37:46     85s] Fast DP-INIT is on for default
[09/09 09:37:46     85s] Atter site array init, number of instance map data is 0.
[09/09 09:37:46     85s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2222.3M, EPOCH TIME: 1725889066.261429
[09/09 09:37:46     85s] 
[09/09 09:37:46     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:37:46     85s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2222.3M, EPOCH TIME: 1725889066.261856
[09/09 09:37:46     85s] All LLGs are deleted
[09/09 09:37:46     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:37:46     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:37:46     85s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2222.3M, EPOCH TIME: 1725889066.262278
[09/09 09:37:46     85s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2222.3M, EPOCH TIME: 1725889066.262339
[09/09 09:37:46     85s] Reported timing to dir timingReports
[09/09 09:37:46     85s] Total CPU time: 0.4 sec
[09/09 09:37:46     85s] Total Real time: 1.0 sec
[09/09 09:37:46     85s] Total Memory Usage: 2196.777344 Mbytes
[09/09 09:37:46     85s] *** timeDesign #8 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:25.2/0:25:42.8 (0.1), mem = 2196.8M
[09/09 09:37:46     85s] 
[09/09 09:37:46     85s] =============================================================================================
[09/09 09:37:46     85s]  Final TAT Report : timeDesign #8                                               21.18-s099_1
[09/09 09:37:46     85s] =============================================================================================
[09/09 09:37:46     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:37:46     85s] ---------------------------------------------------------------------------------------------
[09/09 09:37:46     85s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:37:46     85s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.5 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:37:46     85s] [ TimingUpdate           ]      1   0:00:00.1  (  13.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:46     85s] [ FullDelayCalc          ]      1   0:00:00.2  (  40.3 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:37:46     85s] [ TimingReport           ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:37:46     85s] [ GenerateReports        ]      1   0:00:00.0  (  10.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:37:46     85s] [ MISC                   ]          0:00:00.1  (  22.5 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:37:46     85s] ---------------------------------------------------------------------------------------------
[09/09 09:37:46     85s]  timeDesign #8 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:37:46     85s] ---------------------------------------------------------------------------------------------
[09/09 09:37:46     85s] 
[09/09 09:38:02     85s] <CMD> optDesign -postCTS -hold
[09/09 09:38:02     85s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1703.9M, totSessionCpu=0:01:26 **
[09/09 09:38:02     85s] *** optDesign #3 [begin] : totSession cpu/real = 0:01:25.7/0:25:58.9 (0.1), mem = 2196.9M
[09/09 09:38:02     85s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:38:02     85s] GigaOpt running with 1 threads.
[09/09 09:38:02     85s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:25.7/0:25:58.9 (0.1), mem = 2196.9M
[09/09 09:38:02     85s] **INFO: User settings:
[09/09 09:38:02     85s] setDesignMode -process                            180
[09/09 09:38:02     85s] setExtractRCMode -coupling_c_th                   3
[09/09 09:38:02     85s] setExtractRCMode -engine                          preRoute
[09/09 09:38:02     85s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:38:02     85s] setExtractRCMode -total_c_th                      5
[09/09 09:38:02     85s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:38:02     85s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:38:02     85s] setUsefulSkewMode -noBoundary                     false
[09/09 09:38:02     85s] setDelayCalMode -enable_high_fanout               true
[09/09 09:38:02     85s] setDelayCalMode -engine                           aae
[09/09 09:38:02     85s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:38:02     85s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:38:02     85s] setOptMode -activeHoldViews                       { fast_functional_mode }
[09/09 09:38:02     85s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:38:02     85s] setOptMode -autoHoldViews                         { fast_functional_mode}
[09/09 09:38:02     85s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:38:02     85s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:38:02     85s] setOptMode -autoViewHoldTargetSlack               0
[09/09 09:38:02     85s] setOptMode -drcMargin                             0
[09/09 09:38:02     85s] setOptMode -fixCap                                true
[09/09 09:38:02     85s] setOptMode -fixDrc                                true
[09/09 09:38:02     85s] setOptMode -fixFanoutLoad                         false
[09/09 09:38:02     85s] setOptMode -fixTran                               true
[09/09 09:38:02     85s] setOptMode -optimizeFF                            true
[09/09 09:38:02     85s] setOptMode -preserveAllSequential                 false
[09/09 09:38:02     85s] setOptMode -setupTargetSlack                      0
[09/09 09:38:02     85s] setAnalysisMode -analysisType                     bcwc
[09/09 09:38:02     85s] setAnalysisMode -checkType                        setup
[09/09 09:38:02     85s] setAnalysisMode -clkSrcPath                       true
[09/09 09:38:02     85s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:38:02     85s] setAnalysisMode -skew                             true
[09/09 09:38:02     85s] setAnalysisMode -usefulSkew                       true
[09/09 09:38:02     85s] setAnalysisMode -virtualIPO                       false
[09/09 09:38:02     85s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:38:02     85s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:38:02     85s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:38:02     85s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:02     85s] Summary for sequential cells identification: 
[09/09 09:38:02     85s]   Identified SBFF number: 33
[09/09 09:38:02     85s]   Identified MBFF number: 0
[09/09 09:38:02     85s]   Identified SB Latch number: 0
[09/09 09:38:02     85s]   Identified MB Latch number: 0
[09/09 09:38:02     85s]   Not identified SBFF number: 0
[09/09 09:38:02     85s]   Not identified MBFF number: 0
[09/09 09:38:02     85s]   Not identified SB Latch number: 0
[09/09 09:38:02     85s]   Not identified MB Latch number: 0
[09/09 09:38:02     85s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:02     85s]  Visiting view : slow_functional_mode
[09/09 09:38:02     85s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:02     85s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:02     85s]  Visiting view : fast_functional_mode
[09/09 09:38:02     85s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:02     85s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:02     85s] TLC MultiMap info (StdDelay):
[09/09 09:38:02     85s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:02     85s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:02     85s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:02     85s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:02     85s]  Setting StdDelay to: 91ps
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:02     85s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:38:02     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2206.7M, EPOCH TIME: 1725889082.423693
[09/09 09:38:02     85s] Processing tracks to init pin-track alignment.
[09/09 09:38:02     85s] z: 2, totalTracks: 1
[09/09 09:38:02     85s] z: 4, totalTracks: 1
[09/09 09:38:02     85s] z: 6, totalTracks: 1
[09/09 09:38:02     85s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:02     85s] All LLGs are deleted
[09/09 09:38:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2206.7M, EPOCH TIME: 1725889082.425032
[09/09 09:38:02     85s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2206.7M, EPOCH TIME: 1725889082.425109
[09/09 09:38:02     85s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2206.7M, EPOCH TIME: 1725889082.425354
[09/09 09:38:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2206.7M, EPOCH TIME: 1725889082.425564
[09/09 09:38:02     85s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:02     85s] Core basic site is core_ji3v
[09/09 09:38:02     85s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2206.7M, EPOCH TIME: 1725889082.435438
[09/09 09:38:02     85s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:02     85s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:02     85s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2206.7M, EPOCH TIME: 1725889082.435628
[09/09 09:38:02     85s] Fast DP-INIT is on for default
[09/09 09:38:02     85s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:02     85s] Atter site array init, number of instance map data is 0.
[09/09 09:38:02     85s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:2206.7M, EPOCH TIME: 1725889082.436100
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:02     85s] OPERPROF:     Starting CMU at level 3, MEM:2206.7M, EPOCH TIME: 1725889082.436321
[09/09 09:38:02     85s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2206.7M, EPOCH TIME: 1725889082.436554
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:38:02     85s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2206.7M, EPOCH TIME: 1725889082.436724
[09/09 09:38:02     85s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2206.7M, EPOCH TIME: 1725889082.436766
[09/09 09:38:02     85s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2222.7M, EPOCH TIME: 1725889082.437317
[09/09 09:38:02     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2222.7MB).
[09/09 09:38:02     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2222.7M, EPOCH TIME: 1725889082.437734
[09/09 09:38:02     85s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2222.7M, EPOCH TIME: 1725889082.437808
[09/09 09:38:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:02     85s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2220.7M, EPOCH TIME: 1725889082.439878
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] Creating Lib Analyzer ...
[09/09 09:38:02     85s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:02     85s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:02     85s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:02     85s] 
[09/09 09:38:02     85s] {RT max_rc 0 4 4 0}
[09/09 09:38:03     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=2228.7M
[09/09 09:38:03     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=2228.7M
[09/09 09:38:03     86s] Creating Lib Analyzer, finished. 
[09/09 09:38:03     86s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1729.5M, totSessionCpu=0:01:26 **
[09/09 09:38:03     86s] *** optDesign -postCTS ***
[09/09 09:38:03     86s] DRC Margin: user margin 0.0
[09/09 09:38:03     86s] Hold Target Slack: user slack 0
[09/09 09:38:03     86s] Setup Target Slack: user slack 0;
[09/09 09:38:03     86s] setUsefulSkewMode -ecoRoute false
[09/09 09:38:03     86s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.7M, EPOCH TIME: 1725889083.115446
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:03     86s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2228.7M, EPOCH TIME: 1725889083.126070
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:03     86s] Deleting Lib Analyzer.
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:03     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:03     86s] Summary for sequential cells identification: 
[09/09 09:38:03     86s]   Identified SBFF number: 33
[09/09 09:38:03     86s]   Identified MBFF number: 0
[09/09 09:38:03     86s]   Identified SB Latch number: 0
[09/09 09:38:03     86s]   Identified MB Latch number: 0
[09/09 09:38:03     86s]   Not identified SBFF number: 0
[09/09 09:38:03     86s]   Not identified MBFF number: 0
[09/09 09:38:03     86s]   Not identified SB Latch number: 0
[09/09 09:38:03     86s]   Not identified MB Latch number: 0
[09/09 09:38:03     86s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:03     86s]  Visiting view : slow_functional_mode
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:03     86s]  Visiting view : fast_functional_mode
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:03     86s] TLC MultiMap info (StdDelay):
[09/09 09:38:03     86s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:03     86s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:03     86s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:03     86s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:03     86s]  Setting StdDelay to: 91ps
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:03     86s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2228.7M, EPOCH TIME: 1725889083.145453
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] All LLGs are deleted
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2228.7M, EPOCH TIME: 1725889083.145529
[09/09 09:38:03     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2228.7M, EPOCH TIME: 1725889083.145577
[09/09 09:38:03     86s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1725889083.145925
[09/09 09:38:03     86s] Start to check current routing status for nets...
[09/09 09:38:03     86s] All nets are already routed correctly.
[09/09 09:38:03     86s] End to check current routing status for nets (mem=2220.7M)
[09/09 09:38:03     86s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:26.5/0:25:59.7 (0.1), mem = 2220.7M
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] =============================================================================================
[09/09 09:38:03     86s]  Step TAT Report : InitOpt #1 / optDesign #3                                    21.18-s099_1
[09/09 09:38:03     86s] =============================================================================================
[09/09 09:38:03     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:03     86s] ---------------------------------------------------------------------------------------------
[09/09 09:38:03     86s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:03     86s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  86.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:03     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:03     86s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:03     86s] [ MISC                   ]          0:00:00.1  (  12.6 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:03     86s] ---------------------------------------------------------------------------------------------
[09/09 09:38:03     86s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:03     86s] ---------------------------------------------------------------------------------------------
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:38:03     86s] ### Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2220.7M
[09/09 09:38:03     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2220.7M, EPOCH TIME: 1725889083.149595
[09/09 09:38:03     86s] Processing tracks to init pin-track alignment.
[09/09 09:38:03     86s] z: 2, totalTracks: 1
[09/09 09:38:03     86s] z: 4, totalTracks: 1
[09/09 09:38:03     86s] z: 6, totalTracks: 1
[09/09 09:38:03     86s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:03     86s] All LLGs are deleted
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2220.7M, EPOCH TIME: 1725889083.150945
[09/09 09:38:03     86s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1725889083.151022
[09/09 09:38:03     86s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2220.7M, EPOCH TIME: 1725889083.151262
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2220.7M, EPOCH TIME: 1725889083.151466
[09/09 09:38:03     86s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:03     86s] Core basic site is core_ji3v
[09/09 09:38:03     86s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2220.7M, EPOCH TIME: 1725889083.161273
[09/09 09:38:03     86s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:03     86s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:03     86s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1725889083.161568
[09/09 09:38:03     86s] Fast DP-INIT is on for default
[09/09 09:38:03     86s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:03     86s] Atter site array init, number of instance map data is 0.
[09/09 09:38:03     86s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2220.7M, EPOCH TIME: 1725889083.162075
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:38:03     86s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2220.7M, EPOCH TIME: 1725889083.162451
[09/09 09:38:03     86s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2220.7M, EPOCH TIME: 1725889083.162498
[09/09 09:38:03     86s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2220.7M, EPOCH TIME: 1725889083.162954
[09/09 09:38:03     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2220.7MB).
[09/09 09:38:03     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.014, MEM:2220.7M, EPOCH TIME: 1725889083.163204
[09/09 09:38:03     86s] TotalInstCnt at PhyDesignMc Initialization: 1379
[09/09 09:38:03     86s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2220.7M
[09/09 09:38:03     86s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2220.7M, EPOCH TIME: 1725889083.164424
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:03     86s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2220.7M, EPOCH TIME: 1725889083.166438
[09/09 09:38:03     86s] TotalInstCnt at PhyDesignMc Destruction: 1379
[09/09 09:38:03     86s] GigaOpt Hold Optimizer is used
[09/09 09:38:03     86s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/09 09:38:03     86s] End AAE Lib Interpolated Model. (MEM=2220.68 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] Creating Lib Analyzer ...
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:03     86s] Summary for sequential cells identification: 
[09/09 09:38:03     86s]   Identified SBFF number: 33
[09/09 09:38:03     86s]   Identified MBFF number: 0
[09/09 09:38:03     86s]   Identified SB Latch number: 0
[09/09 09:38:03     86s]   Identified MB Latch number: 0
[09/09 09:38:03     86s]   Not identified SBFF number: 0
[09/09 09:38:03     86s]   Not identified MBFF number: 0
[09/09 09:38:03     86s]   Not identified SB Latch number: 0
[09/09 09:38:03     86s]   Not identified MB Latch number: 0
[09/09 09:38:03     86s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:03     86s]  Visiting view : slow_functional_mode
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:03     86s]  Visiting view : fast_functional_mode
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:03     86s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:03     86s] TLC MultiMap info (StdDelay):
[09/09 09:38:03     86s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:03     86s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:03     86s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:03     86s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:03     86s]  Setting StdDelay to: 91ps
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:03     86s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:03     86s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:03     86s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:03     86s] 
[09/09 09:38:03     86s] {RT max_rc 0 4 4 0}
[09/09 09:38:03     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:27 mem=2228.7M
[09/09 09:38:03     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:27 mem=2228.7M
[09/09 09:38:03     87s] Creating Lib Analyzer, finished. 
[09/09 09:38:03     87s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:27 mem=2228.7M ***
[09/09 09:38:03     87s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:27.2/0:26:00.4 (0.1), mem = 2228.7M
[09/09 09:38:03     87s] Effort level <high> specified for reg2reg path_group
[09/09 09:38:03     87s] OPTC: user 20.0
[09/09 09:38:03     87s] 
[09/09 09:38:03     87s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:03     87s] Deleting Lib Analyzer.
[09/09 09:38:03     87s] 
[09/09 09:38:03     87s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:03     87s] Starting delay calculation for Hold views
[09/09 09:38:03     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:03     87s] #################################################################################
[09/09 09:38:03     87s] # Design Stage: PreRoute
[09/09 09:38:03     87s] # Design Name: aska_dig
[09/09 09:38:03     87s] # Design Mode: 180nm
[09/09 09:38:03     87s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:03     87s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:03     87s] # Signoff Settings: SI Off 
[09/09 09:38:03     87s] #################################################################################
[09/09 09:38:03     87s] Calculate delays in BcWc mode...
[09/09 09:38:03     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2228.7M, InitMEM = 2228.7M)
[09/09 09:38:03     87s] Start delay calculation (fullDC) (1 T). (MEM=2228.7)
[09/09 09:38:03     87s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:03     87s] End AAE Lib Interpolated Model. (MEM=2240.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:04     87s] Total number of fetched objects 1417
[09/09 09:38:04     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:04     87s] End delay calculation. (MEM=2271.91 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:04     87s] End delay calculation (fullDC). (MEM=2271.91 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:38:04     87s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2271.9M) ***
[09/09 09:38:04     87s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:28 mem=2271.9M)
[09/09 09:38:04     87s] Done building cte hold timing graph (fixHold) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:28 mem=2271.9M ***
[09/09 09:38:04     87s] OPTC: user 20.0
[09/09 09:38:04     87s] Done building hold timer [2615 node(s), 3741 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:28 mem=2287.9M ***
[09/09 09:38:04     87s] Starting delay calculation for Setup views
[09/09 09:38:04     87s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:04     87s] #################################################################################
[09/09 09:38:04     87s] # Design Stage: PreRoute
[09/09 09:38:04     87s] # Design Name: aska_dig
[09/09 09:38:04     87s] # Design Mode: 180nm
[09/09 09:38:04     87s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:04     87s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:04     87s] # Signoff Settings: SI Off 
[09/09 09:38:04     87s] #################################################################################
[09/09 09:38:04     87s] Calculate delays in BcWc mode...
[09/09 09:38:04     87s] Topological Sorting (REAL = 0:00:00.0, MEM = 2276.4M, InitMEM = 2276.4M)
[09/09 09:38:04     87s] Start delay calculation (fullDC) (1 T). (MEM=2276.4)
[09/09 09:38:04     87s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:38:04     87s] End AAE Lib Interpolated Model. (MEM=2287.91 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:04     87s] Total number of fetched objects 1417
[09/09 09:38:04     87s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:04     87s] End delay calculation. (MEM=2271.91 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:04     87s] End delay calculation (fullDC). (MEM=2271.91 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:38:04     87s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2271.9M) ***
[09/09 09:38:04     87s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:28 mem=2271.9M)
[09/09 09:38:04     87s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:28 mem=2271.9M ***
[09/09 09:38:04     87s] *info: category slack lower bound [L 0.0] default
[09/09 09:38:04     87s] *info: category slack lower bound [H 0.0] reg2reg 
[09/09 09:38:04     87s] --------------------------------------------------- 
[09/09 09:38:04     87s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 09:38:04     87s] --------------------------------------------------- 
[09/09 09:38:04     87s]          WNS    reg2regWNS
[09/09 09:38:04     87s]     0.037 ns      8.624 ns
[09/09 09:38:04     87s] --------------------------------------------------- 
[09/09 09:38:04     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:04     87s] Summary for sequential cells identification: 
[09/09 09:38:04     87s]   Identified SBFF number: 33
[09/09 09:38:04     87s]   Identified MBFF number: 0
[09/09 09:38:04     87s]   Identified SB Latch number: 0
[09/09 09:38:04     87s]   Identified MB Latch number: 0
[09/09 09:38:04     87s]   Not identified SBFF number: 0
[09/09 09:38:04     87s]   Not identified MBFF number: 0
[09/09 09:38:04     87s]   Not identified SB Latch number: 0
[09/09 09:38:04     87s]   Not identified MB Latch number: 0
[09/09 09:38:04     87s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:04     87s]  Visiting view : slow_functional_mode
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:04     87s]  Visiting view : fast_functional_mode
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:04     87s] TLC MultiMap info (StdDelay):
[09/09 09:38:04     87s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:04     87s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:04     87s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:04     87s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:04     87s]  Setting StdDelay to: 91ps
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] Creating Lib Analyzer ...
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:04     87s] Summary for sequential cells identification: 
[09/09 09:38:04     87s]   Identified SBFF number: 33
[09/09 09:38:04     87s]   Identified MBFF number: 0
[09/09 09:38:04     87s]   Identified SB Latch number: 0
[09/09 09:38:04     87s]   Identified MB Latch number: 0
[09/09 09:38:04     87s]   Not identified SBFF number: 0
[09/09 09:38:04     87s]   Not identified MBFF number: 0
[09/09 09:38:04     87s]   Not identified SB Latch number: 0
[09/09 09:38:04     87s]   Not identified MB Latch number: 0
[09/09 09:38:04     87s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:04     87s]  Visiting view : slow_functional_mode
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:04     87s]  Visiting view : fast_functional_mode
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:04     87s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:04     87s] TLC MultiMap info (StdDelay):
[09/09 09:38:04     87s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:04     87s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:04     87s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:04     87s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:04     87s]  Setting StdDelay to: 91ps
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:04     87s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:04     87s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:04     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:04     87s] 
[09/09 09:38:04     87s] {RT max_rc 0 4 4 0}
[09/09 09:38:05     88s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2287.9M
[09/09 09:38:05     88s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2287.9M
[09/09 09:38:05     88s] Creating Lib Analyzer, finished. 
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[09/09 09:38:05     88s] *Info: worst delay setup view: slow_functional_mode
[09/09 09:38:05     88s] Footprint list for hold buffering (delay unit: ps)
[09/09 09:38:05     88s] =================================================================
[09/09 09:38:05     88s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/09 09:38:05     88s] ------------------------------------------------------------------
[09/09 09:38:05     88s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[09/09 09:38:05     88s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[09/09 09:38:05     88s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[09/09 09:38:05     88s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[09/09 09:38:05     88s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[09/09 09:38:05     88s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[09/09 09:38:05     88s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[09/09 09:38:05     88s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[09/09 09:38:05     88s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[09/09 09:38:05     88s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[09/09 09:38:05     88s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[09/09 09:38:05     88s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[09/09 09:38:05     88s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[09/09 09:38:05     88s] =================================================================
[09/09 09:38:05     88s] Hold Timer stdDelay = 44.3ps
[09/09 09:38:05     88s]  Visiting view : fast_functional_mode
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:05     88s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[09/09 09:38:05     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.9M, EPOCH TIME: 1725889085.313500
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2287.9M, EPOCH TIME: 1725889085.323415
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.103  | -0.000  | -0.103  |
|           TNS (ns):| -0.103  | -0.000  | -0.103  |
|    Violating Paths:|    2    |    1    |    1    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2287.9M, EPOCH TIME: 1725889085.338879
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2287.9M, EPOCH TIME: 1725889085.349161
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:05     88s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1749.9M, totSessionCpu=0:01:29 **
[09/09 09:38:05     88s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:28.7/0:26:01.9 (0.1), mem = 2243.9M
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] =============================================================================================
[09/09 09:38:05     88s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              21.18-s099_1
[09/09 09:38:05     88s] =============================================================================================
[09/09 09:38:05     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:05     88s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:38:05     88s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:05     88s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  46.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:05     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldTimerInit          ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:38:05     88s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:05     88s] [ TimingUpdate           ]      8   0:00:00.1  (   8.4 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:38:05     88s] [ FullDelayCalc          ]      2   0:00:00.3  (  22.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:05     88s] [ TimingReport           ]      2   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:05     88s] [ MISC                   ]          0:00:00.2  (  12.3 % )     0:00:00.2 /  0:00:00.2    1.1
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s]  BuildHoldData #1 TOTAL             0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 0:01:28.7/0:26:01.9 (0.1), mem = 2243.9M
[09/09 09:38:05     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.19
[09/09 09:38:05     88s] #optDebug: Start CG creation (mem=2243.9M)
[09/09 09:38:05     88s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:38:05     88s] (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgPrt (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgEgp (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgPbk (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgNrb(cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgObs (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgCon (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s]  ...processing cgPdm (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2320.5M)
[09/09 09:38:05     88s] {MMLU 0 13 1417}
[09/09 09:38:05     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=2320.5M
[09/09 09:38:05     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=2320.5M
[09/09 09:38:05     88s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:05     88s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:05     88s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:05     88s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:05     88s] *info: Run optDesign holdfix with 1 thread.
[09/09 09:38:05     88s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:38:05     88s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:38:05     88s] --------------------------------------------------- 
[09/09 09:38:05     88s]    Hold Timing Summary  - Initial 
[09/09 09:38:05     88s] --------------------------------------------------- 
[09/09 09:38:05     88s]  Target slack:       0.0000 ns
[09/09 09:38:05     88s]  View: fast_functional_mode 
[09/09 09:38:05     88s]    WNS:      -0.1028
[09/09 09:38:05     88s]    TNS:      -0.1028
[09/09 09:38:05     88s]    VP :            1
[09/09 09:38:05     88s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/SE 
[09/09 09:38:05     88s] --------------------------------------------------- 
[09/09 09:38:05     88s] Info: Done creating the CCOpt slew target map.
[09/09 09:38:05     88s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:38:05     88s] ### Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2358.6M
[09/09 09:38:05     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2358.6M, EPOCH TIME: 1725889085.397598
[09/09 09:38:05     88s] Processing tracks to init pin-track alignment.
[09/09 09:38:05     88s] z: 2, totalTracks: 1
[09/09 09:38:05     88s] z: 4, totalTracks: 1
[09/09 09:38:05     88s] z: 6, totalTracks: 1
[09/09 09:38:05     88s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:05     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2358.6M, EPOCH TIME: 1725889085.399221
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:38:05     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2358.6M, EPOCH TIME: 1725889085.409438
[09/09 09:38:05     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2358.6M, EPOCH TIME: 1725889085.409503
[09/09 09:38:05     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2374.6M, EPOCH TIME: 1725889085.410059
[09/09 09:38:05     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2374.6MB).
[09/09 09:38:05     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2374.6M, EPOCH TIME: 1725889085.410344
[09/09 09:38:05     88s] TotalInstCnt at PhyDesignMc Initialization: 1379
[09/09 09:38:05     88s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2374.6M
[09/09 09:38:05     88s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2374.6M, EPOCH TIME: 1725889085.414716
[09/09 09:38:05     88s] Found 0 hard placement blockage before merging.
[09/09 09:38:05     88s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2374.6M, EPOCH TIME: 1725889085.414788
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *** Starting Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:29 mem=2374.6M density=65.136% ***
[09/09 09:38:05     88s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[09/09 09:38:05     88s] ### Creating RouteCongInterface, started
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] #optDebug: {0, 0.900}
[09/09 09:38:05     88s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.136%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:38:05     88s] *info: Hold Batch Commit is enabled
[09/09 09:38:05     88s] *info: Levelized Batch Commit is enabled
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Phase I ......
[09/09 09:38:05     88s] Executing transform: ECO Safe Resize
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] Worst hold path end point:
[09/09 09:38:05     88s]   spi1_Rx_data_temp_reg[0]/SE
[09/09 09:38:05     88s]     net: FE_PHN259_SPI_CS (nrTerm=2)
[09/09 09:38:05     88s] |   0|  -0.103|    -0.10|       1|          0|       0(     0)|   65.14%|   0:00:00.0|  2374.6M|
[09/09 09:38:05     88s] Worst hold path end point:
[09/09 09:38:05     88s]   spi1_Rx_data_temp_reg[0]/SE
[09/09 09:38:05     88s]     net: FE_PHN259_SPI_CS (nrTerm=2)
[09/09 09:38:05     88s] |   1|  -0.103|    -0.10|       1|          0|       0(     0)|   65.14%|   0:00:00.0|  2374.6M|
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Capturing REF for hold ...
[09/09 09:38:05     88s]    Hold Timing Snapshot: (REF)
[09/09 09:38:05     88s]              All PG WNS: -0.103
[09/09 09:38:05     88s]              All PG TNS: -0.103
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] Executing transform: AddBuffer + LegalResize
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] Worst hold path end point:
[09/09 09:38:05     88s]   spi1_Rx_data_temp_reg[0]/SE
[09/09 09:38:05     88s]     net: FE_PHN259_SPI_CS (nrTerm=2)
[09/09 09:38:05     88s] |   0|  -0.103|    -0.10|       1|          0|       0(     0)|   65.14%|   0:00:00.0|  2374.6M|
[09/09 09:38:05     88s] |   1|   0.000|     0.00|       0|          1|       0(     0)|   65.15%|   0:00:00.0|  2393.7M|
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Capturing REF for hold ...
[09/09 09:38:05     88s]    Hold Timing Snapshot: (REF)
[09/09 09:38:05     88s]              All PG WNS: 0.000
[09/09 09:38:05     88s]              All PG TNS: 0.000
[09/09 09:38:05     88s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *info:    Total 1 cells added for Phase I
[09/09 09:38:05     88s] *info:        in which 0 is ripple commits (0.000%)
[09/09 09:38:05     88s] --------------------------------------------------- 
[09/09 09:38:05     88s]    Hold Timing Summary  - Phase I 
[09/09 09:38:05     88s] --------------------------------------------------- 
[09/09 09:38:05     88s]  Target slack:       0.0000 ns
[09/09 09:38:05     88s]  View: fast_functional_mode 
[09/09 09:38:05     88s]    WNS:       0.0000
[09/09 09:38:05     88s]    TNS:       0.0000
[09/09 09:38:05     88s]    VP :            0
[09/09 09:38:05     88s]    Worst hold path end point: spi1_Rx_data_temp_reg[34]/SD 
[09/09 09:38:05     88s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *** Finished Core Fixing (fixHold) cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:01:29 mem=2393.7M density=65.152% ***
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *info:
[09/09 09:38:05     88s] *info: Added a total of 1 cells to fix/reduce hold violation
[09/09 09:38:05     88s] *info:          in which 1 termBuffering
[09/09 09:38:05     88s] *info:          in which 0 dummyBuffering
[09/09 09:38:05     88s] *info:
[09/09 09:38:05     88s] *info: Summary: 
[09/09 09:38:05     88s] *info:            1 cell  of type 'BUJI3VX0' (5.0, 	84.735) used
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2393.7M, EPOCH TIME: 1725889085.502330
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1380).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2383.7M, EPOCH TIME: 1725889085.504857
[09/09 09:38:05     88s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2383.7M, EPOCH TIME: 1725889085.505341
[09/09 09:38:05     88s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2383.7M, EPOCH TIME: 1725889085.505430
[09/09 09:38:05     88s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2383.7M, EPOCH TIME: 1725889085.506809
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2383.7M, EPOCH TIME: 1725889085.516817
[09/09 09:38:05     88s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2383.7M, EPOCH TIME: 1725889085.516871
[09/09 09:38:05     88s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.517159
[09/09 09:38:05     88s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2383.7M, EPOCH TIME: 1725889085.517413
[09/09 09:38:05     88s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.517516
[09/09 09:38:05     88s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2383.7M, EPOCH TIME: 1725889085.517614
[09/09 09:38:05     88s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2383.7M, EPOCH TIME: 1725889085.517662
[09/09 09:38:05     88s] TDRefine: refinePlace mode is spiral
[09/09 09:38:05     88s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.12
[09/09 09:38:05     88s] OPERPROF: Starting RefinePlace at level 1, MEM:2383.7M, EPOCH TIME: 1725889085.517730
[09/09 09:38:05     88s] *** Starting refinePlace (0:01:29 mem=2383.7M) ***
[09/09 09:38:05     88s] Total net bbox length = 4.730e+04 (2.635e+04 2.095e+04) (ext = 5.379e+03)
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:38:05     88s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:05     88s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:05     88s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2383.7M, EPOCH TIME: 1725889085.519232
[09/09 09:38:05     88s] Starting refinePlace ...
[09/09 09:38:05     88s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:05     88s] One DDP V2 for no tweak run.
[09/09 09:38:05     88s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:05     88s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2383.7M, EPOCH TIME: 1725889085.521425
[09/09 09:38:05     88s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:38:05     88s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2383.7M, EPOCH TIME: 1725889085.521536
[09/09 09:38:05     88s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.521666
[09/09 09:38:05     88s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2383.7M, EPOCH TIME: 1725889085.521799
[09/09 09:38:05     88s] DDP markSite nrRow 44 nrJob 44
[09/09 09:38:05     88s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.521942
[09/09 09:38:05     88s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2383.7M, EPOCH TIME: 1725889085.522072
[09/09 09:38:05     88s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:38:05     88s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2383.7MB) @(0:01:29 - 0:01:29).
[09/09 09:38:05     88s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:38:05     88s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:38:05     88s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:38:05     88s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:38:05     88s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 09:38:05     88s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:38:05     88s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:38:05     88s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2367.7MB) @(0:01:29 - 0:01:29).
[09/09 09:38:05     88s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:38:05     88s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.7MB
[09/09 09:38:05     88s] Statistics of distance of Instance movement in refine placement:
[09/09 09:38:05     88s]   maximum (X+Y) =         0.00 um
[09/09 09:38:05     88s]   mean    (X+Y) =         0.00 um
[09/09 09:38:05     88s] Summary Report:
[09/09 09:38:05     88s] Instances move: 0 (out of 1369 movable)
[09/09 09:38:05     88s] Instances flipped: 0
[09/09 09:38:05     88s] Mean displacement: 0.00 um
[09/09 09:38:05     88s] Max displacement: 0.00 um 
[09/09 09:38:05     88s] Total instances moved : 0
[09/09 09:38:05     88s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.030, MEM:2367.7M, EPOCH TIME: 1725889085.548916
[09/09 09:38:05     88s] Total net bbox length = 4.730e+04 (2.635e+04 2.095e+04) (ext = 5.379e+03)
[09/09 09:38:05     88s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2367.7MB
[09/09 09:38:05     88s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2367.7MB) @(0:01:29 - 0:01:29).
[09/09 09:38:05     88s] *** Finished refinePlace (0:01:29 mem=2367.7M) ***
[09/09 09:38:05     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.12
[09/09 09:38:05     88s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2367.7M, EPOCH TIME: 1725889085.549351
[09/09 09:38:05     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2367.7M, EPOCH TIME: 1725889085.552535
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1380).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2367.7M, EPOCH TIME: 1725889085.554458
[09/09 09:38:05     88s] *** maximum move = 0.00 um ***
[09/09 09:38:05     88s] *** Finished re-routing un-routed nets (2367.7M) ***
[09/09 09:38:05     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2367.7M, EPOCH TIME: 1725889085.554935
[09/09 09:38:05     88s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2367.7M, EPOCH TIME: 1725889085.556268
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2367.7M, EPOCH TIME: 1725889085.567204
[09/09 09:38:05     88s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2367.7M, EPOCH TIME: 1725889085.567271
[09/09 09:38:05     88s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.567668
[09/09 09:38:05     88s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2383.7M, EPOCH TIME: 1725889085.567877
[09/09 09:38:05     88s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2383.7M, EPOCH TIME: 1725889085.567962
[09/09 09:38:05     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2383.7M, EPOCH TIME: 1725889085.568055
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2383.7M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:38:05     88s] *** Finish Post CTS Hold Fixing (cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:29 mem=2393.7M density=65.152%) ***
[09/09 09:38:05     88s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.19
[09/09 09:38:05     88s] **INFO: total 398 insts, 273 nets marked don't touch
[09/09 09:38:05     88s] **INFO: total 398 insts, 273 nets marked don't touch DB property
[09/09 09:38:05     88s] **INFO: total 398 insts, 273 nets unmarked don't touch
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:38:05     88s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2374.6M, EPOCH TIME: 1725889085.591090
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2304.6M, EPOCH TIME: 1725889085.593488
[09/09 09:38:05     88s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:38:05     88s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:00.2/0:00:00.2 (0.9), totSession cpu/real = 0:01:28.9/0:26:02.2 (0.1), mem = 2304.6M
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] =============================================================================================
[09/09 09:38:05     88s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    21.18-s099_1
[09/09 09:38:05     88s] =============================================================================================
[09/09 09:38:05     88s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s] [ OptSummaryReport       ]      3   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:05     88s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:38:05     88s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  15.1 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:05     88s] [ OptimizationStep       ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:38:05     88s] [ OptSingleIteration     ]      4   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:38:05     88s] [ OptGetWeight           ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ OptEval                ]      2   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ OptCommit              ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ IncrDelayCalc          ]      3   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldReEval             ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldCollectNode        ]      5   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldSortNodeList       ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldBottleneckCount    ]      3   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:38:05     88s] [ HoldCacheNodeWeight    ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldBuildSlackGraph    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldDBCommit           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ HoldTimerCalcSummary   ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ RefinePlace            ]      1   0:00:00.1  (  29.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:05     88s] [ TimingUpdate           ]      7   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ TimingReport           ]      3   0:00:00.0  (  17.6 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:38:05     88s] [ IncrTimingUpdate       ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:05     88s] [ MISC                   ]          0:00:00.0  (   8.0 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s]  HoldOpt #1 TOTAL                   0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:38:05     88s] ---------------------------------------------------------------------------------------------
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2304.6M, EPOCH TIME: 1725889085.595380
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     88s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2304.6M, EPOCH TIME: 1725889085.605968
[09/09 09:38:05     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:05     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     88s] *** Steiner Routed Nets: 21.791%; Threshold: 100; Threshold for Hold: 100
[09/09 09:38:05     88s] ### Creating LA Mngr. totSessionCpu=0:01:29 mem=2304.6M
[09/09 09:38:05     88s] ### Creating LA Mngr, finished. totSessionCpu=0:01:29 mem=2304.6M
[09/09 09:38:05     88s] Re-routed 0 nets
[09/09 09:38:05     88s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:05     88s] Deleting Lib Analyzer.
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:05     88s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:05     88s] Summary for sequential cells identification: 
[09/09 09:38:05     88s]   Identified SBFF number: 33
[09/09 09:38:05     88s]   Identified MBFF number: 0
[09/09 09:38:05     88s]   Identified SB Latch number: 0
[09/09 09:38:05     88s]   Identified MB Latch number: 0
[09/09 09:38:05     88s]   Not identified SBFF number: 0
[09/09 09:38:05     88s]   Not identified MBFF number: 0
[09/09 09:38:05     88s]   Not identified SB Latch number: 0
[09/09 09:38:05     88s]   Not identified MB Latch number: 0
[09/09 09:38:05     88s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:05     88s]  Visiting view : slow_functional_mode
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:05     88s]  Visiting view : fast_functional_mode
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:05     88s] TLC MultiMap info (StdDelay):
[09/09 09:38:05     88s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:05     88s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:05     88s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:05     88s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:05     88s]  Setting StdDelay to: 91ps
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:05     88s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[09/09 09:38:05     88s] OPTC: user 20.0
[09/09 09:38:05     88s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:05     88s] Summary for sequential cells identification: 
[09/09 09:38:05     88s]   Identified SBFF number: 33
[09/09 09:38:05     88s]   Identified MBFF number: 0
[09/09 09:38:05     88s]   Identified SB Latch number: 0
[09/09 09:38:05     88s]   Identified MB Latch number: 0
[09/09 09:38:05     88s]   Not identified SBFF number: 0
[09/09 09:38:05     88s]   Not identified MBFF number: 0
[09/09 09:38:05     88s]   Not identified SB Latch number: 0
[09/09 09:38:05     88s]   Not identified MB Latch number: 0
[09/09 09:38:05     88s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:05     88s]  Visiting view : slow_functional_mode
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:05     88s]  Visiting view : fast_functional_mode
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:05     88s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:05     88s] TLC MultiMap info (StdDelay):
[09/09 09:38:05     88s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:05     88s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:05     88s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:05     88s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:05     88s]  Setting StdDelay to: 91ps
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:05     88s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:38:05     88s] GigaOpt: WNS bump threshold: 0.0455
[09/09 09:38:05     88s] GigaOpt: Skipping postEco optimization
[09/09 09:38:05     88s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:38:05     88s] GigaOpt: Skipping nonLegal postEco optimization
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] Active setup views:
[09/09 09:38:05     88s]  slow_functional_mode
[09/09 09:38:05     88s]   Dominating endpoints: 0
[09/09 09:38:05     88s]   Dominating TNS: -0.000
[09/09 09:38:05     88s] 
[09/09 09:38:05     88s] OPTC: user 20.0
[09/09 09:38:05     89s] OPTC: user 20.0
[09/09 09:38:05     89s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      ============================ Layers =============================
[09/09 09:38:05     89s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:05     89s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:38:05     89s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:05     89s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:38:05     89s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:38:05     89s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:05     89s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:38:05     89s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:38:05     89s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:38:05     89s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:38:05     89s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:38:05     89s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:38:05     89s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:38:05     89s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:38:05     89s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:38:05     89s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:38:05     89s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:38:05     89s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:38:05     89s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:38:05     89s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:38:05     89s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:38:05     89s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:38:05     89s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:38:05     89s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:38:05     89s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:38:05     89s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:38:05     89s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:38:05     89s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:38:05     89s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:38:05     89s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:38:05     89s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:38:05     89s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:38:05     89s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:38:05     89s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:38:05     89s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:38:05     89s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:38:05     89s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:38:05     89s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:38:05     89s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:38:05     89s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:38:05     89s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:38:05     89s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:38:05     89s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:38:05     89s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:38:05     89s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:38:05     89s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:38:05     89s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:38:05     89s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:38:05     89s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:38:05     89s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:38:05     89s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:38:05     89s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:38:05     89s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:38:05     89s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:38:05     89s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:38:05     89s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:38:05     89s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:38:05     89s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:38:05     89s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:38:05     89s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:38:05     89s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:38:05     89s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:38:05     89s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:05     89s] (I)      Started Import and model ( Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:05     89s] (I)      == Non-default Options ==
[09/09 09:38:05     89s] (I)      Build term to term wires                           : false
[09/09 09:38:05     89s] (I)      Maximum routing layer                              : 4
[09/09 09:38:05     89s] (I)      Number of threads                                  : 1
[09/09 09:38:05     89s] (I)      Method to set GCell size                           : row
[09/09 09:38:05     89s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:38:05     89s] (I)      Use row-based GCell size
[09/09 09:38:05     89s] (I)      Use row-based GCell align
[09/09 09:38:05     89s] (I)      layer 0 area = 202000
[09/09 09:38:05     89s] (I)      layer 1 area = 202000
[09/09 09:38:05     89s] (I)      layer 2 area = 202000
[09/09 09:38:05     89s] (I)      layer 3 area = 202000
[09/09 09:38:05     89s] (I)      GCell unit size   : 4480
[09/09 09:38:05     89s] (I)      GCell multiplier  : 1
[09/09 09:38:05     89s] (I)      GCell row height  : 4480
[09/09 09:38:05     89s] (I)      Actual row height : 4480
[09/09 09:38:05     89s] (I)      GCell align ref   : 20160 20160
[09/09 09:38:05     89s] [NR-eGR] Track table information for default rule: 
[09/09 09:38:05     89s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:38:05     89s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:38:05     89s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:38:05     89s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:38:05     89s] [NR-eGR] METTP has single uniform track structure
[09/09 09:38:05     89s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:38:05     89s] (I)      ================= Default via =================
[09/09 09:38:05     89s] (I)      +---+--------------------+--------------------+
[09/09 09:38:05     89s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:38:05     89s] (I)      +---+--------------------+--------------------+
[09/09 09:38:05     89s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:38:05     89s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:38:05     89s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:38:05     89s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:38:05     89s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:38:05     89s] (I)      +---+--------------------+--------------------+
[09/09 09:38:05     89s] [NR-eGR] Read 255 PG shapes
[09/09 09:38:05     89s] [NR-eGR] Read 0 clock shapes
[09/09 09:38:05     89s] [NR-eGR] Read 0 other shapes
[09/09 09:38:05     89s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:38:05     89s] [NR-eGR] #Instance Blockages : 0
[09/09 09:38:05     89s] [NR-eGR] #PG Blockages       : 255
[09/09 09:38:05     89s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:38:05     89s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:38:05     89s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:38:05     89s] [NR-eGR] #Other Blockages    : 0
[09/09 09:38:05     89s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:38:05     89s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:38:05     89s] [NR-eGR] Read 1418 nets ( ignored 13 )
[09/09 09:38:05     89s] (I)      early_global_route_priority property id does not exist.
[09/09 09:38:05     89s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:38:05     89s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:38:05     89s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:38:05     89s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:38:05     89s] (I)      Number of ignored nets                =     13
[09/09 09:38:05     89s] (I)      Number of connected nets              =      0
[09/09 09:38:05     89s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:38:05     89s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:38:05     89s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:38:05     89s] (I)      Ndr track 0 does not exist
[09/09 09:38:05     89s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:38:05     89s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:38:05     89s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:38:05     89s] (I)      Site width          :   560  (dbu)
[09/09 09:38:05     89s] (I)      Row height          :  4480  (dbu)
[09/09 09:38:05     89s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:38:05     89s] (I)      GCell width         :  4480  (dbu)
[09/09 09:38:05     89s] (I)      GCell height        :  4480  (dbu)
[09/09 09:38:05     89s] (I)      Grid                :   102    53     4
[09/09 09:38:05     89s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:38:05     89s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:38:05     89s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:38:05     89s] (I)      Default wire width  :   230   280   280   280
[09/09 09:38:05     89s] (I)      Default wire space  :   230   280   280   280
[09/09 09:38:05     89s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:38:05     89s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:38:05     89s] (I)      First track coord   :   280   280   280   280
[09/09 09:38:05     89s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:38:05     89s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:38:05     89s] (I)      Num of masks        :     1     1     1     1
[09/09 09:38:05     89s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:38:05     89s] (I)      --------------------------------------------------------
[09/09 09:38:05     89s] 
[09/09 09:38:05     89s] [NR-eGR] ============ Routing rule table ============
[09/09 09:38:05     89s] [NR-eGR] Rule id: 0  Nets: 1405
[09/09 09:38:05     89s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:38:05     89s] (I)                    Layer    2    3    4 
[09/09 09:38:05     89s] (I)                    Pitch  560  560  560 
[09/09 09:38:05     89s] (I)             #Used tracks    1    1    1 
[09/09 09:38:05     89s] (I)       #Fully used tracks    1    1    1 
[09/09 09:38:05     89s] [NR-eGR] ========================================
[09/09 09:38:05     89s] [NR-eGR] 
[09/09 09:38:05     89s] (I)      =============== Blocked Tracks ===============
[09/09 09:38:05     89s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:05     89s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:38:05     89s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:05     89s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:38:05     89s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:38:05     89s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:38:05     89s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:38:05     89s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:05     89s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      Reset routing kernel
[09/09 09:38:05     89s] (I)      Started Global Routing ( Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      totalPins=4785  totalGlobalPin=4657 (97.32%)
[09/09 09:38:05     89s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:05     89s] [NR-eGR] Layer group 1: route 1405 net(s) in layer range [2, 4]
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1a Route ============
[09/09 09:38:05     89s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:38:05     89s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1b Route ============
[09/09 09:38:05     89s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:05     89s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:05     89s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:38:05     89s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1c Route ============
[09/09 09:38:05     89s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1d Route ============
[09/09 09:38:05     89s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1e Route ============
[09/09 09:38:05     89s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:05     89s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] (I)      ============  Phase 1l Route ============
[09/09 09:38:05     89s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:38:05     89s] (I)      Layer  2:      36312      7396         1        4768       37664    (11.24%) 
[09/09 09:38:05     89s] (I)      Layer  3:      42824      6584         0           0       42824    ( 0.00%) 
[09/09 09:38:05     89s] (I)      Layer  4:      42276       501         0           0       42432    ( 0.00%) 
[09/09 09:38:05     89s] (I)      Total:        121412     14481         1        4768      122920    ( 3.73%) 
[09/09 09:38:05     89s] (I)      
[09/09 09:38:05     89s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:38:05     89s] [NR-eGR]                        OverCon            
[09/09 09:38:05     89s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:38:05     89s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:38:05     89s] [NR-eGR] ----------------------------------------------
[09/09 09:38:05     89s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:05     89s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:38:05     89s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:05     89s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:05     89s] [NR-eGR] ----------------------------------------------
[09/09 09:38:05     89s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:38:05     89s] [NR-eGR] 
[09/09 09:38:05     89s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:05     89s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:38:05     89s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2342.80 MB )
[09/09 09:38:05     89s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:38:05     89s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:38:05     89s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:38:05     89s] (I)       Early Global Route kernel                   100.00%  456.19 sec  456.22 sec  0.03 sec  0.03 sec 
[09/09 09:38:05     89s] (I)       +-Import and model                           23.52%  456.20 sec  456.21 sec  0.01 sec  0.02 sec 
[09/09 09:38:05     89s] (I)       | +-Create place DB                           6.49%  456.20 sec  456.20 sec  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | | +-Import place data                       6.23%  456.20 sec  456.20 sec  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read instances and placement          1.81%  456.20 sec  456.20 sec  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read nets                             3.84%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Create route DB                          12.59%  456.20 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Import route data (1T)                 11.87%  456.20 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.70%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read routing blockages              0.01%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read instance blockages             0.45%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read PG blockages                   0.17%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read clock blockages                0.04%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read other blockages                0.04%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read halo blockages                 0.03%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Read boundary cut boxes             0.01%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read blackboxes                       0.03%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read prerouted                        1.32%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read unlegalized nets                 0.15%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Read nets                             0.87%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Set up via pillars                    0.02%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Initialize 3D grid graph              0.04%  456.20 sec  456.20 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Model blockage capacity               1.89%  456.20 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | | +-Initialize 3D capacity              1.49%  456.20 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Read aux data                             0.01%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Others data preparation                   0.14%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Create route kernel                       2.83%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       +-Global Routing                             37.16%  456.21 sec  456.22 sec  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | +-Initialization                            1.05%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Net group 1                              33.57%  456.21 sec  456.22 sec  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | | +-Generate topology                       2.40%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1a                                6.20%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Pattern routing (1T)                  4.17%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.53%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Add via demand to 2D                  0.58%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1b                                1.97%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Monotonic routing (1T)                1.56%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1c                                0.04%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1d                                0.04%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1e                                0.36%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | | +-Route legalization                    0.01%  456.21 sec  456.21 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | | +-Phase 1l                               19.86%  456.21 sec  456.22 sec  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | | | +-Layer assignment (1T)                19.07%  456.21 sec  456.22 sec  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)       | +-Clean cong LA                             0.01%  456.22 sec  456.22 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       +-Export 3D cong map                          1.32%  456.22 sec  456.22 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)       | +-Export 2D cong map                        0.25%  456.22 sec  456.22 sec  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)      ======================= Summary by functions ========================
[09/09 09:38:05     89s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:38:05     89s] (I)      ---------------------------------------------------------------------
[09/09 09:38:05     89s] (I)        0  Early Global Route kernel           100.00%  0.03 sec  0.03 sec 
[09/09 09:38:05     89s] (I)        1  Global Routing                       37.16%  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        1  Import and model                     23.52%  0.01 sec  0.02 sec 
[09/09 09:38:05     89s] (I)        1  Export 3D cong map                    1.32%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Net group 1                          33.57%  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        2  Create route DB                      12.59%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Create place DB                       6.49%  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        2  Create route kernel                   2.83%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Initialization                        1.05%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Export 2D cong map                    0.25%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Others data preparation               0.14%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1l                             19.86%  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        3  Import route data (1T)               11.87%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Import place data                     6.23%  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1a                              6.20%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Generate topology                     2.40%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1b                              1.97%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1e                              0.36%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Layer assignment (1T)                19.07%  0.01 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        4  Read nets                             4.71%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Pattern routing (1T)                  4.17%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Read blockages ( Layer 2-4 )          2.70%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Model blockage capacity               1.89%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Read instances and placement          1.81%  0.00 sec  0.01 sec 
[09/09 09:38:05     89s] (I)        4  Monotonic routing (1T)                1.56%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Read prerouted                        1.32%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Add via demand to 2D                  0.58%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Pattern Routing Avoiding Blockages    0.53%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Read unlegalized nets                 0.15%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Initialize 3D grid graph              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Initialize 3D capacity                1.49%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read instance blockages               0.45%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read PG blockages                     0.17%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:38:05     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:2342.8M, EPOCH TIME: 1725889085.722381
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:05     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:05     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2342.8M, EPOCH TIME: 1725889085.723513
[09/09 09:38:05     89s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:38:05     89s] OPERPROF: Starting HotSpotCal at level 1, MEM:2342.8M, EPOCH TIME: 1725889085.723678
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:05     89s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:05     89s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:05     89s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:05     89s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2342.8M, EPOCH TIME: 1725889085.724576
[09/09 09:38:05     89s] Reported timing to dir ./timingReports
[09/09 09:38:05     89s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1750.2M, totSessionCpu=0:01:29 **
[09/09 09:38:05     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2281.3M, EPOCH TIME: 1725889085.745472
[09/09 09:38:05     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     89s] 
[09/09 09:38:05     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:05     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2281.3M, EPOCH TIME: 1725889085.755888
[09/09 09:38:05     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:05     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:05     89s] 
[09/09 09:38:05     89s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:05     89s] 
[09/09 09:38:05     89s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:05     89s] Starting delay calculation for Hold views
[09/09 09:38:05     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:05     89s] #################################################################################
[09/09 09:38:05     89s] # Design Stage: PreRoute
[09/09 09:38:05     89s] # Design Name: aska_dig
[09/09 09:38:05     89s] # Design Mode: 180nm
[09/09 09:38:05     89s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:05     89s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:05     89s] # Signoff Settings: SI Off 
[09/09 09:38:05     89s] #################################################################################
[09/09 09:38:05     89s] Calculate delays in BcWc mode...
[09/09 09:38:05     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2285.3M, InitMEM = 2285.3M)
[09/09 09:38:05     89s] Start delay calculation (fullDC) (1 T). (MEM=2285.32)
[09/09 09:38:05     89s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:05     89s] End AAE Lib Interpolated Model. (MEM=2296.83 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:05     89s] Total number of fetched objects 1418
[09/09 09:38:05     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:05     89s] End delay calculation. (MEM=2312.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:05     89s] End delay calculation (fullDC). (MEM=2312.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:05     89s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2312.5M) ***
[09/09 09:38:06     89s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:01:29 mem=2312.5M)
[09/09 09:38:06     89s] Starting delay calculation for Setup views
[09/09 09:38:06     89s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:06     89s] #################################################################################
[09/09 09:38:06     89s] # Design Stage: PreRoute
[09/09 09:38:06     89s] # Design Name: aska_dig
[09/09 09:38:06     89s] # Design Mode: 180nm
[09/09 09:38:06     89s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:06     89s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:06     89s] # Signoff Settings: SI Off 
[09/09 09:38:06     89s] #################################################################################
[09/09 09:38:06     89s] Calculate delays in BcWc mode...
[09/09 09:38:06     89s] Topological Sorting (REAL = 0:00:00.0, MEM = 2264.0M, InitMEM = 2264.0M)
[09/09 09:38:06     89s] Start delay calculation (fullDC) (1 T). (MEM=2264.03)
[09/09 09:38:06     89s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:38:06     89s] End AAE Lib Interpolated Model. (MEM=2275.54 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:06     89s] Total number of fetched objects 1418
[09/09 09:38:06     89s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:06     89s] End delay calculation. (MEM=2323.24 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:06     89s] End delay calculation (fullDC). (MEM=2323.24 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:38:06     89s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2323.2M) ***
[09/09 09:38:06     89s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:30 mem=2323.2M)
[09/09 09:38:07     89s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:38:07     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.4M, EPOCH TIME: 1725889087.074847
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] 
[09/09 09:38:07     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:07     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2285.4M, EPOCH TIME: 1725889087.085556
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:07     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.4M, EPOCH TIME: 1725889087.087683
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] 
[09/09 09:38:07     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:07     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2285.4M, EPOCH TIME: 1725889087.097931
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2285.4M, EPOCH TIME: 1725889087.099783
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] 
[09/09 09:38:07     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:07     89s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2285.4M, EPOCH TIME: 1725889087.110479
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:02.0, MEM=2285.4M
[09/09 09:38:07     89s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1786.9M, totSessionCpu=0:01:30 **
[09/09 09:38:07     89s] *** Finished optDesign ***
[09/09 09:38:07     89s] Info: Destroy the CCOpt slew target map.
[09/09 09:38:07     89s] clean pInstBBox. size 0
[09/09 09:38:07     89s] All LLGs are deleted
[09/09 09:38:07     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:07     89s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2285.4M, EPOCH TIME: 1725889087.134958
[09/09 09:38:07     89s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2285.4M, EPOCH TIME: 1725889087.135122
[09/09 09:38:07     89s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:38:07     89s] *** optDesign #3 [finish] : cpu/real = 0:00:04.1/0:00:04.8 (0.9), totSession cpu/real = 0:01:29.8/0:26:03.7 (0.1), mem = 2285.4M
[09/09 09:38:07     89s] 
[09/09 09:38:07     89s] =============================================================================================
[09/09 09:38:07     89s]  Final TAT Report : optDesign #3                                                21.18-s099_1
[09/09 09:38:07     89s] =============================================================================================
[09/09 09:38:07     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:07     89s] ---------------------------------------------------------------------------------------------
[09/09 09:38:07     89s] [ InitOpt                ]      1   0:00:00.8  (  16.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:07     89s] [ HoldOpt                ]      1   0:00:00.1  (   2.6 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:38:07     89s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:07     89s] [ BuildHoldData          ]      1   0:00:01.0  (  20.2 % )     0:00:01.5 /  0:00:01.5    1.0
[09/09 09:38:07     89s] [ OptSummaryReport       ]      5   0:00:00.2  (   4.3 % )     0:00:01.5 /  0:00:00.8    0.6
[09/09 09:38:07     89s] [ DrvReport              ]      2   0:00:00.7  (  13.7 % )     0:00:00.7 /  0:00:00.0    0.1
[09/09 09:38:07     89s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:07     89s] [ CellServerInit         ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:07     89s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.4 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:07     89s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:07     89s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:07     89s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:07     89s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:07     89s] [ TimingUpdate           ]     25   0:00:00.2  (   5.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:38:07     89s] [ FullDelayCalc          ]      4   0:00:00.7  (  14.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:07     89s] [ TimingReport           ]      7   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:07     89s] [ GenerateReports        ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:07     89s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:38:07     89s] ---------------------------------------------------------------------------------------------
[09/09 09:38:07     89s]  optDesign #3 TOTAL                 0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.1    0.9
[09/09 09:38:07     89s] ---------------------------------------------------------------------------------------------
[09/09 09:38:07     89s] 
[09/09 09:38:19     89s] <CMD> optDesign -postCTS -hold
[09/09 09:38:19     89s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1748.4M, totSessionCpu=0:01:30 **
[09/09 09:38:19     89s] *** optDesign #4 [begin] : totSession cpu/real = 0:01:29.9/0:26:16.2 (0.1), mem = 2254.4M
[09/09 09:38:19     89s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:38:19     89s] GigaOpt running with 1 threads.
[09/09 09:38:19     89s] *** InitOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:29.9/0:26:16.2 (0.1), mem = 2254.4M
[09/09 09:38:19     89s] **INFO: User settings:
[09/09 09:38:19     89s] setDesignMode -process                            180
[09/09 09:38:19     89s] setExtractRCMode -coupling_c_th                   3
[09/09 09:38:19     89s] setExtractRCMode -engine                          preRoute
[09/09 09:38:19     89s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:38:19     89s] setExtractRCMode -total_c_th                      5
[09/09 09:38:19     89s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:38:19     89s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:38:19     89s] setUsefulSkewMode -noBoundary                     false
[09/09 09:38:19     89s] setDelayCalMode -enable_high_fanout               true
[09/09 09:38:19     89s] setDelayCalMode -engine                           aae
[09/09 09:38:19     89s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:38:19     89s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:38:19     89s] setOptMode -activeHoldViews                       { fast_functional_mode }
[09/09 09:38:19     89s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:38:19     89s] setOptMode -autoHoldViews                         { fast_functional_mode}
[09/09 09:38:19     89s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:38:19     89s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:38:19     89s] setOptMode -autoViewHoldTargetSlack               0
[09/09 09:38:19     89s] setOptMode -drcMargin                             0
[09/09 09:38:19     89s] setOptMode -fixCap                                true
[09/09 09:38:19     89s] setOptMode -fixDrc                                true
[09/09 09:38:19     89s] setOptMode -fixFanoutLoad                         false
[09/09 09:38:19     89s] setOptMode -fixTran                               true
[09/09 09:38:19     89s] setOptMode -optimizeFF                            true
[09/09 09:38:19     89s] setOptMode -preserveAllSequential                 false
[09/09 09:38:19     89s] setOptMode -setupTargetSlack                      0
[09/09 09:38:19     89s] setAnalysisMode -analysisType                     bcwc
[09/09 09:38:19     89s] setAnalysisMode -checkType                        setup
[09/09 09:38:19     89s] setAnalysisMode -clkSrcPath                       true
[09/09 09:38:19     89s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:38:19     89s] setAnalysisMode -skew                             true
[09/09 09:38:19     89s] setAnalysisMode -usefulSkew                       true
[09/09 09:38:19     89s] setAnalysisMode -virtualIPO                       false
[09/09 09:38:19     89s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:38:19     89s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:38:19     89s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:38:19     89s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:19     89s] Summary for sequential cells identification: 
[09/09 09:38:19     89s]   Identified SBFF number: 33
[09/09 09:38:19     89s]   Identified MBFF number: 0
[09/09 09:38:19     89s]   Identified SB Latch number: 0
[09/09 09:38:19     89s]   Identified MB Latch number: 0
[09/09 09:38:19     89s]   Not identified SBFF number: 0
[09/09 09:38:19     89s]   Not identified MBFF number: 0
[09/09 09:38:19     89s]   Not identified SB Latch number: 0
[09/09 09:38:19     89s]   Not identified MB Latch number: 0
[09/09 09:38:19     89s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:19     89s]  Visiting view : slow_functional_mode
[09/09 09:38:19     89s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:19     89s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:19     89s]  Visiting view : fast_functional_mode
[09/09 09:38:19     89s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:19     89s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:19     89s] TLC MultiMap info (StdDelay):
[09/09 09:38:19     89s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:19     89s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:19     89s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:19     89s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:19     89s]  Setting StdDelay to: 91ps
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:19     89s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:38:19     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2256.4M, EPOCH TIME: 1725889099.704322
[09/09 09:38:19     89s] Processing tracks to init pin-track alignment.
[09/09 09:38:19     89s] z: 2, totalTracks: 1
[09/09 09:38:19     89s] z: 4, totalTracks: 1
[09/09 09:38:19     89s] z: 6, totalTracks: 1
[09/09 09:38:19     89s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:19     89s] All LLGs are deleted
[09/09 09:38:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2256.4M, EPOCH TIME: 1725889099.705926
[09/09 09:38:19     89s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2256.4M, EPOCH TIME: 1725889099.706017
[09/09 09:38:19     89s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2256.4M, EPOCH TIME: 1725889099.706253
[09/09 09:38:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2256.4M, EPOCH TIME: 1725889099.706472
[09/09 09:38:19     89s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:19     89s] Core basic site is core_ji3v
[09/09 09:38:19     89s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2256.4M, EPOCH TIME: 1725889099.716754
[09/09 09:38:19     89s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:19     89s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:19     89s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2256.4M, EPOCH TIME: 1725889099.717215
[09/09 09:38:19     89s] Fast DP-INIT is on for default
[09/09 09:38:19     89s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:19     89s] Atter site array init, number of instance map data is 0.
[09/09 09:38:19     89s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2256.4M, EPOCH TIME: 1725889099.717819
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:19     89s] OPERPROF:     Starting CMU at level 3, MEM:2256.4M, EPOCH TIME: 1725889099.718103
[09/09 09:38:19     89s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2256.4M, EPOCH TIME: 1725889099.718352
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:38:19     89s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2256.4M, EPOCH TIME: 1725889099.718534
[09/09 09:38:19     89s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2256.4M, EPOCH TIME: 1725889099.718576
[09/09 09:38:19     89s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2256.4M, EPOCH TIME: 1725889099.718830
[09/09 09:38:19     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2256.4MB).
[09/09 09:38:19     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.015, MEM:2256.4M, EPOCH TIME: 1725889099.719262
[09/09 09:38:19     89s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2256.4M, EPOCH TIME: 1725889099.719328
[09/09 09:38:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:19     89s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2254.4M, EPOCH TIME: 1725889099.721407
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] Creating Lib Analyzer ...
[09/09 09:38:19     89s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:19     89s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:19     89s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:19     89s] 
[09/09 09:38:19     89s] {RT max_rc 0 4 4 0}
[09/09 09:38:20     90s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2262.4M
[09/09 09:38:20     90s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2262.4M
[09/09 09:38:20     90s] Creating Lib Analyzer, finished. 
[09/09 09:38:20     90s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1755.4M, totSessionCpu=0:01:31 **
[09/09 09:38:20     90s] *** optDesign -postCTS ***
[09/09 09:38:20     90s] DRC Margin: user margin 0.0
[09/09 09:38:20     90s] Hold Target Slack: user slack 0
[09/09 09:38:20     90s] Setup Target Slack: user slack 0;
[09/09 09:38:20     90s] setUsefulSkewMode -ecoRoute false
[09/09 09:38:20     90s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2262.4M, EPOCH TIME: 1725889100.411750
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:20     90s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.000, REAL:0.010, MEM:2262.4M, EPOCH TIME: 1725889100.422055
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:20     90s] Deleting Lib Analyzer.
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:20     90s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:20     90s] Summary for sequential cells identification: 
[09/09 09:38:20     90s]   Identified SBFF number: 33
[09/09 09:38:20     90s]   Identified MBFF number: 0
[09/09 09:38:20     90s]   Identified SB Latch number: 0
[09/09 09:38:20     90s]   Identified MB Latch number: 0
[09/09 09:38:20     90s]   Not identified SBFF number: 0
[09/09 09:38:20     90s]   Not identified MBFF number: 0
[09/09 09:38:20     90s]   Not identified SB Latch number: 0
[09/09 09:38:20     90s]   Not identified MB Latch number: 0
[09/09 09:38:20     90s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:20     90s]  Visiting view : slow_functional_mode
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:20     90s]  Visiting view : fast_functional_mode
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:20     90s] TLC MultiMap info (StdDelay):
[09/09 09:38:20     90s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:20     90s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:20     90s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:20     90s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:20     90s]  Setting StdDelay to: 91ps
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:20     90s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2262.4M, EPOCH TIME: 1725889100.441391
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] All LLGs are deleted
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2262.4M, EPOCH TIME: 1725889100.441469
[09/09 09:38:20     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2262.4M, EPOCH TIME: 1725889100.441517
[09/09 09:38:20     90s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2254.4M, EPOCH TIME: 1725889100.441893
[09/09 09:38:20     90s] Start to check current routing status for nets...
[09/09 09:38:20     90s] All nets are already routed correctly.
[09/09 09:38:20     90s] End to check current routing status for nets (mem=2254.4M)
[09/09 09:38:20     90s] *** InitOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:30.7/0:26:17.0 (0.1), mem = 2254.4M
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] =============================================================================================
[09/09 09:38:20     90s]  Step TAT Report : InitOpt #1 / optDesign #4                                    21.18-s099_1
[09/09 09:38:20     90s] =============================================================================================
[09/09 09:38:20     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:20     90s] ---------------------------------------------------------------------------------------------
[09/09 09:38:20     90s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:20     90s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  89.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:20     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:20     90s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:20     90s] [ MISC                   ]          0:00:00.1  (  10.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:20     90s] ---------------------------------------------------------------------------------------------
[09/09 09:38:20     90s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:20     90s] ---------------------------------------------------------------------------------------------
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:38:20     90s] ### Creating PhyDesignMc. totSessionCpu=0:01:31 mem=2254.4M
[09/09 09:38:20     90s] OPERPROF: Starting DPlace-Init at level 1, MEM:2254.4M, EPOCH TIME: 1725889100.445635
[09/09 09:38:20     90s] Processing tracks to init pin-track alignment.
[09/09 09:38:20     90s] z: 2, totalTracks: 1
[09/09 09:38:20     90s] z: 4, totalTracks: 1
[09/09 09:38:20     90s] z: 6, totalTracks: 1
[09/09 09:38:20     90s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:20     90s] All LLGs are deleted
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2254.4M, EPOCH TIME: 1725889100.446878
[09/09 09:38:20     90s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2254.4M, EPOCH TIME: 1725889100.446958
[09/09 09:38:20     90s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2254.4M, EPOCH TIME: 1725889100.447212
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2254.4M, EPOCH TIME: 1725889100.447403
[09/09 09:38:20     90s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:20     90s] Core basic site is core_ji3v
[09/09 09:38:20     90s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2254.4M, EPOCH TIME: 1725889100.457289
[09/09 09:38:20     90s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:20     90s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:20     90s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2254.4M, EPOCH TIME: 1725889100.457585
[09/09 09:38:20     90s] Fast DP-INIT is on for default
[09/09 09:38:20     90s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:20     90s] Atter site array init, number of instance map data is 0.
[09/09 09:38:20     90s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2254.4M, EPOCH TIME: 1725889100.458181
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:38:20     90s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2254.4M, EPOCH TIME: 1725889100.458584
[09/09 09:38:20     90s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2254.4M, EPOCH TIME: 1725889100.458631
[09/09 09:38:20     90s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2254.4M, EPOCH TIME: 1725889100.458843
[09/09 09:38:20     90s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2254.4MB).
[09/09 09:38:20     90s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2254.4M, EPOCH TIME: 1725889100.459054
[09/09 09:38:20     90s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:38:20     90s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:31 mem=2254.4M
[09/09 09:38:20     90s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2254.4M, EPOCH TIME: 1725889100.460224
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:20     90s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2254.4M, EPOCH TIME: 1725889100.462172
[09/09 09:38:20     90s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:38:20     90s] GigaOpt Hold Optimizer is used
[09/09 09:38:20     90s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/09 09:38:20     90s] End AAE Lib Interpolated Model. (MEM=2254.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] Creating Lib Analyzer ...
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:20     90s] Summary for sequential cells identification: 
[09/09 09:38:20     90s]   Identified SBFF number: 33
[09/09 09:38:20     90s]   Identified MBFF number: 0
[09/09 09:38:20     90s]   Identified SB Latch number: 0
[09/09 09:38:20     90s]   Identified MB Latch number: 0
[09/09 09:38:20     90s]   Not identified SBFF number: 0
[09/09 09:38:20     90s]   Not identified MBFF number: 0
[09/09 09:38:20     90s]   Not identified SB Latch number: 0
[09/09 09:38:20     90s]   Not identified MB Latch number: 0
[09/09 09:38:20     90s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:20     90s]  Visiting view : slow_functional_mode
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:20     90s]  Visiting view : fast_functional_mode
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:20     90s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:20     90s] TLC MultiMap info (StdDelay):
[09/09 09:38:20     90s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:20     90s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:20     90s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:20     90s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:20     90s]  Setting StdDelay to: 91ps
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:20     90s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:20     90s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:20     90s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:20     90s] 
[09/09 09:38:20     90s] {RT max_rc 0 4 4 0}
[09/09 09:38:21     91s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2262.5M
[09/09 09:38:21     91s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2262.5M
[09/09 09:38:21     91s] Creating Lib Analyzer, finished. 
[09/09 09:38:21     91s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:31 mem=2262.5M ***
[09/09 09:38:21     91s] *** BuildHoldData #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:31.4/0:26:17.7 (0.1), mem = 2262.5M
[09/09 09:38:21     91s] Effort level <high> specified for reg2reg path_group
[09/09 09:38:21     91s] Saving timing graph ...
[09/09 09:38:21     91s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_SfP4aA
[09/09 09:38:21     91s] Disk Usage:
[09/09 09:38:21     91s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:21     91s] /dev/mapper/centos-home 357512644 130983744 226528900  37% /home
[09/09 09:38:21     91s] Done save timing graph
[09/09 09:38:21     91s] Disk Usage:
[09/09 09:38:21     91s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:21     91s] /dev/mapper/centos-home 357512644 130986344 226526300  37% /home
[09/09 09:38:21     91s] OPTC: user 20.0
[09/09 09:38:21     91s] 
[09/09 09:38:21     91s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:21     91s] Deleting Lib Analyzer.
[09/09 09:38:21     91s] 
[09/09 09:38:21     91s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:21     91s] Starting delay calculation for Hold views
[09/09 09:38:21     91s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:21     91s] #################################################################################
[09/09 09:38:21     91s] # Design Stage: PreRoute
[09/09 09:38:21     91s] # Design Name: aska_dig
[09/09 09:38:21     91s] # Design Mode: 180nm
[09/09 09:38:21     91s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:21     91s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:21     91s] # Signoff Settings: SI Off 
[09/09 09:38:21     91s] #################################################################################
[09/09 09:38:21     91s] Calculate delays in BcWc mode...
[09/09 09:38:21     91s] Topological Sorting (REAL = 0:00:00.0, MEM = 2283.5M, InitMEM = 2283.5M)
[09/09 09:38:21     91s] Start delay calculation (fullDC) (1 T). (MEM=2283.47)
[09/09 09:38:21     91s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:21     91s] End AAE Lib Interpolated Model. (MEM=2294.98 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:21     91s] Total number of fetched objects 1418
[09/09 09:38:21     91s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:21     91s] End delay calculation. (MEM=2298.06 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:21     91s] End delay calculation (fullDC). (MEM=2298.06 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:21     91s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2298.1M) ***
[09/09 09:38:21     91s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:32 mem=2298.1M)
[09/09 09:38:21     91s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:32 mem=2298.1M ***
[09/09 09:38:21     91s] OPTC: user 20.0
[09/09 09:38:21     91s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:32 mem=2314.1M ***
[09/09 09:38:21     91s] Restoring timing graph ...
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:21     92s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:21     92s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/09 09:38:21     92s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:38:21     92s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:38:21     92s] Done restore timing graph
[09/09 09:38:21     92s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:01:32 mem=2329.1M ***
[09/09 09:38:22     92s] *info: category slack lower bound [L 0.0] default
[09/09 09:38:22     92s] *info: category slack lower bound [H 0.0] reg2reg 
[09/09 09:38:22     92s] --------------------------------------------------- 
[09/09 09:38:22     92s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 09:38:22     92s] --------------------------------------------------- 
[09/09 09:38:22     92s]          WNS    reg2regWNS
[09/09 09:38:22     92s]     0.037 ns      8.624 ns
[09/09 09:38:22     92s] --------------------------------------------------- 
[09/09 09:38:22     92s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:22     92s] Summary for sequential cells identification: 
[09/09 09:38:22     92s]   Identified SBFF number: 33
[09/09 09:38:22     92s]   Identified MBFF number: 0
[09/09 09:38:22     92s]   Identified SB Latch number: 0
[09/09 09:38:22     92s]   Identified MB Latch number: 0
[09/09 09:38:22     92s]   Not identified SBFF number: 0
[09/09 09:38:22     92s]   Not identified MBFF number: 0
[09/09 09:38:22     92s]   Not identified SB Latch number: 0
[09/09 09:38:22     92s]   Not identified MB Latch number: 0
[09/09 09:38:22     92s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:22     92s]  Visiting view : slow_functional_mode
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:22     92s]  Visiting view : fast_functional_mode
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:22     92s] TLC MultiMap info (StdDelay):
[09/09 09:38:22     92s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:22     92s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:22     92s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:22     92s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:22     92s]  Setting StdDelay to: 91ps
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] Creating Lib Analyzer ...
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:22     92s] Summary for sequential cells identification: 
[09/09 09:38:22     92s]   Identified SBFF number: 33
[09/09 09:38:22     92s]   Identified MBFF number: 0
[09/09 09:38:22     92s]   Identified SB Latch number: 0
[09/09 09:38:22     92s]   Identified MB Latch number: 0
[09/09 09:38:22     92s]   Not identified SBFF number: 0
[09/09 09:38:22     92s]   Not identified MBFF number: 0
[09/09 09:38:22     92s]   Not identified SB Latch number: 0
[09/09 09:38:22     92s]   Not identified MB Latch number: 0
[09/09 09:38:22     92s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:22     92s]  Visiting view : slow_functional_mode
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:22     92s]  Visiting view : fast_functional_mode
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:22     92s] TLC MultiMap info (StdDelay):
[09/09 09:38:22     92s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:22     92s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:22     92s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:22     92s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:22     92s]  Setting StdDelay to: 91ps
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:22     92s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:22     92s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:22     92s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] {RT max_rc 0 4 4 0}
[09/09 09:38:22     92s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:33 mem=2329.1M
[09/09 09:38:22     92s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:33 mem=2329.1M
[09/09 09:38:22     92s] Creating Lib Analyzer, finished. 
[09/09 09:38:22     92s] 
[09/09 09:38:22     92s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[09/09 09:38:22     92s] *Info: worst delay setup view: slow_functional_mode
[09/09 09:38:22     92s] Footprint list for hold buffering (delay unit: ps)
[09/09 09:38:22     92s] =================================================================
[09/09 09:38:22     92s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/09 09:38:22     92s] ------------------------------------------------------------------
[09/09 09:38:22     92s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[09/09 09:38:22     92s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[09/09 09:38:22     92s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[09/09 09:38:22     92s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[09/09 09:38:22     92s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[09/09 09:38:22     92s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[09/09 09:38:22     92s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[09/09 09:38:22     92s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[09/09 09:38:22     92s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[09/09 09:38:22     92s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[09/09 09:38:22     92s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[09/09 09:38:22     92s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[09/09 09:38:22     92s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[09/09 09:38:22     92s] =================================================================
[09/09 09:38:22     92s] Hold Timer stdDelay = 44.3ps
[09/09 09:38:22     92s]  Visiting view : fast_functional_mode
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:22     92s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:22     92s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[09/09 09:38:22     92s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.1M, EPOCH TIME: 1725889102.767180
[09/09 09:38:22     92s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     92s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:22     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2329.1M, EPOCH TIME: 1725889102.777760
[09/09 09:38:22     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:22     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2348.2M, EPOCH TIME: 1725889102.793792
[09/09 09:38:22     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:22     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2348.2M, EPOCH TIME: 1725889102.804496
[09/09 09:38:22     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:22     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:22     93s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1750.7M, totSessionCpu=0:01:33 **
[09/09 09:38:22     93s] *** BuildHoldData #1 [finish] (optDesign #4) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:33.0/0:26:19.4 (0.1), mem = 2256.2M
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] =============================================================================================
[09/09 09:38:22     93s]  Step TAT Report : BuildHoldData #1 / optDesign #4                              21.18-s099_1
[09/09 09:38:22     93s] =============================================================================================
[09/09 09:38:22     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:22     93s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:38:22     93s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:38:22     93s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  43.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:22     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:22     93s] [ TimingUpdate           ]     10   0:00:00.1  (   6.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:22     93s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.7 % )     0:00:00.2 /  0:00:00.1    0.9
[09/09 09:38:22     93s] [ TimingReport           ]      2   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:22     93s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:38:22     93s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:22     93s] [ MISC                   ]          0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s]  BuildHoldData #1 TOTAL             0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] *** HoldOpt #1 [begin] (optDesign #4) : totSession cpu/real = 0:01:33.0/0:26:19.4 (0.1), mem = 2256.2M
[09/09 09:38:22     93s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.20
[09/09 09:38:22     93s] #optDebug: Start CG creation (mem=2256.2M)
[09/09 09:38:22     93s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:38:22     93s] (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgPrt (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgEgp (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgPbk (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgNrb(cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgObs (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgCon (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s]  ...processing cgPdm (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2332.7M)
[09/09 09:38:22     93s] {MMLU 0 13 1418}
[09/09 09:38:22     93s] ### Creating LA Mngr. totSessionCpu=0:01:33 mem=2332.7M
[09/09 09:38:22     93s] ### Creating LA Mngr, finished. totSessionCpu=0:01:33 mem=2332.7M
[09/09 09:38:22     93s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:22     93s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:22     93s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:22     93s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:22     93s] *info: Run optDesign holdfix with 1 thread.
[09/09 09:38:22     93s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:38:22     93s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:38:22     93s] --------------------------------------------------- 
[09/09 09:38:22     93s]    Hold Timing Summary  - Initial 
[09/09 09:38:22     93s] --------------------------------------------------- 
[09/09 09:38:22     93s]  Target slack:       0.0000 ns
[09/09 09:38:22     93s]  View: fast_functional_mode 
[09/09 09:38:22     93s]    WNS:       0.0000
[09/09 09:38:22     93s]    TNS:       0.0000
[09/09 09:38:22     93s]    VP :            0
[09/09 09:38:22     93s]    Worst hold path end point: spi1_Rx_data_temp_reg[34]/SD 
[09/09 09:38:22     93s] --------------------------------------------------- 
[09/09 09:38:22     93s] *** Hold timing is met. Hold fixing is not needed 
[09/09 09:38:22     93s] **INFO: total 1 insts, 1 nets marked don't touch
[09/09 09:38:22     93s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[09/09 09:38:22     93s] **INFO: total 1 insts, 1 nets unmarked don't touch
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] Capturing REF for hold ...
[09/09 09:38:22     93s]    Hold Timing Snapshot: (REF)
[09/09 09:38:22     93s]              All PG WNS: 0.000
[09/09 09:38:22     93s]              All PG TNS: 0.000
[09/09 09:38:22     93s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.20
[09/09 09:38:22     93s] *** HoldOpt #1 [finish] (optDesign #4) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:33.1/0:26:19.4 (0.1), mem = 2351.8M
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] =============================================================================================
[09/09 09:38:22     93s]  Step TAT Report : HoldOpt #1 / optDesign #4                                    21.18-s099_1
[09/09 09:38:22     93s] =============================================================================================
[09/09 09:38:22     93s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  82.3 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:22     93s] [ MISC                   ]          0:00:00.0  (  17.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:22     93s] ---------------------------------------------------------------------------------------------
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] Active setup views:
[09/09 09:38:22     93s]  slow_functional_mode
[09/09 09:38:22     93s]   Dominating endpoints: 0
[09/09 09:38:22     93s]   Dominating TNS: -0.000
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] OPTC: user 20.0
[09/09 09:38:22     93s] OPTC: user 20.0
[09/09 09:38:22     93s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      ============================ Layers =============================
[09/09 09:38:22     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:22     93s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:38:22     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:22     93s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:38:22     93s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:38:22     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:22     93s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:38:22     93s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:38:22     93s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:38:22     93s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:38:22     93s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:38:22     93s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:38:22     93s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:38:22     93s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:38:22     93s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:38:22     93s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:38:22     93s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:38:22     93s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:38:22     93s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:38:22     93s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:38:22     93s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:38:22     93s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:38:22     93s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:38:22     93s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:38:22     93s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:38:22     93s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:38:22     93s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:38:22     93s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:38:22     93s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:38:22     93s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:38:22     93s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:38:22     93s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:38:22     93s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:38:22     93s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:38:22     93s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:38:22     93s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:38:22     93s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:38:22     93s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:38:22     93s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:38:22     93s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:38:22     93s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:38:22     93s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:38:22     93s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:38:22     93s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:38:22     93s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:38:22     93s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:38:22     93s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:38:22     93s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:38:22     93s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:38:22     93s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:38:22     93s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:38:22     93s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:38:22     93s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:38:22     93s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:38:22     93s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:38:22     93s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:38:22     93s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:38:22     93s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:38:22     93s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:38:22     93s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:38:22     93s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:38:22     93s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:38:22     93s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:22     93s] (I)      Started Import and model ( Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:22     93s] (I)      == Non-default Options ==
[09/09 09:38:22     93s] (I)      Build term to term wires                           : false
[09/09 09:38:22     93s] (I)      Maximum routing layer                              : 4
[09/09 09:38:22     93s] (I)      Number of threads                                  : 1
[09/09 09:38:22     93s] (I)      Method to set GCell size                           : row
[09/09 09:38:22     93s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:38:22     93s] (I)      Use row-based GCell size
[09/09 09:38:22     93s] (I)      Use row-based GCell align
[09/09 09:38:22     93s] (I)      layer 0 area = 202000
[09/09 09:38:22     93s] (I)      layer 1 area = 202000
[09/09 09:38:22     93s] (I)      layer 2 area = 202000
[09/09 09:38:22     93s] (I)      layer 3 area = 202000
[09/09 09:38:22     93s] (I)      GCell unit size   : 4480
[09/09 09:38:22     93s] (I)      GCell multiplier  : 1
[09/09 09:38:22     93s] (I)      GCell row height  : 4480
[09/09 09:38:22     93s] (I)      Actual row height : 4480
[09/09 09:38:22     93s] (I)      GCell align ref   : 20160 20160
[09/09 09:38:22     93s] [NR-eGR] Track table information for default rule: 
[09/09 09:38:22     93s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:38:22     93s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:38:22     93s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:38:22     93s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:38:22     93s] [NR-eGR] METTP has single uniform track structure
[09/09 09:38:22     93s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:38:22     93s] (I)      ================= Default via =================
[09/09 09:38:22     93s] (I)      +---+--------------------+--------------------+
[09/09 09:38:22     93s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:38:22     93s] (I)      +---+--------------------+--------------------+
[09/09 09:38:22     93s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:38:22     93s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:38:22     93s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:38:22     93s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:38:22     93s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:38:22     93s] (I)      +---+--------------------+--------------------+
[09/09 09:38:22     93s] [NR-eGR] Read 255 PG shapes
[09/09 09:38:22     93s] [NR-eGR] Read 0 clock shapes
[09/09 09:38:22     93s] [NR-eGR] Read 0 other shapes
[09/09 09:38:22     93s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:38:22     93s] [NR-eGR] #Instance Blockages : 0
[09/09 09:38:22     93s] [NR-eGR] #PG Blockages       : 255
[09/09 09:38:22     93s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:38:22     93s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:38:22     93s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:38:22     93s] [NR-eGR] #Other Blockages    : 0
[09/09 09:38:22     93s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:38:22     93s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:38:22     93s] [NR-eGR] Read 1418 nets ( ignored 13 )
[09/09 09:38:22     93s] (I)      early_global_route_priority property id does not exist.
[09/09 09:38:22     93s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:38:22     93s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:38:22     93s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:38:22     93s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:38:22     93s] (I)      Number of ignored nets                =     13
[09/09 09:38:22     93s] (I)      Number of connected nets              =      0
[09/09 09:38:22     93s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:38:22     93s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:38:22     93s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:38:22     93s] (I)      Ndr track 0 does not exist
[09/09 09:38:22     93s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:38:22     93s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:38:22     93s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:38:22     93s] (I)      Site width          :   560  (dbu)
[09/09 09:38:22     93s] (I)      Row height          :  4480  (dbu)
[09/09 09:38:22     93s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:38:22     93s] (I)      GCell width         :  4480  (dbu)
[09/09 09:38:22     93s] (I)      GCell height        :  4480  (dbu)
[09/09 09:38:22     93s] (I)      Grid                :   102    53     4
[09/09 09:38:22     93s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:38:22     93s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:38:22     93s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:38:22     93s] (I)      Default wire width  :   230   280   280   280
[09/09 09:38:22     93s] (I)      Default wire space  :   230   280   280   280
[09/09 09:38:22     93s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:38:22     93s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:38:22     93s] (I)      First track coord   :   280   280   280   280
[09/09 09:38:22     93s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:38:22     93s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:38:22     93s] (I)      Num of masks        :     1     1     1     1
[09/09 09:38:22     93s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:38:22     93s] (I)      --------------------------------------------------------
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s] [NR-eGR] ============ Routing rule table ============
[09/09 09:38:22     93s] [NR-eGR] Rule id: 0  Nets: 1405
[09/09 09:38:22     93s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:38:22     93s] (I)                    Layer    2    3    4 
[09/09 09:38:22     93s] (I)                    Pitch  560  560  560 
[09/09 09:38:22     93s] (I)             #Used tracks    1    1    1 
[09/09 09:38:22     93s] (I)       #Fully used tracks    1    1    1 
[09/09 09:38:22     93s] [NR-eGR] ========================================
[09/09 09:38:22     93s] [NR-eGR] 
[09/09 09:38:22     93s] (I)      =============== Blocked Tracks ===============
[09/09 09:38:22     93s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:22     93s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:38:22     93s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:22     93s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:38:22     93s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:38:22     93s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:38:22     93s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:38:22     93s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:22     93s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      Reset routing kernel
[09/09 09:38:22     93s] (I)      Started Global Routing ( Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      totalPins=4785  totalGlobalPin=4657 (97.32%)
[09/09 09:38:22     93s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:22     93s] [NR-eGR] Layer group 1: route 1405 net(s) in layer range [2, 4]
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1a Route ============
[09/09 09:38:22     93s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:38:22     93s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1b Route ============
[09/09 09:38:22     93s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:22     93s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:22     93s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:38:22     93s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1c Route ============
[09/09 09:38:22     93s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1d Route ============
[09/09 09:38:22     93s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1e Route ============
[09/09 09:38:22     93s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:22     93s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] (I)      ============  Phase 1l Route ============
[09/09 09:38:22     93s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:38:22     93s] (I)      Layer  2:      36312      7396         1        4768       37664    (11.24%) 
[09/09 09:38:22     93s] (I)      Layer  3:      42824      6584         0           0       42824    ( 0.00%) 
[09/09 09:38:22     93s] (I)      Layer  4:      42276       501         0           0       42432    ( 0.00%) 
[09/09 09:38:22     93s] (I)      Total:        121412     14481         1        4768      122920    ( 3.73%) 
[09/09 09:38:22     93s] (I)      
[09/09 09:38:22     93s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:38:22     93s] [NR-eGR]                        OverCon            
[09/09 09:38:22     93s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:38:22     93s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:38:22     93s] [NR-eGR] ----------------------------------------------
[09/09 09:38:22     93s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:22     93s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:38:22     93s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:22     93s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:22     93s] [NR-eGR] ----------------------------------------------
[09/09 09:38:22     93s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:38:22     93s] [NR-eGR] 
[09/09 09:38:22     93s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:22     93s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:38:22     93s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2349.96 MB )
[09/09 09:38:22     93s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:38:22     93s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:38:22     93s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:38:22     93s] (I)       Early Global Route kernel                   100.00%  473.37 sec  473.41 sec  0.04 sec  0.04 sec 
[09/09 09:38:22     93s] (I)       +-Import and model                           24.06%  473.38 sec  473.39 sec  0.01 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Create place DB                           6.75%  473.38 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Import place data                       6.48%  473.38 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read instances and placement          2.03%  473.38 sec  473.38 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read nets                             3.90%  473.38 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Create route DB                          12.61%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Import route data (1T)                 11.94%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.69%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read routing blockages              0.01%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read instance blockages             0.44%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read PG blockages                   0.14%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read clock blockages                0.04%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read other blockages                0.04%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read halo blockages                 0.03%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Read boundary cut boxes             0.01%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read blackboxes                       0.03%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read prerouted                        1.34%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read unlegalized nets                 0.17%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Read nets                             0.86%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Set up via pillars                    0.02%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Initialize 3D grid graph              0.08%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Model blockage capacity               1.93%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | | +-Initialize 3D capacity              1.52%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Read aux data                             0.01%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Others data preparation                   0.16%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Create route kernel                       2.94%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       +-Global Routing                             37.63%  473.39 sec  473.41 sec  0.01 sec  0.02 sec 
[09/09 09:38:22     93s] (I)       | +-Initialization                            1.06%  473.39 sec  473.39 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Net group 1                              34.15%  473.39 sec  473.41 sec  0.01 sec  0.02 sec 
[09/09 09:38:22     93s] (I)       | | +-Generate topology                       2.42%  473.39 sec  473.39 sec  0.00 sec  0.01 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1a                                6.78%  473.39 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Pattern routing (1T)                  4.19%  473.39 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.61%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Add via demand to 2D                  0.62%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1b                                2.00%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Monotonic routing (1T)                1.58%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1c                                0.04%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1d                                0.04%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1e                                0.37%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | | +-Route legalization                    0.01%  473.40 sec  473.40 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | | +-Phase 1l                               19.73%  473.40 sec  473.41 sec  0.01 sec  0.01 sec 
[09/09 09:38:22     93s] (I)       | | | +-Layer assignment (1T)                18.89%  473.40 sec  473.41 sec  0.01 sec  0.01 sec 
[09/09 09:38:22     93s] (I)       | +-Clean cong LA                             0.01%  473.41 sec  473.41 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       +-Export 3D cong map                          1.32%  473.41 sec  473.41 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)       | +-Export 2D cong map                        0.24%  473.41 sec  473.41 sec  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)      ======================= Summary by functions ========================
[09/09 09:38:22     93s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:38:22     93s] (I)      ---------------------------------------------------------------------
[09/09 09:38:22     93s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[09/09 09:38:22     93s] (I)        1  Global Routing                       37.63%  0.01 sec  0.02 sec 
[09/09 09:38:22     93s] (I)        1  Import and model                     24.06%  0.01 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        1  Export 3D cong map                    1.32%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Net group 1                          34.15%  0.01 sec  0.02 sec 
[09/09 09:38:22     93s] (I)        2  Create route DB                      12.61%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Create place DB                       6.75%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Create route kernel                   2.94%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Initialization                        1.06%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Others data preparation               0.16%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1l                             19.73%  0.01 sec  0.01 sec 
[09/09 09:38:22     93s] (I)        3  Import route data (1T)               11.94%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1a                              6.78%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Import place data                     6.48%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Generate topology                     2.42%  0.00 sec  0.01 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1b                              2.00%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1e                              0.37%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Layer assignment (1T)                18.89%  0.01 sec  0.01 sec 
[09/09 09:38:22     93s] (I)        4  Read nets                             4.76%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Pattern routing (1T)                  4.19%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Read blockages ( Layer 2-4 )          2.69%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Read instances and placement          2.03%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Model blockage capacity               1.93%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Monotonic routing (1T)                1.58%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Read prerouted                        1.34%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Add via demand to 2D                  0.62%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Pattern Routing Avoiding Blockages    0.61%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Read unlegalized nets                 0.17%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Initialize 3D grid graph              0.08%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Initialize 3D capacity                1.52%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read instance blockages               0.44%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read PG blockages                     0.14%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:38:22     93s] OPERPROF: Starting HotSpotCal at level 1, MEM:2350.0M, EPOCH TIME: 1725889102.908145
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:22     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:22     93s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2350.0M, EPOCH TIME: 1725889102.909186
[09/09 09:38:22     93s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:38:22     93s] OPERPROF: Starting HotSpotCal at level 1, MEM:2350.0M, EPOCH TIME: 1725889102.909369
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:22     93s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:22     93s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:22     93s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:22     93s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2350.0M, EPOCH TIME: 1725889102.910179
[09/09 09:38:22     93s] Reported timing to dir ./timingReports
[09/09 09:38:22     93s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1792.1M, totSessionCpu=0:01:33 **
[09/09 09:38:22     93s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2312.0M, EPOCH TIME: 1725889102.913211
[09/09 09:38:22     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] 
[09/09 09:38:22     93s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:22     93s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2312.0M, EPOCH TIME: 1725889102.923869
[09/09 09:38:22     93s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:22     93s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:22     93s] Saving timing graph ...
[09/09 09:38:22     93s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_ExBNqg
[09/09 09:38:22     93s] Disk Usage:
[09/09 09:38:22     93s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:22     93s] /dev/mapper/centos-home 357512644 130983744 226528900  37% /home
[09/09 09:38:23     93s] Done save timing graph
[09/09 09:38:23     93s] Disk Usage:
[09/09 09:38:23     93s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:23     93s] /dev/mapper/centos-home 357512644 130986372 226526272  37% /home
[09/09 09:38:23     93s] 
[09/09 09:38:23     93s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:23     93s] 
[09/09 09:38:23     93s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:23     93s] Starting delay calculation for Hold views
[09/09 09:38:23     93s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:23     93s] #################################################################################
[09/09 09:38:23     93s] # Design Stage: PreRoute
[09/09 09:38:23     93s] # Design Name: aska_dig
[09/09 09:38:23     93s] # Design Mode: 180nm
[09/09 09:38:23     93s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:23     93s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:23     93s] # Signoff Settings: SI Off 
[09/09 09:38:23     93s] #################################################################################
[09/09 09:38:23     93s] Calculate delays in BcWc mode...
[09/09 09:38:23     93s] Topological Sorting (REAL = 0:00:00.0, MEM = 2331.0M, InitMEM = 2331.0M)
[09/09 09:38:23     93s] Start delay calculation (fullDC) (1 T). (MEM=2330.97)
[09/09 09:38:23     93s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:23     93s] End AAE Lib Interpolated Model. (MEM=2342.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:23     93s] Total number of fetched objects 1418
[09/09 09:38:23     93s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:23     93s] End delay calculation. (MEM=2329.56 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:23     93s] End delay calculation (fullDC). (MEM=2329.56 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:38:23     93s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2329.6M) ***
[09/09 09:38:23     93s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:34 mem=2329.6M)
[09/09 09:38:23     93s] Restoring timing graph ...
[09/09 09:38:23     93s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:38:23     93s] Done restore timing graph
[09/09 09:38:24     94s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:38:24     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2337.9M, EPOCH TIME: 1725889104.462765
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] 
[09/09 09:38:24     94s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:24     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2337.9M, EPOCH TIME: 1725889104.474070
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:24     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2337.9M, EPOCH TIME: 1725889104.476259
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] 
[09/09 09:38:24     94s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:24     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2337.9M, EPOCH TIME: 1725889104.486514
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2337.9M, EPOCH TIME: 1725889104.488697
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] 
[09/09 09:38:24     94s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:24     94s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2337.9M, EPOCH TIME: 1725889104.499224
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:02.0, MEM=2337.9M
[09/09 09:38:24     94s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1828.0M, totSessionCpu=0:01:34 **
[09/09 09:38:24     94s] *** Finished optDesign ***
[09/09 09:38:24     94s] Info: Destroy the CCOpt slew target map.
[09/09 09:38:24     94s] clean pInstBBox. size 0
[09/09 09:38:24     94s] All LLGs are deleted
[09/09 09:38:24     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:24     94s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2337.9M, EPOCH TIME: 1725889104.532723
[09/09 09:38:24     94s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2337.9M, EPOCH TIME: 1725889104.532887
[09/09 09:38:24     94s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:38:24     94s] *** optDesign #4 [finish] : cpu/real = 0:00:04.2/0:00:04.9 (0.9), totSession cpu/real = 0:01:34.1/0:26:21.1 (0.1), mem = 2337.9M
[09/09 09:38:24     94s] 
[09/09 09:38:24     94s] =============================================================================================
[09/09 09:38:24     94s]  Final TAT Report : optDesign #4                                                21.18-s099_1
[09/09 09:38:24     94s] =============================================================================================
[09/09 09:38:24     94s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:24     94s] ---------------------------------------------------------------------------------------------
[09/09 09:38:24     94s] [ InitOpt                ]      1   0:00:00.8  (  15.8 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:24     94s] [ HoldOpt                ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:24     94s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:24     94s] [ BuildHoldData          ]      1   0:00:01.2  (  25.3 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:38:24     94s] [ OptSummaryReport       ]      2   0:00:00.5  (  11.2 % )     0:00:01.6 /  0:00:01.0    0.6
[09/09 09:38:24     94s] [ DrvReport              ]      2   0:00:00.6  (  13.4 % )     0:00:00.6 /  0:00:00.0    0.1
[09/09 09:38:24     94s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:24     94s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  14.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:24     94s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:38:24     94s] [ TimingUpdate           ]     16   0:00:00.2  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:38:24     94s] [ FullDelayCalc          ]      4   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:24     94s] [ TimingReport           ]      4   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:38:24     94s] [ GenerateReports        ]      2   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:38:24     94s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:24     94s] ---------------------------------------------------------------------------------------------
[09/09 09:38:24     94s]  optDesign #4 TOTAL                 0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.2    0.9
[09/09 09:38:24     94s] ---------------------------------------------------------------------------------------------
[09/09 09:38:24     94s] 
[09/09 09:38:49     94s] <CMD> optDesign -postCTS -hold
[09/09 09:38:49     94s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1789.8M, totSessionCpu=0:01:35 **
[09/09 09:38:49     94s] *** optDesign #5 [begin] : totSession cpu/real = 0:01:34.9/0:26:45.9 (0.1), mem = 2304.9M
[09/09 09:38:49     94s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:38:49     94s] GigaOpt running with 1 threads.
[09/09 09:38:49     94s] *** InitOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:34.9/0:26:45.9 (0.1), mem = 2304.9M
[09/09 09:38:49     94s] **INFO: User settings:
[09/09 09:38:49     94s] setDesignMode -process                            180
[09/09 09:38:49     94s] setExtractRCMode -coupling_c_th                   3
[09/09 09:38:49     94s] setExtractRCMode -engine                          preRoute
[09/09 09:38:49     94s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:38:49     94s] setExtractRCMode -total_c_th                      5
[09/09 09:38:49     94s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:38:49     94s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:38:49     94s] setUsefulSkewMode -noBoundary                     false
[09/09 09:38:49     94s] setDelayCalMode -enable_high_fanout               true
[09/09 09:38:49     94s] setDelayCalMode -engine                           aae
[09/09 09:38:49     94s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:38:49     94s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:38:49     94s] setOptMode -activeHoldViews                       { fast_functional_mode }
[09/09 09:38:49     94s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:38:49     94s] setOptMode -autoHoldViews                         { fast_functional_mode}
[09/09 09:38:49     94s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:38:49     94s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:38:49     94s] setOptMode -autoViewHoldTargetSlack               0
[09/09 09:38:49     94s] setOptMode -drcMargin                             0
[09/09 09:38:49     94s] setOptMode -fixCap                                true
[09/09 09:38:49     94s] setOptMode -fixDrc                                true
[09/09 09:38:49     94s] setOptMode -fixFanoutLoad                         false
[09/09 09:38:49     94s] setOptMode -fixTran                               true
[09/09 09:38:49     94s] setOptMode -optimizeFF                            true
[09/09 09:38:49     94s] setOptMode -preserveAllSequential                 false
[09/09 09:38:49     94s] setOptMode -setupTargetSlack                      0
[09/09 09:38:49     94s] setAnalysisMode -analysisType                     bcwc
[09/09 09:38:49     94s] setAnalysisMode -checkType                        setup
[09/09 09:38:49     94s] setAnalysisMode -clkSrcPath                       true
[09/09 09:38:49     94s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:38:49     94s] setAnalysisMode -skew                             true
[09/09 09:38:49     94s] setAnalysisMode -usefulSkew                       true
[09/09 09:38:49     94s] setAnalysisMode -virtualIPO                       false
[09/09 09:38:49     94s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:38:49     94s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:38:49     94s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:38:49     94s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:49     94s] Summary for sequential cells identification: 
[09/09 09:38:49     94s]   Identified SBFF number: 33
[09/09 09:38:49     94s]   Identified MBFF number: 0
[09/09 09:38:49     94s]   Identified SB Latch number: 0
[09/09 09:38:49     94s]   Identified MB Latch number: 0
[09/09 09:38:49     94s]   Not identified SBFF number: 0
[09/09 09:38:49     94s]   Not identified MBFF number: 0
[09/09 09:38:49     94s]   Not identified SB Latch number: 0
[09/09 09:38:49     94s]   Not identified MB Latch number: 0
[09/09 09:38:49     94s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:49     94s]  Visiting view : slow_functional_mode
[09/09 09:38:49     94s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:49     94s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:49     94s]  Visiting view : fast_functional_mode
[09/09 09:38:49     94s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:49     94s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:49     94s] TLC MultiMap info (StdDelay):
[09/09 09:38:49     94s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:49     94s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:49     94s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:49     94s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:49     94s]  Setting StdDelay to: 91ps
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:49     94s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:38:49     94s] OPERPROF: Starting DPlace-Init at level 1, MEM:2304.9M, EPOCH TIME: 1725889129.422169
[09/09 09:38:49     94s] Processing tracks to init pin-track alignment.
[09/09 09:38:49     94s] z: 2, totalTracks: 1
[09/09 09:38:49     94s] z: 4, totalTracks: 1
[09/09 09:38:49     94s] z: 6, totalTracks: 1
[09/09 09:38:49     94s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:49     94s] All LLGs are deleted
[09/09 09:38:49     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2304.9M, EPOCH TIME: 1725889129.423432
[09/09 09:38:49     94s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1725889129.423513
[09/09 09:38:49     94s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2304.9M, EPOCH TIME: 1725889129.423740
[09/09 09:38:49     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2304.9M, EPOCH TIME: 1725889129.423954
[09/09 09:38:49     94s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:49     94s] Core basic site is core_ji3v
[09/09 09:38:49     94s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2304.9M, EPOCH TIME: 1725889129.433890
[09/09 09:38:49     94s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:49     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:49     94s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1725889129.434210
[09/09 09:38:49     94s] Fast DP-INIT is on for default
[09/09 09:38:49     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:49     94s] Atter site array init, number of instance map data is 0.
[09/09 09:38:49     94s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2304.9M, EPOCH TIME: 1725889129.434786
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:49     94s] OPERPROF:     Starting CMU at level 3, MEM:2304.9M, EPOCH TIME: 1725889129.435190
[09/09 09:38:49     94s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1725889129.435496
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:38:49     94s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2304.9M, EPOCH TIME: 1725889129.435674
[09/09 09:38:49     94s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2304.9M, EPOCH TIME: 1725889129.435729
[09/09 09:38:49     94s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2304.9M, EPOCH TIME: 1725889129.435936
[09/09 09:38:49     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2304.9MB).
[09/09 09:38:49     94s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2304.9M, EPOCH TIME: 1725889129.436356
[09/09 09:38:49     94s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2304.9M, EPOCH TIME: 1725889129.436424
[09/09 09:38:49     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:49     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:49     94s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2259.9M, EPOCH TIME: 1725889129.438960
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] Creating Lib Analyzer ...
[09/09 09:38:49     94s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:49     94s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:49     94s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:49     94s] 
[09/09 09:38:49     94s] {RT max_rc 0 4 4 0}
[09/09 09:38:50     95s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=2267.9M
[09/09 09:38:50     95s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=2267.9M
[09/09 09:38:50     95s] Creating Lib Analyzer, finished. 
[09/09 09:38:50     95s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1752.0M, totSessionCpu=0:01:36 **
[09/09 09:38:50     95s] *** optDesign -postCTS ***
[09/09 09:38:50     95s] DRC Margin: user margin 0.0
[09/09 09:38:50     95s] Hold Target Slack: user slack 0
[09/09 09:38:50     95s] Setup Target Slack: user slack 0;
[09/09 09:38:50     95s] setUsefulSkewMode -ecoRoute false
[09/09 09:38:50     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2267.9M, EPOCH TIME: 1725889130.160627
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:50     95s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2267.9M, EPOCH TIME: 1725889130.171214
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:50     95s] Deleting Lib Analyzer.
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:50     95s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:50     95s] Summary for sequential cells identification: 
[09/09 09:38:50     95s]   Identified SBFF number: 33
[09/09 09:38:50     95s]   Identified MBFF number: 0
[09/09 09:38:50     95s]   Identified SB Latch number: 0
[09/09 09:38:50     95s]   Identified MB Latch number: 0
[09/09 09:38:50     95s]   Not identified SBFF number: 0
[09/09 09:38:50     95s]   Not identified MBFF number: 0
[09/09 09:38:50     95s]   Not identified SB Latch number: 0
[09/09 09:38:50     95s]   Not identified MB Latch number: 0
[09/09 09:38:50     95s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:50     95s]  Visiting view : slow_functional_mode
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:50     95s]  Visiting view : fast_functional_mode
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:50     95s] TLC MultiMap info (StdDelay):
[09/09 09:38:50     95s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:50     95s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:50     95s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:50     95s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:50     95s]  Setting StdDelay to: 91ps
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:50     95s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2267.9M, EPOCH TIME: 1725889130.190788
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] All LLGs are deleted
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2267.9M, EPOCH TIME: 1725889130.190909
[09/09 09:38:50     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2267.9M, EPOCH TIME: 1725889130.190963
[09/09 09:38:50     95s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2259.9M, EPOCH TIME: 1725889130.191321
[09/09 09:38:50     95s] Start to check current routing status for nets...
[09/09 09:38:50     95s] All nets are already routed correctly.
[09/09 09:38:50     95s] End to check current routing status for nets (mem=2259.9M)
[09/09 09:38:50     95s] *** InitOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:35.7/0:26:46.8 (0.1), mem = 2259.9M
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] =============================================================================================
[09/09 09:38:50     95s]  Step TAT Report : InitOpt #1 / optDesign #5                                    21.18-s099_1
[09/09 09:38:50     95s] =============================================================================================
[09/09 09:38:50     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:50     95s] ---------------------------------------------------------------------------------------------
[09/09 09:38:50     95s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:50     95s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  88.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:50     95s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:50     95s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:50     95s] [ MISC                   ]          0:00:00.1  (  10.9 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:50     95s] ---------------------------------------------------------------------------------------------
[09/09 09:38:50     95s]  InitOpt #1 TOTAL                   0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:50     95s] ---------------------------------------------------------------------------------------------
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:38:50     95s] ### Creating PhyDesignMc. totSessionCpu=0:01:36 mem=2259.9M
[09/09 09:38:50     95s] OPERPROF: Starting DPlace-Init at level 1, MEM:2259.9M, EPOCH TIME: 1725889130.195662
[09/09 09:38:50     95s] Processing tracks to init pin-track alignment.
[09/09 09:38:50     95s] z: 2, totalTracks: 1
[09/09 09:38:50     95s] z: 4, totalTracks: 1
[09/09 09:38:50     95s] z: 6, totalTracks: 1
[09/09 09:38:50     95s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:38:50     95s] All LLGs are deleted
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2259.9M, EPOCH TIME: 1725889130.197048
[09/09 09:38:50     95s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2259.9M, EPOCH TIME: 1725889130.197124
[09/09 09:38:50     95s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2259.9M, EPOCH TIME: 1725889130.197354
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2259.9M, EPOCH TIME: 1725889130.197528
[09/09 09:38:50     95s] Max number of tech site patterns supported in site array is 256.
[09/09 09:38:50     95s] Core basic site is core_ji3v
[09/09 09:38:50     95s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2259.9M, EPOCH TIME: 1725889130.207444
[09/09 09:38:50     95s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:38:50     95s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:38:50     95s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2259.9M, EPOCH TIME: 1725889130.207770
[09/09 09:38:50     95s] Fast DP-INIT is on for default
[09/09 09:38:50     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:38:50     95s] Atter site array init, number of instance map data is 0.
[09/09 09:38:50     95s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2259.9M, EPOCH TIME: 1725889130.208316
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:38:50     95s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2259.9M, EPOCH TIME: 1725889130.208853
[09/09 09:38:50     95s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2259.9M, EPOCH TIME: 1725889130.208913
[09/09 09:38:50     95s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2259.9M, EPOCH TIME: 1725889130.209161
[09/09 09:38:50     95s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2259.9MB).
[09/09 09:38:50     95s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2259.9M, EPOCH TIME: 1725889130.209361
[09/09 09:38:50     95s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:38:50     95s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:36 mem=2259.9M
[09/09 09:38:50     95s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2259.9M, EPOCH TIME: 1725889130.210616
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:50     95s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2259.9M, EPOCH TIME: 1725889130.212608
[09/09 09:38:50     95s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:38:50     95s] GigaOpt Hold Optimizer is used
[09/09 09:38:50     95s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/09 09:38:50     95s] End AAE Lib Interpolated Model. (MEM=2259.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] Creating Lib Analyzer ...
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:50     95s] Summary for sequential cells identification: 
[09/09 09:38:50     95s]   Identified SBFF number: 33
[09/09 09:38:50     95s]   Identified MBFF number: 0
[09/09 09:38:50     95s]   Identified SB Latch number: 0
[09/09 09:38:50     95s]   Identified MB Latch number: 0
[09/09 09:38:50     95s]   Not identified SBFF number: 0
[09/09 09:38:50     95s]   Not identified MBFF number: 0
[09/09 09:38:50     95s]   Not identified SB Latch number: 0
[09/09 09:38:50     95s]   Not identified MB Latch number: 0
[09/09 09:38:50     95s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:50     95s]  Visiting view : slow_functional_mode
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:50     95s]  Visiting view : fast_functional_mode
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:50     95s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:50     95s] TLC MultiMap info (StdDelay):
[09/09 09:38:50     95s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:50     95s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:50     95s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:50     95s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:50     95s]  Setting StdDelay to: 91ps
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:50     95s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:50     95s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:50     95s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:50     95s] 
[09/09 09:38:50     95s] {RT max_rc 0 4 4 0}
[09/09 09:38:50     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:36 mem=2267.9M
[09/09 09:38:50     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:36 mem=2267.9M
[09/09 09:38:50     96s] Creating Lib Analyzer, finished. 
[09/09 09:38:50     96s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:36 mem=2267.9M ***
[09/09 09:38:50     96s] *** BuildHoldData #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:36.3/0:26:47.4 (0.1), mem = 2267.9M
[09/09 09:38:50     96s] Effort level <high> specified for reg2reg path_group
[09/09 09:38:50     96s] Saving timing graph ...
[09/09 09:38:50     96s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_8hasIj
[09/09 09:38:50     96s] Disk Usage:
[09/09 09:38:50     96s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:50     96s] /dev/mapper/centos-home 357512644 130983744 226528900  37% /home
[09/09 09:38:51     96s] Done save timing graph
[09/09 09:38:51     96s] Disk Usage:
[09/09 09:38:51     96s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:51     96s] /dev/mapper/centos-home 357512644 130986348 226526296  37% /home
[09/09 09:38:51     96s] OPTC: user 20.0
[09/09 09:38:51     96s] 
[09/09 09:38:51     96s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:51     96s] Deleting Lib Analyzer.
[09/09 09:38:51     96s] 
[09/09 09:38:51     96s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:51     96s] Starting delay calculation for Hold views
[09/09 09:38:51     96s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:51     96s] #################################################################################
[09/09 09:38:51     96s] # Design Stage: PreRoute
[09/09 09:38:51     96s] # Design Name: aska_dig
[09/09 09:38:51     96s] # Design Mode: 180nm
[09/09 09:38:51     96s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:51     96s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:51     96s] # Signoff Settings: SI Off 
[09/09 09:38:51     96s] #################################################################################
[09/09 09:38:51     96s] Calculate delays in BcWc mode...
[09/09 09:38:51     96s] Topological Sorting (REAL = 0:00:00.0, MEM = 2288.9M, InitMEM = 2288.9M)
[09/09 09:38:51     96s] Start delay calculation (fullDC) (1 T). (MEM=2288.91)
[09/09 09:38:51     96s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:51     96s] End AAE Lib Interpolated Model. (MEM=2300.42 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:51     96s] Total number of fetched objects 1418
[09/09 09:38:51     96s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:51     96s] End delay calculation. (MEM=2303.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:51     96s] End delay calculation (fullDC). (MEM=2303.5 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:38:51     96s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2303.5M) ***
[09/09 09:38:51     96s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:37 mem=2303.5M)
[09/09 09:38:51     96s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:37 mem=2303.5M ***
[09/09 09:38:51     96s] OPTC: user 20.0
[09/09 09:38:51     96s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:37 mem=2319.5M ***
[09/09 09:38:51     96s] Restoring timing graph ...
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:38:51     97s] Type 'man IMPCTE-290' for more detail.
[09/09 09:38:51     97s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/09 09:38:51     97s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:38:51     97s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:38:51     97s] Done restore timing graph
[09/09 09:38:51     97s] Done building cte setup timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:01:37 mem=2349.5M ***
[09/09 09:38:51     97s] *info: category slack lower bound [L 0.0] default
[09/09 09:38:51     97s] *info: category slack lower bound [H 0.0] reg2reg 
[09/09 09:38:51     97s] --------------------------------------------------- 
[09/09 09:38:51     97s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 09:38:51     97s] --------------------------------------------------- 
[09/09 09:38:51     97s]          WNS    reg2regWNS
[09/09 09:38:51     97s]     0.037 ns      8.624 ns
[09/09 09:38:51     97s] --------------------------------------------------- 
[09/09 09:38:51     97s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:51     97s] Summary for sequential cells identification: 
[09/09 09:38:51     97s]   Identified SBFF number: 33
[09/09 09:38:51     97s]   Identified MBFF number: 0
[09/09 09:38:51     97s]   Identified SB Latch number: 0
[09/09 09:38:51     97s]   Identified MB Latch number: 0
[09/09 09:38:51     97s]   Not identified SBFF number: 0
[09/09 09:38:51     97s]   Not identified MBFF number: 0
[09/09 09:38:51     97s]   Not identified SB Latch number: 0
[09/09 09:38:51     97s]   Not identified MB Latch number: 0
[09/09 09:38:51     97s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:51     97s]  Visiting view : slow_functional_mode
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:51     97s]  Visiting view : fast_functional_mode
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:51     97s] TLC MultiMap info (StdDelay):
[09/09 09:38:51     97s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:51     97s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:51     97s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:51     97s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:51     97s]  Setting StdDelay to: 91ps
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] Creating Lib Analyzer ...
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:38:51     97s] Summary for sequential cells identification: 
[09/09 09:38:51     97s]   Identified SBFF number: 33
[09/09 09:38:51     97s]   Identified MBFF number: 0
[09/09 09:38:51     97s]   Identified SB Latch number: 0
[09/09 09:38:51     97s]   Identified MB Latch number: 0
[09/09 09:38:51     97s]   Not identified SBFF number: 0
[09/09 09:38:51     97s]   Not identified MBFF number: 0
[09/09 09:38:51     97s]   Not identified SB Latch number: 0
[09/09 09:38:51     97s]   Not identified MB Latch number: 0
[09/09 09:38:51     97s]   Number of sequential cells which are not FFs: 43
[09/09 09:38:51     97s]  Visiting view : slow_functional_mode
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:38:51     97s]  Visiting view : fast_functional_mode
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:51     97s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:51     97s] TLC MultiMap info (StdDelay):
[09/09 09:38:51     97s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:38:51     97s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:38:51     97s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:38:51     97s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:38:51     97s]  Setting StdDelay to: 91ps
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:38:51     97s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:38:51     97s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:38:51     97s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:38:51     97s] 
[09/09 09:38:51     97s] {RT max_rc 0 4 4 0}
[09/09 09:38:52     97s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:38 mem=2349.5M
[09/09 09:38:52     97s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:38 mem=2349.5M
[09/09 09:38:52     97s] Creating Lib Analyzer, finished. 
[09/09 09:38:52     97s] 
[09/09 09:38:52     97s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[09/09 09:38:52     97s] *Info: worst delay setup view: slow_functional_mode
[09/09 09:38:52     97s] Footprint list for hold buffering (delay unit: ps)
[09/09 09:38:52     97s] =================================================================
[09/09 09:38:52     97s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/09 09:38:52     97s] ------------------------------------------------------------------
[09/09 09:38:52     97s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[09/09 09:38:52     97s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[09/09 09:38:52     97s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[09/09 09:38:52     97s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[09/09 09:38:52     97s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[09/09 09:38:52     97s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[09/09 09:38:52     97s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[09/09 09:38:52     97s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[09/09 09:38:52     97s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[09/09 09:38:52     97s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[09/09 09:38:52     97s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[09/09 09:38:52     97s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[09/09 09:38:52     97s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[09/09 09:38:52     97s] =================================================================
[09/09 09:38:52     97s] Hold Timer stdDelay = 44.3ps
[09/09 09:38:52     97s]  Visiting view : fast_functional_mode
[09/09 09:38:52     97s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:38:52     97s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:38:52     97s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[09/09 09:38:52     97s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2349.5M, EPOCH TIME: 1725889132.457177
[09/09 09:38:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] 
[09/09 09:38:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2349.5M, EPOCH TIME: 1725889132.468256
[09/09 09:38:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2368.6M, EPOCH TIME: 1725889132.484356
[09/09 09:38:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] 
[09/09 09:38:52     97s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:52     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2368.6M, EPOCH TIME: 1725889132.495011
[09/09 09:38:52     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:52     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     97s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:52     97s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1760.4M, totSessionCpu=0:01:38 **
[09/09 09:38:52     97s] *** BuildHoldData #1 [finish] (optDesign #5) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:38.0/0:26:49.1 (0.1), mem = 2268.6M
[09/09 09:38:52     97s] 
[09/09 09:38:52     97s] =============================================================================================
[09/09 09:38:52     97s]  Step TAT Report : BuildHoldData #1 / optDesign #5                              21.18-s099_1
[09/09 09:38:52     97s] =============================================================================================
[09/09 09:38:52     97s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:52     97s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     97s] [ ViewPruning            ]      5   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:38:52     97s] [ DrvReport              ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:38:52     97s] [ SlackTraversorInit     ]      3   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:38:52     97s] [ CellServerInit         ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  42.6 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:52     97s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     97s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:52     97s] [ TimingUpdate           ]     10   0:00:00.1  (   6.9 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:52     97s] [ FullDelayCalc          ]      2   0:00:00.2  (   9.8 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:38:52     97s] [ TimingReport           ]      2   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:52     97s] [ SaveTimingGraph        ]      1   0:00:00.1  (   6.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:52     97s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:52     97s] [ MISC                   ]          0:00:00.3  (  16.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:52     97s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     97s]  BuildHoldData #1 TOTAL             0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:38:52     97s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     97s] 
[09/09 09:38:52     97s] *** HoldOpt #1 [begin] (optDesign #5) : totSession cpu/real = 0:01:38.0/0:26:49.1 (0.1), mem = 2268.6M
[09/09 09:38:52     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.21
[09/09 09:38:52     97s] #optDebug: Start CG creation (mem=2268.6M)
[09/09 09:38:52     97s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:38:52     97s] (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgPrt (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgEgp (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgPbk (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgNrb(cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgObs (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgCon (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s]  ...processing cgPdm (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2340.5M)
[09/09 09:38:52     97s] {MMLU 0 13 1418}
[09/09 09:38:52     97s] ### Creating LA Mngr. totSessionCpu=0:01:38 mem=2340.5M
[09/09 09:38:52     97s] ### Creating LA Mngr, finished. totSessionCpu=0:01:38 mem=2340.5M
[09/09 09:38:52     97s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:52     97s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:52     97s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:52     97s] HoldSingleBuffer minRootGain=0.000
[09/09 09:38:52     97s] *info: Run optDesign holdfix with 1 thread.
[09/09 09:38:52     97s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:38:52     97s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:38:52     98s] --------------------------------------------------- 
[09/09 09:38:52     98s]    Hold Timing Summary  - Initial 
[09/09 09:38:52     98s] --------------------------------------------------- 
[09/09 09:38:52     98s]  Target slack:       0.0000 ns
[09/09 09:38:52     98s]  View: fast_functional_mode 
[09/09 09:38:52     98s]    WNS:       0.0000
[09/09 09:38:52     98s]    TNS:       0.0000
[09/09 09:38:52     98s]    VP :            0
[09/09 09:38:52     98s]    Worst hold path end point: spi1_Rx_data_temp_reg[34]/SD 
[09/09 09:38:52     98s] --------------------------------------------------- 
[09/09 09:38:52     98s] *** Hold timing is met. Hold fixing is not needed 
[09/09 09:38:52     98s] **INFO: total 1 insts, 1 nets marked don't touch
[09/09 09:38:52     98s] **INFO: total 1 insts, 1 nets marked don't touch DB property
[09/09 09:38:52     98s] **INFO: total 1 insts, 1 nets unmarked don't touch
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] Capturing REF for hold ...
[09/09 09:38:52     98s]    Hold Timing Snapshot: (REF)
[09/09 09:38:52     98s]              All PG WNS: 0.000
[09/09 09:38:52     98s]              All PG TNS: 0.000
[09/09 09:38:52     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.21
[09/09 09:38:52     98s] *** HoldOpt #1 [finish] (optDesign #5) : cpu/real = 0:00:00.0/0:00:00.0 (1.1), totSession cpu/real = 0:01:38.0/0:26:49.1 (0.1), mem = 2359.6M
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] =============================================================================================
[09/09 09:38:52     98s]  Step TAT Report : HoldOpt #1 / optDesign #5                                    21.18-s099_1
[09/09 09:38:52     98s] =============================================================================================
[09/09 09:38:52     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:52     98s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (  82.3 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:38:52     98s] [ MISC                   ]          0:00:00.0  (  17.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:52     98s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     98s]  HoldOpt #1 TOTAL                   0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:52     98s] ---------------------------------------------------------------------------------------------
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] Active setup views:
[09/09 09:38:52     98s]  slow_functional_mode
[09/09 09:38:52     98s]   Dominating endpoints: 0
[09/09 09:38:52     98s]   Dominating TNS: -0.000
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] OPTC: user 20.0
[09/09 09:38:52     98s] OPTC: user 20.0
[09/09 09:38:52     98s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      ============================ Layers =============================
[09/09 09:38:52     98s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:52     98s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:38:52     98s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:52     98s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:38:52     98s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:38:52     98s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:52     98s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:38:52     98s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:38:52     98s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:38:52     98s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:38:52     98s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:38:52     98s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:38:52     98s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:38:52     98s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:38:52     98s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:38:52     98s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:38:52     98s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:38:52     98s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:38:52     98s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:38:52     98s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:38:52     98s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:38:52     98s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:38:52     98s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:38:52     98s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:38:52     98s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:38:52     98s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:38:52     98s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:38:52     98s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:38:52     98s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:38:52     98s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:38:52     98s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:38:52     98s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:38:52     98s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:38:52     98s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:38:52     98s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:38:52     98s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:38:52     98s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:38:52     98s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:38:52     98s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:38:52     98s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:38:52     98s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:38:52     98s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:38:52     98s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:38:52     98s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:38:52     98s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:38:52     98s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:38:52     98s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:38:52     98s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:38:52     98s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:38:52     98s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:38:52     98s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:38:52     98s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:38:52     98s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:38:52     98s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:38:52     98s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:38:52     98s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:38:52     98s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:38:52     98s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:38:52     98s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:38:52     98s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:38:52     98s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:38:52     98s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:38:52     98s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:38:52     98s] (I)      Started Import and model ( Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:38:52     98s] (I)      == Non-default Options ==
[09/09 09:38:52     98s] (I)      Build term to term wires                           : false
[09/09 09:38:52     98s] (I)      Maximum routing layer                              : 4
[09/09 09:38:52     98s] (I)      Number of threads                                  : 1
[09/09 09:38:52     98s] (I)      Method to set GCell size                           : row
[09/09 09:38:52     98s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:38:52     98s] (I)      Use row-based GCell size
[09/09 09:38:52     98s] (I)      Use row-based GCell align
[09/09 09:38:52     98s] (I)      layer 0 area = 202000
[09/09 09:38:52     98s] (I)      layer 1 area = 202000
[09/09 09:38:52     98s] (I)      layer 2 area = 202000
[09/09 09:38:52     98s] (I)      layer 3 area = 202000
[09/09 09:38:52     98s] (I)      GCell unit size   : 4480
[09/09 09:38:52     98s] (I)      GCell multiplier  : 1
[09/09 09:38:52     98s] (I)      GCell row height  : 4480
[09/09 09:38:52     98s] (I)      Actual row height : 4480
[09/09 09:38:52     98s] (I)      GCell align ref   : 20160 20160
[09/09 09:38:52     98s] [NR-eGR] Track table information for default rule: 
[09/09 09:38:52     98s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:38:52     98s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:38:52     98s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:38:52     98s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:38:52     98s] [NR-eGR] METTP has single uniform track structure
[09/09 09:38:52     98s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:38:52     98s] (I)      ================= Default via =================
[09/09 09:38:52     98s] (I)      +---+--------------------+--------------------+
[09/09 09:38:52     98s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:38:52     98s] (I)      +---+--------------------+--------------------+
[09/09 09:38:52     98s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:38:52     98s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:38:52     98s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:38:52     98s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:38:52     98s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:38:52     98s] (I)      +---+--------------------+--------------------+
[09/09 09:38:52     98s] [NR-eGR] Read 255 PG shapes
[09/09 09:38:52     98s] [NR-eGR] Read 0 clock shapes
[09/09 09:38:52     98s] [NR-eGR] Read 0 other shapes
[09/09 09:38:52     98s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:38:52     98s] [NR-eGR] #Instance Blockages : 0
[09/09 09:38:52     98s] [NR-eGR] #PG Blockages       : 255
[09/09 09:38:52     98s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:38:52     98s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:38:52     98s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:38:52     98s] [NR-eGR] #Other Blockages    : 0
[09/09 09:38:52     98s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:38:52     98s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:38:52     98s] [NR-eGR] Read 1418 nets ( ignored 13 )
[09/09 09:38:52     98s] (I)      early_global_route_priority property id does not exist.
[09/09 09:38:52     98s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:38:52     98s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:38:52     98s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:38:52     98s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:38:52     98s] (I)      Number of ignored nets                =     13
[09/09 09:38:52     98s] (I)      Number of connected nets              =      0
[09/09 09:38:52     98s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:38:52     98s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:38:52     98s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:38:52     98s] (I)      Ndr track 0 does not exist
[09/09 09:38:52     98s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:38:52     98s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:38:52     98s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:38:52     98s] (I)      Site width          :   560  (dbu)
[09/09 09:38:52     98s] (I)      Row height          :  4480  (dbu)
[09/09 09:38:52     98s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:38:52     98s] (I)      GCell width         :  4480  (dbu)
[09/09 09:38:52     98s] (I)      GCell height        :  4480  (dbu)
[09/09 09:38:52     98s] (I)      Grid                :   102    53     4
[09/09 09:38:52     98s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:38:52     98s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:38:52     98s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:38:52     98s] (I)      Default wire width  :   230   280   280   280
[09/09 09:38:52     98s] (I)      Default wire space  :   230   280   280   280
[09/09 09:38:52     98s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:38:52     98s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:38:52     98s] (I)      First track coord   :   280   280   280   280
[09/09 09:38:52     98s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:38:52     98s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:38:52     98s] (I)      Num of masks        :     1     1     1     1
[09/09 09:38:52     98s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:38:52     98s] (I)      --------------------------------------------------------
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] [NR-eGR] ============ Routing rule table ============
[09/09 09:38:52     98s] [NR-eGR] Rule id: 0  Nets: 1405
[09/09 09:38:52     98s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:38:52     98s] (I)                    Layer    2    3    4 
[09/09 09:38:52     98s] (I)                    Pitch  560  560  560 
[09/09 09:38:52     98s] (I)             #Used tracks    1    1    1 
[09/09 09:38:52     98s] (I)       #Fully used tracks    1    1    1 
[09/09 09:38:52     98s] [NR-eGR] ========================================
[09/09 09:38:52     98s] [NR-eGR] 
[09/09 09:38:52     98s] (I)      =============== Blocked Tracks ===============
[09/09 09:38:52     98s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:52     98s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:38:52     98s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:52     98s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:38:52     98s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:38:52     98s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:38:52     98s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:38:52     98s] (I)      +-------+---------+----------+---------------+
[09/09 09:38:52     98s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      Reset routing kernel
[09/09 09:38:52     98s] (I)      Started Global Routing ( Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      totalPins=4785  totalGlobalPin=4657 (97.32%)
[09/09 09:38:52     98s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:52     98s] [NR-eGR] Layer group 1: route 1405 net(s) in layer range [2, 4]
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1a Route ============
[09/09 09:38:52     98s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:38:52     98s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1b Route ============
[09/09 09:38:52     98s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:52     98s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:52     98s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:38:52     98s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1c Route ============
[09/09 09:38:52     98s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1d Route ============
[09/09 09:38:52     98s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1e Route ============
[09/09 09:38:52     98s] (I)      Usage: 11052 = (5881 H, 5171 V) = (13.60% H, 6.45% V) = (2.635e+04um H, 2.317e+04um V)
[09/09 09:38:52     98s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.951296e+04um
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] (I)      ============  Phase 1l Route ============
[09/09 09:38:52     98s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:38:52     98s] (I)      Layer  2:      36312      7396         1        4768       37664    (11.24%) 
[09/09 09:38:52     98s] (I)      Layer  3:      42824      6584         0           0       42824    ( 0.00%) 
[09/09 09:38:52     98s] (I)      Layer  4:      42276       501         0           0       42432    ( 0.00%) 
[09/09 09:38:52     98s] (I)      Total:        121412     14481         1        4768      122920    ( 3.73%) 
[09/09 09:38:52     98s] (I)      
[09/09 09:38:52     98s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:38:52     98s] [NR-eGR]                        OverCon            
[09/09 09:38:52     98s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:38:52     98s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:38:52     98s] [NR-eGR] ----------------------------------------------
[09/09 09:38:52     98s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:52     98s] [NR-eGR]    MET2 ( 2)         1( 0.02%)   ( 0.02%) 
[09/09 09:38:52     98s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:52     98s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:38:52     98s] [NR-eGR] ----------------------------------------------
[09/09 09:38:52     98s] [NR-eGR]        Total         1( 0.01%)   ( 0.01%) 
[09/09 09:38:52     98s] [NR-eGR] 
[09/09 09:38:52     98s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:38:52     98s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:38:52     98s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2356.72 MB )
[09/09 09:38:52     98s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:38:52     98s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:38:52     98s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:38:52     98s] (I)       Early Global Route kernel                   100.00%  503.06 sec  503.09 sec  0.04 sec  0.03 sec 
[09/09 09:38:52     98s] (I)       +-Import and model                           25.15%  503.07 sec  503.08 sec  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Create place DB                           6.90%  503.07 sec  503.07 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Import place data                       6.63%  503.07 sec  503.07 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read instances and placement          2.06%  503.07 sec  503.07 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read nets                             3.98%  503.07 sec  503.07 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Create route DB                          13.20%  503.07 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Import route data (1T)                 12.47%  503.07 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.71%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read routing blockages              0.01%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read instance blockages             0.45%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read PG blockages                   0.15%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read clock blockages                0.04%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read other blockages                0.04%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read halo blockages                 0.03%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Read boundary cut boxes             0.01%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read blackboxes                       0.03%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read prerouted                        1.44%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read unlegalized nets                 0.13%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Read nets                             0.96%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Set up via pillars                    0.03%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Initialize 3D grid graph              0.09%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Model blockage capacity               1.93%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | | +-Initialize 3D capacity              1.49%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Read aux data                             0.01%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Others data preparation                   0.13%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Create route kernel                       2.89%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       +-Global Routing                             37.52%  503.08 sec  503.09 sec  0.01 sec  0.01 sec 
[09/09 09:38:52     98s] (I)       | +-Initialization                            1.13%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Net group 1                              33.97%  503.08 sec  503.09 sec  0.01 sec  0.01 sec 
[09/09 09:38:52     98s] (I)       | | +-Generate topology                       2.48%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1a                                7.02%  503.08 sec  503.08 sec  0.00 sec  0.01 sec 
[09/09 09:38:52     98s] (I)       | | | +-Pattern routing (1T)                  4.42%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.90%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Add via demand to 2D                  0.75%  503.08 sec  503.08 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1b                                1.99%  503.08 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Monotonic routing (1T)                1.57%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1c                                0.04%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1d                                0.05%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1e                                0.38%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Route legalization                    0.01%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | +-Phase 1l                               19.18%  503.09 sec  503.09 sec  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | | | +-Layer assignment (1T)                18.43%  503.09 sec  503.09 sec  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Clean cong LA                             0.01%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       +-Export 3D cong map                          1.31%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)       | +-Export 2D cong map                        0.24%  503.09 sec  503.09 sec  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)      ======================= Summary by functions ========================
[09/09 09:38:52     98s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:38:52     98s] (I)      ---------------------------------------------------------------------
[09/09 09:38:52     98s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.03 sec 
[09/09 09:38:52     98s] (I)        1  Global Routing                       37.52%  0.01 sec  0.01 sec 
[09/09 09:38:52     98s] (I)        1  Import and model                     25.15%  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        1  Export 3D cong map                    1.31%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Net group 1                          33.97%  0.01 sec  0.01 sec 
[09/09 09:38:52     98s] (I)        2  Create route DB                      13.20%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Create place DB                       6.90%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Create route kernel                   2.89%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Initialization                        1.13%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Others data preparation               0.13%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1l                             19.18%  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Import route data (1T)               12.47%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1a                              7.02%  0.00 sec  0.01 sec 
[09/09 09:38:52     98s] (I)        3  Import place data                     6.63%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Generate topology                     2.48%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1b                              1.99%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1e                              0.38%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1d                              0.05%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Layer assignment (1T)                18.43%  0.01 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read nets                             4.93%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Pattern routing (1T)                  4.42%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read blockages ( Layer 2-4 )          2.71%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read instances and placement          2.06%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Model blockage capacity               1.93%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Monotonic routing (1T)                1.57%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read prerouted                        1.44%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Pattern Routing Avoiding Blockages    0.90%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Add via demand to 2D                  0.75%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read unlegalized nets                 0.13%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Initialize 3D grid graph              0.09%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Set up via pillars                    0.03%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Initialize 3D capacity                1.49%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read instance blockages               0.45%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read PG blockages                     0.15%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:38:52     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:2356.7M, EPOCH TIME: 1725889132.595932
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:52     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:52     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2356.7M, EPOCH TIME: 1725889132.596552
[09/09 09:38:52     98s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:38:52     98s] OPERPROF: Starting HotSpotCal at level 1, MEM:2356.7M, EPOCH TIME: 1725889132.596692
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:38:52     98s] [hotspot] +------------+---------------+---------------+
[09/09 09:38:52     98s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:38:52     98s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:38:52     98s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.000, MEM:2356.7M, EPOCH TIME: 1725889132.597173
[09/09 09:38:52     98s] Reported timing to dir ./timingReports
[09/09 09:38:52     98s] **optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1802.3M, totSessionCpu=0:01:38 **
[09/09 09:38:52     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2318.7M, EPOCH TIME: 1725889132.600108
[09/09 09:38:52     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:52     98s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2318.7M, EPOCH TIME: 1725889132.610906
[09/09 09:38:52     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:52     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:52     98s] Saving timing graph ...
[09/09 09:38:52     98s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_sJtt9D
[09/09 09:38:52     98s] Disk Usage:
[09/09 09:38:52     98s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:52     98s] /dev/mapper/centos-home 357512644 130983744 226528900  37% /home
[09/09 09:38:52     98s] Done save timing graph
[09/09 09:38:52     98s] Disk Usage:
[09/09 09:38:52     98s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:38:52     98s] /dev/mapper/centos-home 357512644 130986372 226526272  37% /home
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:38:52     98s] 
[09/09 09:38:52     98s] TimeStamp Deleting Cell Server End ...
[09/09 09:38:52     98s] Starting delay calculation for Hold views
[09/09 09:38:52     98s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:38:52     98s] #################################################################################
[09/09 09:38:52     98s] # Design Stage: PreRoute
[09/09 09:38:52     98s] # Design Name: aska_dig
[09/09 09:38:52     98s] # Design Mode: 180nm
[09/09 09:38:52     98s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:38:52     98s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:38:52     98s] # Signoff Settings: SI Off 
[09/09 09:38:52     98s] #################################################################################
[09/09 09:38:52     98s] Calculate delays in BcWc mode...
[09/09 09:38:52     98s] Topological Sorting (REAL = 0:00:00.0, MEM = 2337.7M, InitMEM = 2337.7M)
[09/09 09:38:52     98s] Start delay calculation (fullDC) (1 T). (MEM=2337.74)
[09/09 09:38:52     98s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:38:52     98s] End AAE Lib Interpolated Model. (MEM=2349.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:38:52     98s] Total number of fetched objects 1418
[09/09 09:38:53     98s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[09/09 09:38:53     98s] End delay calculation. (MEM=2336.32 CPU=0:00:00.1 REAL=0:00:01.0)
[09/09 09:38:53     98s] End delay calculation (fullDC). (MEM=2336.32 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:38:53     98s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2336.3M) ***
[09/09 09:38:53     98s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:01:39 mem=2336.3M)
[09/09 09:38:53     98s] Restoring timing graph ...
[09/09 09:38:53     98s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:38:53     98s] Done restore timing graph
[09/09 09:38:54     98s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.000  | -0.000  |  0.002  |
|           TNS (ns):| -0.000  |  0.000  |  0.000  |
|    Violating Paths:|    1    |    1    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:38:54     98s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2344.6M, EPOCH TIME: 1725889134.149467
[09/09 09:38:54     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] 
[09/09 09:38:54     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:54     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2344.6M, EPOCH TIME: 1725889134.160524
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:38:54     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2344.6M, EPOCH TIME: 1725889134.162743
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] 
[09/09 09:38:54     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:54     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2344.6M, EPOCH TIME: 1725889134.173365
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2344.6M, EPOCH TIME: 1725889134.175377
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] 
[09/09 09:38:54     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:38:54     99s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2344.6M, EPOCH TIME: 1725889134.185777
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] *** Final Summary (holdfix) CPU=0:00:01.0, REAL=0:00:02.0, MEM=2344.6M
[09/09 09:38:54     99s] **optDesign ... cpu = 0:00:04, real = 0:00:05, mem = 1838.7M, totSessionCpu=0:01:39 **
[09/09 09:38:54     99s] *** Finished optDesign ***
[09/09 09:38:54     99s] Info: Destroy the CCOpt slew target map.
[09/09 09:38:54     99s] clean pInstBBox. size 0
[09/09 09:38:54     99s] All LLGs are deleted
[09/09 09:38:54     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:38:54     99s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2344.6M, EPOCH TIME: 1725889134.219285
[09/09 09:38:54     99s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2344.6M, EPOCH TIME: 1725889134.219510
[09/09 09:38:54     99s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:38:54     99s] *** optDesign #5 [finish] : cpu/real = 0:00:04.2/0:00:04.8 (0.9), totSession cpu/real = 0:01:39.1/0:26:50.8 (0.1), mem = 2344.6M
[09/09 09:38:54     99s] 
[09/09 09:38:54     99s] =============================================================================================
[09/09 09:38:54     99s]  Final TAT Report : optDesign #5                                                21.18-s099_1
[09/09 09:38:54     99s] =============================================================================================
[09/09 09:38:54     99s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:38:54     99s] ---------------------------------------------------------------------------------------------
[09/09 09:38:54     99s] [ InitOpt                ]      1   0:00:00.8  (  16.7 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:38:54     99s] [ HoldOpt                ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:38:54     99s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:38:54     99s] [ BuildHoldData          ]      1   0:00:01.2  (  25.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:38:54     99s] [ OptSummaryReport       ]      2   0:00:00.5  (  11.3 % )     0:00:01.6 /  0:00:01.0    0.6
[09/09 09:38:54     99s] [ DrvReport              ]      2   0:00:00.6  (  13.4 % )     0:00:00.6 /  0:00:00.0    0.0
[09/09 09:38:54     99s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:38:54     99s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  13.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:38:54     99s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:38:54     99s] [ TimingUpdate           ]     16   0:00:00.2  (   4.3 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:38:54     99s] [ FullDelayCalc          ]      4   0:00:00.3  (   6.7 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:38:54     99s] [ TimingReport           ]      4   0:00:00.2  (   4.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:38:54     99s] [ GenerateReports        ]      2   0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:38:54     99s] [ MISC                   ]          0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:38:54     99s] ---------------------------------------------------------------------------------------------
[09/09 09:38:54     99s]  optDesign #5 TOTAL                 0:00:04.8  ( 100.0 % )     0:00:04.8 /  0:00:04.2    0.9
[09/09 09:38:54     99s] ---------------------------------------------------------------------------------------------
[09/09 09:38:54     99s] 
[09/09 09:39:15     99s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/09 09:39:15     99s] <CMD> optDesign -postCTS
[09/09 09:39:15     99s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1800.7M, totSessionCpu=0:01:39 **
[09/09 09:39:15     99s] *** optDesign #6 [begin] : totSession cpu/real = 0:01:39.3/0:27:12.5 (0.1), mem = 2317.6M
[09/09 09:39:15     99s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:39:15     99s] GigaOpt running with 1 threads.
[09/09 09:39:15     99s] *** InitOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:39.3/0:27:12.5 (0.1), mem = 2317.6M
[09/09 09:39:15     99s] **INFO: User settings:
[09/09 09:39:15     99s] setDesignMode -process                            180
[09/09 09:39:15     99s] setExtractRCMode -coupling_c_th                   3
[09/09 09:39:15     99s] setExtractRCMode -engine                          preRoute
[09/09 09:39:15     99s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:39:15     99s] setExtractRCMode -total_c_th                      5
[09/09 09:39:15     99s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:39:15     99s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:39:15     99s] setUsefulSkewMode -noBoundary                     false
[09/09 09:39:15     99s] setDelayCalMode -enable_high_fanout               true
[09/09 09:39:15     99s] setDelayCalMode -engine                           aae
[09/09 09:39:15     99s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:39:15     99s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:39:15     99s] setOptMode -activeHoldViews                       { fast_functional_mode }
[09/09 09:39:15     99s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:39:15     99s] setOptMode -autoHoldViews                         { fast_functional_mode}
[09/09 09:39:15     99s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:39:15     99s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:39:15     99s] setOptMode -autoViewHoldTargetSlack               0
[09/09 09:39:15     99s] setOptMode -drcMargin                             0
[09/09 09:39:15     99s] setOptMode -fixCap                                true
[09/09 09:39:15     99s] setOptMode -fixDrc                                true
[09/09 09:39:15     99s] setOptMode -fixFanoutLoad                         false
[09/09 09:39:15     99s] setOptMode -fixTran                               true
[09/09 09:39:15     99s] setOptMode -optimizeFF                            true
[09/09 09:39:15     99s] setOptMode -preserveAllSequential                 false
[09/09 09:39:15     99s] setOptMode -setupTargetSlack                      0
[09/09 09:39:15     99s] setAnalysisMode -analysisType                     bcwc
[09/09 09:39:15     99s] setAnalysisMode -checkType                        setup
[09/09 09:39:15     99s] setAnalysisMode -clkSrcPath                       true
[09/09 09:39:15     99s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:39:15     99s] setAnalysisMode -skew                             true
[09/09 09:39:15     99s] setAnalysisMode -usefulSkew                       true
[09/09 09:39:15     99s] setAnalysisMode -virtualIPO                       false
[09/09 09:39:15     99s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:39:15     99s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:39:15     99s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:39:15     99s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:39:15     99s] 
[09/09 09:39:15     99s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:16     99s] Summary for sequential cells identification: 
[09/09 09:39:16     99s]   Identified SBFF number: 33
[09/09 09:39:16     99s]   Identified MBFF number: 0
[09/09 09:39:16     99s]   Identified SB Latch number: 0
[09/09 09:39:16     99s]   Identified MB Latch number: 0
[09/09 09:39:16     99s]   Not identified SBFF number: 0
[09/09 09:39:16     99s]   Not identified MBFF number: 0
[09/09 09:39:16     99s]   Not identified SB Latch number: 0
[09/09 09:39:16     99s]   Not identified MB Latch number: 0
[09/09 09:39:16     99s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:16     99s]  Visiting view : slow_functional_mode
[09/09 09:39:16     99s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:16     99s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:16     99s]  Visiting view : fast_functional_mode
[09/09 09:39:16     99s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:16     99s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:16     99s] TLC MultiMap info (StdDelay):
[09/09 09:39:16     99s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:16     99s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:16     99s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:16     99s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:16     99s]  Setting StdDelay to: 91ps
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:16     99s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:39:16     99s] OPERPROF: Starting DPlace-Init at level 1, MEM:2317.6M, EPOCH TIME: 1725889156.015674
[09/09 09:39:16     99s] Processing tracks to init pin-track alignment.
[09/09 09:39:16     99s] z: 2, totalTracks: 1
[09/09 09:39:16     99s] z: 4, totalTracks: 1
[09/09 09:39:16     99s] z: 6, totalTracks: 1
[09/09 09:39:16     99s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:16     99s] All LLGs are deleted
[09/09 09:39:16     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2317.6M, EPOCH TIME: 1725889156.017089
[09/09 09:39:16     99s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2317.6M, EPOCH TIME: 1725889156.017171
[09/09 09:39:16     99s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2317.6M, EPOCH TIME: 1725889156.017427
[09/09 09:39:16     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2317.6M, EPOCH TIME: 1725889156.017626
[09/09 09:39:16     99s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:16     99s] Core basic site is core_ji3v
[09/09 09:39:16     99s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2317.6M, EPOCH TIME: 1725889156.027652
[09/09 09:39:16     99s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:16     99s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:16     99s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2317.6M, EPOCH TIME: 1725889156.028180
[09/09 09:39:16     99s] Fast DP-INIT is on for default
[09/09 09:39:16     99s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:39:16     99s] Atter site array init, number of instance map data is 0.
[09/09 09:39:16     99s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2317.6M, EPOCH TIME: 1725889156.028740
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:16     99s] OPERPROF:     Starting CMU at level 3, MEM:2317.6M, EPOCH TIME: 1725889156.029077
[09/09 09:39:16     99s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2317.6M, EPOCH TIME: 1725889156.029378
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:39:16     99s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2317.6M, EPOCH TIME: 1725889156.029551
[09/09 09:39:16     99s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2317.6M, EPOCH TIME: 1725889156.029594
[09/09 09:39:16     99s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2317.6M, EPOCH TIME: 1725889156.029939
[09/09 09:39:16     99s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2317.6MB).
[09/09 09:39:16     99s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:2317.6M, EPOCH TIME: 1725889156.030355
[09/09 09:39:16     99s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2317.6M, EPOCH TIME: 1725889156.030425
[09/09 09:39:16     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:16     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16     99s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.003, MEM:2272.6M, EPOCH TIME: 1725889156.033038
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s] Creating Lib Analyzer ...
[09/09 09:39:16     99s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:16     99s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:16     99s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:16     99s] 
[09/09 09:39:16     99s] {RT max_rc 0 4 4 0}
[09/09 09:39:16    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=2280.6M
[09/09 09:39:16    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=2280.6M
[09/09 09:39:16    100s] Creating Lib Analyzer, finished. 
[09/09 09:39:16    100s] Effort level <high> specified for reg2reg path_group
[09/09 09:39:16    100s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1763.6M, totSessionCpu=0:01:40 **
[09/09 09:39:16    100s] *** optDesign -postCTS ***
[09/09 09:39:16    100s] DRC Margin: user margin 0.0; extra margin 0.2
[09/09 09:39:16    100s] Hold Target Slack: user slack 0
[09/09 09:39:16    100s] Setup Target Slack: user slack 0; extra slack 0.0
[09/09 09:39:16    100s] setUsefulSkewMode -ecoRoute false
[09/09 09:39:16    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2282.6M, EPOCH TIME: 1725889156.818097
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:16    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:2282.6M, EPOCH TIME: 1725889156.828459
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] Multi-VT timing optimization disabled based on library information.
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:16    100s] Deleting Lib Analyzer.
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:16    100s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:16    100s] Summary for sequential cells identification: 
[09/09 09:39:16    100s]   Identified SBFF number: 33
[09/09 09:39:16    100s]   Identified MBFF number: 0
[09/09 09:39:16    100s]   Identified SB Latch number: 0
[09/09 09:39:16    100s]   Identified MB Latch number: 0
[09/09 09:39:16    100s]   Not identified SBFF number: 0
[09/09 09:39:16    100s]   Not identified MBFF number: 0
[09/09 09:39:16    100s]   Not identified SB Latch number: 0
[09/09 09:39:16    100s]   Not identified MB Latch number: 0
[09/09 09:39:16    100s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:16    100s]  Visiting view : slow_functional_mode
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:16    100s]  Visiting view : fast_functional_mode
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:16    100s] TLC MultiMap info (StdDelay):
[09/09 09:39:16    100s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:16    100s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:16    100s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:16    100s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:16    100s]  Setting StdDelay to: 91ps
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:16    100s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2282.6M, EPOCH TIME: 1725889156.862589
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] All LLGs are deleted
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2282.6M, EPOCH TIME: 1725889156.862688
[09/09 09:39:16    100s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2282.6M, EPOCH TIME: 1725889156.862735
[09/09 09:39:16    100s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2274.6M, EPOCH TIME: 1725889156.863132
[09/09 09:39:16    100s] Start to check current routing status for nets...
[09/09 09:39:16    100s] All nets are already routed correctly.
[09/09 09:39:16    100s] End to check current routing status for nets (mem=2274.6M)
[09/09 09:39:16    100s] All LLGs are deleted
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2274.6M, EPOCH TIME: 1725889156.868707
[09/09 09:39:16    100s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2274.6M, EPOCH TIME: 1725889156.868791
[09/09 09:39:16    100s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2274.6M, EPOCH TIME: 1725889156.869042
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2274.6M, EPOCH TIME: 1725889156.869216
[09/09 09:39:16    100s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:16    100s] Core basic site is core_ji3v
[09/09 09:39:16    100s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2274.6M, EPOCH TIME: 1725889156.879024
[09/09 09:39:16    100s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:16    100s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:16    100s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2274.6M, EPOCH TIME: 1725889156.879343
[09/09 09:39:16    100s] Fast DP-INIT is on for default
[09/09 09:39:16    100s] Atter site array init, number of instance map data is 0.
[09/09 09:39:16    100s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2274.6M, EPOCH TIME: 1725889156.879875
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:16    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2274.6M, EPOCH TIME: 1725889156.880438
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.037  |  8.624  |  0.037  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2320.8M, EPOCH TIME: 1725889156.913273
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:16    100s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2320.8M, EPOCH TIME: 1725889156.923689
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] Density: 65.152%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:39:16    100s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1758.5M, totSessionCpu=0:01:40 **
[09/09 09:39:16    100s] *** InitOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:40.2/0:27:13.5 (0.1), mem = 2272.8M
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] =============================================================================================
[09/09 09:39:16    100s]  Step TAT Report : InitOpt #1 / optDesign #6                                    21.18-s099_1
[09/09 09:39:16    100s] =============================================================================================
[09/09 09:39:16    100s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:16    100s] ---------------------------------------------------------------------------------------------
[09/09 09:39:16    100s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:16    100s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.1 % )     0:00:00.1 /  0:00:00.0    0.9
[09/09 09:39:16    100s] [ DrvReport              ]      1   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.5
[09/09 09:39:16    100s] [ CellServerInit         ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:16    100s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  74.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:16    100s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:16    100s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:16    100s] [ TimingUpdate           ]      2   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:39:16    100s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:39:16    100s] [ MISC                   ]          0:00:00.1  (  14.9 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:16    100s] ---------------------------------------------------------------------------------------------
[09/09 09:39:16    100s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:39:16    100s] ---------------------------------------------------------------------------------------------
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] ** INFO : this run is activating low effort ccoptDesign flow
[09/09 09:39:16    100s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:16    100s] ### Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2272.8M
[09/09 09:39:16    100s] OPERPROF: Starting DPlace-Init at level 1, MEM:2272.8M, EPOCH TIME: 1725889156.926066
[09/09 09:39:16    100s] Processing tracks to init pin-track alignment.
[09/09 09:39:16    100s] z: 2, totalTracks: 1
[09/09 09:39:16    100s] z: 4, totalTracks: 1
[09/09 09:39:16    100s] z: 6, totalTracks: 1
[09/09 09:39:16    100s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:16    100s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2272.8M, EPOCH TIME: 1725889156.927440
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:16    100s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.010, MEM:2272.8M, EPOCH TIME: 1725889156.937762
[09/09 09:39:16    100s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2272.8M, EPOCH TIME: 1725889156.937813
[09/09 09:39:16    100s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2272.8M, EPOCH TIME: 1725889156.938014
[09/09 09:39:16    100s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2272.8MB).
[09/09 09:39:16    100s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.012, MEM:2272.8M, EPOCH TIME: 1725889156.938205
[09/09 09:39:16    100s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:39:16    100s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2272.8M
[09/09 09:39:16    100s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2272.8M, EPOCH TIME: 1725889156.939375
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:16    100s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2272.8M, EPOCH TIME: 1725889156.941353
[09/09 09:39:16    100s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:39:16    100s] OPTC: m1 20.0 20.0
[09/09 09:39:16    100s] #optDebug: fT-E <X 2 0 0 1>
[09/09 09:39:16    100s] -congRepairInPostCTS false                 # bool, default=false, private
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:16    100s] Summary for sequential cells identification: 
[09/09 09:39:16    100s]   Identified SBFF number: 33
[09/09 09:39:16    100s]   Identified MBFF number: 0
[09/09 09:39:16    100s]   Identified SB Latch number: 0
[09/09 09:39:16    100s]   Identified MB Latch number: 0
[09/09 09:39:16    100s]   Not identified SBFF number: 0
[09/09 09:39:16    100s]   Not identified MBFF number: 0
[09/09 09:39:16    100s]   Not identified SB Latch number: 0
[09/09 09:39:16    100s]   Not identified MB Latch number: 0
[09/09 09:39:16    100s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:16    100s]  Visiting view : slow_functional_mode
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:16    100s]  Visiting view : fast_functional_mode
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:16    100s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:16    100s] TLC MultiMap info (StdDelay):
[09/09 09:39:16    100s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:16    100s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:16    100s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:16    100s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:16    100s]  Setting StdDelay to: 91ps
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:16    100s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 182.0
[09/09 09:39:16    100s] Begin: GigaOpt Route Type Constraints Refinement
[09/09 09:39:16    100s] *** CongRefineRouteType #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:40.3/0:27:13.5 (0.1), mem = 2274.8M
[09/09 09:39:16    100s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.22
[09/09 09:39:16    100s] ### Creating RouteCongInterface, started
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] Creating Lib Analyzer ...
[09/09 09:39:16    100s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:16    100s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:16    100s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:16    100s] 
[09/09 09:39:16    100s] {RT max_rc 0 4 4 0}
[09/09 09:39:17    100s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:41 mem=2280.8M
[09/09 09:39:17    100s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:41 mem=2280.8M
[09/09 09:39:17    100s] Creating Lib Analyzer, finished. 
[09/09 09:39:17    100s] #optDebug: Start CG creation (mem=2280.8M)
[09/09 09:39:17    100s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:39:17    101s] (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgPrt (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgEgp (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgPbk (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgNrb(cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgObs (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgCon (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s]  ...processing cgPdm (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2348.0M)
[09/09 09:39:17    101s] {MMLU 0 13 1418}
[09/09 09:39:17    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] #optDebug: {0, 1.000}
[09/09 09:39:17    101s] ### Creating RouteCongInterface, finished
[09/09 09:39:17    101s] Updated routing constraints on 0 nets.
[09/09 09:39:17    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.22
[09/09 09:39:17    101s] Bottom Preferred Layer:
[09/09 09:39:17    101s] +-------------+------------+----------+
[09/09 09:39:17    101s] |    Layer    |    CLK     |   Rule   |
[09/09 09:39:17    101s] +-------------+------------+----------+
[09/09 09:39:17    101s] | MET2 (z=2)  |         13 | default  |
[09/09 09:39:17    101s] +-------------+------------+----------+
[09/09 09:39:17    101s] Via Pillar Rule:
[09/09 09:39:17    101s]     None
[09/09 09:39:17    101s] *** CongRefineRouteType #1 [finish] (optDesign #6) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:41.0/0:27:14.3 (0.1), mem = 2348.0M
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] =============================================================================================
[09/09 09:39:17    101s]  Step TAT Report : CongRefineRouteType #1 / optDesign #6                        21.18-s099_1
[09/09 09:39:17    101s] =============================================================================================
[09/09 09:39:17    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:17    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:17    101s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  94.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:17    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   5.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:17    101s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:17    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:17    101s]  CongRefineRouteType #1 TOTAL       0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:17    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] End: GigaOpt Route Type Constraints Refinement
[09/09 09:39:17    101s] Deleting Lib Analyzer.
[09/09 09:39:17    101s] *** SimplifyNetlist #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:41.0/0:27:14.3 (0.1), mem = 2348.0M
[09/09 09:39:17    101s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:17    101s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:17    101s] ### Creating LA Mngr. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:39:17    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.23
[09/09 09:39:17    101s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:17    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2348.0M, EPOCH TIME: 1725889157.744217
[09/09 09:39:17    101s] Processing tracks to init pin-track alignment.
[09/09 09:39:17    101s] z: 2, totalTracks: 1
[09/09 09:39:17    101s] z: 4, totalTracks: 1
[09/09 09:39:17    101s] z: 6, totalTracks: 1
[09/09 09:39:17    101s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:17    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2348.0M, EPOCH TIME: 1725889157.745697
[09/09 09:39:17    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:17    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:17    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2348.0M, EPOCH TIME: 1725889157.756375
[09/09 09:39:17    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2348.0M, EPOCH TIME: 1725889157.756431
[09/09 09:39:17    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2348.0M, EPOCH TIME: 1725889157.756698
[09/09 09:39:17    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2348.0MB).
[09/09 09:39:17    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2348.0M, EPOCH TIME: 1725889157.756904
[09/09 09:39:17    101s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:39:17    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:41 mem=2348.0M
[09/09 09:39:17    101s] ### Creating RouteCongInterface, started
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] Creating Lib Analyzer ...
[09/09 09:39:17    101s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:17    101s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:17    101s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:17    101s] 
[09/09 09:39:17    101s] {RT max_rc 0 4 4 0}
[09/09 09:39:18    101s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:42 mem=2348.0M
[09/09 09:39:18    101s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:42 mem=2348.0M
[09/09 09:39:18    101s] Creating Lib Analyzer, finished. 
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] #optDebug: {0, 1.000}
[09/09 09:39:18    101s] ### Creating RouteCongInterface, finished
[09/09 09:39:18    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2348.0M
[09/09 09:39:18    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2348.0M
[09/09 09:39:18    101s] Usable buffer cells for single buffer setup transform:
[09/09 09:39:18    101s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:39:18    101s] Number of usable buffer cells above: 9
[09/09 09:39:18    101s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2386.1M, EPOCH TIME: 1725889158.524239
[09/09 09:39:18    101s] Found 0 hard placement blockage before merging.
[09/09 09:39:18    101s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2386.1M, EPOCH TIME: 1725889158.524371
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] Netlist preparation processing... 
[09/09 09:39:18    101s] Removed 0 instance
[09/09 09:39:18    101s] *info: Marking 0 isolation instances dont touch
[09/09 09:39:18    101s] *info: Marking 0 level shifter instances dont touch
[09/09 09:39:18    101s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:18    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2402.1M, EPOCH TIME: 1725889158.529568
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1380).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2325.1M, EPOCH TIME: 1725889158.531834
[09/09 09:39:18    101s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:39:18    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.23
[09/09 09:39:18    101s] *** SimplifyNetlist #1 [finish] (optDesign #6) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:41.8/0:27:15.1 (0.1), mem = 2325.1M
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] =============================================================================================
[09/09 09:39:18    101s]  Step TAT Report : SimplifyNetlist #1 / optDesign #6                            21.18-s099_1
[09/09 09:39:18    101s] =============================================================================================
[09/09 09:39:18    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  85.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:18    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:39:18    101s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:18    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ MISC                   ]          0:00:00.1  (  11.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s]  SimplifyNetlist #1 TOTAL           0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] *** Starting optimizing excluded clock nets MEM= 2325.1M) ***
[09/09 09:39:18    101s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2325.1M) ***
[09/09 09:39:18    101s] *** Starting optimizing excluded clock nets MEM= 2325.1M) ***
[09/09 09:39:18    101s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2325.1M) ***
[09/09 09:39:18    101s] Info: Done creating the CCOpt slew target map.
[09/09 09:39:18    101s] Begin: GigaOpt high fanout net optimization
[09/09 09:39:18    101s] GigaOpt HFN: use maxLocalDensity 1.2
[09/09 09:39:18    101s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[09/09 09:39:18    101s] *** DrvOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:41.8/0:27:15.1 (0.1), mem = 2325.1M
[09/09 09:39:18    101s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:18    101s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:18    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.24
[09/09 09:39:18    101s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:18    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2325.1M
[09/09 09:39:18    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:39:18    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2325.1M, EPOCH TIME: 1725889158.538618
[09/09 09:39:18    101s] Processing tracks to init pin-track alignment.
[09/09 09:39:18    101s] z: 2, totalTracks: 1
[09/09 09:39:18    101s] z: 4, totalTracks: 1
[09/09 09:39:18    101s] z: 6, totalTracks: 1
[09/09 09:39:18    101s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:18    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2325.1M, EPOCH TIME: 1725889158.540097
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:18    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2325.1M, EPOCH TIME: 1725889158.551120
[09/09 09:39:18    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2325.1M, EPOCH TIME: 1725889158.551183
[09/09 09:39:18    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2325.1M, EPOCH TIME: 1725889158.551406
[09/09 09:39:18    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2325.1MB).
[09/09 09:39:18    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2325.1M, EPOCH TIME: 1725889158.551602
[09/09 09:39:18    101s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:39:18    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2325.1M
[09/09 09:39:18    101s] ### Creating RouteCongInterface, started
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] #optDebug: {0, 1.000}
[09/09 09:39:18    101s] ### Creating RouteCongInterface, finished
[09/09 09:39:18    101s] ### Creating LA Mngr. totSessionCpu=0:01:42 mem=2325.1M
[09/09 09:39:18    101s] ### Creating LA Mngr, finished. totSessionCpu=0:01:42 mem=2325.1M
[09/09 09:39:18    101s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:39:18    101s] Total-nets :: 1418, Stn-nets :: 309, ratio :: 21.7913 %, Total-len 57772.2, Stn-len 9204.26
[09/09 09:39:18    101s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2363.3M, EPOCH TIME: 1725889158.643110
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2325.3M, EPOCH TIME: 1725889158.644915
[09/09 09:39:18    101s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:39:18    101s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.24
[09/09 09:39:18    101s] *** DrvOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:41.9/0:27:15.2 (0.1), mem = 2325.3M
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] =============================================================================================
[09/09 09:39:18    101s]  Step TAT Report : DrvOpt #1 / optDesign #6                                     21.18-s099_1
[09/09 09:39:18    101s] =============================================================================================
[09/09 09:39:18    101s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  16.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:39:18    101s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:18    101s] [ MISC                   ]          0:00:00.1  (  81.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s]  DrvOpt #1 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:18    101s] ---------------------------------------------------------------------------------------------
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] GigaOpt HFN: restore maxLocalDensity to 0.98
[09/09 09:39:18    101s] End: GigaOpt high fanout net optimization
[09/09 09:39:18    101s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:39:18    101s] Deleting Lib Analyzer.
[09/09 09:39:18    101s] Begin: GigaOpt Global Optimization
[09/09 09:39:18    101s] *info: use new DP (enabled)
[09/09 09:39:18    101s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[09/09 09:39:18    101s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:18    101s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:18    101s] *** GlobalOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:42.0/0:27:15.2 (0.1), mem = 2325.3M
[09/09 09:39:18    101s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.25
[09/09 09:39:18    101s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:18    101s] ### Creating PhyDesignMc. totSessionCpu=0:01:42 mem=2325.3M
[09/09 09:39:18    101s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:39:18    101s] OPERPROF: Starting DPlace-Init at level 1, MEM:2325.3M, EPOCH TIME: 1725889158.672262
[09/09 09:39:18    101s] Processing tracks to init pin-track alignment.
[09/09 09:39:18    101s] z: 2, totalTracks: 1
[09/09 09:39:18    101s] z: 4, totalTracks: 1
[09/09 09:39:18    101s] z: 6, totalTracks: 1
[09/09 09:39:18    101s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:18    101s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2325.3M, EPOCH TIME: 1725889158.673740
[09/09 09:39:18    101s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:18    101s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2325.3M, EPOCH TIME: 1725889158.684828
[09/09 09:39:18    101s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2325.3M, EPOCH TIME: 1725889158.684892
[09/09 09:39:18    101s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2325.3M, EPOCH TIME: 1725889158.685348
[09/09 09:39:18    101s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2325.3MB).
[09/09 09:39:18    101s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2325.3M, EPOCH TIME: 1725889158.685630
[09/09 09:39:18    101s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:39:18    101s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:42 mem=2325.3M
[09/09 09:39:18    101s] ### Creating RouteCongInterface, started
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] Creating Lib Analyzer ...
[09/09 09:39:18    101s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:18    101s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:18    101s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:18    101s] 
[09/09 09:39:18    101s] {RT max_rc 0 4 4 0}
[09/09 09:39:19    102s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:43 mem=2325.3M
[09/09 09:39:19    102s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:43 mem=2325.3M
[09/09 09:39:19    102s] Creating Lib Analyzer, finished. 
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] #optDebug: {0, 1.000}
[09/09 09:39:19    102s] ### Creating RouteCongInterface, finished
[09/09 09:39:19    102s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2325.3M
[09/09 09:39:19    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2325.3M
[09/09 09:39:19    102s] *info: 13 clock nets excluded
[09/09 09:39:19    102s] *info: 25 no-driver nets excluded.
[09/09 09:39:19    102s] *info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:19    102s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2389.5M, EPOCH TIME: 1725889159.490341
[09/09 09:39:19    102s] Found 0 hard placement blockage before merging.
[09/09 09:39:19    102s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2389.5M, EPOCH TIME: 1725889159.490454
[09/09 09:39:19    102s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[09/09 09:39:19    102s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:39:19    102s] |  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|            End Point            |
[09/09 09:39:19    102s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:39:19    102s] |   0.000|   0.000|   65.15%|   0:00:00.0| 2391.5M|slow_functional_mode|       NA| NA                              |
[09/09 09:39:19    102s] +--------+--------+---------+------------+--------+--------------------+---------+---------------------------------+
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2391.5M) ***
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2391.5M) ***
[09/09 09:39:19    102s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:19    102s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[09/09 09:39:19    102s] Total-nets :: 1418, Stn-nets :: 309, ratio :: 21.7913 %, Total-len 57772.2, Stn-len 9204.26
[09/09 09:39:19    102s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2372.5M, EPOCH TIME: 1725889159.537114
[09/09 09:39:19    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1380).
[09/09 09:39:19    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2332.5M, EPOCH TIME: 1725889159.539631
[09/09 09:39:19    102s] TotalInstCnt at PhyDesignMc Destruction: 1380
[09/09 09:39:19    102s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.25
[09/09 09:39:19    102s] *** GlobalOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:01:42.8/0:27:16.1 (0.1), mem = 2332.5M
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] =============================================================================================
[09/09 09:39:19    102s]  Step TAT Report : GlobalOpt #1 / optDesign #6                                  21.18-s099_1
[09/09 09:39:19    102s] =============================================================================================
[09/09 09:39:19    102s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:19    102s] ---------------------------------------------------------------------------------------------
[09/09 09:39:19    102s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:19    102s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  79.4 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:19    102s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:19    102s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:39:19    102s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:19    102s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:19    102s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:19    102s] [ TransformInit          ]      1   0:00:00.1  (  12.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:19    102s] [ MISC                   ]          0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:39:19    102s] ---------------------------------------------------------------------------------------------
[09/09 09:39:19    102s]  GlobalOpt #1 TOTAL                 0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:39:19    102s] ---------------------------------------------------------------------------------------------
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] End: GigaOpt Global Optimization
[09/09 09:39:19    102s] *** Timing Is met
[09/09 09:39:19    102s] *** Check timing (0:00:00.0)
[09/09 09:39:19    102s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:39:19    102s] Deleting Lib Analyzer.
[09/09 09:39:19    102s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[09/09 09:39:19    102s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:19    102s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:19    102s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2332.5M
[09/09 09:39:19    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2332.5M
[09/09 09:39:19    102s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[09/09 09:39:19    102s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2332.5M, EPOCH TIME: 1725889159.547938
[09/09 09:39:19    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:19    102s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2332.5M, EPOCH TIME: 1725889159.558930
[09/09 09:39:19    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:19    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] **INFO: Flow update: Design timing is met.
[09/09 09:39:19    102s] **INFO: Flow update: Design timing is met.
[09/09 09:39:19    102s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
[09/09 09:39:19    102s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:19    102s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:19    102s] ### Creating LA Mngr. totSessionCpu=0:01:43 mem=2328.5M
[09/09 09:39:19    102s] ### Creating LA Mngr, finished. totSessionCpu=0:01:43 mem=2328.5M
[09/09 09:39:19    102s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:19    102s] ### Creating PhyDesignMc. totSessionCpu=0:01:43 mem=2385.7M
[09/09 09:39:19    102s] OPERPROF: Starting DPlace-Init at level 1, MEM:2385.7M, EPOCH TIME: 1725889159.613919
[09/09 09:39:19    102s] Processing tracks to init pin-track alignment.
[09/09 09:39:19    102s] z: 2, totalTracks: 1
[09/09 09:39:19    102s] z: 4, totalTracks: 1
[09/09 09:39:19    102s] z: 6, totalTracks: 1
[09/09 09:39:19    102s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:19    102s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2385.7M, EPOCH TIME: 1725889159.615409
[09/09 09:39:19    102s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:19    102s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2385.7M, EPOCH TIME: 1725889159.626190
[09/09 09:39:19    102s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2385.7M, EPOCH TIME: 1725889159.626243
[09/09 09:39:19    102s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2385.7M, EPOCH TIME: 1725889159.626513
[09/09 09:39:19    102s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2385.7MB).
[09/09 09:39:19    102s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2385.7M, EPOCH TIME: 1725889159.626711
[09/09 09:39:19    102s] TotalInstCnt at PhyDesignMc Initialization: 1380
[09/09 09:39:19    102s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:43 mem=2385.7M
[09/09 09:39:19    102s] Begin: Area Reclaim Optimization
[09/09 09:39:19    102s] *** AreaOpt #1 [begin] (optDesign #6) : totSession cpu/real = 0:01:42.9/0:27:16.2 (0.1), mem = 2385.7M
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] Creating Lib Analyzer ...
[09/09 09:39:19    102s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:19    102s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:19    102s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:19    102s] 
[09/09 09:39:19    102s] {RT max_rc 0 4 4 0}
[09/09 09:39:20    103s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:44 mem=2391.7M
[09/09 09:39:20    103s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:44 mem=2391.7M
[09/09 09:39:20    103s] Creating Lib Analyzer, finished. 
[09/09 09:39:20    103s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.26
[09/09 09:39:20    103s] ### Creating RouteCongInterface, started
[09/09 09:39:20    103s] 
[09/09 09:39:20    103s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.8500} 
[09/09 09:39:20    103s] 
[09/09 09:39:20    103s] #optDebug: {0, 1.000}
[09/09 09:39:20    103s] ### Creating RouteCongInterface, finished
[09/09 09:39:20    103s] ### Creating LA Mngr. totSessionCpu=0:01:44 mem=2391.7M
[09/09 09:39:20    103s] ### Creating LA Mngr, finished. totSessionCpu=0:01:44 mem=2391.7M
[09/09 09:39:20    103s] Usable buffer cells for single buffer setup transform:
[09/09 09:39:20    103s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:39:20    103s] Number of usable buffer cells above: 9
[09/09 09:39:20    103s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2391.7M, EPOCH TIME: 1725889160.415043
[09/09 09:39:20    103s] Found 0 hard placement blockage before merging.
[09/09 09:39:20    103s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2391.7M, EPOCH TIME: 1725889160.415140
[09/09 09:39:20    103s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.15
[09/09 09:39:20    103s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:20    103s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:39:20    103s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:20    103s] |   65.15%|        -|   0.000|   0.000|   0:00:00.0| 2391.7M|
[09/09 09:39:20    103s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:39:22    106s] |   60.69%|      161|   0.000|   0.000|   0:00:02.0| 2469.6M|
[09/09 09:39:22    106s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:39:22    106s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:22    106s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 60.69
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[09/09 09:39:22    106s] --------------------------------------------------------------
[09/09 09:39:22    106s] |                                   | Total     | Sequential |
[09/09 09:39:22    106s] --------------------------------------------------------------
[09/09 09:39:22    106s] | Num insts resized                 |       0  |       0    |
[09/09 09:39:22    106s] | Num insts undone                  |       0  |       0    |
[09/09 09:39:22    106s] | Num insts Downsized               |       0  |       0    |
[09/09 09:39:22    106s] | Num insts Samesized               |       0  |       0    |
[09/09 09:39:22    106s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:39:22    106s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:39:22    106s] --------------------------------------------------------------
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[09/09 09:39:22    106s] End: Core Area Reclaim Optimization (cpu = 0:00:03.2) (real = 0:00:03.0) **
[09/09 09:39:22    106s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:22    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.26
[09/09 09:39:22    106s] *** AreaOpt #1 [finish] (optDesign #6) : cpu/real = 0:00:03.2/0:00:03.2 (1.0), totSession cpu/real = 0:01:46.1/0:27:19.4 (0.1), mem = 2469.6M
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] =============================================================================================
[09/09 09:39:22    106s]  Step TAT Report : AreaOpt #1 / optDesign #6                                    21.18-s099_1
[09/09 09:39:22    106s] =============================================================================================
[09/09 09:39:22    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:22    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:22    106s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  22.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:22    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:02.4 /  0:00:02.4    1.0
[09/09 09:39:22    106s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.2 % )     0:00:02.4 /  0:00:02.4    1.0
[09/09 09:39:22    106s] [ OptGetWeight           ]     18   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:22    106s] [ OptEval                ]     18   0:00:01.4  (  44.7 % )     0:00:01.4 /  0:00:01.5    1.0
[09/09 09:39:22    106s] [ OptCommit              ]     18   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.0    0.6
[09/09 09:39:22    106s] [ PostCommitDelayUpdate  ]     18   0:00:00.1  (   1.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:22    106s] [ IncrDelayCalc          ]     72   0:00:00.6  (  19.6 % )     0:00:00.6 /  0:00:00.6    0.9
[09/09 09:39:22    106s] [ IncrTimingUpdate       ]     16   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:39:22    106s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:22    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:22    106s]  AreaOpt #1 TOTAL                   0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:03.2    1.0
[09/09 09:39:22    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.5M, EPOCH TIME: 1725889162.794469
[09/09 09:39:22    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1220).
[09/09 09:39:22    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:22    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:22    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:22    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2365.5M, EPOCH TIME: 1725889162.797287
[09/09 09:39:22    106s] TotalInstCnt at PhyDesignMc Destruction: 1220
[09/09 09:39:22    106s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2365.50M, totSessionCpu=0:01:46).
[09/09 09:39:22    106s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[09/09 09:39:22    106s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:22    106s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:22    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=2365.5M
[09/09 09:39:22    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=2365.5M
[09/09 09:39:22    106s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:22    106s] ### Creating PhyDesignMc. totSessionCpu=0:01:46 mem=2422.7M
[09/09 09:39:22    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2422.7M, EPOCH TIME: 1725889162.804827
[09/09 09:39:22    106s] Processing tracks to init pin-track alignment.
[09/09 09:39:22    106s] z: 2, totalTracks: 1
[09/09 09:39:22    106s] z: 4, totalTracks: 1
[09/09 09:39:22    106s] z: 6, totalTracks: 1
[09/09 09:39:22    106s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:22    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2422.7M, EPOCH TIME: 1725889162.806344
[09/09 09:39:22    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:22    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:22    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2422.7M, EPOCH TIME: 1725889162.816481
[09/09 09:39:22    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2422.7M, EPOCH TIME: 1725889162.816538
[09/09 09:39:22    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2422.7M, EPOCH TIME: 1725889162.816752
[09/09 09:39:22    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2422.7MB).
[09/09 09:39:22    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.012, MEM:2422.7M, EPOCH TIME: 1725889162.816992
[09/09 09:39:22    106s] TotalInstCnt at PhyDesignMc Initialization: 1220
[09/09 09:39:22    106s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:46 mem=2422.7M
[09/09 09:39:22    106s] Begin: Area Reclaim Optimization
[09/09 09:39:22    106s] *** AreaOpt #2 [begin] (optDesign #6) : totSession cpu/real = 0:01:46.1/0:27:19.4 (0.1), mem = 2422.7M
[09/09 09:39:22    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.27
[09/09 09:39:22    106s] ### Creating RouteCongInterface, started
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:22    106s] 
[09/09 09:39:22    106s] #optDebug: {0, 1.000}
[09/09 09:39:22    106s] ### Creating RouteCongInterface, finished
[09/09 09:39:22    106s] ### Creating LA Mngr. totSessionCpu=0:01:46 mem=2422.7M
[09/09 09:39:22    106s] ### Creating LA Mngr, finished. totSessionCpu=0:01:46 mem=2422.7M
[09/09 09:39:22    106s] Usable buffer cells for single buffer setup transform:
[09/09 09:39:22    106s] BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16 
[09/09 09:39:22    106s] Number of usable buffer cells above: 9
[09/09 09:39:22    106s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2422.7M, EPOCH TIME: 1725889162.898898
[09/09 09:39:22    106s] Found 0 hard placement blockage before merging.
[09/09 09:39:22    106s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2422.7M, EPOCH TIME: 1725889162.898991
[09/09 09:39:22    106s] Reclaim Optimization WNS Slack 0.037  TNS Slack 0.000 Density 60.69
[09/09 09:39:22    106s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:22    106s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[09/09 09:39:22    106s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:22    106s] |   60.69%|        -|   0.037|   0.000|   0:00:00.0| 2422.7M|
[09/09 09:39:22    106s] |   60.69%|        0|   0.037|   0.000|   0:00:00.0| 2427.4M|
[09/09 09:39:22    106s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:39:22    106s] |   60.69%|        0|   0.037|   0.000|   0:00:00.0| 2427.4M|
[09/09 09:39:22    106s] |   60.66%|        2|   0.037|   0.000|   0:00:00.0| 2446.5M|
[09/09 09:39:23    106s] |   60.54%|        8|   0.037|   0.000|   0:00:01.0| 2446.5M|
[09/09 09:39:23    106s] |   60.54%|        0|   0.037|   0.000|   0:00:00.0| 2446.5M|
[09/09 09:39:23    106s] #optDebug: <stH: 4.4800 MiSeL: 74.5950>
[09/09 09:39:23    106s] #optDebug: RTR_SNLTF <10.0000 4.4800> <44.8000> 
[09/09 09:39:23    106s] |   60.54%|        0|   0.037|   0.000|   0:00:00.0| 2446.5M|
[09/09 09:39:23    106s] +---------+---------+--------+--------+------------+--------+
[09/09 09:39:23    106s] Reclaim Optimization End WNS Slack 0.037  TNS Slack 0.000 Density 60.54
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] ** Summary: Restruct = 0 Buffer Deletion = 2 Declone = 0 Resize = 8 **
[09/09 09:39:23    106s] --------------------------------------------------------------
[09/09 09:39:23    106s] |                                   | Total     | Sequential |
[09/09 09:39:23    106s] --------------------------------------------------------------
[09/09 09:39:23    106s] | Num insts resized                 |       8  |       8    |
[09/09 09:39:23    106s] | Num insts undone                  |       0  |       0    |
[09/09 09:39:23    106s] | Num insts Downsized               |       8  |       8    |
[09/09 09:39:23    106s] | Num insts Samesized               |       0  |       0    |
[09/09 09:39:23    106s] | Num insts Upsized                 |       0  |       0    |
[09/09 09:39:23    106s] | Num multiple commits+uncommits    |       0  |       -    |
[09/09 09:39:23    106s] --------------------------------------------------------------
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] Number of times islegalLocAvaiable called = 15 skipped = 0, called in commitmove = 8, skipped in commitmove = 0
[09/09 09:39:23    106s] End: Core Area Reclaim Optimization (cpu = 0:00:00.2) (real = 0:00:01.0) **
[09/09 09:39:23    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2446.5M, EPOCH TIME: 1725889163.049249
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2446.5M, EPOCH TIME: 1725889163.051438
[09/09 09:39:23    106s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2446.5M, EPOCH TIME: 1725889163.052324
[09/09 09:39:23    106s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2446.5M, EPOCH TIME: 1725889163.052423
[09/09 09:39:23    106s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2446.5M, EPOCH TIME: 1725889163.053721
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:23    106s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2446.5M, EPOCH TIME: 1725889163.063757
[09/09 09:39:23    106s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2446.5M, EPOCH TIME: 1725889163.063815
[09/09 09:39:23    106s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2446.5M, EPOCH TIME: 1725889163.064050
[09/09 09:39:23    106s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2446.5M, EPOCH TIME: 1725889163.064237
[09/09 09:39:23    106s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2446.5M, EPOCH TIME: 1725889163.064311
[09/09 09:39:23    106s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2446.5M, EPOCH TIME: 1725889163.064386
[09/09 09:39:23    106s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.012, MEM:2446.5M, EPOCH TIME: 1725889163.064422
[09/09 09:39:23    106s] TDRefine: refinePlace mode is spiral
[09/09 09:39:23    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.13
[09/09 09:39:23    106s] OPERPROF: Starting RefinePlace at level 1, MEM:2446.5M, EPOCH TIME: 1725889163.064477
[09/09 09:39:23    106s] *** Starting refinePlace (0:01:46 mem=2446.5M) ***
[09/09 09:39:23    106s] Total net bbox length = 4.342e+04 (2.413e+04 1.929e+04) (ext = 5.360e+03)
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:23    106s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2446.5M, EPOCH TIME: 1725889163.065804
[09/09 09:39:23    106s] Starting refinePlace ...
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] One DDP V2 for no tweak run.
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:39:23    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:39:23    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:39:23    106s] Move report: legalization moves 17 insts, mean move: 5.04 um, max move: 17.36 um spiral
[09/09 09:39:23    106s] 	Max move on inst (FE_OFC157_FE_PHN254_SPI_CS): (198.80, 73.92) --> (207.20, 82.88)
[09/09 09:39:23    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:23    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:23    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2433.5MB) @(0:01:46 - 0:01:46).
[09/09 09:39:23    106s] Move report: Detail placement moves 17 insts, mean move: 5.04 um, max move: 17.36 um 
[09/09 09:39:23    106s] 	Max move on inst (FE_OFC157_FE_PHN254_SPI_CS): (198.80, 73.92) --> (207.20, 82.88)
[09/09 09:39:23    106s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2433.5MB
[09/09 09:39:23    106s] Statistics of distance of Instance movement in refine placement:
[09/09 09:39:23    106s]   maximum (X+Y) =        17.36 um
[09/09 09:39:23    106s]   inst (FE_OFC157_FE_PHN254_SPI_CS) with max move: (198.8, 73.92) -> (207.2, 82.88)
[09/09 09:39:23    106s]   mean    (X+Y) =         5.04 um
[09/09 09:39:23    106s] Summary Report:
[09/09 09:39:23    106s] Instances move: 17 (out of 1207 movable)
[09/09 09:39:23    106s] Instances flipped: 0
[09/09 09:39:23    106s] Mean displacement: 5.04 um
[09/09 09:39:23    106s] Max displacement: 17.36 um (Instance: FE_OFC157_FE_PHN254_SPI_CS) (198.8, 73.92) -> (207.2, 82.88)
[09/09 09:39:23    106s] 	Length: 5 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX1
[09/09 09:39:23    106s] Total instances moved : 17
[09/09 09:39:23    106s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.010, REAL:0.025, MEM:2433.5M, EPOCH TIME: 1725889163.090875
[09/09 09:39:23    106s] Total net bbox length = 4.346e+04 (2.414e+04 1.932e+04) (ext = 5.360e+03)
[09/09 09:39:23    106s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2433.5MB
[09/09 09:39:23    106s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2433.5MB) @(0:01:46 - 0:01:46).
[09/09 09:39:23    106s] *** Finished refinePlace (0:01:46 mem=2433.5M) ***
[09/09 09:39:23    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.13
[09/09 09:39:23    106s] OPERPROF: Finished RefinePlace at level 1, CPU:0.020, REAL:0.027, MEM:2433.5M, EPOCH TIME: 1725889163.091333
[09/09 09:39:23    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2433.5M, EPOCH TIME: 1725889163.094389
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2430.5M, EPOCH TIME: 1725889163.096603
[09/09 09:39:23    106s] *** maximum move = 17.36 um ***
[09/09 09:39:23    106s] *** Finished re-routing un-routed nets (2430.5M) ***
[09/09 09:39:23    106s] OPERPROF: Starting DPlace-Init at level 1, MEM:2430.5M, EPOCH TIME: 1725889163.099576
[09/09 09:39:23    106s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2430.5M, EPOCH TIME: 1725889163.100801
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:23    106s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2430.5M, EPOCH TIME: 1725889163.111973
[09/09 09:39:23    106s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2430.5M, EPOCH TIME: 1725889163.112052
[09/09 09:39:23    106s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2446.5M, EPOCH TIME: 1725889163.112511
[09/09 09:39:23    106s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2446.5M, EPOCH TIME: 1725889163.112735
[09/09 09:39:23    106s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2446.5M, EPOCH TIME: 1725889163.112813
[09/09 09:39:23    106s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2446.5M, EPOCH TIME: 1725889163.112919
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2446.5M) ***
[09/09 09:39:23    106s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:23    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.27
[09/09 09:39:23    106s] *** AreaOpt #2 [finish] (optDesign #6) : cpu/real = 0:00:00.3/0:00:00.3 (1.0), totSession cpu/real = 0:01:46.4/0:27:19.7 (0.1), mem = 2446.5M
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] =============================================================================================
[09/09 09:39:23    106s]  Step TAT Report : AreaOpt #2 / optDesign #6                                    21.18-s099_1
[09/09 09:39:23    106s] =============================================================================================
[09/09 09:39:23    106s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:23    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    106s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ OptimizationStep       ]      1   0:00:00.0  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:23    106s] [ OptSingleIteration     ]      6   0:00:00.0  (   5.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:23    106s] [ OptGetWeight           ]     70   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ OptEval                ]     70   0:00:00.1  (  24.0 % )     0:00:00.1 /  0:00:00.1    0.8
[09/09 09:39:23    106s] [ OptCommit              ]     70   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ PostCommitDelayUpdate  ]     70   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.4
[09/09 09:39:23    106s] [ IncrDelayCalc          ]     10   0:00:00.0  (   7.1 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 09:39:23    106s] [ RefinePlace            ]      1   0:00:00.1  (  22.7 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:23    106s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    106s] [ MISC                   ]          0:00:00.1  (  25.6 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:23    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    106s]  AreaOpt #2 TOTAL                   0:00:00.3  ( 100.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:39:23    106s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.4M, EPOCH TIME: 1725889163.118355
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2370.4M, EPOCH TIME: 1725889163.120627
[09/09 09:39:23    106s] TotalInstCnt at PhyDesignMc Destruction: 1218
[09/09 09:39:23    106s] End: Area Reclaim Optimization (cpu=0:00:00, real=0:00:01, mem=2370.44M, totSessionCpu=0:01:46).
[09/09 09:39:23    106s] postCtsLateCongRepair #1 0
[09/09 09:39:23    106s] postCtsLateCongRepair #1 0
[09/09 09:39:23    106s] postCtsLateCongRepair #1 0
[09/09 09:39:23    106s] postCtsLateCongRepair #1 0
[09/09 09:39:23    106s] Starting local wire reclaim
[09/09 09:39:23    106s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2370.4M, EPOCH TIME: 1725889163.139750
[09/09 09:39:23    106s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2370.4M, EPOCH TIME: 1725889163.139875
[09/09 09:39:23    106s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2370.4M, EPOCH TIME: 1725889163.139966
[09/09 09:39:23    106s] Processing tracks to init pin-track alignment.
[09/09 09:39:23    106s] z: 2, totalTracks: 1
[09/09 09:39:23    106s] z: 4, totalTracks: 1
[09/09 09:39:23    106s] z: 6, totalTracks: 1
[09/09 09:39:23    106s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:23    106s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2370.4M, EPOCH TIME: 1725889163.141317
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:23    106s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2370.4M, EPOCH TIME: 1725889163.152143
[09/09 09:39:23    106s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2370.4M, EPOCH TIME: 1725889163.152209
[09/09 09:39:23    106s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2370.4M, EPOCH TIME: 1725889163.152567
[09/09 09:39:23    106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2370.4MB).
[09/09 09:39:23    106s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.013, MEM:2370.4M, EPOCH TIME: 1725889163.152846
[09/09 09:39:23    106s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:2370.4M, EPOCH TIME: 1725889163.152887
[09/09 09:39:23    106s] TDRefine: refinePlace mode is spiral
[09/09 09:39:23    106s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.14
[09/09 09:39:23    106s] OPERPROF:   Starting RefinePlace at level 2, MEM:2370.4M, EPOCH TIME: 1725889163.152955
[09/09 09:39:23    106s] *** Starting refinePlace (0:01:46 mem=2370.4M) ***
[09/09 09:39:23    106s] Total net bbox length = 4.346e+04 (2.414e+04 1.932e+04) (ext = 5.360e+03)
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2370.4M, EPOCH TIME: 1725889163.154389
[09/09 09:39:23    106s] Starting refinePlace ...
[09/09 09:39:23    106s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    106s] One DDP V2 for no tweak run.
[09/09 09:39:23    106s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2370.4M, EPOCH TIME: 1725889163.154812
[09/09 09:39:23    106s] OPERPROF:         Starting spMPad at level 5, MEM:2370.4M, EPOCH TIME: 1725889163.155936
[09/09 09:39:23    106s] OPERPROF:           Starting spContextMPad at level 6, MEM:2370.4M, EPOCH TIME: 1725889163.156016
[09/09 09:39:23    106s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2370.4M, EPOCH TIME: 1725889163.156058
[09/09 09:39:23    106s] MP Top (1207): mp=1.050. U=0.604.
[09/09 09:39:23    106s] OPERPROF:         Finished spMPad at level 5, CPU:0.000, REAL:0.000, MEM:2370.4M, EPOCH TIME: 1725889163.156319
[09/09 09:39:23    106s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2370.4M, EPOCH TIME: 1725889163.156445
[09/09 09:39:23    106s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2370.4M, EPOCH TIME: 1725889163.156486
[09/09 09:39:23    106s] OPERPROF:             Starting InitSKP at level 7, MEM:2370.4M, EPOCH TIME: 1725889163.156630
[09/09 09:39:23    106s] no activity file in design. spp won't run.
[09/09 09:39:23    106s] no activity file in design. spp won't run.
[09/09 09:39:23    106s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[09/09 09:39:23    106s] OPERPROF:             Finished InitSKP at level 7, CPU:0.040, REAL:0.040, MEM:2370.4M, EPOCH TIME: 1725889163.196190
[09/09 09:39:23    106s] Timing cost in AAE based: 40.9139990208932431
[09/09 09:39:23    106s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.040, REAL:0.045, MEM:2370.4M, EPOCH TIME: 1725889163.201149
[09/09 09:39:23    106s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.040, REAL:0.045, MEM:2370.4M, EPOCH TIME: 1725889163.201290
[09/09 09:39:23    106s] SKP cleared!
[09/09 09:39:23    106s] AAE Timing clean up.
[09/09 09:39:23    106s] Tweakage: fix icg 1, fix clk 0.
[09/09 09:39:23    106s] Tweakage: density cost 1, scale 0.4.
[09/09 09:39:23    106s] Tweakage: activity cost 0, scale 1.0.
[09/09 09:39:23    106s] Tweakage: timing cost on, scale 1.0.
[09/09 09:39:23    106s] OPERPROF:         Starting CoreOperation at level 5, MEM:2370.4M, EPOCH TIME: 1725889163.201674
[09/09 09:39:23    106s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2370.4M, EPOCH TIME: 1725889163.202214
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 34 pairs.
[09/09 09:39:23    106s] Tweakage swap 10 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 2 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 13 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 1 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage swap 1 pairs.
[09/09 09:39:23    106s] Tweakage swap 0 pairs.
[09/09 09:39:23    106s] Tweakage move 0 insts.
[09/09 09:39:23    106s] Tweakage move 0 insts.
[09/09 09:39:23    106s] Tweakage move 25 insts.
[09/09 09:39:23    106s] Tweakage move 5 insts.
[09/09 09:39:23    106s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.170, REAL:0.170, MEM:2370.4M, EPOCH TIME: 1725889163.372417
[09/09 09:39:23    106s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.170, REAL:0.171, MEM:2370.4M, EPOCH TIME: 1725889163.372551
[09/09 09:39:23    106s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.220, REAL:0.218, MEM:2370.4M, EPOCH TIME: 1725889163.372833
[09/09 09:39:23    106s] Move report: Congestion aware Tweak moves 89 insts, mean move: 7.03 um, max move: 30.24 um 
[09/09 09:39:23    106s] 	Max move on inst (FE_OFC152_n_32): (252.00, 132.16) --> (282.24, 132.16)
[09/09 09:39:23    106s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.2, real=0:00:00.0, mem=2370.4mb) @(0:01:46 - 0:01:47).
[09/09 09:39:23    106s] 
[09/09 09:39:23    106s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:39:23    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:39:23    106s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:39:23    106s] Move report: legalization moves 9 insts, mean move: 3.30 um, max move: 10.08 um spiral
[09/09 09:39:23    106s] 	Max move on inst (g16993__2398): (218.96, 172.48) --> (217.84, 181.44)
[09/09 09:39:23    106s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:23    106s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:23    106s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2341.5MB) @(0:01:47 - 0:01:47).
[09/09 09:39:23    106s] Move report: Detail placement moves 85 insts, mean move: 7.40 um, max move: 30.24 um 
[09/09 09:39:23    106s] 	Max move on inst (FE_OFC152_n_32): (252.00, 132.16) --> (282.24, 132.16)
[09/09 09:39:23    106s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2341.5MB
[09/09 09:39:23    106s] Statistics of distance of Instance movement in refine placement:
[09/09 09:39:23    106s]   maximum (X+Y) =        30.24 um
[09/09 09:39:23    106s]   inst (FE_OFC152_n_32) with max move: (252, 132.16) -> (282.24, 132.16)
[09/09 09:39:23    106s]   mean    (X+Y) =         7.40 um
[09/09 09:39:23    106s] Summary Report:
[09/09 09:39:23    106s] Instances move: 85 (out of 1207 movable)
[09/09 09:39:23    106s] Instances flipped: 0
[09/09 09:39:23    106s] Mean displacement: 7.40 um
[09/09 09:39:23    106s] Max displacement: 30.24 um (Instance: FE_OFC152_n_32) (252, 132.16) -> (282.24, 132.16)
[09/09 09:39:23    106s] 	Length: 6 sites, height: 1 rows, site name: core_ji3v, cell type: BUJI3VX2
[09/09 09:39:23    106s] Total instances moved : 85
[09/09 09:39:23    106s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.250, REAL:0.243, MEM:2341.5M, EPOCH TIME: 1725889163.397817
[09/09 09:39:23    106s] Total net bbox length = 4.340e+04 (2.409e+04 1.930e+04) (ext = 5.386e+03)
[09/09 09:39:23    106s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2341.5MB
[09/09 09:39:23    106s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2341.5MB) @(0:01:46 - 0:01:47).
[09/09 09:39:23    106s] *** Finished refinePlace (0:01:47 mem=2341.5M) ***
[09/09 09:39:23    106s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.14
[09/09 09:39:23    106s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.250, REAL:0.245, MEM:2341.5M, EPOCH TIME: 1725889163.398284
[09/09 09:39:23    106s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2341.5M, EPOCH TIME: 1725889163.398329
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    106s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2338.5M, EPOCH TIME: 1725889163.400849
[09/09 09:39:23    106s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.260, REAL:0.261, MEM:2338.5M, EPOCH TIME: 1725889163.400904
[09/09 09:39:23    106s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:23    106s] #################################################################################
[09/09 09:39:23    106s] # Design Stage: PreRoute
[09/09 09:39:23    106s] # Design Name: aska_dig
[09/09 09:39:23    106s] # Design Mode: 180nm
[09/09 09:39:23    106s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:23    106s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:23    106s] # Signoff Settings: SI Off 
[09/09 09:39:23    106s] #################################################################################
[09/09 09:39:23    106s] Calculate delays in BcWc mode...
[09/09 09:39:23    106s] Topological Sorting (REAL = 0:00:00.0, MEM = 2327.0M, InitMEM = 2327.0M)
[09/09 09:39:23    106s] Start delay calculation (fullDC) (1 T). (MEM=2326.97)
[09/09 09:39:23    106s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:39:23    106s] End AAE Lib Interpolated Model. (MEM=2338.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:23    106s] Total number of fetched objects 1256
[09/09 09:39:23    106s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:23    106s] End delay calculation. (MEM=2386.18 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:23    106s] End delay calculation (fullDC). (MEM=2386.18 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:39:23    106s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2386.2M) ***
[09/09 09:39:23    107s] eGR doReRoute: optGuide
[09/09 09:39:23    107s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2386.2M, EPOCH TIME: 1725889163.836212
[09/09 09:39:23    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    107s] All LLGs are deleted
[09/09 09:39:23    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:23    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2386.2M, EPOCH TIME: 1725889163.836301
[09/09 09:39:23    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2386.2M, EPOCH TIME: 1725889163.836351
[09/09 09:39:23    107s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2337.2M, EPOCH TIME: 1725889163.836617
[09/09 09:39:23    107s] {MMLU 0 13 1256}
[09/09 09:39:23    107s] ### Creating LA Mngr. totSessionCpu=0:01:47 mem=2337.2M
[09/09 09:39:23    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:47 mem=2337.2M
[09/09 09:39:23    107s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2337.18 MB )
[09/09 09:39:23    107s] (I)      ============================ Layers =============================
[09/09 09:39:23    107s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:23    107s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:39:23    107s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:23    107s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:39:23    107s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:39:23    107s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:23    107s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:39:23    107s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:39:23    107s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:39:23    107s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:39:23    107s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:39:23    107s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:39:23    107s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:39:23    107s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:39:23    107s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:39:23    107s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:39:23    107s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:39:23    107s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:39:23    107s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:39:23    107s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:39:23    107s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:39:23    107s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:39:23    107s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:39:23    107s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:39:23    107s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:39:23    107s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:39:23    107s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:39:23    107s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:39:23    107s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:39:23    107s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:39:23    107s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:39:23    107s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:39:23    107s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:39:23    107s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:39:23    107s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:39:23    107s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:39:23    107s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:39:23    107s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:39:23    107s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:39:23    107s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:39:23    107s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:39:23    107s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:39:23    107s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:39:23    107s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:39:23    107s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:39:23    107s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:39:23    107s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:39:23    107s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:39:23    107s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:39:23    107s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:39:23    107s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:39:23    107s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:39:23    107s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:39:23    107s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:39:23    107s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:39:23    107s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:39:23    107s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:39:23    107s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:39:23    107s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:39:23    107s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:39:23    107s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:39:23    107s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:39:23    107s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:23    107s] (I)      Started Import and model ( Curr Mem: 2337.18 MB )
[09/09 09:39:23    107s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:23    107s] (I)      == Non-default Options ==
[09/09 09:39:23    107s] (I)      Maximum routing layer                              : 4
[09/09 09:39:23    107s] (I)      Number of threads                                  : 1
[09/09 09:39:23    107s] (I)      Method to set GCell size                           : row
[09/09 09:39:23    107s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:39:23    107s] (I)      Use row-based GCell size
[09/09 09:39:23    107s] (I)      Use row-based GCell align
[09/09 09:39:23    107s] (I)      layer 0 area = 202000
[09/09 09:39:23    107s] (I)      layer 1 area = 202000
[09/09 09:39:23    107s] (I)      layer 2 area = 202000
[09/09 09:39:23    107s] (I)      layer 3 area = 202000
[09/09 09:39:23    107s] (I)      GCell unit size   : 4480
[09/09 09:39:23    107s] (I)      GCell multiplier  : 1
[09/09 09:39:23    107s] (I)      GCell row height  : 4480
[09/09 09:39:23    107s] (I)      Actual row height : 4480
[09/09 09:39:23    107s] (I)      GCell align ref   : 20160 20160
[09/09 09:39:23    107s] [NR-eGR] Track table information for default rule: 
[09/09 09:39:23    107s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:39:23    107s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:39:23    107s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:39:23    107s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:39:23    107s] [NR-eGR] METTP has single uniform track structure
[09/09 09:39:23    107s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:39:23    107s] (I)      ================= Default via =================
[09/09 09:39:23    107s] (I)      +---+--------------------+--------------------+
[09/09 09:39:23    107s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:39:23    107s] (I)      +---+--------------------+--------------------+
[09/09 09:39:23    107s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:39:23    107s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:39:23    107s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:39:23    107s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:39:23    107s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:39:23    107s] (I)      +---+--------------------+--------------------+
[09/09 09:39:23    107s] [NR-eGR] Read 255 PG shapes
[09/09 09:39:23    107s] [NR-eGR] Read 0 clock shapes
[09/09 09:39:23    107s] [NR-eGR] Read 0 other shapes
[09/09 09:39:23    107s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:39:23    107s] [NR-eGR] #Instance Blockages : 0
[09/09 09:39:23    107s] [NR-eGR] #PG Blockages       : 255
[09/09 09:39:23    107s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:39:23    107s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:39:23    107s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:39:23    107s] [NR-eGR] #Other Blockages    : 0
[09/09 09:39:23    107s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:39:23    107s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:39:23    107s] [NR-eGR] Read 1256 nets ( ignored 13 )
[09/09 09:39:23    107s] (I)      early_global_route_priority property id does not exist.
[09/09 09:39:23    107s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:39:23    107s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:39:23    107s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:39:23    107s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:39:23    107s] (I)      Number of ignored nets                =     13
[09/09 09:39:23    107s] (I)      Number of connected nets              =      0
[09/09 09:39:23    107s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:39:23    107s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:39:23    107s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:39:23    107s] (I)      Ndr track 0 does not exist
[09/09 09:39:23    107s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:39:23    107s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:39:23    107s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:39:23    107s] (I)      Site width          :   560  (dbu)
[09/09 09:39:23    107s] (I)      Row height          :  4480  (dbu)
[09/09 09:39:23    107s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:39:23    107s] (I)      GCell width         :  4480  (dbu)
[09/09 09:39:23    107s] (I)      GCell height        :  4480  (dbu)
[09/09 09:39:23    107s] (I)      Grid                :   102    53     4
[09/09 09:39:23    107s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:39:23    107s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:39:23    107s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:39:23    107s] (I)      Default wire width  :   230   280   280   280
[09/09 09:39:23    107s] (I)      Default wire space  :   230   280   280   280
[09/09 09:39:23    107s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:39:23    107s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:39:23    107s] (I)      First track coord   :   280   280   280   280
[09/09 09:39:23    107s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:39:23    107s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:39:23    107s] (I)      Num of masks        :     1     1     1     1
[09/09 09:39:23    107s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:39:23    107s] (I)      --------------------------------------------------------
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] [NR-eGR] ============ Routing rule table ============
[09/09 09:39:23    107s] [NR-eGR] Rule id: 0  Nets: 1243
[09/09 09:39:23    107s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:39:23    107s] (I)                    Layer    2    3    4 
[09/09 09:39:23    107s] (I)                    Pitch  560  560  560 
[09/09 09:39:23    107s] (I)             #Used tracks    1    1    1 
[09/09 09:39:23    107s] (I)       #Fully used tracks    1    1    1 
[09/09 09:39:23    107s] [NR-eGR] ========================================
[09/09 09:39:23    107s] [NR-eGR] 
[09/09 09:39:23    107s] (I)      =============== Blocked Tracks ===============
[09/09 09:39:23    107s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:23    107s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:39:23    107s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:23    107s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:39:23    107s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:39:23    107s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:39:23    107s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:39:23    107s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:23    107s] (I)      Finished Import and model ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2337.18 MB )
[09/09 09:39:23    107s] (I)      Reset routing kernel
[09/09 09:39:23    107s] (I)      Started Global Routing ( Curr Mem: 2337.18 MB )
[09/09 09:39:23    107s] (I)      totalPins=4461  totalGlobalPin=4321 (96.86%)
[09/09 09:39:23    107s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:39:23    107s] [NR-eGR] Layer group 1: route 1243 net(s) in layer range [2, 4]
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1a Route ============
[09/09 09:39:23    107s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:39:23    107s] (I)      Usage: 10188 = (5416 H, 4772 V) = (12.52% H, 5.95% V) = (2.426e+04um H, 2.138e+04um V)
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1b Route ============
[09/09 09:39:23    107s] (I)      Usage: 10188 = (5416 H, 4772 V) = (12.52% H, 5.95% V) = (2.426e+04um H, 2.138e+04um V)
[09/09 09:39:23    107s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.564224e+04um
[09/09 09:39:23    107s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:39:23    107s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1c Route ============
[09/09 09:39:23    107s] (I)      Usage: 10188 = (5416 H, 4772 V) = (12.52% H, 5.95% V) = (2.426e+04um H, 2.138e+04um V)
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1d Route ============
[09/09 09:39:23    107s] (I)      Usage: 10188 = (5416 H, 4772 V) = (12.52% H, 5.95% V) = (2.426e+04um H, 2.138e+04um V)
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1e Route ============
[09/09 09:39:23    107s] (I)      Usage: 10188 = (5416 H, 4772 V) = (12.52% H, 5.95% V) = (2.426e+04um H, 2.138e+04um V)
[09/09 09:39:23    107s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.564224e+04um
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] (I)      ============  Phase 1l Route ============
[09/09 09:39:23    107s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:39:23    107s] (I)      Layer  2:      36312      6903         2        4768       37664    (11.24%) 
[09/09 09:39:23    107s] (I)      Layer  3:      42824      6117         0           0       42824    ( 0.00%) 
[09/09 09:39:23    107s] (I)      Layer  4:      42276       406         0           0       42432    ( 0.00%) 
[09/09 09:39:23    107s] (I)      Total:        121412     13426         2        4768      122920    ( 3.73%) 
[09/09 09:39:23    107s] (I)      
[09/09 09:39:23    107s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:39:23    107s] [NR-eGR]                        OverCon            
[09/09 09:39:23    107s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:39:23    107s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:39:23    107s] [NR-eGR] ----------------------------------------------
[09/09 09:39:23    107s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:23    107s] [NR-eGR]    MET2 ( 2)         2( 0.04%)   ( 0.04%) 
[09/09 09:39:23    107s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:23    107s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:23    107s] [NR-eGR] ----------------------------------------------
[09/09 09:39:23    107s] [NR-eGR]        Total         2( 0.01%)   ( 0.01%) 
[09/09 09:39:23    107s] [NR-eGR] 
[09/09 09:39:23    107s] (I)      Finished Global Routing ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2345.19 MB )
[09/09 09:39:23    107s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:39:23    107s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:39:23    107s] (I)      ============= Track Assignment ============
[09/09 09:39:23    107s] (I)      Started Track Assignment (1T) ( Curr Mem: 2345.19 MB )
[09/09 09:39:23    107s] (I)      Initialize Track Assignment ( max pin layer : 6 )
[09/09 09:39:23    107s] (I)      Run Multi-thread track assignment
[09/09 09:39:23    107s] (I)      Finished Track Assignment (1T) ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2345.19 MB )
[09/09 09:39:23    107s] (I)      Started Export ( Curr Mem: 2345.19 MB )
[09/09 09:39:23    107s] [NR-eGR]                 Length (um)   Vias 
[09/09 09:39:23    107s] [NR-eGR] -----------------------------------
[09/09 09:39:23    107s] [NR-eGR]  MET1    (1H)             1   4773 
[09/09 09:39:23    107s] [NR-eGR]  MET2    (2V)         24288   6252 
[09/09 09:39:23    107s] [NR-eGR]  MET3    (3H)         27683    328 
[09/09 09:39:23    107s] [NR-eGR]  MET4    (4V)          2092      0 
[09/09 09:39:23    107s] [NR-eGR]  METTP   (5H)             0      0 
[09/09 09:39:23    107s] [NR-eGR]  METTPL  (6V)             0      0 
[09/09 09:39:23    107s] [NR-eGR] -----------------------------------
[09/09 09:39:23    107s] [NR-eGR]          Total        54063  11353 
[09/09 09:39:23    107s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:39:23    107s] [NR-eGR] Total half perimeter of net bounding box: 43397um
[09/09 09:39:23    107s] [NR-eGR] Total length: 54063um, number of vias: 11353
[09/09 09:39:23    107s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:39:23    107s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[09/09 09:39:23    107s] [NR-eGR] --------------------------------------------------------------------------
[09/09 09:39:23    107s] (I)      Finished Export ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2335.67 MB )
[09/09 09:39:23    107s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 2327.67 MB )
[09/09 09:39:23    107s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:39:23    107s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:39:23    107s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:39:23    107s] (I)       Early Global Route kernel                   100.00%  534.34 sec  534.41 sec  0.07 sec  0.07 sec 
[09/09 09:39:23    107s] (I)       +-Import and model                           11.81%  534.35 sec  534.36 sec  0.01 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Create place DB                           3.22%  534.35 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Import place data                       3.09%  534.35 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read instances and placement          0.91%  534.35 sec  534.35 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read nets                             1.89%  534.35 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Create route DB                           6.34%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Import route data (1T)                  6.00%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read blockages ( Layer 2-4 )          1.35%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read routing blockages              0.00%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read instance blockages             0.21%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read PG blockages                   0.07%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read clock blockages                0.02%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read other blockages                0.02%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read halo blockages                 0.01%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Read boundary cut boxes             0.00%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read blackboxes                       0.02%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read prerouted                        0.64%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read unlegalized nets                 0.06%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Read nets                             0.45%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Set up via pillars                    0.01%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Initialize 3D grid graph              0.02%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Model blockage capacity               1.00%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | | +-Initialize 3D capacity              0.79%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Read aux data                             0.00%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Others data preparation                   0.06%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Create route kernel                       1.44%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       +-Global Routing                             19.73%  534.36 sec  534.38 sec  0.01 sec  0.02 sec 
[09/09 09:39:23    107s] (I)       | +-Initialization                            0.60%  534.36 sec  534.36 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Net group 1                              17.82%  534.36 sec  534.37 sec  0.01 sec  0.02 sec 
[09/09 09:39:23    107s] (I)       | | +-Generate topology                       1.32%  534.36 sec  534.36 sec  0.00 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1a                                3.18%  534.36 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Pattern routing (1T)                  2.16%  534.36 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.26%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Add via demand to 2D                  0.27%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1b                                0.98%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Monotonic routing (1T)                0.76%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1c                                0.02%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1d                                0.02%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1e                                0.22%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | | +-Route legalization                    0.01%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Phase 1l                               10.60%  534.37 sec  534.37 sec  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | | | +-Layer assignment (1T)                10.20%  534.37 sec  534.37 sec  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | +-Clean cong LA                             0.00%  534.37 sec  534.37 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       +-Export 3D cong map                          0.71%  534.38 sec  534.38 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Export 2D cong map                        0.13%  534.38 sec  534.38 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       +-Extract Global 3D Wires                     0.23%  534.38 sec  534.38 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       +-Track Assignment (1T)                      12.18%  534.38 sec  534.39 sec  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | +-Initialization                            0.07%  534.38 sec  534.38 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Track Assignment Kernel                  11.54%  534.38 sec  534.39 sec  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | +-Free Memory                               0.00%  534.39 sec  534.39 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       +-Export                                     31.69%  534.39 sec  534.41 sec  0.02 sec  0.02 sec 
[09/09 09:39:23    107s] (I)       | +-Export DB wires                           4.62%  534.39 sec  534.39 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Export all nets                         3.40%  534.39 sec  534.39 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | | +-Set wire vias                           0.70%  534.39 sec  534.39 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Report wirelength                         2.30%  534.39 sec  534.39 sec  0.00 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       | +-Update net boxes                          1.77%  534.39 sec  534.39 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)       | +-Update timing                            22.31%  534.39 sec  534.41 sec  0.02 sec  0.01 sec 
[09/09 09:39:23    107s] (I)       +-Postprocess design                          2.30%  534.41 sec  534.41 sec  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)      ======================= Summary by functions ========================
[09/09 09:39:23    107s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:39:23    107s] (I)      ---------------------------------------------------------------------
[09/09 09:39:23    107s] (I)        0  Early Global Route kernel           100.00%  0.07 sec  0.07 sec 
[09/09 09:39:23    107s] (I)        1  Export                               31.69%  0.02 sec  0.02 sec 
[09/09 09:39:23    107s] (I)        1  Global Routing                       19.73%  0.01 sec  0.02 sec 
[09/09 09:39:23    107s] (I)        1  Track Assignment (1T)                12.18%  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        1  Import and model                     11.81%  0.01 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        1  Postprocess design                    2.30%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        1  Export 3D cong map                    0.71%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        1  Extract Global 3D Wires               0.23%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Update timing                        22.31%  0.02 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        2  Net group 1                          17.82%  0.01 sec  0.02 sec 
[09/09 09:39:23    107s] (I)        2  Track Assignment Kernel              11.54%  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        2  Create route DB                       6.34%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Export DB wires                       4.62%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Create place DB                       3.22%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Report wirelength                     2.30%  0.00 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        2  Update net boxes                      1.77%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Create route kernel                   1.44%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Initialization                        0.67%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Export 2D cong map                    0.13%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        2  Clean cong LA                         0.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1l                             10.60%  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        3  Import route data (1T)                6.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Export all nets                       3.40%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1a                              3.18%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Import place data                     3.09%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Generate topology                     1.32%  0.00 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1b                              0.98%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Set wire vias                         0.70%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1e                              0.22%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1c                              0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Layer assignment (1T)                10.20%  0.01 sec  0.01 sec 
[09/09 09:39:23    107s] (I)        4  Read nets                             2.34%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Pattern routing (1T)                  2.16%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Read blockages ( Layer 2-4 )          1.35%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Model blockage capacity               1.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Read instances and placement          0.91%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Monotonic routing (1T)                0.76%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Read prerouted                        0.64%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Add via demand to 2D                  0.27%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Pattern Routing Avoiding Blockages    0.26%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Read unlegalized nets                 0.06%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Initialize 3D grid graph              0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Read blackboxes                       0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Set up via pillars                    0.01%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Initialize 3D capacity                0.79%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read instance blockages               0.21%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read PG blockages                     0.07%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read clock blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read other blockages                  0.02%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[09/09 09:39:23    107s] Extraction called for design 'aska_dig' of instances=1218 and nets=1283 using extraction engine 'preRoute' .
[09/09 09:39:23    107s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:39:23    107s] RC Extraction called in multi-corner(2) mode.
[09/09 09:39:23    107s] RCMode: PreRoute
[09/09 09:39:23    107s]       RC Corner Indexes            0       1   
[09/09 09:39:23    107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:39:23    107s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:23    107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:23    107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:23    107s] Shrink Factor                : 1.00000
[09/09 09:39:23    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:39:23    107s] Using capacitance table file ...
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] Trim Metal Layers:
[09/09 09:39:23    107s] LayerId::1 widthSet size::4
[09/09 09:39:23    107s] LayerId::2 widthSet size::4
[09/09 09:39:23    107s] LayerId::3 widthSet size::4
[09/09 09:39:23    107s] LayerId::4 widthSet size::4
[09/09 09:39:23    107s] LayerId::5 widthSet size::4
[09/09 09:39:23    107s] LayerId::6 widthSet size::2
[09/09 09:39:23    107s] Updating RC grid for preRoute extraction ...
[09/09 09:39:23    107s] eee: pegSigSF::1.070000
[09/09 09:39:23    107s] Initializing multi-corner capacitance tables ... 
[09/09 09:39:23    107s] Initializing multi-corner resistance tables ...
[09/09 09:39:23    107s] eee: l::1 avDens::0.105314 usedTrk::556.059397 availTrk::5280.000000 sigTrk::556.059397
[09/09 09:39:23    107s] eee: l::2 avDens::0.124542 usedTrk::637.654175 availTrk::5120.000000 sigTrk::637.654175
[09/09 09:39:23    107s] eee: l::3 avDens::0.147785 usedTrk::626.610334 availTrk::4240.000000 sigTrk::626.610334
[09/09 09:39:23    107s] eee: l::4 avDens::0.015812 usedTrk::48.068392 availTrk::3040.000000 sigTrk::48.068392
[09/09 09:39:23    107s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:39:23    107s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:39:23    107s] {RT max_rc 0 4 4 0}
[09/09 09:39:23    107s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.043491 aWlH=0.000000 lMod=0 pMax=0.824500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:39:23    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2327.672M)
[09/09 09:39:23    107s] Compute RC Scale Done ...
[09/09 09:39:23    107s] OPERPROF: Starting HotSpotCal at level 1, MEM:2346.8M, EPOCH TIME: 1725889163.965115
[09/09 09:39:23    107s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:23    107s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:39:23    107s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:23    107s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:39:23    107s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:23    107s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:39:23    107s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:39:23    107s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2362.8M, EPOCH TIME: 1725889163.966017
[09/09 09:39:23    107s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[09/09 09:39:23    107s] Begin: GigaOpt Route Type Constraints Refinement
[09/09 09:39:23    107s] *** CongRefineRouteType #2 [begin] (optDesign #6) : totSession cpu/real = 0:01:47.2/0:27:20.5 (0.1), mem = 2362.8M
[09/09 09:39:23    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.28
[09/09 09:39:23    107s] ### Creating RouteCongInterface, started
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] #optDebug: {0, 1.000}
[09/09 09:39:23    107s] ### Creating RouteCongInterface, finished
[09/09 09:39:23    107s] Updated routing constraints on 0 nets.
[09/09 09:39:23    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.28
[09/09 09:39:23    107s] Bottom Preferred Layer:
[09/09 09:39:23    107s] +-------------+------------+----------+
[09/09 09:39:23    107s] |    Layer    |    CLK     |   Rule   |
[09/09 09:39:23    107s] +-------------+------------+----------+
[09/09 09:39:23    107s] | MET2 (z=2)  |         13 | default  |
[09/09 09:39:23    107s] +-------------+------------+----------+
[09/09 09:39:23    107s] Via Pillar Rule:
[09/09 09:39:23    107s]     None
[09/09 09:39:23    107s] *** CongRefineRouteType #2 [finish] (optDesign #6) : cpu/real = 0:00:00.0/0:00:00.0 (2.8), totSession cpu/real = 0:01:47.2/0:27:20.5 (0.1), mem = 2362.8M
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] =============================================================================================
[09/09 09:39:23    107s]  Step TAT Report : CongRefineRouteType #2 / optDesign #6                        21.18-s099_1
[09/09 09:39:23    107s] =============================================================================================
[09/09 09:39:23    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:23    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    107s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (  76.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    107s] [ MISC                   ]          0:00:00.0  (  23.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    107s]  CongRefineRouteType #2 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:23    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:23    107s] 
[09/09 09:39:23    107s] End: GigaOpt Route Type Constraints Refinement
[09/09 09:39:23    107s] skip EGR on cluster skew clock nets.
[09/09 09:39:23    107s] OPTC: user 20.0
[09/09 09:39:24    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:24    107s] #################################################################################
[09/09 09:39:24    107s] # Design Stage: PreRoute
[09/09 09:39:24    107s] # Design Name: aska_dig
[09/09 09:39:24    107s] # Design Mode: 180nm
[09/09 09:39:24    107s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:24    107s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:24    107s] # Signoff Settings: SI Off 
[09/09 09:39:24    107s] #################################################################################
[09/09 09:39:24    107s] Calculate delays in BcWc mode...
[09/09 09:39:24    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 2360.8M, InitMEM = 2360.8M)
[09/09 09:39:24    107s] Start delay calculation (fullDC) (1 T). (MEM=2360.75)
[09/09 09:39:24    107s] End AAE Lib Interpolated Model. (MEM=2372.27 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:24    107s] Total number of fetched objects 1256
[09/09 09:39:24    107s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:24    107s] End delay calculation. (MEM=2386.42 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:24    107s] End delay calculation (fullDC). (MEM=2386.42 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:39:24    107s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2386.4M) ***
[09/09 09:39:24    107s] Begin: GigaOpt postEco DRV Optimization
[09/09 09:39:24    107s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[09/09 09:39:24    107s] *** DrvOpt #2 [begin] (optDesign #6) : totSession cpu/real = 0:01:47.6/0:27:20.9 (0.1), mem = 2386.4M
[09/09 09:39:24    107s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:24    107s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:24    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.29
[09/09 09:39:24    107s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:24    107s] ### Creating PhyDesignMc. totSessionCpu=0:01:48 mem=2386.4M
[09/09 09:39:24    107s] OPERPROF: Starting DPlace-Init at level 1, MEM:2386.4M, EPOCH TIME: 1725889164.347913
[09/09 09:39:24    107s] Processing tracks to init pin-track alignment.
[09/09 09:39:24    107s] z: 2, totalTracks: 1
[09/09 09:39:24    107s] z: 4, totalTracks: 1
[09/09 09:39:24    107s] z: 6, totalTracks: 1
[09/09 09:39:24    107s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:24    107s] All LLGs are deleted
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2386.4M, EPOCH TIME: 1725889164.349232
[09/09 09:39:24    107s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2386.4M, EPOCH TIME: 1725889164.349315
[09/09 09:39:24    107s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2386.4M, EPOCH TIME: 1725889164.349515
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2386.4M, EPOCH TIME: 1725889164.349722
[09/09 09:39:24    107s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:24    107s] Core basic site is core_ji3v
[09/09 09:39:24    107s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2386.4M, EPOCH TIME: 1725889164.360286
[09/09 09:39:24    107s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:24    107s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:24    107s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2386.4M, EPOCH TIME: 1725889164.360542
[09/09 09:39:24    107s] Fast DP-INIT is on for default
[09/09 09:39:24    107s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:39:24    107s] Atter site array init, number of instance map data is 0.
[09/09 09:39:24    107s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2386.4M, EPOCH TIME: 1725889164.361028
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:24    107s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2386.4M, EPOCH TIME: 1725889164.361444
[09/09 09:39:24    107s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2386.4M, EPOCH TIME: 1725889164.361491
[09/09 09:39:24    107s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2402.4M, EPOCH TIME: 1725889164.361929
[09/09 09:39:24    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2402.4MB).
[09/09 09:39:24    107s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2402.4M, EPOCH TIME: 1725889164.362114
[09/09 09:39:24    107s] TotalInstCnt at PhyDesignMc Initialization: 1218
[09/09 09:39:24    107s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:48 mem=2402.4M
[09/09 09:39:24    107s] ### Creating RouteCongInterface, started
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.6365} 
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] #optDebug: {0, 1.000}
[09/09 09:39:24    107s] ### Creating RouteCongInterface, finished
[09/09 09:39:24    107s] ### Creating LA Mngr. totSessionCpu=0:01:48 mem=2402.4M
[09/09 09:39:24    107s] ### Creating LA Mngr, finished. totSessionCpu=0:01:48 mem=2402.4M
[09/09 09:39:24    107s] [GPS-DRV] Optimizer parameters ============================= 
[09/09 09:39:24    107s] [GPS-DRV] maxDensity (design): 0.95
[09/09 09:39:24    107s] [GPS-DRV] maxLocalDensity: 0.98
[09/09 09:39:24    107s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[09/09 09:39:24    107s] [GPS-DRV] All active and enabled setup views
[09/09 09:39:24    107s] [GPS-DRV]     slow_functional_mode
[09/09 09:39:24    107s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:39:24    107s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:39:24    107s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[09/09 09:39:24    107s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[09/09 09:39:24    107s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[09/09 09:39:24    107s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2421.5M, EPOCH TIME: 1725889164.452602
[09/09 09:39:24    107s] Found 0 hard placement blockage before merging.
[09/09 09:39:24    107s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2421.5M, EPOCH TIME: 1725889164.452696
[09/09 09:39:24    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:39:24    107s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[09/09 09:39:24    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:39:24    107s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 09:39:24    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:39:24    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:39:24    107s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 60.54%|          |         |
[09/09 09:39:24    107s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:39:24    107s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 60.54%| 0:00:00.0|  2437.5M|
[09/09 09:39:24    107s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2437.5M) ***
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:24    107s] Total-nets :: 1256, Stn-nets :: 0, ratio :: 0 %, Total-len 54063.1, Stn-len 0
[09/09 09:39:24    107s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2418.4M, EPOCH TIME: 1725889164.479901
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2371.4M, EPOCH TIME: 1725889164.482270
[09/09 09:39:24    107s] TotalInstCnt at PhyDesignMc Destruction: 1218
[09/09 09:39:24    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.29
[09/09 09:39:24    107s] *** DrvOpt #2 [finish] (optDesign #6) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:01:47.7/0:27:21.0 (0.1), mem = 2371.4M
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] =============================================================================================
[09/09 09:39:24    107s]  Step TAT Report : DrvOpt #2 / optDesign #6                                     21.18-s099_1
[09/09 09:39:24    107s] =============================================================================================
[09/09 09:39:24    107s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:24    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:24    107s] [ SlackTraversorInit     ]      1   0:00:00.0  (  13.4 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 09:39:24    107s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (  13.2 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:39:24    107s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ OptimizationStep       ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ DrvFindVioNets         ]      2   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ DrvComputeSummary      ]      2   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:24    107s] [ MISC                   ]          0:00:00.1  (  65.2 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:24    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:24    107s]  DrvOpt #2 TOTAL                    0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:24    107s] ---------------------------------------------------------------------------------------------
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] End: GigaOpt postEco DRV Optimization
[09/09 09:39:24    107s] **INFO: Flow update: Design timing is met.
[09/09 09:39:24    107s] Running refinePlace -preserveRouting true -hardFence false
[09/09 09:39:24    107s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2371.4M, EPOCH TIME: 1725889164.484141
[09/09 09:39:24    107s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2371.4M, EPOCH TIME: 1725889164.484197
[09/09 09:39:24    107s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2371.4M, EPOCH TIME: 1725889164.484277
[09/09 09:39:24    107s] Processing tracks to init pin-track alignment.
[09/09 09:39:24    107s] z: 2, totalTracks: 1
[09/09 09:39:24    107s] z: 4, totalTracks: 1
[09/09 09:39:24    107s] z: 6, totalTracks: 1
[09/09 09:39:24    107s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:24    107s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2371.4M, EPOCH TIME: 1725889164.485563
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:24    107s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.010, MEM:2371.4M, EPOCH TIME: 1725889164.495744
[09/09 09:39:24    107s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2371.4M, EPOCH TIME: 1725889164.495815
[09/09 09:39:24    107s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1725889164.496029
[09/09 09:39:24    107s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2371.4MB).
[09/09 09:39:24    107s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2371.4M, EPOCH TIME: 1725889164.496217
[09/09 09:39:24    107s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.012, MEM:2371.4M, EPOCH TIME: 1725889164.496255
[09/09 09:39:24    107s] TDRefine: refinePlace mode is spiral
[09/09 09:39:24    107s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.15
[09/09 09:39:24    107s] OPERPROF:   Starting RefinePlace at level 2, MEM:2371.4M, EPOCH TIME: 1725889164.496310
[09/09 09:39:24    107s] *** Starting refinePlace (0:01:48 mem=2371.4M) ***
[09/09 09:39:24    107s] Total net bbox length = 4.340e+04 (2.409e+04 1.930e+04) (ext = 5.386e+03)
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:24    107s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:24    107s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Starting Small incrNP...
[09/09 09:39:24    107s] User Input Parameters:
[09/09 09:39:24    107s] - Congestion Driven    : Off
[09/09 09:39:24    107s] - Timing Driven        : Off
[09/09 09:39:24    107s] - Area-Violation Based : Off
[09/09 09:39:24    107s] - Start Rollback Level : -5
[09/09 09:39:24    107s] - Legalized            : On
[09/09 09:39:24    107s] - Window Based         : Off
[09/09 09:39:24    107s] - eDen incr mode       : Off
[09/09 09:39:24    107s] - Small incr mode      : On
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2371.4M, EPOCH TIME: 1725889164.497621
[09/09 09:39:24    107s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2371.4M, EPOCH TIME: 1725889164.497794
[09/09 09:39:24    107s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1725889164.498250
[09/09 09:39:24    107s] default core: bins with density > 0.750 = 14.00 % ( 7 / 50 )
[09/09 09:39:24    107s] Density distribution unevenness ratio = 10.013%
[09/09 09:39:24    107s] Density distribution unevenness ratio (U70) = 3.104%
[09/09 09:39:24    107s] Density distribution unevenness ratio (U80) = 0.280%
[09/09 09:39:24    107s] Density distribution unevenness ratio (U90) = 0.000%
[09/09 09:39:24    107s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.000, REAL:0.001, MEM:2371.4M, EPOCH TIME: 1725889164.498341
[09/09 09:39:24    107s] cost 0.855000, thresh 1.000000
[09/09 09:39:24    107s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2371.4M)
[09/09 09:39:24    107s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:24    107s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2371.4M, EPOCH TIME: 1725889164.498464
[09/09 09:39:24    107s] Starting refinePlace ...
[09/09 09:39:24    107s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:24    107s] One DDP V2 for no tweak run.
[09/09 09:39:24    107s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:24    107s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2371.4M, EPOCH TIME: 1725889164.500413
[09/09 09:39:24    107s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:39:24    107s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2371.4M, EPOCH TIME: 1725889164.500483
[09/09 09:39:24    107s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1725889164.500562
[09/09 09:39:24    107s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2371.4M, EPOCH TIME: 1725889164.500650
[09/09 09:39:24    107s] DDP markSite nrRow 44 nrJob 44
[09/09 09:39:24    107s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1725889164.500753
[09/09 09:39:24    107s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2371.4M, EPOCH TIME: 1725889164.500805
[09/09 09:39:24    107s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:39:24    107s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2371.4MB) @(0:01:48 - 0:01:48).
[09/09 09:39:24    107s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:24    107s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:39:24    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:39:24    107s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:39:24    107s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 09:39:24    107s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:24    107s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:24    107s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2339.4MB) @(0:01:48 - 0:01:48).
[09/09 09:39:24    107s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:24    107s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2339.4MB
[09/09 09:39:24    107s] Statistics of distance of Instance movement in refine placement:
[09/09 09:39:24    107s]   maximum (X+Y) =         0.00 um
[09/09 09:39:24    107s]   mean    (X+Y) =         0.00 um
[09/09 09:39:24    107s] Summary Report:
[09/09 09:39:24    107s] Instances move: 0 (out of 1207 movable)
[09/09 09:39:24    107s] Instances flipped: 0
[09/09 09:39:24    107s] Mean displacement: 0.00 um
[09/09 09:39:24    107s] Max displacement: 0.00 um 
[09/09 09:39:24    107s] Total instances moved : 0
[09/09 09:39:24    107s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.027, MEM:2339.4M, EPOCH TIME: 1725889164.525391
[09/09 09:39:24    107s] Total net bbox length = 4.340e+04 (2.409e+04 1.930e+04) (ext = 5.386e+03)
[09/09 09:39:24    107s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2339.4MB
[09/09 09:39:24    107s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2339.4MB) @(0:01:48 - 0:01:48).
[09/09 09:39:24    107s] *** Finished refinePlace (0:01:48 mem=2339.4M) ***
[09/09 09:39:24    107s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.15
[09/09 09:39:24    107s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.030, MEM:2339.4M, EPOCH TIME: 1725889164.525813
[09/09 09:39:24    107s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2339.4M, EPOCH TIME: 1725889164.525859
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1218).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    107s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.002, MEM:2339.4M, EPOCH TIME: 1725889164.528007
[09/09 09:39:24    107s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.044, MEM:2339.4M, EPOCH TIME: 1725889164.528058
[09/09 09:39:24    107s] **INFO: Flow update: Design timing is met.
[09/09 09:39:24    107s] **INFO: Flow update: Design timing is met.
[09/09 09:39:24    107s] **INFO: Flow update: Design timing is met.
[09/09 09:39:24    107s] #optDebug: fT-D <X 1 0 0 0>
[09/09 09:39:24    107s] Register exp ratio and priority group on 0 nets on 1256 nets : 
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Active setup views:
[09/09 09:39:24    107s]  slow_functional_mode
[09/09 09:39:24    107s]   Dominating endpoints: 0
[09/09 09:39:24    107s]   Dominating TNS: -0.000
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Extraction called for design 'aska_dig' of instances=1218 and nets=1283 using extraction engine 'preRoute' .
[09/09 09:39:24    107s] PreRoute RC Extraction called for design aska_dig.
[09/09 09:39:24    107s] RC Extraction called in multi-corner(2) mode.
[09/09 09:39:24    107s] RCMode: PreRoute
[09/09 09:39:24    107s]       RC Corner Indexes            0       1   
[09/09 09:39:24    107s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:39:24    107s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:24    107s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:24    107s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:39:24    107s] Shrink Factor                : 1.00000
[09/09 09:39:24    107s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[09/09 09:39:24    107s] Using capacitance table file ...
[09/09 09:39:24    107s] 
[09/09 09:39:24    107s] Trim Metal Layers:
[09/09 09:39:24    107s] LayerId::1 widthSet size::4
[09/09 09:39:24    107s] LayerId::2 widthSet size::4
[09/09 09:39:24    107s] LayerId::3 widthSet size::4
[09/09 09:39:24    107s] LayerId::4 widthSet size::4
[09/09 09:39:24    107s] LayerId::5 widthSet size::4
[09/09 09:39:24    107s] LayerId::6 widthSet size::2
[09/09 09:39:24    107s] Updating RC grid for preRoute extraction ...
[09/09 09:39:24    107s] eee: pegSigSF::1.070000
[09/09 09:39:24    107s] Initializing multi-corner capacitance tables ... 
[09/09 09:39:24    107s] Initializing multi-corner resistance tables ...
[09/09 09:39:24    107s] eee: l::1 avDens::0.105314 usedTrk::556.059397 availTrk::5280.000000 sigTrk::556.059397
[09/09 09:39:24    107s] eee: l::2 avDens::0.124542 usedTrk::637.654175 availTrk::5120.000000 sigTrk::637.654175
[09/09 09:39:24    107s] eee: l::3 avDens::0.147785 usedTrk::626.610334 availTrk::4240.000000 sigTrk::626.610334
[09/09 09:39:24    107s] eee: l::4 avDens::0.015812 usedTrk::48.068392 availTrk::3040.000000 sigTrk::48.068392
[09/09 09:39:24    107s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:39:24    107s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:39:24    107s] {RT max_rc 0 4 4 0}
[09/09 09:39:24    107s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.043491 aWlH=0.000000 lMod=0 pMax=0.824500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:39:24    107s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2354.066M)
[09/09 09:39:24    107s] Starting delay calculation for Setup views
[09/09 09:39:24    107s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:24    107s] #################################################################################
[09/09 09:39:24    107s] # Design Stage: PreRoute
[09/09 09:39:24    107s] # Design Name: aska_dig
[09/09 09:39:24    107s] # Design Mode: 180nm
[09/09 09:39:24    107s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:24    107s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:24    107s] # Signoff Settings: SI Off 
[09/09 09:39:24    107s] #################################################################################
[09/09 09:39:24    107s] Calculate delays in BcWc mode...
[09/09 09:39:24    107s] Topological Sorting (REAL = 0:00:00.0, MEM = 2358.1M, InitMEM = 2358.1M)
[09/09 09:39:24    107s] Start delay calculation (fullDC) (1 T). (MEM=2358.09)
[09/09 09:39:24    107s] End AAE Lib Interpolated Model. (MEM=2369.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:24    108s] Total number of fetched objects 1256
[09/09 09:39:24    108s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:24    108s] End delay calculation. (MEM=2385.29 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:24    108s] End delay calculation (fullDC). (MEM=2385.29 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:39:24    108s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2385.3M) ***
[09/09 09:39:24    108s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:48 mem=2385.3M)
[09/09 09:39:24    108s] OPTC: user 20.0
[09/09 09:39:24    108s] Reported timing to dir ./timingReports
[09/09 09:39:24    108s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1846.0M, totSessionCpu=0:01:48 **
[09/09 09:39:24    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2341.3M, EPOCH TIME: 1725889164.898654
[09/09 09:39:24    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:24    108s] 
[09/09 09:39:24    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:24    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2341.3M, EPOCH TIME: 1725889164.909306
[09/09 09:39:24    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:24    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2357.5M, EPOCH TIME: 1725889165.625042
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:25    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2357.5M, EPOCH TIME: 1725889165.635313
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] Density: 60.545%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:39:25    108s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2357.5M, EPOCH TIME: 1725889165.637450
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:25    108s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2357.5M, EPOCH TIME: 1725889165.647719
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] **optDesign ... cpu = 0:00:09, real = 0:00:10, mem = 1846.7M, totSessionCpu=0:01:48 **
[09/09 09:39:25    108s] *** Finished optDesign ***
[09/09 09:39:25    108s] Deleting Lib Analyzer.
[09/09 09:39:25    108s] Info: Destroy the CCOpt slew target map.
[09/09 09:39:25    108s] clean pInstBBox. size 0
[09/09 09:39:25    108s] All LLGs are deleted
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2357.5M, EPOCH TIME: 1725889165.675317
[09/09 09:39:25    108s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2357.5M, EPOCH TIME: 1725889165.675478
[09/09 09:39:25    108s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:39:25    108s] *** optDesign #6 [finish] : cpu/real = 0:00:09.0/0:00:09.7 (0.9), totSession cpu/real = 0:01:48.3/0:27:22.2 (0.1), mem = 2357.5M
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] =============================================================================================
[09/09 09:39:25    108s]  Final TAT Report : optDesign #6                                                21.18-s099_1
[09/09 09:39:25    108s] =============================================================================================
[09/09 09:39:25    108s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:25    108s] ---------------------------------------------------------------------------------------------
[09/09 09:39:25    108s] [ InitOpt                ]      1   0:00:00.8  (   8.7 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:39:25    108s] [ GlobalOpt              ]      1   0:00:00.9  (   9.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:39:25    108s] [ DrvOpt                 ]      2   0:00:00.2  (   2.5 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:39:25    108s] [ SimplifyNetlist        ]      1   0:00:00.8  (   8.3 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:39:25    108s] [ AreaOpt                ]      2   0:00:03.4  (  35.0 % )     0:00:03.5 /  0:00:03.4    1.0
[09/09 09:39:25    108s] [ ViewPruning            ]      8   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:39:25    108s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.7 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:39:25    108s] [ DrvReport              ]      2   0:00:00.7  (   6.8 % )     0:00:00.7 /  0:00:00.0    0.1
[09/09 09:39:25    108s] [ CongRefineRouteType    ]      2   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.8    1.0
[09/09 09:39:25    108s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:39:25    108s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:25    108s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:25    108s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:39:25    108s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:25    108s] [ ReportTranViolation    ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:25    108s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:25    108s] [ RefinePlace            ]      2   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:25    108s] [ EarlyGlobalRoute       ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:25    108s] [ ExtractRC              ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:25    108s] [ TimingUpdate           ]     26   0:00:00.2  (   2.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:39:25    108s] [ FullDelayCalc          ]      3   0:00:00.6  (   6.5 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:39:25    108s] [ TimingReport           ]      2   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:39:25    108s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:39:25    108s] [ MISC                   ]          0:00:00.8  (   8.1 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:39:25    108s] ---------------------------------------------------------------------------------------------
[09/09 09:39:25    108s]  optDesign #6 TOTAL                 0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.0    0.9
[09/09 09:39:25    108s] ---------------------------------------------------------------------------------------------
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:25    108s] <CMD> optDesign -postCTS -hold
[09/09 09:39:25    108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1801.4M, totSessionCpu=0:01:48 **
[09/09 09:39:25    108s] *** optDesign #7 [begin] : totSession cpu/real = 0:01:48.3/0:27:22.2 (0.1), mem = 2322.5M
[09/09 09:39:25    108s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:39:25    108s] GigaOpt running with 1 threads.
[09/09 09:39:25    108s] *** InitOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:01:48.3/0:27:22.2 (0.1), mem = 2322.5M
[09/09 09:39:25    108s] **INFO: User settings:
[09/09 09:39:25    108s] setDesignMode -process                            180
[09/09 09:39:25    108s] setExtractRCMode -coupling_c_th                   3
[09/09 09:39:25    108s] setExtractRCMode -engine                          preRoute
[09/09 09:39:25    108s] setExtractRCMode -relative_c_th                   0.03
[09/09 09:39:25    108s] setExtractRCMode -total_c_th                      5
[09/09 09:39:25    108s] setUsefulSkewMode -ecoRoute                       false
[09/09 09:39:25    108s] setUsefulSkewMode -maxAllowedDelay                1
[09/09 09:39:25    108s] setUsefulSkewMode -noBoundary                     false
[09/09 09:39:25    108s] setDelayCalMode -enable_high_fanout               true
[09/09 09:39:25    108s] setDelayCalMode -engine                           aae
[09/09 09:39:25    108s] setDelayCalMode -ignoreNetLoad                    false
[09/09 09:39:25    108s] setDelayCalMode -socv_accuracy_mode               low
[09/09 09:39:25    108s] setOptMode -activeSetupViews                      { slow_functional_mode }
[09/09 09:39:25    108s] setOptMode -autoSetupViews                        { slow_functional_mode}
[09/09 09:39:25    108s] setOptMode -autoTDGRSetupViews                    { slow_functional_mode}
[09/09 09:39:25    108s] setOptMode -drcMargin                             0
[09/09 09:39:25    108s] setOptMode -fixCap                                true
[09/09 09:39:25    108s] setOptMode -fixDrc                                true
[09/09 09:39:25    108s] setOptMode -fixFanoutLoad                         false
[09/09 09:39:25    108s] setOptMode -fixTran                               true
[09/09 09:39:25    108s] setOptMode -optimizeFF                            true
[09/09 09:39:25    108s] setOptMode -preserveAllSequential                 false
[09/09 09:39:25    108s] setOptMode -setupTargetSlack                      0
[09/09 09:39:25    108s] setAnalysisMode -analysisType                     bcwc
[09/09 09:39:25    108s] setAnalysisMode -checkType                        setup
[09/09 09:39:25    108s] setAnalysisMode -clkSrcPath                       true
[09/09 09:39:25    108s] setAnalysisMode -clockPropagation                 sdcControl
[09/09 09:39:25    108s] setAnalysisMode -skew                             true
[09/09 09:39:25    108s] setAnalysisMode -usefulSkew                       true
[09/09 09:39:25    108s] setAnalysisMode -virtualIPO                       false
[09/09 09:39:25    108s] setRouteMode -earlyGlobalHonorMsvRouteConstraint  false
[09/09 09:39:25    108s] setRouteMode -earlyGlobalMaxRouteLayer            4
[09/09 09:39:25    108s] setRouteMode -earlyGlobalMinRouteLayer            2
[09/09 09:39:25    108s] setRouteMode -earlyGlobalRoutePartitionPinGuide   true
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:39:25    108s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:25    108s] Summary for sequential cells identification: 
[09/09 09:39:25    108s]   Identified SBFF number: 33
[09/09 09:39:25    108s]   Identified MBFF number: 0
[09/09 09:39:25    108s]   Identified SB Latch number: 0
[09/09 09:39:25    108s]   Identified MB Latch number: 0
[09/09 09:39:25    108s]   Not identified SBFF number: 0
[09/09 09:39:25    108s]   Not identified MBFF number: 0
[09/09 09:39:25    108s]   Not identified SB Latch number: 0
[09/09 09:39:25    108s]   Not identified MB Latch number: 0
[09/09 09:39:25    108s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:25    108s]  Visiting view : slow_functional_mode
[09/09 09:39:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:25    108s]  Visiting view : fast_functional_mode
[09/09 09:39:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:25    108s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:25    108s] TLC MultiMap info (StdDelay):
[09/09 09:39:25    108s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:25    108s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:25    108s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:25    108s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:25    108s]  Setting StdDelay to: 91ps
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:25    108s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:39:25    108s] OPERPROF: Starting DPlace-Init at level 1, MEM:2324.5M, EPOCH TIME: 1725889165.701622
[09/09 09:39:25    108s] Processing tracks to init pin-track alignment.
[09/09 09:39:25    108s] z: 2, totalTracks: 1
[09/09 09:39:25    108s] z: 4, totalTracks: 1
[09/09 09:39:25    108s] z: 6, totalTracks: 1
[09/09 09:39:25    108s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:25    108s] All LLGs are deleted
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2324.5M, EPOCH TIME: 1725889165.702938
[09/09 09:39:25    108s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2324.5M, EPOCH TIME: 1725889165.703027
[09/09 09:39:25    108s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2324.5M, EPOCH TIME: 1725889165.703241
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2324.5M, EPOCH TIME: 1725889165.703446
[09/09 09:39:25    108s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:25    108s] Core basic site is core_ji3v
[09/09 09:39:25    108s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2324.5M, EPOCH TIME: 1725889165.713367
[09/09 09:39:25    108s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:25    108s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:25    108s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.001, MEM:2324.5M, EPOCH TIME: 1725889165.713892
[09/09 09:39:25    108s] Fast DP-INIT is on for default
[09/09 09:39:25    108s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:39:25    108s] Atter site array init, number of instance map data is 0.
[09/09 09:39:25    108s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.011, MEM:2324.5M, EPOCH TIME: 1725889165.714703
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:25    108s] OPERPROF:     Starting CMU at level 3, MEM:2324.5M, EPOCH TIME: 1725889165.714990
[09/09 09:39:25    108s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2324.5M, EPOCH TIME: 1725889165.715280
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:39:25    108s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.012, MEM:2324.5M, EPOCH TIME: 1725889165.715450
[09/09 09:39:25    108s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2324.5M, EPOCH TIME: 1725889165.715495
[09/09 09:39:25    108s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2324.5M, EPOCH TIME: 1725889165.715712
[09/09 09:39:25    108s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2324.5MB).
[09/09 09:39:25    108s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.020, REAL:0.014, MEM:2324.5M, EPOCH TIME: 1725889165.716114
[09/09 09:39:25    108s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2324.5M, EPOCH TIME: 1725889165.716187
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:25    108s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2321.5M, EPOCH TIME: 1725889165.718278
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] Creating Lib Analyzer ...
[09/09 09:39:25    108s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:25    108s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:25    108s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:25    108s] 
[09/09 09:39:25    108s] {RT max_rc 0 4 4 0}
[09/09 09:39:26    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:49 mem=2329.5M
[09/09 09:39:26    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:49 mem=2329.5M
[09/09 09:39:26    109s] Creating Lib Analyzer, finished. 
[09/09 09:39:26    109s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1807.9M, totSessionCpu=0:01:49 **
[09/09 09:39:26    109s] *** optDesign -postCTS ***
[09/09 09:39:26    109s] DRC Margin: user margin 0.0
[09/09 09:39:26    109s] Hold Target Slack: user slack 0
[09/09 09:39:26    109s] Setup Target Slack: user slack 0;
[09/09 09:39:26    109s] setUsefulSkewMode -ecoRoute false
[09/09 09:39:26    109s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.5M, EPOCH TIME: 1725889166.437228
[09/09 09:39:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:26    109s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.010, MEM:2329.5M, EPOCH TIME: 1725889166.447650
[09/09 09:39:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:26    109s] Deleting Lib Analyzer.
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:26    109s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:26    109s] Summary for sequential cells identification: 
[09/09 09:39:26    109s]   Identified SBFF number: 33
[09/09 09:39:26    109s]   Identified MBFF number: 0
[09/09 09:39:26    109s]   Identified SB Latch number: 0
[09/09 09:39:26    109s]   Identified MB Latch number: 0
[09/09 09:39:26    109s]   Not identified SBFF number: 0
[09/09 09:39:26    109s]   Not identified MBFF number: 0
[09/09 09:39:26    109s]   Not identified SB Latch number: 0
[09/09 09:39:26    109s]   Not identified MB Latch number: 0
[09/09 09:39:26    109s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:26    109s]  Visiting view : slow_functional_mode
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:26    109s]  Visiting view : fast_functional_mode
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:26    109s] TLC MultiMap info (StdDelay):
[09/09 09:39:26    109s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:26    109s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:26    109s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:26    109s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:26    109s]  Setting StdDelay to: 91ps
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:26    109s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2329.5M, EPOCH TIME: 1725889166.467468
[09/09 09:39:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] All LLGs are deleted
[09/09 09:39:26    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:26    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2329.5M, EPOCH TIME: 1725889166.467548
[09/09 09:39:26    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2329.5M, EPOCH TIME: 1725889166.467596
[09/09 09:39:26    109s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2321.5M, EPOCH TIME: 1725889166.468032
[09/09 09:39:26    109s] Start to check current routing status for nets...
[09/09 09:39:26    109s] All nets are already routed correctly.
[09/09 09:39:26    109s] End to check current routing status for nets (mem=2321.5M)
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] Creating Lib Analyzer ...
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:26    109s] Summary for sequential cells identification: 
[09/09 09:39:26    109s]   Identified SBFF number: 33
[09/09 09:39:26    109s]   Identified MBFF number: 0
[09/09 09:39:26    109s]   Identified SB Latch number: 0
[09/09 09:39:26    109s]   Identified MB Latch number: 0
[09/09 09:39:26    109s]   Not identified SBFF number: 0
[09/09 09:39:26    109s]   Not identified MBFF number: 0
[09/09 09:39:26    109s]   Not identified SB Latch number: 0
[09/09 09:39:26    109s]   Not identified MB Latch number: 0
[09/09 09:39:26    109s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:26    109s]  Visiting view : slow_functional_mode
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:26    109s]  Visiting view : fast_functional_mode
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:26    109s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:26    109s] TLC MultiMap info (StdDelay):
[09/09 09:39:26    109s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:26    109s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:26    109s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:26    109s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:26    109s]  Setting StdDelay to: 91ps
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:26    109s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:26    109s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:26    109s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:26    109s] 
[09/09 09:39:26    109s] {RT max_rc 0 4 4 0}
[09/09 09:39:27    109s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:50 mem=2329.5M
[09/09 09:39:27    109s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:50 mem=2329.5M
[09/09 09:39:27    109s] Creating Lib Analyzer, finished. 
[09/09 09:39:27    109s] #optDebug: Start CG creation (mem=2358.1M)
[09/09 09:39:27    109s]  ...initializing CG  maxDriveDist 2854.643000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 285.464000 
[09/09 09:39:27    109s] (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgPrt (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgEgp (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgPbk (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgNrb(cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgObs (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgCon (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s]  ...processing cgPdm (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2426.9M)
[09/09 09:39:27    109s] Compute RC Scale Done ...
[09/09 09:39:27    109s] *** InitOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:49.9/0:27:23.8 (0.1), mem = 2417.4M
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s] =============================================================================================
[09/09 09:39:27    109s]  Step TAT Report : InitOpt #1 / optDesign #7                                    21.18-s099_1
[09/09 09:39:27    109s] =============================================================================================
[09/09 09:39:27    109s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:27    109s] ---------------------------------------------------------------------------------------------
[09/09 09:39:27    109s] [ CellServerInit         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:27    109s] [ LibAnalyzerInit        ]      2   0:00:01.4  (  90.9 % )     0:00:01.4 /  0:00:01.4    1.0
[09/09 09:39:27    109s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:27    109s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   2.3 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:39:27    109s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:27    109s] [ MISC                   ]          0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:27    109s] ---------------------------------------------------------------------------------------------
[09/09 09:39:27    109s]  InitOpt #1 TOTAL                   0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:39:27    109s] ---------------------------------------------------------------------------------------------
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:27    109s] ### Creating PhyDesignMc. totSessionCpu=0:01:50 mem=2417.4M
[09/09 09:39:27    109s] OPERPROF: Starting DPlace-Init at level 1, MEM:2417.4M, EPOCH TIME: 1725889167.234563
[09/09 09:39:27    109s] Processing tracks to init pin-track alignment.
[09/09 09:39:27    109s] z: 2, totalTracks: 1
[09/09 09:39:27    109s] z: 4, totalTracks: 1
[09/09 09:39:27    109s] z: 6, totalTracks: 1
[09/09 09:39:27    109s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:27    109s] All LLGs are deleted
[09/09 09:39:27    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2417.4M, EPOCH TIME: 1725889167.235887
[09/09 09:39:27    109s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2417.4M, EPOCH TIME: 1725889167.235968
[09/09 09:39:27    109s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2417.4M, EPOCH TIME: 1725889167.236194
[09/09 09:39:27    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2417.4M, EPOCH TIME: 1725889167.236403
[09/09 09:39:27    109s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:27    109s] Core basic site is core_ji3v
[09/09 09:39:27    109s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2417.4M, EPOCH TIME: 1725889167.246407
[09/09 09:39:27    109s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:27    109s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:27    109s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2417.4M, EPOCH TIME: 1725889167.246881
[09/09 09:39:27    109s] Fast DP-INIT is on for default
[09/09 09:39:27    109s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:39:27    109s] Atter site array init, number of instance map data is 0.
[09/09 09:39:27    109s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2417.4M, EPOCH TIME: 1725889167.247411
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:27    109s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2417.4M, EPOCH TIME: 1725889167.247925
[09/09 09:39:27    109s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2417.4M, EPOCH TIME: 1725889167.247981
[09/09 09:39:27    109s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2417.4M, EPOCH TIME: 1725889167.248280
[09/09 09:39:27    109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2417.4MB).
[09/09 09:39:27    109s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2417.4M, EPOCH TIME: 1725889167.248538
[09/09 09:39:27    109s] TotalInstCnt at PhyDesignMc Initialization: 1218
[09/09 09:39:27    109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:50 mem=2417.4M
[09/09 09:39:27    109s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2417.4M, EPOCH TIME: 1725889167.249617
[09/09 09:39:27    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:27    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:27    109s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.010, REAL:0.002, MEM:2360.4M, EPOCH TIME: 1725889167.251652
[09/09 09:39:27    109s] TotalInstCnt at PhyDesignMc Destruction: 1218
[09/09 09:39:27    109s] GigaOpt Hold Optimizer is used
[09/09 09:39:27    109s] GigaOpt Checkpoint: Internal optHold -postCts -maxLocalDensity 1.0 -numThreads 1 -nativePathGroupFlow -viewPruneEffortLevel 1
[09/09 09:39:27    109s] Deleting Lib Analyzer.
[09/09 09:39:27    109s] End AAE Lib Interpolated Model. (MEM=2360.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s] Creating Lib Analyzer ...
[09/09 09:39:27    109s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:27    109s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:27    109s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:27    109s] 
[09/09 09:39:27    109s] {RT max_rc 0 4 4 0}
[09/09 09:39:27    110s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:51 mem=2360.4M
[09/09 09:39:27    110s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:51 mem=2360.4M
[09/09 09:39:27    110s] Creating Lib Analyzer, finished. 
[09/09 09:39:27    110s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:01:51 mem=2360.4M ***
[09/09 09:39:27    110s] *** BuildHoldData #1 [begin] (optDesign #7) : totSession cpu/real = 0:01:50.6/0:27:24.5 (0.1), mem = 2360.4M
[09/09 09:39:27    110s] Effort level <high> specified for reg2reg path_group
[09/09 09:39:28    110s] Saving timing graph ...
[09/09 09:39:28    110s] TG backup dir: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/innovus_temp_12534_phoenix_saul_yo5tJA/opt_timing_graph_eFCMTJ
[09/09 09:39:28    110s] Disk Usage:
[09/09 09:39:28    110s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:39:28    110s] /dev/mapper/centos-home 357512644 130983732 226528912  37% /home
[09/09 09:39:28    110s] Done save timing graph
[09/09 09:39:28    110s] Disk Usage:
[09/09 09:39:28    110s] Filesystem              1K-blocks      Used Available Use% Mounted on
[09/09 09:39:28    110s] /dev/mapper/centos-home 357512644 130986320 226526324  37% /home
[09/09 09:39:28    110s] OPTC: user 20.0
[09/09 09:39:28    110s] 
[09/09 09:39:28    110s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:28    110s] Deleting Lib Analyzer.
[09/09 09:39:28    110s] 
[09/09 09:39:28    110s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:28    110s] Starting delay calculation for Hold views
[09/09 09:39:28    110s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:28    110s] #################################################################################
[09/09 09:39:28    110s] # Design Stage: PreRoute
[09/09 09:39:28    110s] # Design Name: aska_dig
[09/09 09:39:28    110s] # Design Mode: 180nm
[09/09 09:39:28    110s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:28    110s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:28    110s] # Signoff Settings: SI Off 
[09/09 09:39:28    110s] #################################################################################
[09/09 09:39:28    110s] Calculate delays in BcWc mode...
[09/09 09:39:28    110s] Topological Sorting (REAL = 0:00:00.0, MEM = 2381.4M, InitMEM = 2381.4M)
[09/09 09:39:28    110s] Start delay calculation (fullDC) (1 T). (MEM=2381.37)
[09/09 09:39:28    110s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:39:28    110s] End AAE Lib Interpolated Model. (MEM=2392.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:28    110s] Total number of fetched objects 1256
[09/09 09:39:28    110s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:28    110s] End delay calculation. (MEM=2395.96 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:28    111s] End delay calculation (fullDC). (MEM=2395.96 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:28    111s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2396.0M) ***
[09/09 09:39:28    111s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:51 mem=2396.0M)
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] Active hold views:
[09/09 09:39:28    111s]  fast_functional_mode
[09/09 09:39:28    111s]   Dominating endpoints: 0
[09/09 09:39:28    111s]   Dominating TNS: -0.000
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] Done building cte hold timing graph (fixHold) cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:51 mem=2428.0M ***
[09/09 09:39:28    111s] OPTC: user 20.0
[09/09 09:39:28    111s] Done building hold timer [3914 node(s), 5819 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:01:51 mem=2428.0M ***
[09/09 09:39:28    111s] Restoring timing graph ...
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX2 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (IMPCTE-290):	Could not locate cell BUJI3VX16 in any library for view fast_functional_mode.
[09/09 09:39:28    111s] Type 'man IMPCTE-290' for more detail.
[09/09 09:39:28    111s] **WARN: (EMS-27):	Message (IMPCTE-290) has exceeded the current message display limit of 20.
[09/09 09:39:28    111s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:39:28    111s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[09/09 09:39:28    111s] Done restore timing graph
[09/09 09:39:28    111s] Done building cte setup timing graph (fixHold) cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:01:51 mem=2463.0M ***
[09/09 09:39:28    111s] *info: category slack lower bound [L 0.0] default
[09/09 09:39:28    111s] *info: category slack lower bound [H 0.0] reg2reg 
[09/09 09:39:28    111s] --------------------------------------------------- 
[09/09 09:39:28    111s]    Setup Violation Summary with Target Slack (0.000 ns)
[09/09 09:39:28    111s] --------------------------------------------------- 
[09/09 09:39:28    111s]          WNS    reg2regWNS
[09/09 09:39:28    111s]     0.036 ns      8.652 ns
[09/09 09:39:28    111s] --------------------------------------------------- 
[09/09 09:39:28    111s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:28    111s] Summary for sequential cells identification: 
[09/09 09:39:28    111s]   Identified SBFF number: 33
[09/09 09:39:28    111s]   Identified MBFF number: 0
[09/09 09:39:28    111s]   Identified SB Latch number: 0
[09/09 09:39:28    111s]   Identified MB Latch number: 0
[09/09 09:39:28    111s]   Not identified SBFF number: 0
[09/09 09:39:28    111s]   Not identified MBFF number: 0
[09/09 09:39:28    111s]   Not identified SB Latch number: 0
[09/09 09:39:28    111s]   Not identified MB Latch number: 0
[09/09 09:39:28    111s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:28    111s]  Visiting view : slow_functional_mode
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:28    111s]  Visiting view : fast_functional_mode
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:28    111s] TLC MultiMap info (StdDelay):
[09/09 09:39:28    111s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:28    111s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:28    111s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:28    111s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:28    111s]  Setting StdDelay to: 91ps
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] Creating Lib Analyzer ...
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:28    111s] Summary for sequential cells identification: 
[09/09 09:39:28    111s]   Identified SBFF number: 33
[09/09 09:39:28    111s]   Identified MBFF number: 0
[09/09 09:39:28    111s]   Identified SB Latch number: 0
[09/09 09:39:28    111s]   Identified MB Latch number: 0
[09/09 09:39:28    111s]   Not identified SBFF number: 0
[09/09 09:39:28    111s]   Not identified MBFF number: 0
[09/09 09:39:28    111s]   Not identified SB Latch number: 0
[09/09 09:39:28    111s]   Not identified MB Latch number: 0
[09/09 09:39:28    111s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:28    111s]  Visiting view : slow_functional_mode
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:28    111s]  Visiting view : fast_functional_mode
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:28    111s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:28    111s] TLC MultiMap info (StdDelay):
[09/09 09:39:28    111s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:28    111s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:28    111s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:28    111s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:28    111s]  Setting StdDelay to: 91ps
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:28    111s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:39:28    111s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:39:28    111s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:39:28    111s] 
[09/09 09:39:28    111s] {RT max_rc 0 4 4 0}
[09/09 09:39:29    112s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:52 mem=2463.0M
[09/09 09:39:29    112s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:52 mem=2463.0M
[09/09 09:39:29    112s] Creating Lib Analyzer, finished. 
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] *Info: minBufDelay = 188.2 ps, libStdDelay = 91.0 ps, minBufSize = 12544000 (5.0)
[09/09 09:39:29    112s] *Info: worst delay setup view: slow_functional_mode
[09/09 09:39:29    112s] Footprint list for hold buffering (delay unit: ps)
[09/09 09:39:29    112s] =================================================================
[09/09 09:39:29    112s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[09/09 09:39:29    112s] ------------------------------------------------------------------
[09/09 09:39:29    112s] *Info:       97.3       2.58     64.59    5.0  57.52 BUJI3VX1 (A,Q)
[09/09 09:39:29    112s] *Info:       99.9       2.72     85.56    5.0  84.74 BUJI3VX0 (A,Q)
[09/09 09:39:29    112s] *Info:       88.1       2.37     36.43    6.0  30.37 BUJI3VX2 (A,Q)
[09/09 09:39:29    112s] *Info:       83.1       2.32     24.14    7.0  20.19 BUJI3VX3 (A,Q)
[09/09 09:39:29    112s] *Info:       85.4       2.31     16.94   10.0  14.25 BUJI3VX4 (A,Q)
[09/09 09:39:29    112s] *Info:      444.8       2.51     69.25   10.0  52.38 DLY1JI3VX1 (A,Q)
[09/09 09:39:29    112s] *Info:       83.8       2.25     12.07   12.0  10.10 BUJI3VX6 (A,Q)
[09/09 09:39:29    112s] *Info:     1082.2       2.56     91.91   13.0  56.14 DLY2JI3VX1 (A,Q)
[09/09 09:39:29    112s] *Info:       92.2       2.26      8.68   15.0   7.10 BUJI3VX8 (A,Q)
[09/09 09:39:29    112s] *Info:     2229.9       2.56    107.16   15.0  61.56 DLY4JI3VX1 (A,Q)
[09/09 09:39:29    112s] *Info:       98.1       2.21      6.14   22.0   5.02 BUJI3VX12 (A,Q)
[09/09 09:39:29    112s] *Info:     5173.2       2.51    105.89   25.0  61.05 DLY8JI3VX1 (A,Q)
[09/09 09:39:29    112s] *Info:       85.1       2.23      4.45   29.0   3.72 BUJI3VX16 (A,Q)
[09/09 09:39:29    112s] =================================================================
[09/09 09:39:29    112s] Hold Timer stdDelay = 44.3ps
[09/09 09:39:29    112s]  Visiting view : fast_functional_mode
[09/09 09:39:29    112s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:29    112s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:29    112s] Hold Timer stdDelay = 44.3ps (fast_functional_mode)
[09/09 09:39:29    112s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2463.0M, EPOCH TIME: 1725889169.601597
[09/09 09:39:29    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:29    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2463.0M, EPOCH TIME: 1725889169.612037
[09/09 09:39:29    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:29    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -2.208  | -0.212  | -2.208  |
|           TNS (ns):|-235.931 | -25.117 |-210.814 |
|    Violating Paths:|   495   |   145   |   350   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2482.1M, EPOCH TIME: 1725889169.627261
[09/09 09:39:29    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:29    112s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2482.1M, EPOCH TIME: 1725889169.637940
[09/09 09:39:29    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:29    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] Density: 60.545%
------------------------------------------------------------------

[09/09 09:39:29    112s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1839.9M, totSessionCpu=0:01:52 **
[09/09 09:39:29    112s] *** BuildHoldData #1 [finish] (optDesign #7) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:01:52.3/0:27:26.2 (0.1), mem = 2377.1M
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] =============================================================================================
[09/09 09:39:29    112s]  Step TAT Report : BuildHoldData #1 / optDesign #7                              21.18-s099_1
[09/09 09:39:29    112s] =============================================================================================
[09/09 09:39:29    112s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:29    112s] ---------------------------------------------------------------------------------------------
[09/09 09:39:29    112s] [ ViewPruning            ]      5   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:39:29    112s] [ OptSummaryReport       ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:39:29    112s] [ DrvReport              ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:39:29    112s] [ SlackTraversorInit     ]      3   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:39:29    112s] [ CellServerInit         ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:29    112s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  41.1 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:29    112s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:29    112s] [ HoldTimerInit          ]      1   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:29    112s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:29    112s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:29    112s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:29    112s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:39:29    112s] [ TimingUpdate           ]     11   0:00:00.1  (   6.0 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:39:29    112s] [ FullDelayCalc          ]      2   0:00:00.1  (   8.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:29    112s] [ TimingReport           ]      2   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:29    112s] [ SaveTimingGraph        ]      1   0:00:00.1  (   5.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:29    112s] [ RestoreTimingGraph     ]      1   0:00:00.1  (   6.3 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:29    112s] [ MISC                   ]          0:00:00.3  (  15.8 % )     0:00:00.3 /  0:00:00.3    1.1
[09/09 09:39:29    112s] ---------------------------------------------------------------------------------------------
[09/09 09:39:29    112s]  BuildHoldData #1 TOTAL             0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:39:29    112s] ---------------------------------------------------------------------------------------------
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] *** HoldOpt #1 [begin] (optDesign #7) : totSession cpu/real = 0:01:52.3/0:27:26.2 (0.1), mem = 2377.1M
[09/09 09:39:29    112s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.30
[09/09 09:39:29    112s] {MMLU 0 13 1256}
[09/09 09:39:29    112s] ### Creating LA Mngr. totSessionCpu=0:01:52 mem=2377.1M
[09/09 09:39:29    112s] ### Creating LA Mngr, finished. totSessionCpu=0:01:52 mem=2377.1M
[09/09 09:39:29    112s] HoldSingleBuffer minRootGain=0.000
[09/09 09:39:29    112s] HoldSingleBuffer minRootGain=0.000
[09/09 09:39:29    112s] HoldSingleBuffer minRootGain=0.000
[09/09 09:39:29    112s] HoldSingleBuffer minRootGain=0.000
[09/09 09:39:29    112s] *info: Run optDesign holdfix with 1 thread.
[09/09 09:39:29    112s] Info: 13 nets with fixed/cover wires excluded.
[09/09 09:39:29    112s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:39:29    112s] --------------------------------------------------- 
[09/09 09:39:29    112s]    Hold Timing Summary  - Initial 
[09/09 09:39:29    112s] --------------------------------------------------- 
[09/09 09:39:29    112s]  Target slack:       0.0000 ns
[09/09 09:39:29    112s]  View: fast_functional_mode 
[09/09 09:39:29    112s]    WNS:      -2.2078
[09/09 09:39:29    112s]    TNS:    -235.9314
[09/09 09:39:29    112s]    VP :          495
[09/09 09:39:29    112s]    Worst hold path end point: spi1_Rx_data_temp_reg[0]/D 
[09/09 09:39:29    112s] --------------------------------------------------- 
[09/09 09:39:29    112s] Info: Done creating the CCOpt slew target map.
[09/09 09:39:29    112s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:39:29    112s] ### Creating PhyDesignMc. totSessionCpu=0:01:52 mem=2434.3M
[09/09 09:39:29    112s] OPERPROF: Starting DPlace-Init at level 1, MEM:2434.3M, EPOCH TIME: 1725889169.652008
[09/09 09:39:29    112s] Processing tracks to init pin-track alignment.
[09/09 09:39:29    112s] z: 2, totalTracks: 1
[09/09 09:39:29    112s] z: 4, totalTracks: 1
[09/09 09:39:29    112s] z: 6, totalTracks: 1
[09/09 09:39:29    112s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:39:29    112s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2434.3M, EPOCH TIME: 1725889169.653491
[09/09 09:39:29    112s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:39:29    112s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2434.3M, EPOCH TIME: 1725889169.664195
[09/09 09:39:29    112s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2434.3M, EPOCH TIME: 1725889169.664251
[09/09 09:39:29    112s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2434.3M, EPOCH TIME: 1725889169.664629
[09/09 09:39:29    112s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2434.3MB).
[09/09 09:39:29    112s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2434.3M, EPOCH TIME: 1725889169.664823
[09/09 09:39:29    112s] TotalInstCnt at PhyDesignMc Initialization: 1218
[09/09 09:39:29    112s] ### Creating PhyDesignMc, finished. totSessionCpu=0:01:52 mem=2434.3M
[09/09 09:39:29    112s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2434.3M, EPOCH TIME: 1725889169.668847
[09/09 09:39:29    112s] Found 0 hard placement blockage before merging.
[09/09 09:39:29    112s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2434.3M, EPOCH TIME: 1725889169.668923
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] *** Starting Core Fixing (fixHold) cpu=0:00:01.7 real=0:00:02.0 totSessionCpu=0:01:52 mem=2434.3M density=60.545% ***
[09/09 09:39:29    112s] Optimizer Target Slack 0.000 StdDelay is 0.04430  
[09/09 09:39:29    112s] ### Creating RouteCongInterface, started
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] #optDebug:  {2, 1.000, 0.8500} {3, 0.667, 0.8500} {4, 0.333, 0.7956} 
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] #optDebug: {0, 0.900}
[09/09 09:39:29    112s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 60.545%
------------------------------------------------------------------
[09/09 09:39:29    112s] *info: Hold Batch Commit is enabled
[09/09 09:39:29    112s] *info: Levelized Batch Commit is enabled
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] Phase I ......
[09/09 09:39:29    112s] Executing transform: ECO Safe Resize
[09/09 09:39:29    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:29    112s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:39:29    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:29    112s] Worst hold path end point:
[09/09 09:39:29    112s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:39:29    112s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:39:29    112s] |   0|  -2.208|  -235.93|     495|          0|       0(     0)|   60.54%|   0:00:00.0|  2444.3M|
[09/09 09:39:29    112s] Worst hold path end point:
[09/09 09:39:29    112s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:39:29    112s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:39:29    112s] |   1|  -2.208|  -235.93|     495|          0|       0(     0)|   60.54%|   0:00:00.0|  2444.3M|
[09/09 09:39:29    112s] 
[09/09 09:39:29    112s] Capturing REF for hold ...
[09/09 09:39:29    112s]    Hold Timing Snapshot: (REF)
[09/09 09:39:29    112s]              All PG WNS: -2.208
[09/09 09:39:29    112s]              All PG TNS: -235.931
[09/09 09:39:29    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:29    112s] Executing transform: AddBuffer + LegalResize
[09/09 09:39:29    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:29    112s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[09/09 09:39:29    112s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:29    112s] Worst hold path end point:
[09/09 09:39:29    112s]   spi1_Rx_data_temp_reg[0]/D
[09/09 09:39:29    112s]     net: SPI_MOSI (nrTerm=2)
[09/09 09:39:29    112s] |   0|  -2.208|  -235.93|     495|          0|       0(     0)|   60.54%|   0:00:00.0|  2444.3M|
[09/09 09:39:30    112s] Worst hold path end point:
[09/09 09:39:30    112s]   npg1_UP_accumulator_reg[3]/RN
[09/09 09:39:30    112s]     net: n_32 (nrTerm=67)
[09/09 09:39:30    112s] |   1|  -1.490|  -172.82|     329|        141|       8(     8)|   64.73%|   0:00:01.0|  2464.9M|
[09/09 09:39:30    112s] Worst hold path end point:
[09/09 09:39:30    112s]   npg1_UP_accumulator_reg[3]/RN
[09/09 09:39:30    112s]     net: n_32 (nrTerm=67)
[09/09 09:39:30    112s] |   2|  -1.403|  -141.03|     321|          3|       0(     0)|   64.84%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    112s] Worst hold path end point:
[09/09 09:39:30    112s]   npg1_UP_accumulator_reg[3]/RN
[09/09 09:39:30    112s]     net: n_32 (nrTerm=67)
[09/09 09:39:30    112s] |   3|  -1.323|  -116.56|     294|          2|       0(     0)|   64.88%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    112s] Worst hold path end point:
[09/09 09:39:30    112s]   npg1_UP_accumulator_reg[3]/RN
[09/09 09:39:30    112s]     net: n_32 (nrTerm=67)
[09/09 09:39:30    112s] |   4|  -1.236|   -91.30|     285|          1|       0(     0)|   64.89%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN421_n_32 (nrTerm=67)
[09/09 09:39:30    113s] |   5|  -1.168|   -73.98|     285|          1|       0(     0)|   64.92%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |   6|  -0.785|   -50.94|      89|          1|       0(     0)|   64.93%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |   7|  -0.687|   -42.26|      89|          1|       0(     0)|   64.95%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |   8|  -0.595|   -34.66|      80|          1|       0(     0)|   64.96%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |   9|  -0.517|   -28.42|      80|          1|       0(     0)|   64.98%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |  10|  -0.418|   -20.48|      80|          1|       0(     0)|   65.00%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |  11|  -0.327|   -16.52|      80|          1|       0(     0)|   65.01%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |  12|  -0.164|   -10.05|      74|          2|       0(     0)|   65.04%|   0:00:00.0|  2464.9M|
[09/09 09:39:30    113s] Worst hold path end point:
[09/09 09:39:30    113s]   spi1_conf1_reg[6]/RN
[09/09 09:39:30    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:30    113s] |  13|  -0.067|    -2.94|      74|          1|       0(     0)|   65.06%|   0:00:00.0|  2464.9M|
[09/09 09:39:31    113s] Worst hold path end point:
[09/09 09:39:31    113s]   npg1_UP_accumulator_reg[3]/RN
[09/09 09:39:31    113s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:31    113s] |  14|  -0.056|    -1.86|      37|          2|       0(     0)|   65.13%|   0:00:01.0|  2464.9M|
[09/09 09:39:31    114s] Worst hold path end point:
[09/09 09:39:31    114s]   npg1_UP_accumulator_reg[4]/RN
[09/09 09:39:31    114s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:31    114s] |  15|  -0.060|    -1.92|      36|          1|       0(     0)|   65.15%|   0:00:00.0|  2464.9M|
[09/09 09:39:31    114s] Worst hold path end point:
[09/09 09:39:31    114s]   spi1_conf1_meta_reg[3]/RN
[09/09 09:39:31    114s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:31    114s] |  16|  -0.064|    -2.00|      35|          1|       0(     0)|   65.17%|   0:00:00.0|  2464.9M|
[09/09 09:39:31    114s] Worst hold path end point:
[09/09 09:39:31    114s]   npg1_on_off_ctrl_reg[1]/RN
[09/09 09:39:31    114s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:31    114s] |  17|  -0.066|    -2.03|      34|          1|       0(     0)|   65.19%|   0:00:00.0|  2464.9M|
[09/09 09:39:32    114s] Worst hold path end point:
[09/09 09:39:32    114s]   spi1_conf1_meta_reg[3]/RN
[09/09 09:39:32    114s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:32    114s] |  18|  -0.071|    -2.05|      33|          1|       0(     0)|   65.21%|   0:00:01.0|  2464.9M|
[09/09 09:39:32    115s] Worst hold path end point:
[09/09 09:39:32    115s]   spi1_conf1_meta_reg[1]/RN
[09/09 09:39:32    115s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:32    115s] |  19|  -0.064|    -1.77|      32|          1|       0(     0)|   65.26%|   0:00:00.0|  2464.9M|
[09/09 09:39:32    115s] Worst hold path end point:
[09/09 09:39:32    115s]   spi1_conf1_reg[1]/RN
[09/09 09:39:32    115s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:32    115s] |  20|  -0.068|    -1.84|      31|          1|       0(     0)|   65.28%|   0:00:00.0|  2464.9M|
[09/09 09:39:32    115s] Worst hold path end point:
[09/09 09:39:32    115s]   npg1_UP_accumulator_reg[0]/RN
[09/09 09:39:32    115s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:32    115s] |  21|  -0.072|    -1.87|      30|          1|       0(     0)|   65.30%|   0:00:00.0|  2464.9M|
[09/09 09:39:33    115s] Worst hold path end point:
[09/09 09:39:33    115s]   npg1_UP_accumulator_reg[1]/RN
[09/09 09:39:33    115s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:33    115s] |  22|  -0.073|    -1.83|      29|          1|       0(     0)|   65.34%|   0:00:01.0|  2472.9M|
[09/09 09:39:33    115s] Worst hold path end point:
[09/09 09:39:33    115s]   npg1_on_off_ctrl_reg[2]/RN
[09/09 09:39:33    115s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:33    115s] |  23|  -0.073|    -1.85|      28|          1|       0(     0)|   65.36%|   0:00:00.0|  2472.9M|
[09/09 09:39:33    116s] Worst hold path end point:
[09/09 09:39:33    116s]   spi1_conf0_meta_reg[19]/RN
[09/09 09:39:33    116s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:33    116s] |  24|  -0.078|    -1.90|      27|          1|       0(     0)|   65.38%|   0:00:00.0|  2472.9M|
[09/09 09:39:33    116s] Worst hold path end point:
[09/09 09:39:33    116s]   spi1_conf1_meta_reg[13]/RN
[09/09 09:39:33    116s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:33    116s] |  25|  -0.082|    -1.86|      26|          1|       0(     0)|   65.41%|   0:00:00.0|  2472.9M|
[09/09 09:39:33    116s] Worst hold path end point:
[09/09 09:39:33    116s]   spi1_conf0_meta_reg[18]/RN
[09/09 09:39:33    116s]     net: FE_PHN422_n_32 (nrTerm=48)
[09/09 09:39:33    116s] |  26|  -0.083|    -1.84|      25|          1|       0(     0)|   65.43%|   0:00:00.0|  2472.9M|
[09/09 09:39:34    116s] Worst hold path end point:
[09/09 09:39:34    116s]   spi1_conf0_meta_reg[18]/RN
[09/09 09:39:34    116s]     net: FE_PHN422_n_32 (nrTerm=45)
[09/09 09:39:34    116s] |  27|  -0.094|    -1.79|      21|          1|       0(     0)|   65.52%|   0:00:01.0|  2472.9M|
[09/09 09:39:34    116s] Worst hold path end point:
[09/09 09:39:34    116s]   npg1_UP_count_reg[2]/RN
[09/09 09:39:34    116s]     net: FE_PHN422_n_32 (nrTerm=34)
[09/09 09:39:34    116s] |  28|  -0.170|    -1.52|       9|          1|       0(     0)|   65.61%|   0:00:00.0|  2472.9M|
[09/09 09:39:34    116s] Worst hold path end point:
[09/09 09:39:34    116s]   npg1_UP_accumulator_reg[4]/RN
[09/09 09:39:34    116s]     net: FE_PHN434_n_32 (nrTerm=2)
[09/09 09:39:34    116s] |  29|  -0.041|    -0.55|      20|          1|       0(     0)|   65.69%|   0:00:00.0|  2472.9M|
[09/09 09:39:34    116s] Worst hold path end point:
[09/09 09:39:34    116s]   npg1_UP_count_reg[5]/D
[09/09 09:39:34    116s]     net: n_481 (nrTerm=2)
[09/09 09:39:34    116s] |  30|   0.000|     0.00|       0|          1|       0(     0)|   65.71%|   0:00:00.0|  2472.9M|
[09/09 09:39:34    116s] 
[09/09 09:39:34    116s] Capturing REF for hold ...
[09/09 09:39:34    116s]    Hold Timing Snapshot: (REF)
[09/09 09:39:34    116s]              All PG WNS: 0.000
[09/09 09:39:34    116s]              All PG TNS: 0.000
[09/09 09:39:34    116s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[09/09 09:39:34    116s] 
[09/09 09:39:34    116s] *info:    Total 175 cells added for Phase I
[09/09 09:39:34    116s] *info:        in which 0 is ripple commits (0.000%)
[09/09 09:39:34    116s] *info:    Total 8 instances resized for Phase I
[09/09 09:39:34    116s] *info:        in which 8 FF resizing 
[09/09 09:39:34    116s] *info:        in which 0 ripple resizing (0.000%)
[09/09 09:39:34    116s] --------------------------------------------------- 
[09/09 09:39:34    116s]    Hold Timing Summary  - Phase I 
[09/09 09:39:34    116s] --------------------------------------------------- 
[09/09 09:39:34    116s]  Target slack:       0.0000 ns
[09/09 09:39:34    116s]  View: fast_functional_mode 
[09/09 09:39:34    116s]    WNS:       0.0001
[09/09 09:39:34    116s]    TNS:       0.0000
[09/09 09:39:34    116s]    VP :            0
[09/09 09:39:34    116s]    Worst hold path end point: npg1_UP_count_reg[5]/D 
[09/09 09:39:34    116s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] *** Finished Core Fixing (fixHold) cpu=0:00:06.4 real=0:00:07.0 totSessionCpu=0:01:57 mem=2482.9M density=65.710% ***
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] *info:
[09/09 09:39:34    117s] *info: Added a total of 175 cells to fix/reduce hold violation
[09/09 09:39:34    117s] *info:          in which 153 termBuffering
[09/09 09:39:34    117s] *info:          in which 0 dummyBuffering
[09/09 09:39:34    117s] *info:
[09/09 09:39:34    117s] *info: Summary: 
[09/09 09:39:34    117s] *info:           27 cells of type 'BUJI3VX0' (5.0, 	84.735) used
[09/09 09:39:34    117s] *info:            2 cells of type 'BUJI3VX1' (5.0, 	57.524) used
[09/09 09:39:34    117s] *info:            4 cells of type 'BUJI3VX16' (29.0, 	3.719) used
[09/09 09:39:34    117s] *info:            4 cells of type 'BUJI3VX2' (6.0, 	30.366) used
[09/09 09:39:34    117s] *info:           12 cells of type 'BUJI3VX3' (7.0, 	20.195) used
[09/09 09:39:34    117s] *info:            2 cells of type 'BUJI3VX8' (15.0, 	7.103) used
[09/09 09:39:34    117s] *info:          122 cells of type 'DLY1JI3VX1' (10.0, 	52.383) used
[09/09 09:39:34    117s] *info:            1 cell  of type 'DLY2JI3VX1' (13.0, 	56.142) used
[09/09 09:39:34    117s] *info:            1 cell  of type 'DLY4JI3VX1' (15.0, 	61.557) used
[09/09 09:39:34    117s] *info:
[09/09 09:39:34    117s] *info: Total 8 instances resized
[09/09 09:39:34    117s] *info:       in which 8 FF resizing
[09/09 09:39:34    117s] *info:
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2482.9M, EPOCH TIME: 1725889174.407653
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2466.9M, EPOCH TIME: 1725889174.410624
[09/09 09:39:34    117s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2466.9M, EPOCH TIME: 1725889174.411134
[09/09 09:39:34    117s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2466.9M, EPOCH TIME: 1725889174.411227
[09/09 09:39:34    117s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2466.9M, EPOCH TIME: 1725889174.412626
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:34    117s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.010, REAL:0.010, MEM:2466.9M, EPOCH TIME: 1725889174.423079
[09/09 09:39:34    117s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2466.9M, EPOCH TIME: 1725889174.423134
[09/09 09:39:34    117s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.423364
[09/09 09:39:34    117s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2466.9M, EPOCH TIME: 1725889174.423516
[09/09 09:39:34    117s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.423598
[09/09 09:39:34    117s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.010, REAL:0.012, MEM:2466.9M, EPOCH TIME: 1725889174.423674
[09/09 09:39:34    117s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.010, REAL:0.013, MEM:2466.9M, EPOCH TIME: 1725889174.423711
[09/09 09:39:34    117s] TDRefine: refinePlace mode is spiral
[09/09 09:39:34    117s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.16
[09/09 09:39:34    117s] OPERPROF: Starting RefinePlace at level 1, MEM:2466.9M, EPOCH TIME: 1725889174.423765
[09/09 09:39:34    117s] *** Starting refinePlace (0:01:57 mem=2466.9M) ***
[09/09 09:39:34    117s] Total net bbox length = 4.744e+04 (2.618e+04 2.127e+04) (ext = 5.413e+03)
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:34    117s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:34    117s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:34    117s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:34    117s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2466.9M, EPOCH TIME: 1725889174.425143
[09/09 09:39:34    117s] Starting refinePlace ...
[09/09 09:39:34    117s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:34    117s] One DDP V2 for no tweak run.
[09/09 09:39:34    117s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:34    117s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2466.9M, EPOCH TIME: 1725889174.427558
[09/09 09:39:34    117s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:39:34    117s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2466.9M, EPOCH TIME: 1725889174.427627
[09/09 09:39:34    117s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.427763
[09/09 09:39:34    117s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2466.9M, EPOCH TIME: 1725889174.427848
[09/09 09:39:34    117s] DDP markSite nrRow 44 nrJob 44
[09/09 09:39:34    117s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.428053
[09/09 09:39:34    117s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2466.9M, EPOCH TIME: 1725889174.428131
[09/09 09:39:34    117s]   Spread Effort: high, pre-route mode, useDDP on.
[09/09 09:39:34    117s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2466.9MB) @(0:01:57 - 0:01:57).
[09/09 09:39:34    117s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:34    117s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:39:34    117s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:39:34    117s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:39:34    117s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 09:39:34    117s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:34    117s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:39:34    117s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2450.9MB) @(0:01:57 - 0:01:57).
[09/09 09:39:34    117s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:39:34    117s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2450.9MB
[09/09 09:39:34    117s] Statistics of distance of Instance movement in refine placement:
[09/09 09:39:34    117s]   maximum (X+Y) =         0.00 um
[09/09 09:39:34    117s]   mean    (X+Y) =         0.00 um
[09/09 09:39:34    117s] Summary Report:
[09/09 09:39:34    117s] Instances move: 0 (out of 1382 movable)
[09/09 09:39:34    117s] Instances flipped: 0
[09/09 09:39:34    117s] Mean displacement: 0.00 um
[09/09 09:39:34    117s] Max displacement: 0.00 um 
[09/09 09:39:34    117s] Total instances moved : 0
[09/09 09:39:34    117s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.030, REAL:0.031, MEM:2450.9M, EPOCH TIME: 1725889174.455662
[09/09 09:39:34    117s] Total net bbox length = 4.744e+04 (2.618e+04 2.127e+04) (ext = 5.413e+03)
[09/09 09:39:34    117s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2450.9MB
[09/09 09:39:34    117s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2450.9MB) @(0:01:57 - 0:01:57).
[09/09 09:39:34    117s] *** Finished refinePlace (0:01:57 mem=2450.9M) ***
[09/09 09:39:34    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.16
[09/09 09:39:34    117s] OPERPROF: Finished RefinePlace at level 1, CPU:0.030, REAL:0.032, MEM:2450.9M, EPOCH TIME: 1725889174.456113
[09/09 09:39:34    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2450.9M, EPOCH TIME: 1725889174.459392
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.002, MEM:2450.9M, EPOCH TIME: 1725889174.461376
[09/09 09:39:34    117s] *** maximum move = 0.00 um ***
[09/09 09:39:34    117s] *** Finished re-routing un-routed nets (2450.9M) ***
[09/09 09:39:34    117s] OPERPROF: Starting DPlace-Init at level 1, MEM:2450.9M, EPOCH TIME: 1725889174.461878
[09/09 09:39:34    117s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2450.9M, EPOCH TIME: 1725889174.463349
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:34    117s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2450.9M, EPOCH TIME: 1725889174.474143
[09/09 09:39:34    117s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2450.9M, EPOCH TIME: 1725889174.474204
[09/09 09:39:34    117s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.474613
[09/09 09:39:34    117s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2466.9M, EPOCH TIME: 1725889174.474899
[09/09 09:39:34    117s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2466.9M, EPOCH TIME: 1725889174.475044
[09/09 09:39:34    117s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2466.9M, EPOCH TIME: 1725889174.475161
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2466.9M) ***

------------------------------------------------------------------
     After refinePlace Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
[09/09 09:39:34    117s] *** Finish Post CTS Hold Fixing (cpu=0:00:06.5 real=0:00:07.0 totSessionCpu=0:01:57 mem=2476.9M density=65.710%) ***
[09/09 09:39:34    117s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.30
[09/09 09:39:34    117s] **INFO: total 521 insts, 596 nets marked don't touch
[09/09 09:39:34    117s] **INFO: total 521 insts, 596 nets marked don't touch DB property
[09/09 09:39:34    117s] **INFO: total 521 insts, 596 nets unmarked don't touch
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:39:34    117s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2457.8M, EPOCH TIME: 1725889174.499537
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2387.8M, EPOCH TIME: 1725889174.502172
[09/09 09:39:34    117s] TotalInstCnt at PhyDesignMc Destruction: 1393
[09/09 09:39:34    117s] *** HoldOpt #1 [finish] (optDesign #7) : cpu/real = 0:00:04.8/0:00:04.9 (1.0), totSession cpu/real = 0:01:57.1/0:27:31.1 (0.1), mem = 2387.8M
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] =============================================================================================
[09/09 09:39:34    117s]  Step TAT Report : HoldOpt #1 / optDesign #7                                    21.18-s099_1
[09/09 09:39:34    117s] =============================================================================================
[09/09 09:39:34    117s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:34    117s] ---------------------------------------------------------------------------------------------
[09/09 09:39:34    117s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[09/09 09:39:34    117s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:39:34    117s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ OptimizationStep       ]      2   0:00:00.0  (   0.1 % )     0:00:04.7 /  0:00:04.7    1.0
[09/09 09:39:34    117s] [ OptSingleIteration     ]     33   0:00:00.0  (   0.6 % )     0:00:04.7 /  0:00:04.7    1.0
[09/09 09:39:34    117s] [ OptGetWeight           ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ OptEval                ]     31   0:00:03.3  (  68.0 % )     0:00:03.3 /  0:00:03.3    1.0
[09/09 09:39:34    117s] [ OptCommit              ]     31   0:00:00.1  (   1.5 % )     0:00:01.2 /  0:00:01.2    1.0
[09/09 09:39:34    117s] [ PostCommitDelayUpdate  ]     34   0:00:00.0  (   0.8 % )     0:00:00.4 /  0:00:00.4    0.9
[09/09 09:39:34    117s] [ IncrDelayCalc          ]    114   0:00:00.4  (   7.7 % )     0:00:00.4 /  0:00:00.3    0.9
[09/09 09:39:34    117s] [ HoldReEval             ]     33   0:00:00.5  (  10.0 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:39:34    117s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ HoldCollectNode        ]     34   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.4
[09/09 09:39:34    117s] [ HoldSortNodeList       ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ HoldBottleneckCount    ]     32   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:39:34    117s] [ HoldCacheNodeWeight    ]     31   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:39:34    117s] [ HoldBuildSlackGraph    ]     31   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:39:34    117s] [ HoldDBCommit           ]     37   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:39:34    117s] [ HoldTimerCalcSummary   ]     33   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ RefinePlace            ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:34    117s] [ TimingUpdate           ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:34    117s] [ TimingReport           ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:39:34    117s] [ IncrTimingUpdate       ]     65   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.3    1.4
[09/09 09:39:34    117s] [ MISC                   ]          0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:39:34    117s] ---------------------------------------------------------------------------------------------
[09/09 09:39:34    117s]  HoldOpt #1 TOTAL                   0:00:04.9  ( 100.0 % )     0:00:04.9 /  0:00:04.8    1.0
[09/09 09:39:34    117s] ---------------------------------------------------------------------------------------------
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2387.8M, EPOCH TIME: 1725889174.504185
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:34    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2387.8M, EPOCH TIME: 1725889174.514987
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] *** Steiner Routed Nets: 22.222%; Threshold: 100; Threshold for Hold: 100
[09/09 09:39:34    117s] ### Creating LA Mngr. totSessionCpu=0:01:57 mem=2387.8M
[09/09 09:39:34    117s] ### Creating LA Mngr, finished. totSessionCpu=0:01:57 mem=2387.8M
[09/09 09:39:34    117s] Re-routed 0 nets
[09/09 09:39:34    117s] GigaOpt_HOLD: Recover setup timing after hold fixing
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:34    117s] Deleting Lib Analyzer.
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:34    117s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:34    117s] Summary for sequential cells identification: 
[09/09 09:39:34    117s]   Identified SBFF number: 33
[09/09 09:39:34    117s]   Identified MBFF number: 0
[09/09 09:39:34    117s]   Identified SB Latch number: 0
[09/09 09:39:34    117s]   Identified MB Latch number: 0
[09/09 09:39:34    117s]   Not identified SBFF number: 0
[09/09 09:39:34    117s]   Not identified MBFF number: 0
[09/09 09:39:34    117s]   Not identified SB Latch number: 0
[09/09 09:39:34    117s]   Not identified MB Latch number: 0
[09/09 09:39:34    117s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:34    117s]  Visiting view : slow_functional_mode
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:34    117s]  Visiting view : fast_functional_mode
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:34    117s] TLC MultiMap info (StdDelay):
[09/09 09:39:34    117s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:34    117s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:34    117s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:34    117s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:34    117s]  Setting StdDelay to: 91ps
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:34    117s] GigaOpt_HOLD: max_tran 0 => 0, max_cap 0 => 0 (threshold 10) - Skip drv recovery
[09/09 09:39:34    117s] OPTC: user 20.0
[09/09 09:39:34    117s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:39:34    117s] Summary for sequential cells identification: 
[09/09 09:39:34    117s]   Identified SBFF number: 33
[09/09 09:39:34    117s]   Identified MBFF number: 0
[09/09 09:39:34    117s]   Identified SB Latch number: 0
[09/09 09:39:34    117s]   Identified MB Latch number: 0
[09/09 09:39:34    117s]   Not identified SBFF number: 0
[09/09 09:39:34    117s]   Not identified MBFF number: 0
[09/09 09:39:34    117s]   Not identified SB Latch number: 0
[09/09 09:39:34    117s]   Not identified MB Latch number: 0
[09/09 09:39:34    117s]   Number of sequential cells which are not FFs: 43
[09/09 09:39:34    117s]  Visiting view : slow_functional_mode
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:39:34    117s]  Visiting view : fast_functional_mode
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:39:34    117s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:39:34    117s] TLC MultiMap info (StdDelay):
[09/09 09:39:34    117s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:39:34    117s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:39:34    117s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:39:34    117s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:39:34    117s]  Setting StdDelay to: 91ps
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:39:34    117s] GigaOpt: WNS changes after routing: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:39:34    117s] GigaOpt: WNS bump threshold: 0.0455
[09/09 09:39:34    117s] GigaOpt: Skipping postEco optimization
[09/09 09:39:34    117s] GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
[09/09 09:39:34    117s] GigaOpt: Skipping nonLegal postEco optimization
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] Active setup views:
[09/09 09:39:34    117s]  slow_functional_mode
[09/09 09:39:34    117s]   Dominating endpoints: 0
[09/09 09:39:34    117s]   Dominating TNS: -0.000
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] OPTC: user 20.0
[09/09 09:39:34    117s] OPTC: user 20.0
[09/09 09:39:34    117s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      ============================ Layers =============================
[09/09 09:39:34    117s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:34    117s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:39:34    117s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:34    117s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:39:34    117s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:39:34    117s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:34    117s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:39:34    117s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:39:34    117s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:39:34    117s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:39:34    117s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:39:34    117s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:39:34    117s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:39:34    117s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:39:34    117s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:39:34    117s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:39:34    117s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:39:34    117s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:39:34    117s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:39:34    117s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:39:34    117s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:39:34    117s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:39:34    117s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:39:34    117s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:39:34    117s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:39:34    117s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:39:34    117s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:39:34    117s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:39:34    117s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:39:34    117s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:39:34    117s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:39:34    117s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:39:34    117s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:39:34    117s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:39:34    117s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:39:34    117s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:39:34    117s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:39:34    117s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:39:34    117s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:39:34    117s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:39:34    117s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:39:34    117s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:39:34    117s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:39:34    117s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:39:34    117s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:39:34    117s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:39:34    117s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:39:34    117s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:39:34    117s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:39:34    117s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:39:34    117s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:39:34    117s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:39:34    117s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:39:34    117s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:39:34    117s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:39:34    117s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:39:34    117s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:39:34    117s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:39:34    117s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:39:34    117s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:39:34    117s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:39:34    117s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:39:34    117s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:39:34    117s] (I)      Started Import and model ( Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:39:34    117s] (I)      == Non-default Options ==
[09/09 09:39:34    117s] (I)      Build term to term wires                           : false
[09/09 09:39:34    117s] (I)      Maximum routing layer                              : 4
[09/09 09:39:34    117s] (I)      Number of threads                                  : 1
[09/09 09:39:34    117s] (I)      Method to set GCell size                           : row
[09/09 09:39:34    117s] (I)      Counted 394 PG shapes. We will not process PG shapes layer by layer.
[09/09 09:39:34    117s] (I)      Use row-based GCell size
[09/09 09:39:34    117s] (I)      Use row-based GCell align
[09/09 09:39:34    117s] (I)      layer 0 area = 202000
[09/09 09:39:34    117s] (I)      layer 1 area = 202000
[09/09 09:39:34    117s] (I)      layer 2 area = 202000
[09/09 09:39:34    117s] (I)      layer 3 area = 202000
[09/09 09:39:34    117s] (I)      GCell unit size   : 4480
[09/09 09:39:34    117s] (I)      GCell multiplier  : 1
[09/09 09:39:34    117s] (I)      GCell row height  : 4480
[09/09 09:39:34    117s] (I)      Actual row height : 4480
[09/09 09:39:34    117s] (I)      GCell align ref   : 20160 20160
[09/09 09:39:34    117s] [NR-eGR] Track table information for default rule: 
[09/09 09:39:34    117s] [NR-eGR] MET1 has single uniform track structure
[09/09 09:39:34    117s] [NR-eGR] MET2 has single uniform track structure
[09/09 09:39:34    117s] [NR-eGR] MET3 has single uniform track structure
[09/09 09:39:34    117s] [NR-eGR] MET4 has single uniform track structure
[09/09 09:39:34    117s] [NR-eGR] METTP has single uniform track structure
[09/09 09:39:34    117s] [NR-eGR] METTPL has single uniform track structure
[09/09 09:39:34    117s] (I)      ================= Default via =================
[09/09 09:39:34    117s] (I)      +---+--------------------+--------------------+
[09/09 09:39:34    117s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[09/09 09:39:34    117s] (I)      +---+--------------------+--------------------+
[09/09 09:39:34    117s] (I)      | 1 |    2  VIA1_Y_so    |   19  VIA1_CV1_so  |
[09/09 09:39:34    117s] (I)      | 2 |   38  VIA2_so      |   53  VIA2_CH1_so  |
[09/09 09:39:34    117s] (I)      | 3 |   74  VIA3_so      |   89  VIA3_CH1_so  |
[09/09 09:39:34    117s] (I)      | 4 |  117  VIATPne_Y_so |  125  VIATP_CH1_so |
[09/09 09:39:34    117s] (I)      | 5 |  145  VIATPL_so    |  150  VIATPL_CV_so |
[09/09 09:39:34    117s] (I)      +---+--------------------+--------------------+
[09/09 09:39:34    117s] [NR-eGR] Read 255 PG shapes
[09/09 09:39:34    117s] [NR-eGR] Read 0 clock shapes
[09/09 09:39:34    117s] [NR-eGR] Read 0 other shapes
[09/09 09:39:34    117s] [NR-eGR] #Routing Blockages  : 0
[09/09 09:39:34    117s] [NR-eGR] #Instance Blockages : 0
[09/09 09:39:34    117s] [NR-eGR] #PG Blockages       : 255
[09/09 09:39:34    117s] [NR-eGR] #Halo Blockages     : 0
[09/09 09:39:34    117s] [NR-eGR] #Boundary Blockages : 0
[09/09 09:39:34    117s] [NR-eGR] #Clock Blockages    : 0
[09/09 09:39:34    117s] [NR-eGR] #Other Blockages    : 0
[09/09 09:39:34    117s] (I)      Design has 0 blackboxes considered as all layer blockages.
[09/09 09:39:34    117s] [NR-eGR] Num Prerouted Nets = 13  Num Prerouted Wires = 801
[09/09 09:39:34    117s] [NR-eGR] Read 1431 nets ( ignored 13 )
[09/09 09:39:34    117s] (I)      early_global_route_priority property id does not exist.
[09/09 09:39:34    117s] (I)      Read Num Blocks=255  Num Prerouted Wires=801  Num CS=0
[09/09 09:39:34    117s] (I)      Layer 1 (V) : #blockages 255 : #preroutes 657
[09/09 09:39:34    117s] (I)      Layer 2 (H) : #blockages 0 : #preroutes 144
[09/09 09:39:34    117s] (I)      Layer 3 (V) : #blockages 0 : #preroutes 0
[09/09 09:39:34    117s] (I)      Number of ignored nets                =     13
[09/09 09:39:34    117s] (I)      Number of connected nets              =      0
[09/09 09:39:34    117s] (I)      Number of fixed nets                  =     13.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of clock nets                  =     13.  Ignored: No
[09/09 09:39:34    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[09/09 09:39:34    117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[09/09 09:39:34    117s] (I)      Ndr track 0 does not exist
[09/09 09:39:34    117s] (I)      ---------------------Grid Graph Info--------------------
[09/09 09:39:34    117s] (I)      Routing area        : (0, 0) - (455280, 237440)
[09/09 09:39:34    117s] (I)      Core area           : (20160, 20160) - (435120, 217280)
[09/09 09:39:34    117s] (I)      Site width          :   560  (dbu)
[09/09 09:39:34    117s] (I)      Row height          :  4480  (dbu)
[09/09 09:39:34    117s] (I)      GCell row height    :  4480  (dbu)
[09/09 09:39:34    117s] (I)      GCell width         :  4480  (dbu)
[09/09 09:39:34    117s] (I)      GCell height        :  4480  (dbu)
[09/09 09:39:34    117s] (I)      Grid                :   102    53     4
[09/09 09:39:34    117s] (I)      Layer numbers       :     1     2     3     4
[09/09 09:39:34    117s] (I)      Vertical capacity   :     0  4480     0  4480
[09/09 09:39:34    117s] (I)      Horizontal capacity :     0     0  4480     0
[09/09 09:39:34    117s] (I)      Default wire width  :   230   280   280   280
[09/09 09:39:34    117s] (I)      Default wire space  :   230   280   280   280
[09/09 09:39:34    117s] (I)      Default wire pitch  :   460   560   560   560
[09/09 09:39:34    117s] (I)      Default pitch size  :   460   560   560   560
[09/09 09:39:34    117s] (I)      First track coord   :   280   280   280   280
[09/09 09:39:34    117s] (I)      Num tracks per GCell:  9.74  8.00  8.00  8.00
[09/09 09:39:34    117s] (I)      Total num of tracks :   424   813   424   813
[09/09 09:39:34    117s] (I)      Num of masks        :     1     1     1     1
[09/09 09:39:34    117s] (I)      Num of trim masks   :     0     0     0     0
[09/09 09:39:34    117s] (I)      --------------------------------------------------------
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] [NR-eGR] ============ Routing rule table ============
[09/09 09:39:34    117s] [NR-eGR] Rule id: 0  Nets: 1418
[09/09 09:39:34    117s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[09/09 09:39:34    117s] (I)                    Layer    2    3    4 
[09/09 09:39:34    117s] (I)                    Pitch  560  560  560 
[09/09 09:39:34    117s] (I)             #Used tracks    1    1    1 
[09/09 09:39:34    117s] (I)       #Fully used tracks    1    1    1 
[09/09 09:39:34    117s] [NR-eGR] ========================================
[09/09 09:39:34    117s] [NR-eGR] 
[09/09 09:39:34    117s] (I)      =============== Blocked Tracks ===============
[09/09 09:39:34    117s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:34    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[09/09 09:39:34    117s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:34    117s] (I)      |     1 |       0 |        0 |         0.00% |
[09/09 09:39:34    117s] (I)      |     2 |   43089 |     6030 |        13.99% |
[09/09 09:39:34    117s] (I)      |     3 |   43248 |        0 |         0.00% |
[09/09 09:39:34    117s] (I)      |     4 |   43089 |        0 |         0.00% |
[09/09 09:39:34    117s] (I)      +-------+---------+----------+---------------+
[09/09 09:39:34    117s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.01 sec, Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      Reset routing kernel
[09/09 09:39:34    117s] (I)      Started Global Routing ( Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      totalPins=4811  totalGlobalPin=4668 (97.03%)
[09/09 09:39:34    117s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:39:34    117s] [NR-eGR] Layer group 1: route 1418 net(s) in layer range [2, 4]
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1a Route ============
[09/09 09:39:34    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[09/09 09:39:34    117s] (I)      Usage: 11083 = (5882 H, 5201 V) = (13.60% H, 6.49% V) = (2.635e+04um H, 2.330e+04um V)
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1b Route ============
[09/09 09:39:34    117s] (I)      Usage: 11083 = (5882 H, 5201 V) = (13.60% H, 6.49% V) = (2.635e+04um H, 2.330e+04um V)
[09/09 09:39:34    117s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.965184e+04um
[09/09 09:39:34    117s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[09/09 09:39:34    117s] (I)      Congestion threshold : each 60.00, sum 90.00
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1c Route ============
[09/09 09:39:34    117s] (I)      Usage: 11083 = (5882 H, 5201 V) = (13.60% H, 6.49% V) = (2.635e+04um H, 2.330e+04um V)
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1d Route ============
[09/09 09:39:34    117s] (I)      Usage: 11083 = (5882 H, 5201 V) = (13.60% H, 6.49% V) = (2.635e+04um H, 2.330e+04um V)
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1e Route ============
[09/09 09:39:34    117s] (I)      Usage: 11083 = (5882 H, 5201 V) = (13.60% H, 6.49% V) = (2.635e+04um H, 2.330e+04um V)
[09/09 09:39:34    117s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.965184e+04um
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] (I)      ============  Phase 1l Route ============
[09/09 09:39:34    117s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[09/09 09:39:34    117s] (I)      Layer  2:      36312      7437         3        4768       37664    (11.24%) 
[09/09 09:39:34    117s] (I)      Layer  3:      42824      6584         0           0       42824    ( 0.00%) 
[09/09 09:39:34    117s] (I)      Layer  4:      42276       502         0           0       42432    ( 0.00%) 
[09/09 09:39:34    117s] (I)      Total:        121412     14523         3        4768      122920    ( 3.73%) 
[09/09 09:39:34    117s] (I)      
[09/09 09:39:34    117s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[09/09 09:39:34    117s] [NR-eGR]                        OverCon            
[09/09 09:39:34    117s] [NR-eGR]                         #Gcell     %Gcell
[09/09 09:39:34    117s] [NR-eGR]        Layer               (1)    OverCon
[09/09 09:39:34    117s] [NR-eGR] ----------------------------------------------
[09/09 09:39:34    117s] [NR-eGR]    MET1 ( 1)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:34    117s] [NR-eGR]    MET2 ( 2)         3( 0.06%)   ( 0.06%) 
[09/09 09:39:34    117s] [NR-eGR]    MET3 ( 3)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:34    117s] [NR-eGR]    MET4 ( 4)         0( 0.00%)   ( 0.00%) 
[09/09 09:39:34    117s] [NR-eGR] ----------------------------------------------
[09/09 09:39:34    117s] [NR-eGR]        Total         3( 0.02%)   ( 0.02%) 
[09/09 09:39:34    117s] [NR-eGR] 
[09/09 09:39:34    117s] (I)      Finished Global Routing ( CPU: 0.01 sec, Real: 0.01 sec, Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      total 2D Cap : 123396 = (43248 H, 80148 V)
[09/09 09:39:34    117s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[09/09 09:39:34    117s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2426.00 MB )
[09/09 09:39:34    117s] (I)      ======================================== Runtime Summary ========================================
[09/09 09:39:34    117s] (I)       Step                                              %       Start      Finish      Real       CPU 
[09/09 09:39:34    117s] (I)      -------------------------------------------------------------------------------------------------
[09/09 09:39:34    117s] (I)       Early Global Route kernel                   100.00%  545.09 sec  545.13 sec  0.04 sec  0.04 sec 
[09/09 09:39:34    117s] (I)       +-Import and model                           23.48%  545.11 sec  545.12 sec  0.01 sec  0.02 sec 
[09/09 09:39:34    117s] (I)       | +-Create place DB                           6.48%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | +-Import place data                       6.21%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read instances and placement          1.82%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read nets                             3.84%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Create route DB                          12.61%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | +-Import route data (1T)                 11.94%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read blockages ( Layer 2-4 )          2.69%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read routing blockages              0.01%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read instance blockages             0.46%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read PG blockages                   0.13%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read clock blockages                0.04%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read other blockages                0.04%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read halo blockages                 0.03%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Read boundary cut boxes             0.01%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read blackboxes                       0.03%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read prerouted                        1.42%  545.11 sec  545.11 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read unlegalized nets                 0.14%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Read nets                             0.91%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Set up via pillars                    0.02%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Initialize 3D grid graph              0.06%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Model blockage capacity               1.87%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | | +-Initialize 3D capacity              1.45%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Read aux data                             0.01%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Others data preparation                   0.17%  545.11 sec  545.11 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Create route kernel                       2.71%  545.11 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       +-Global Routing                             38.91%  545.12 sec  545.13 sec  0.01 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | +-Initialization                            1.07%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Net group 1                              35.26%  545.12 sec  545.13 sec  0.01 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | +-Generate topology                       2.39%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1a                                6.47%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Pattern routing (1T)                  4.41%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.55%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Add via demand to 2D                  0.57%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1b                                1.98%  545.12 sec  545.12 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | | +-Monotonic routing (1T)                1.56%  545.12 sec  545.12 sec  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1c                                0.04%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1d                                0.04%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1e                                0.36%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Route legalization                    0.01%  545.12 sec  545.12 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | +-Phase 1l                               21.21%  545.12 sec  545.13 sec  0.01 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | | | +-Layer assignment (1T)                20.43%  545.12 sec  545.13 sec  0.01 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Clean cong LA                             0.01%  545.13 sec  545.13 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       +-Export 3D cong map                          1.28%  545.13 sec  545.13 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)       | +-Export 2D cong map                        0.24%  545.13 sec  545.13 sec  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)      ======================= Summary by functions ========================
[09/09 09:39:34    117s] (I)       Lv  Step                                      %      Real       CPU 
[09/09 09:39:34    117s] (I)      ---------------------------------------------------------------------
[09/09 09:39:34    117s] (I)        0  Early Global Route kernel           100.00%  0.04 sec  0.04 sec 
[09/09 09:39:34    117s] (I)        1  Global Routing                       38.91%  0.01 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        1  Import and model                     23.48%  0.01 sec  0.02 sec 
[09/09 09:39:34    117s] (I)        1  Export 3D cong map                    1.28%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Net group 1                          35.26%  0.01 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        2  Create route DB                      12.61%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        2  Create place DB                       6.48%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        2  Create route kernel                   2.71%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Initialization                        1.07%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Export 2D cong map                    0.24%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Others data preparation               0.17%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Read aux data                         0.01%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        2  Clean cong LA                         0.01%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1l                             21.21%  0.01 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Import route data (1T)               11.94%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1a                              6.47%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Import place data                     6.21%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        3  Generate topology                     2.39%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1b                              1.98%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1e                              0.36%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1c                              0.04%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        3  Phase 1d                              0.04%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Layer assignment (1T)                20.43%  0.01 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Read nets                             4.74%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Pattern routing (1T)                  4.41%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Read blockages ( Layer 2-4 )          2.69%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Model blockage capacity               1.87%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Read instances and placement          1.82%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        4  Monotonic routing (1T)                1.56%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        4  Read prerouted                        1.42%  0.00 sec  0.01 sec 
[09/09 09:39:34    117s] (I)        4  Add via demand to 2D                  0.57%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Pattern Routing Avoiding Blockages    0.55%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Read unlegalized nets                 0.14%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Initialize 3D grid graph              0.06%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Read blackboxes                       0.03%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Set up via pillars                    0.02%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        4  Route legalization                    0.01%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Initialize 3D capacity                1.45%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read instance blockages               0.46%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read PG blockages                     0.13%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read clock blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read other blockages                  0.04%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read halo blockages                   0.03%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read routing blockages                0.01%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] (I)        5  Read boundary cut boxes               0.01%  0.00 sec  0.00 sec 
[09/09 09:39:34    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:2426.0M, EPOCH TIME: 1725889174.632171
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:39:34    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:39:34    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2426.0M, EPOCH TIME: 1725889174.633314
[09/09 09:39:34    117s] [hotspot] Hotspot report including placement blocked areas
[09/09 09:39:34    117s] OPERPROF: Starting HotSpotCal at level 1, MEM:2426.0M, EPOCH TIME: 1725889174.633443
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] [hotspot] |            |   max hotspot | total hotspot |
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] [hotspot] | normalized |          0.00 |          0.00 |
[09/09 09:39:34    117s] [hotspot] +------------+---------------+---------------+
[09/09 09:39:34    117s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:39:34    117s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:39:34    117s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.001, MEM:2426.0M, EPOCH TIME: 1725889174.634170
[09/09 09:39:34    117s] Reported timing to dir ./timingReports
[09/09 09:39:34    117s] **optDesign ... cpu = 0:00:09, real = 0:00:09, mem = 1806.7M, totSessionCpu=0:01:57 **
[09/09 09:39:34    117s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2364.5M, EPOCH TIME: 1725889174.654401
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:34    117s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2364.5M, EPOCH TIME: 1725889174.665266
[09/09 09:39:34    117s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:34    117s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:39:34    117s] 
[09/09 09:39:34    117s] TimeStamp Deleting Cell Server End ...
[09/09 09:39:34    117s] Starting delay calculation for Hold views
[09/09 09:39:34    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:34    117s] #################################################################################
[09/09 09:39:34    117s] # Design Stage: PreRoute
[09/09 09:39:34    117s] # Design Name: aska_dig
[09/09 09:39:34    117s] # Design Mode: 180nm
[09/09 09:39:34    117s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:34    117s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:34    117s] # Signoff Settings: SI Off 
[09/09 09:39:34    117s] #################################################################################
[09/09 09:39:34    117s] Calculate delays in BcWc mode...
[09/09 09:39:34    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2360.5M, InitMEM = 2360.5M)
[09/09 09:39:34    117s] Start delay calculation (fullDC) (1 T). (MEM=2360.51)
[09/09 09:39:34    117s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:39:34    117s] End AAE Lib Interpolated Model. (MEM=2372.03 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:34    117s] Total number of fetched objects 1431
[09/09 09:39:34    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:34    117s] End delay calculation. (MEM=2387.71 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:34    117s] End delay calculation (fullDC). (MEM=2387.71 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:39:34    117s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2387.7M) ***
[09/09 09:39:34    117s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:58 mem=2387.7M)
[09/09 09:39:35    117s] Starting delay calculation for Setup views
[09/09 09:39:35    117s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:35    117s] #################################################################################
[09/09 09:39:35    117s] # Design Stage: PreRoute
[09/09 09:39:35    117s] # Design Name: aska_dig
[09/09 09:39:35    117s] # Design Mode: 180nm
[09/09 09:39:35    117s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:35    117s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:35    117s] # Signoff Settings: SI Off 
[09/09 09:39:35    117s] #################################################################################
[09/09 09:39:35    117s] Calculate delays in BcWc mode...
[09/09 09:39:35    117s] Topological Sorting (REAL = 0:00:00.0, MEM = 2339.2M, InitMEM = 2339.2M)
[09/09 09:39:35    117s] Start delay calculation (fullDC) (1 T). (MEM=2339.22)
[09/09 09:39:35    117s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:39:35    117s] End AAE Lib Interpolated Model. (MEM=2350.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:35    117s] Total number of fetched objects 1431
[09/09 09:39:35    117s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:35    117s] End delay calculation. (MEM=2398.43 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:35    117s] End delay calculation (fullDC). (MEM=2398.43 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:39:35    117s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2398.4M) ***
[09/09 09:39:35    117s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:58 mem=2398.4M)
[09/09 09:39:36    118s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 
Hold views included:
 fast_functional_mode

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:39:36    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2360.6M, EPOCH TIME: 1725889176.086921
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] 
[09/09 09:39:36    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:36    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2360.6M, EPOCH TIME: 1725889176.097738
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:39:36    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2360.6M, EPOCH TIME: 1725889176.099978
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] 
[09/09 09:39:36    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:36    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2360.6M, EPOCH TIME: 1725889176.111234
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2360.6M, EPOCH TIME: 1725889176.113631
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] 
[09/09 09:39:36    118s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:36    118s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2360.6M, EPOCH TIME: 1725889176.124530
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] *** Final Summary (holdfix) CPU=0:00:00.8, REAL=0:00:02.0, MEM=2360.6M
[09/09 09:39:36    118s] **optDesign ... cpu = 0:00:10, real = 0:00:11, mem = 1840.9M, totSessionCpu=0:01:58 **
[09/09 09:39:36    118s] *** Finished optDesign ***
[09/09 09:39:36    118s] Info: Destroy the CCOpt slew target map.
[09/09 09:39:36    118s] clean pInstBBox. size 0
[09/09 09:39:36    118s] All LLGs are deleted
[09/09 09:39:36    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:36    118s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2360.6M, EPOCH TIME: 1725889176.149282
[09/09 09:39:36    118s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2360.6M, EPOCH TIME: 1725889176.149379
[09/09 09:39:36    118s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:39:36    118s] *** optDesign #7 [finish] : cpu/real = 0:00:09.8/0:00:10.5 (0.9), totSession cpu/real = 0:01:58.1/0:27:32.7 (0.1), mem = 2360.6M
[09/09 09:39:36    118s] 
[09/09 09:39:36    118s] =============================================================================================
[09/09 09:39:36    118s]  Final TAT Report : optDesign #7                                                21.18-s099_1
[09/09 09:39:36    118s] =============================================================================================
[09/09 09:39:36    118s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:36    118s] ---------------------------------------------------------------------------------------------
[09/09 09:39:36    118s] [ InitOpt                ]      1   0:00:01.6  (  14.9 % )     0:00:01.6 /  0:00:01.6    1.0
[09/09 09:39:36    118s] [ HoldOpt                ]      1   0:00:04.7  (  45.2 % )     0:00:04.9 /  0:00:04.8    1.0
[09/09 09:39:36    118s] [ ViewPruning            ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:39:36    118s] [ BuildHoldData          ]      1   0:00:01.3  (  12.1 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:39:36    118s] [ OptSummaryReport       ]      5   0:00:00.2  (   2.0 % )     0:00:01.6 /  0:00:00.9    0.6
[09/09 09:39:36    118s] [ DrvReport              ]      2   0:00:00.7  (   6.3 % )     0:00:00.7 /  0:00:00.0    0.0
[09/09 09:39:36    118s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[09/09 09:39:36    118s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:36    118s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   6.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:39:36    118s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:36    118s] [ ReportCapViolation     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:36    118s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:36    118s] [ EarlyGlobalRoute       ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:39:36    118s] [ TimingUpdate           ]     28   0:00:00.3  (   2.9 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:39:36    118s] [ FullDelayCalc          ]      4   0:00:00.5  (   4.7 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:39:36    118s] [ TimingReport           ]      7   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    0.9
[09/09 09:39:36    118s] [ GenerateReports        ]      2   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:39:36    118s] [ MISC                   ]          0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:39:36    118s] ---------------------------------------------------------------------------------------------
[09/09 09:39:36    118s]  optDesign #7 TOTAL                 0:00:10.5  ( 100.0 % )     0:00:10.5 /  0:00:09.8    0.9
[09/09 09:39:36    118s] ---------------------------------------------------------------------------------------------
[09/09 09:39:36    118s] 
[09/09 09:39:58    118s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:39:58    118s] <CMD> timeDesign -preCTS -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_preCTS -outDir timingReports
[09/09 09:39:58    118s] *** timeDesign #9 [begin] : totSession cpu/real = 0:01:59.0/0:27:54.9 (0.1), mem = 2360.6M
[09/09 09:39:58    118s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2319.1M, EPOCH TIME: 1725889198.378071
[09/09 09:39:58    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    118s] All LLGs are deleted
[09/09 09:39:58    118s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    118s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    118s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2319.1M, EPOCH TIME: 1725889198.378161
[09/09 09:39:58    118s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2319.1M, EPOCH TIME: 1725889198.378210
[09/09 09:39:58    118s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2319.1M, EPOCH TIME: 1725889198.378269
[09/09 09:39:58    118s] Start to check current routing status for nets...
[09/09 09:39:58    118s] All nets are already routed correctly.
[09/09 09:39:58    118s] End to check current routing status for nets (mem=2319.1M)
[09/09 09:39:58    118s] Effort level <high> specified for reg2reg path_group
[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2327.1M, EPOCH TIME: 1725889198.422682
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2327.1M, EPOCH TIME: 1725889198.422775
[09/09 09:39:58    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2327.1M, EPOCH TIME: 1725889198.423044
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2327.1M, EPOCH TIME: 1725889198.423228
[09/09 09:39:58    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:58    119s] Core basic site is core_ji3v
[09/09 09:39:58    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2327.1M, EPOCH TIME: 1725889198.432992
[09/09 09:39:58    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2327.1M, EPOCH TIME: 1725889198.433222
[09/09 09:39:58    119s] Fast DP-INIT is on for default
[09/09 09:39:58    119s] Atter site array init, number of instance map data is 0.
[09/09 09:39:58    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2327.1M, EPOCH TIME: 1725889198.433775
[09/09 09:39:58    119s] 
[09/09 09:39:58    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:58    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2327.1M, EPOCH TIME: 1725889198.434177
[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2327.1M, EPOCH TIME: 1725889198.434590
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2327.1M, EPOCH TIME: 1725889198.434649
[09/09 09:39:58    119s] OPTC: user 20.0
[09/09 09:39:58    119s] Starting delay calculation for Hold views
[09/09 09:39:58    119s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:39:58    119s] #################################################################################
[09/09 09:39:58    119s] # Design Stage: PreRoute
[09/09 09:39:58    119s] # Design Name: aska_dig
[09/09 09:39:58    119s] # Design Mode: 180nm
[09/09 09:39:58    119s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:39:58    119s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:39:58    119s] # Signoff Settings: SI Off 
[09/09 09:39:58    119s] #################################################################################
[09/09 09:39:58    119s] Calculate delays in BcWc mode...
[09/09 09:39:58    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 2325.1M, InitMEM = 2325.1M)
[09/09 09:39:58    119s] Start delay calculation (fullDC) (1 T). (MEM=2325.12)
[09/09 09:39:58    119s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:39:58    119s] End AAE Lib Interpolated Model. (MEM=2336.64 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:58    119s] Total number of fetched objects 1431
[09/09 09:39:58    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:39:58    119s] End delay calculation. (MEM=2368.33 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:58    119s] End delay calculation (fullDC). (MEM=2368.33 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:39:58    119s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2368.3M) ***
[09/09 09:39:58    119s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:01:59 mem=2368.3M)
[09/09 09:39:58    119s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.102  | -0.016  | -1.102  |
|           TNS (ns):|-189.982 | -0.211  |-189.770 |
|    Violating Paths:|   368   |   31    |   337   |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.717222
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.717377
[09/09 09:39:58    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.717646
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2328.4M, EPOCH TIME: 1725889198.717811
[09/09 09:39:58    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:58    119s] Core basic site is core_ji3v
[09/09 09:39:58    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2328.4M, EPOCH TIME: 1725889198.727514
[09/09 09:39:58    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.727819
[09/09 09:39:58    119s] Fast DP-INIT is on for default
[09/09 09:39:58    119s] Atter site array init, number of instance map data is 0.
[09/09 09:39:58    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2328.4M, EPOCH TIME: 1725889198.728310
[09/09 09:39:58    119s] 
[09/09 09:39:58    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:58    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2328.4M, EPOCH TIME: 1725889198.728662
[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.729098
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.729159
[09/09 09:39:58    119s] Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.730904
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.731000
[09/09 09:39:58    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.731234
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2328.4M, EPOCH TIME: 1725889198.731382
[09/09 09:39:58    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:39:58    119s] Core basic site is core_ji3v
[09/09 09:39:58    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2328.4M, EPOCH TIME: 1725889198.740915
[09/09 09:39:58    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:39:58    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.741100
[09/09 09:39:58    119s] Fast DP-INIT is on for default
[09/09 09:39:58    119s] Atter site array init, number of instance map data is 0.
[09/09 09:39:58    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2328.4M, EPOCH TIME: 1725889198.741505
[09/09 09:39:58    119s] 
[09/09 09:39:58    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:39:58    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2328.4M, EPOCH TIME: 1725889198.741819
[09/09 09:39:58    119s] All LLGs are deleted
[09/09 09:39:58    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:39:58    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:39:58    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2328.4M, EPOCH TIME: 1725889198.742246
[09/09 09:39:58    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2328.4M, EPOCH TIME: 1725889198.742307
[09/09 09:39:58    119s] Reported timing to dir timingReports
[09/09 09:39:58    119s] Total CPU time: 0.41 sec
[09/09 09:39:58    119s] Total Real time: 0.0 sec
[09/09 09:39:58    119s] Total Memory Usage: 2302.832031 Mbytes
[09/09 09:39:58    119s] *** timeDesign #9 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:59.4/0:27:55.3 (0.1), mem = 2302.8M
[09/09 09:39:58    119s] 
[09/09 09:39:58    119s] =============================================================================================
[09/09 09:39:58    119s]  Final TAT Report : timeDesign #9                                               21.18-s099_1
[09/09 09:39:58    119s] =============================================================================================
[09/09 09:39:58    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:39:58    119s] ---------------------------------------------------------------------------------------------
[09/09 09:39:58    119s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:39:58    119s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.3 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:39:58    119s] [ TimingUpdate           ]      1   0:00:00.1  (  13.1 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:39:58    119s] [ FullDelayCalc          ]      1   0:00:00.2  (  39.9 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:39:58    119s] [ TimingReport           ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:39:58    119s] [ GenerateReports        ]      1   0:00:00.0  (  10.3 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:39:58    119s] [ MISC                   ]          0:00:00.1  (  22.8 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:39:58    119s] ---------------------------------------------------------------------------------------------
[09/09 09:39:58    119s]  timeDesign #9 TOTAL                0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:39:58    119s] ---------------------------------------------------------------------------------------------
[09/09 09:39:58    119s] 
[09/09 09:40:04    119s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:40:04    119s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_postCTS -outDir timingReports
[09/09 09:40:04    119s] *** timeDesign #10 [begin] : totSession cpu/real = 0:01:59.4/0:28:00.7 (0.1), mem = 2302.8M
[09/09 09:40:04    119s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2302.8M, EPOCH TIME: 1725889204.118471
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2302.8M, EPOCH TIME: 1725889204.118557
[09/09 09:40:04    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2302.8M, EPOCH TIME: 1725889204.118603
[09/09 09:40:04    119s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2302.8M, EPOCH TIME: 1725889204.118664
[09/09 09:40:04    119s] Start to check current routing status for nets...
[09/09 09:40:04    119s] All nets are already routed correctly.
[09/09 09:40:04    119s] End to check current routing status for nets (mem=2302.8M)
[09/09 09:40:04    119s] Effort level <high> specified for reg2reg path_group
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2310.9M, EPOCH TIME: 1725889204.162487
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2310.9M, EPOCH TIME: 1725889204.162592
[09/09 09:40:04    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2310.9M, EPOCH TIME: 1725889204.162847
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2310.9M, EPOCH TIME: 1725889204.163211
[09/09 09:40:04    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:04    119s] Core basic site is core_ji3v
[09/09 09:40:04    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2310.9M, EPOCH TIME: 1725889204.173001
[09/09 09:40:04    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2310.9M, EPOCH TIME: 1725889204.173298
[09/09 09:40:04    119s] Fast DP-INIT is on for default
[09/09 09:40:04    119s] Atter site array init, number of instance map data is 0.
[09/09 09:40:04    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2310.9M, EPOCH TIME: 1725889204.173838
[09/09 09:40:04    119s] 
[09/09 09:40:04    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:04    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2310.9M, EPOCH TIME: 1725889204.174483
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2310.9M, EPOCH TIME: 1725889204.174917
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2310.9M, EPOCH TIME: 1725889204.174990
[09/09 09:40:04    119s] OPTC: user 20.0
[09/09 09:40:04    119s] Starting delay calculation for Hold views
[09/09 09:40:04    119s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:40:04    119s] #################################################################################
[09/09 09:40:04    119s] # Design Stage: PreRoute
[09/09 09:40:04    119s] # Design Name: aska_dig
[09/09 09:40:04    119s] # Design Mode: 180nm
[09/09 09:40:04    119s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:40:04    119s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:40:04    119s] # Signoff Settings: SI Off 
[09/09 09:40:04    119s] #################################################################################
[09/09 09:40:04    119s] Calculate delays in BcWc mode...
[09/09 09:40:04    119s] Topological Sorting (REAL = 0:00:00.0, MEM = 2308.9M, InitMEM = 2308.9M)
[09/09 09:40:04    119s] Start delay calculation (fullDC) (1 T). (MEM=2308.86)
[09/09 09:40:04    119s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:40:04    119s] End AAE Lib Interpolated Model. (MEM=2320.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:40:04    119s] Total number of fetched objects 1431
[09/09 09:40:04    119s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:40:04    119s] End delay calculation. (MEM=2368.07 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:40:04    119s] End delay calculation (fullDC). (MEM=2368.07 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:40:04    119s] *** CDM Built up (cpu=0:00:00.2  real=0:00:00.0  mem= 2368.1M) ***
[09/09 09:40:04    119s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:00.0 totSessionCpu=0:02:00 mem=2368.1M)
[09/09 09:40:04    119s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |  0.000  |  0.011  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.455934
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.456063
[09/09 09:40:04    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.456350
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2329.1M, EPOCH TIME: 1725889204.456604
[09/09 09:40:04    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:04    119s] Core basic site is core_ji3v
[09/09 09:40:04    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2329.1M, EPOCH TIME: 1725889204.466392
[09/09 09:40:04    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.466702
[09/09 09:40:04    119s] Fast DP-INIT is on for default
[09/09 09:40:04    119s] Atter site array init, number of instance map data is 0.
[09/09 09:40:04    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.011, MEM:2329.1M, EPOCH TIME: 1725889204.467284
[09/09 09:40:04    119s] 
[09/09 09:40:04    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:04    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2329.1M, EPOCH TIME: 1725889204.467768
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.468214
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.468275
[09/09 09:40:04    119s] Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.469729
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.469794
[09/09 09:40:04    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.470050
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2329.1M, EPOCH TIME: 1725889204.470188
[09/09 09:40:04    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:04    119s] Core basic site is core_ji3v
[09/09 09:40:04    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2329.1M, EPOCH TIME: 1725889204.480107
[09/09 09:40:04    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:04    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.480379
[09/09 09:40:04    119s] Fast DP-INIT is on for default
[09/09 09:40:04    119s] Atter site array init, number of instance map data is 0.
[09/09 09:40:04    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2329.1M, EPOCH TIME: 1725889204.480949
[09/09 09:40:04    119s] 
[09/09 09:40:04    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:04    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2329.1M, EPOCH TIME: 1725889204.481440
[09/09 09:40:04    119s] All LLGs are deleted
[09/09 09:40:04    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:04    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:04    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2329.1M, EPOCH TIME: 1725889204.481858
[09/09 09:40:04    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2329.1M, EPOCH TIME: 1725889204.481933
[09/09 09:40:04    119s] Reported timing to dir timingReports
[09/09 09:40:04    119s] Total CPU time: 0.43 sec
[09/09 09:40:04    119s] Total Real time: 0.0 sec
[09/09 09:40:04    119s] Total Memory Usage: 2303.574219 Mbytes
[09/09 09:40:04    119s] *** timeDesign #10 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:01:59.8/0:28:01.1 (0.1), mem = 2303.6M
[09/09 09:40:04    119s] 
[09/09 09:40:04    119s] =============================================================================================
[09/09 09:40:04    119s]  Final TAT Report : timeDesign #10                                              21.18-s099_1
[09/09 09:40:04    119s] =============================================================================================
[09/09 09:40:04    119s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:40:04    119s] ---------------------------------------------------------------------------------------------
[09/09 09:40:04    119s] [ ViewPruning            ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:40:04    119s] [ OptSummaryReport       ]      1   0:00:00.0  (  10.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:40:04    119s] [ TimingUpdate           ]      1   0:00:00.1  (  13.2 % )     0:00:00.2 /  0:00:00.2    1.1
[09/09 09:40:04    119s] [ FullDelayCalc          ]      1   0:00:00.2  (  40.7 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:40:04    119s] [ TimingReport           ]      1   0:00:00.0  (   3.5 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:40:04    119s] [ GenerateReports        ]      1   0:00:00.0  (   9.9 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:40:04    119s] [ MISC                   ]          0:00:00.1  (  21.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:40:04    119s] ---------------------------------------------------------------------------------------------
[09/09 09:40:04    119s]  timeDesign #10 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:40:04    119s] ---------------------------------------------------------------------------------------------
[09/09 09:40:04    119s] 
[09/09 09:40:11    119s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:40:11    119s] <CMD> timeDesign -postCTS -pathReports -slackReports -numPaths 50 -prefix aska_dig_postCTS -outDir timingReports
[09/09 09:40:11    119s] *** timeDesign #11 [begin] : totSession cpu/real = 0:01:59.9/0:28:08.3 (0.1), mem = 2303.6M
[09/09 09:40:11    119s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2303.6M, EPOCH TIME: 1725889211.750380
[09/09 09:40:11    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] All LLGs are deleted
[09/09 09:40:11    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2303.6M, EPOCH TIME: 1725889211.750472
[09/09 09:40:11    119s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2303.6M, EPOCH TIME: 1725889211.750517
[09/09 09:40:11    119s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2303.6M, EPOCH TIME: 1725889211.750570
[09/09 09:40:11    119s] Start to check current routing status for nets...
[09/09 09:40:11    119s] All nets are already routed correctly.
[09/09 09:40:11    119s] End to check current routing status for nets (mem=2303.6M)
[09/09 09:40:11    119s] Effort level <high> specified for reg2reg path_group
[09/09 09:40:11    119s] All LLGs are deleted
[09/09 09:40:11    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1725889211.793468
[09/09 09:40:11    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1725889211.793556
[09/09 09:40:11    119s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2311.6M, EPOCH TIME: 1725889211.793839
[09/09 09:40:11    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2311.6M, EPOCH TIME: 1725889211.794057
[09/09 09:40:11    119s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:11    119s] Core basic site is core_ji3v
[09/09 09:40:11    119s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2311.6M, EPOCH TIME: 1725889211.804047
[09/09 09:40:11    119s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:11    119s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:11    119s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1725889211.804310
[09/09 09:40:11    119s] Fast DP-INIT is on for default
[09/09 09:40:11    119s] Atter site array init, number of instance map data is 0.
[09/09 09:40:11    119s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2311.6M, EPOCH TIME: 1725889211.804879
[09/09 09:40:11    119s] 
[09/09 09:40:11    119s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:11    119s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2311.6M, EPOCH TIME: 1725889211.805383
[09/09 09:40:11    119s] All LLGs are deleted
[09/09 09:40:11    119s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:11    119s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:11    119s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2311.6M, EPOCH TIME: 1725889211.805812
[09/09 09:40:11    119s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2311.6M, EPOCH TIME: 1725889211.805869
[09/09 09:40:11    119s] Starting delay calculation for Setup views
[09/09 09:40:11    120s] AAE_INFO: opIsDesignInPostRouteState() is 0
[09/09 09:40:11    120s] #################################################################################
[09/09 09:40:11    120s] # Design Stage: PreRoute
[09/09 09:40:11    120s] # Design Name: aska_dig
[09/09 09:40:11    120s] # Design Mode: 180nm
[09/09 09:40:11    120s] # Analysis Mode: MMMC Non-OCV 
[09/09 09:40:11    120s] # Parasitics Mode: No SPEF/RCDB 
[09/09 09:40:11    120s] # Signoff Settings: SI Off 
[09/09 09:40:11    120s] #################################################################################
[09/09 09:40:11    120s] Calculate delays in BcWc mode...
[09/09 09:40:11    120s] Topological Sorting (REAL = 0:00:00.0, MEM = 2309.6M, InitMEM = 2309.6M)
[09/09 09:40:11    120s] Start delay calculation (fullDC) (1 T). (MEM=2309.6)
[09/09 09:40:11    120s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:40:11    120s] End AAE Lib Interpolated Model. (MEM=2321.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:40:11    120s] Total number of fetched objects 1431
[09/09 09:40:12    120s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[09/09 09:40:12    120s] End delay calculation. (MEM=2368.81 CPU=0:00:00.1 REAL=0:00:01.0)
[09/09 09:40:12    120s] End delay calculation (fullDC). (MEM=2368.81 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:40:12    120s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2368.8M) ***
[09/09 09:40:12    120s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:00 mem=2368.8M)
[09/09 09:40:12    120s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.035  |  8.652  |  0.035  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:40:12    120s] All LLGs are deleted
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.113107
[09/09 09:40:12    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2383.0M, EPOCH TIME: 1725889212.113202
[09/09 09:40:12    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.113475
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2383.0M, EPOCH TIME: 1725889212.113655
[09/09 09:40:12    120s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:12    120s] Core basic site is core_ji3v
[09/09 09:40:12    120s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2383.0M, EPOCH TIME: 1725889212.123143
[09/09 09:40:12    120s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:12    120s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:12    120s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2383.0M, EPOCH TIME: 1725889212.123537
[09/09 09:40:12    120s] Fast DP-INIT is on for default
[09/09 09:40:12    120s] Atter site array init, number of instance map data is 0.
[09/09 09:40:12    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2383.0M, EPOCH TIME: 1725889212.124257
[09/09 09:40:12    120s] 
[09/09 09:40:12    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:12    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2383.0M, EPOCH TIME: 1725889212.124719
[09/09 09:40:12    120s] All LLGs are deleted
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.125209
[09/09 09:40:12    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2383.0M, EPOCH TIME: 1725889212.125358
[09/09 09:40:12    120s] Density: 65.710%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[09/09 09:40:12    120s] All LLGs are deleted
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.127057
[09/09 09:40:12    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2383.0M, EPOCH TIME: 1725889212.127133
[09/09 09:40:12    120s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.127377
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2383.0M, EPOCH TIME: 1725889212.127528
[09/09 09:40:12    120s] Max number of tech site patterns supported in site array is 256.
[09/09 09:40:12    120s] Core basic site is core_ji3v
[09/09 09:40:12    120s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2383.0M, EPOCH TIME: 1725889212.137348
[09/09 09:40:12    120s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:40:12    120s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:40:12    120s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2383.0M, EPOCH TIME: 1725889212.137860
[09/09 09:40:12    120s] Fast DP-INIT is on for default
[09/09 09:40:12    120s] Atter site array init, number of instance map data is 0.
[09/09 09:40:12    120s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2383.0M, EPOCH TIME: 1725889212.138433
[09/09 09:40:12    120s] 
[09/09 09:40:12    120s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:40:12    120s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2383.0M, EPOCH TIME: 1725889212.138805
[09/09 09:40:12    120s] All LLGs are deleted
[09/09 09:40:12    120s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:40:12    120s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:40:12    120s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2383.0M, EPOCH TIME: 1725889212.139241
[09/09 09:40:12    120s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2383.0M, EPOCH TIME: 1725889212.139307
[09/09 09:40:12    120s] Reported timing to dir timingReports
[09/09 09:40:12    120s] Total CPU time: 0.4 sec
[09/09 09:40:12    120s] Total Real time: 1.0 sec
[09/09 09:40:12    120s] Total Memory Usage: 2334.992188 Mbytes
[09/09 09:40:12    120s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:40:12    120s] *** timeDesign #11 [finish] : cpu/real = 0:00:00.4/0:00:00.4 (1.0), totSession cpu/real = 0:02:00.3/0:28:08.7 (0.1), mem = 2335.0M
[09/09 09:40:12    120s] 
[09/09 09:40:12    120s] =============================================================================================
[09/09 09:40:12    120s]  Final TAT Report : timeDesign #11                                              21.18-s099_1
[09/09 09:40:12    120s] =============================================================================================
[09/09 09:40:12    120s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:40:12    120s] ---------------------------------------------------------------------------------------------
[09/09 09:40:12    120s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:40:12    120s] [ OptSummaryReport       ]      1   0:00:00.0  (  11.1 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:40:12    120s] [ DrvReport              ]      1   0:00:00.0  (   3.4 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:40:12    120s] [ TimingUpdate           ]      1   0:00:00.1  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[09/09 09:40:12    120s] [ FullDelayCalc          ]      1   0:00:00.2  (  44.3 % )     0:00:00.2 /  0:00:00.2    0.9
[09/09 09:40:12    120s] [ TimingReport           ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:40:12    120s] [ GenerateReports        ]      1   0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:40:12    120s] [ MISC                   ]          0:00:00.1  (  14.1 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:40:12    120s] ---------------------------------------------------------------------------------------------
[09/09 09:40:12    120s]  timeDesign #11 TOTAL               0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:40:12    120s] ---------------------------------------------------------------------------------------------
[09/09 09:40:12    120s] 
[09/09 09:40:25    120s] <CMD> getCTSMode -engine -quiet
[09/09 09:40:27    120s] <CMD> ctd_win -side none -id ctd_window
[09/09 09:40:27    120s] Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:40:27    120s] End AAE Lib Interpolated Model. (MEM=2339.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:40:27    120s] Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:40:28    120s] 
[09/09 09:40:28    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:40:28    120s] Summary for sequential cells identification: 
[09/09 09:40:28    120s]   Identified SBFF number: 33
[09/09 09:40:28    120s]   Identified MBFF number: 0
[09/09 09:40:28    120s]   Identified SB Latch number: 0
[09/09 09:40:28    120s]   Identified MB Latch number: 0
[09/09 09:40:28    120s]   Not identified SBFF number: 0
[09/09 09:40:28    120s]   Not identified MBFF number: 0
[09/09 09:40:28    120s]   Not identified SB Latch number: 0
[09/09 09:40:28    120s]   Not identified MB Latch number: 0
[09/09 09:40:28    120s]   Number of sequential cells which are not FFs: 43
[09/09 09:40:28    120s]  Visiting view : slow_functional_mode
[09/09 09:40:28    120s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:40:28    120s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:40:28    120s]  Visiting view : fast_functional_mode
[09/09 09:40:28    120s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:40:28    120s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:40:28    120s] TLC MultiMap info (StdDelay):
[09/09 09:40:28    120s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:40:28    120s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:40:28    120s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:40:28    120s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:40:28    120s]  Setting StdDelay to: 91ps
[09/09 09:40:28    120s] 
[09/09 09:40:28    120s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:40:55    121s] <CMD> saveDesign aska_dig_ld_fp_pw_pin_placed_cts
[09/09 09:40:55    121s] #% Begin save design ... (date=09/09 09:40:55, mem=1805.5M)
[09/09 09:40:55    121s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts'.
[09/09 09:40:55    121s] ----- oaOut ---------------------------
[09/09 09:40:55    121s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pin_placed_cts
[09/09 09:40:55    121s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:40:56    121s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:40:56    121s] Signal Routes: Created 6466 routes.
[09/09 09:40:56    121s] Created 1393 insts; 2786 instTerms; 1458 nets; 0 routes.
[09/09 09:40:56    121s] **WARN: (IMPOAX-1249):	Cannot save NanoRoute Congestion Map data in OpenAccess database because gCellGrids used in NanoRoute are out of sync from FPlan data. Run globalDetailRoute before saveDesign to make them in sync.
[09/09 09:40:56    121s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:40:56    121s] TIMER: Purge OA from memory: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:40:56    121s] TIMER: oaOut total process: 0h 0m  0.12s cpu {0h 0m 1s elapsed} Memory = 0.0.
[09/09 09:40:56    121s] % Begin Save ccopt configuration ... (date=09/09 09:40:56, mem=1806.0M)
[09/09 09:40:56    121s] % End Save ccopt configuration ... (date=09/09 09:40:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1806.0M, current mem=1803.7M)
[09/09 09:40:56    121s] % Begin Save AAE data ... (date=09/09 09:40:56, mem=1803.7M)
[09/09 09:40:56    121s] Saving AAE Data ...
[09/09 09:40:56    121s] % End Save AAE data ... (date=09/09 09:40:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1803.7M, current mem=1803.7M)
[09/09 09:40:56    121s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[09/09 09:40:56    121s] Type 'man IMPCTE-104' for more detail.
[09/09 09:40:56    121s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts/inn_data/gui.pref.tcl ...
[09/09 09:40:56    121s] Saving mode setting ...
[09/09 09:40:56    121s] Saving global file ...
[09/09 09:40:56    121s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts/inn_data/aska_dig.apa ...
[09/09 09:40:56    121s] #
[09/09 09:40:56    121s] Saving rc congestion map /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts/aska_dig.congmap.gz ...
[09/09 09:40:56    121s] Saving thumbnail file...
[09/09 09:40:56    121s] % Begin Save power constraints data ... (date=09/09 09:40:56, mem=1804.1M)
[09/09 09:40:56    121s] % End Save power constraints data ... (date=09/09 09:40:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1804.1M, current mem=1804.1M)
[09/09 09:40:56    121s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:40:57    121s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts/inn_data/aska_dig.prop
[09/09 09:40:57    121s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=2350.3M) ***
[09/09 09:40:57    121s] #% End save design ... (date=09/09 09:40:57, total cpu=0:00:00.6, real=0:00:02.0, peak res=1806.0M, current mem=1804.0M)
[09/09 09:40:57    121s] 
[09/09 09:40:57    121s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:40:57    121s] Severity  ID               Count  Summary                                  
[09/09 09:40:57    121s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:40:57    121s] WARNING   IMPOAX-1249          1  Cannot save NanoRoute Congestion Map dat...
[09/09 09:40:57    121s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[09/09 09:40:57    121s] *** Message Summary: 3 warning(s), 0 error(s)
[09/09 09:40:57    121s] 
[09/09 09:42:20    123s] 
[09/09 09:42:20    123s] Usage: source [-help] <file_name> [-quiet  | -verbose ] [-quiet  | -echo ]
[09/09 09:42:20    123s] 
[09/09 09:42:20    123s] **ERROR: (IMPTCM-48):	"xfab_nroute.cmd" is not a legal option for command "source". Either the current option or an option prior to it is not specified correctly.
  
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[09/09 09:42:34    123s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer 4
[09/09 09:42:34    123s] #WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer 1
[09/09 09:42:34    123s] #WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven false
[09/09 09:42:34    123s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[09/09 09:42:34    123s] <CMD> routeDesign -globalDetail
[09/09 09:42:34    123s] #% Begin routeDesign (date=09/09 09:42:34, mem=1804.0M)
[09/09 09:42:34    123s] ### Time Record (routeDesign) is installed.
[09/09 09:42:34    123s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1804.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:34    123s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/09 09:42:34    123s] #**INFO: setDesignMode -flowEffort standard
[09/09 09:42:34    123s] #**INFO: setDesignMode -powerEffort none
[09/09 09:42:34    123s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[09/09 09:42:34    123s] **INFO: User settings:
[09/09 09:42:34    123s] setNanoRouteMode -droutePostRouteSpreadWire         1
[09/09 09:42:34    123s] setNanoRouteMode -droutePostRouteWidenWireRule      virtuosoDefaultSetup
[09/09 09:42:34    123s] setNanoRouteMode -drouteUseMinSpacingForBlockage    auto
[09/09 09:42:34    123s] setNanoRouteMode -extractThirdPartyCompatible       false
[09/09 09:42:34    123s] setNanoRouteMode -grouteExpTdStdDelay               91
[09/09 09:42:34    123s] setNanoRouteMode -routeBottomRoutingLayer           1
[09/09 09:42:34    123s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule  false
[09/09 09:42:34    123s] setNanoRouteMode -routeTopRoutingLayer              4
[09/09 09:42:34    123s] setNanoRouteMode -routeWithSiDriven                 false
[09/09 09:42:34    123s] setNanoRouteMode -routeWithSiPostRouteFix           false
[09/09 09:42:34    123s] setNanoRouteMode -routeWithTimingDriven             false
[09/09 09:42:34    123s] setNanoRouteMode -timingEngine                      {}
[09/09 09:42:34    123s] setDesignMode -process                              180
[09/09 09:42:34    123s] setExtractRCMode -coupling_c_th                     3
[09/09 09:42:34    123s] setExtractRCMode -engine                            preRoute
[09/09 09:42:34    123s] setExtractRCMode -relative_c_th                     0.03
[09/09 09:42:34    123s] setExtractRCMode -total_c_th                        5
[09/09 09:42:34    123s] setDelayCalMode -enable_high_fanout                 true
[09/09 09:42:34    123s] setDelayCalMode -engine                             aae
[09/09 09:42:34    123s] setDelayCalMode -ignoreNetLoad                      false
[09/09 09:42:34    123s] setDelayCalMode -socv_accuracy_mode                 low
[09/09 09:42:34    123s] setSIMode -separate_delta_delay_on_data             true
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] #**INFO: multi-cut via swapping will not be performed after routing.
[09/09 09:42:34    123s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/09 09:42:34    123s] OPERPROF: Starting checkPlace at level 1, MEM:2347.4M, EPOCH TIME: 1725889354.706971
[09/09 09:42:34    123s] Processing tracks to init pin-track alignment.
[09/09 09:42:34    123s] z: 2, totalTracks: 1
[09/09 09:42:34    123s] z: 4, totalTracks: 1
[09/09 09:42:34    123s] z: 6, totalTracks: 1
[09/09 09:42:34    123s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:42:34    123s] All LLGs are deleted
[09/09 09:42:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2347.4M, EPOCH TIME: 1725889354.708509
[09/09 09:42:34    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2347.4M, EPOCH TIME: 1725889354.708623
[09/09 09:42:34    123s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2347.4M, EPOCH TIME: 1725889354.708706
[09/09 09:42:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2347.4M, EPOCH TIME: 1725889354.708919
[09/09 09:42:34    123s] Max number of tech site patterns supported in site array is 256.
[09/09 09:42:34    123s] Core basic site is core_ji3v
[09/09 09:42:34    123s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2347.4M, EPOCH TIME: 1725889354.709062
[09/09 09:42:34    123s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:42:34    123s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:42:34    123s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.001, MEM:2347.4M, EPOCH TIME: 1725889354.709669
[09/09 09:42:34    123s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:42:34    123s] SiteArray: use 172,032 bytes
[09/09 09:42:34    123s] SiteArray: current memory after site array memory allocation 2347.4M
[09/09 09:42:34    123s] SiteArray: FP blocked sites are writable
[09/09 09:42:34    123s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:42:34    123s] Atter site array init, number of instance map data is 0.
[09/09 09:42:34    123s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.002, MEM:2347.4M, EPOCH TIME: 1725889354.710476
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:42:34    123s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.002, MEM:2347.4M, EPOCH TIME: 1725889354.710772
[09/09 09:42:34    123s] Begin checking placement ... (start mem=2347.4M, init mem=2347.4M)
[09/09 09:42:34    123s] Begin checking exclusive groups violation ...
[09/09 09:42:34    123s] There are 0 groups to check, max #box is 0, total #box is 0
[09/09 09:42:34    123s] Finished checking exclusive groups violations. Found 0 Vio.
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] Running CheckPlace using 1 thread in normal mode...
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] ...checkPlace normal is done!
[09/09 09:42:34    123s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2347.4M, EPOCH TIME: 1725889354.717553
[09/09 09:42:34    123s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:2347.4M, EPOCH TIME: 1725889354.718044
[09/09 09:42:34    123s] *info: Placed = 1393           (Fixed = 11)
[09/09 09:42:34    123s] *info: Unplaced = 0           
[09/09 09:42:34    123s] Placement Density:65.71%(53749/81797)
[09/09 09:42:34    123s] Placement Density (including fixed std cells):65.71%(53749/81797)
[09/09 09:42:34    123s] All LLGs are deleted
[09/09 09:42:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:42:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2347.4M, EPOCH TIME: 1725889354.718399
[09/09 09:42:34    123s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2347.4M, EPOCH TIME: 1725889354.718464
[09/09 09:42:34    123s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:34    123s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2347.4M)
[09/09 09:42:34    123s] OPERPROF: Finished checkPlace at level 1, CPU:0.010, REAL:0.012, MEM:2347.4M, EPOCH TIME: 1725889354.718883
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/09 09:42:34    123s] *** Changed status on (13) nets in Clock.
[09/09 09:42:34    123s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2347.4M) ***
[09/09 09:42:34    123s] % Begin globalDetailRoute (date=09/09 09:42:34, mem=1804.2M)
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] globalDetailRoute
[09/09 09:42:34    123s] 
[09/09 09:42:34    123s] #Start globalDetailRoute on Mon Sep  9 09:42:34 2024
[09/09 09:42:34    123s] #
[09/09 09:42:34    123s] ### Time Record (globalDetailRoute) is installed.
[09/09 09:42:34    123s] ### Time Record (Pre Callback) is installed.
[09/09 09:42:34    123s] RC Grid backup saved.
[09/09 09:42:34    123s] ### Time Record (Pre Callback) is uninstalled.
[09/09 09:42:34    123s] ### Time Record (DB Import) is installed.
[09/09 09:42:34    123s] ### Time Record (Timing Data Generation) is installed.
[09/09 09:42:34    123s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 09:42:34    123s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[09/09 09:42:34    123s] ### Net info: total nets: 1458
[09/09 09:42:34    123s] ### Net info: dirty nets: 318
[09/09 09:42:34    123s] ### Net info: marked as disconnected nets: 0
[09/09 09:42:34    123s] #num needed restored net=0
[09/09 09:42:34    123s] #need_extraction net=0 (total=1458)
[09/09 09:42:34    123s] ### Net info: fully routed nets: 13
[09/09 09:42:34    123s] ### Net info: trivial (< 2 pins) nets: 27
[09/09 09:42:34    123s] ### Net info: unrouted nets: 1418
[09/09 09:42:34    123s] ### Net info: re-extraction nets: 0
[09/09 09:42:34    123s] ### Net info: ignored nets: 0
[09/09 09:42:34    123s] ### Net info: skip routing nets: 0
[09/09 09:42:34    123s] ### import design signature (19): route=468321611 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=914604095 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=1832836008 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:42:34    123s] ### Time Record (DB Import) is uninstalled.
[09/09 09:42:34    123s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[09/09 09:42:34    123s] #RTESIG:78da95d14d4f0321100660cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[09/09 09:42:34    123s] #       f061d27f2f694f35eb7e708487e19d6136ff785a0361b8c272e9a9525b84e735e35452b9
[09/09 09:42:34    123s] #       4425c43dc36d3ada3c90dbd9fce5f55d96b0d38d37907db66db380ea64f5b1fe82caec74
[09/09 09:42:34    123s] #       6c027813426df77717cd299dc2f3820385acb6c1ec8d5b40f4c6fd21922a204820f3c1a5
[09/09 09:42:34    123s] #       dd6e8302c84fed426c7dfb7879e9cd84f83d702dcf81e818dac4827156bb53a753c94d68
[09/09 09:42:34    123s] #       0a29f26bdf51139197105c1c5b13059fc6e5142e64010a57f4bc20db35ad0eddb10b3aa2
[09/09 09:42:34    123s] #       b7a2a4c3482a04ecfffb640a20877a7fe8ff482c1505e283b6957655b2c6c6e37f1281d8
[09/09 09:42:34    123s] #       d69a3ec59089abf1759a3c653b77d91f8e61c920ef6f94319a620dd461940d4e35a17c0c
[09/09 09:42:34    123s] #       122310573d916e7e011749534e
[09/09 09:42:34    123s] #
[09/09 09:42:34    123s] ### Time Record (Data Preparation) is installed.
[09/09 09:42:34    123s] #RTESIG:78da95d24b4f0321100060cffe8a09ed614ddacac0b22c57a35735d57a6dd0a5ed265bd6
[09/09 09:42:34    123s] #       f030e9bf97b4a79a751f1ce1639807b3f9c7d31a08c315964b4f95da223caf19a792ca25
[09/09 09:42:34    123s] #       2a21ee196ed3d1e681dccee62fafefb2849d6ebc81ecb36d9b055427ab8ff5175466a763
[09/09 09:42:34    123s] #       13c09b106abbbfbb684ee9149e171c2864b50d666fdc02a237ee0f9154014102990f2eed
[09/09 09:42:34    123s] #       761b14407e6a1762ebdbc7cb4b6f26c4ef816b790e44c7d026168cb3da9d3a9d4a6e4251
[09/09 09:42:34    123s] #       48915ffb8e9888bc84e0e2d89828f8342ea770210b50b8a2e705d9ae6975e84ebba0236a
[09/09 09:42:34    123s] #       2b4a3a8ca442c0fed927530039d4fb43ff20b15414880fda56da55c91a1b8fff4904625b
[09/09 09:42:34    123s] #       6b7a95e2e9439d2be87f982113577dee3479313258c920efef086334e53f10875136d8fe
[09/09 09:42:34    123s] #       84f231488c405cf5a474f30ba56e6004
[09/09 09:42:34    123s] #
[09/09 09:42:34    123s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:42:34    123s] ### Time Record (Global Routing) is installed.
[09/09 09:42:34    123s] ### Time Record (Global Routing) is uninstalled.
[09/09 09:42:34    123s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[09/09 09:42:34    123s] #Total number of routable nets = 1431.
[09/09 09:42:34    123s] #Total number of nets in the design = 1458.
[09/09 09:42:34    123s] #1421 routable nets do not have any wires.
[09/09 09:42:34    123s] #10 routable nets have routed wires.
[09/09 09:42:34    123s] #1421 nets will be global routed.
[09/09 09:42:34    123s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 09:42:34    123s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 09:42:34    123s] ### Time Record (Data Preparation) is installed.
[09/09 09:42:34    123s] #Start routing data preparation on Mon Sep  9 09:42:34 2024
[09/09 09:42:34    123s] #
[09/09 09:42:34    123s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:34    123s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:34    123s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:34    123s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:34    123s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:34    123s] #Build and mark too close pins for the same net.
[09/09 09:42:34    123s] ### Time Record (Cell Pin Access) is installed.
[09/09 09:42:34    123s] #Rebuild pin access data for design.
[09/09 09:42:34    123s] #Initial pin access analysis.
[09/09 09:42:35    124s] #Detail pin access analysis.
[09/09 09:42:35    124s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 09:42:35    124s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/09 09:42:35    124s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:42:35    124s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:42:35    124s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:42:35    124s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/09 09:42:35    124s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[09/09 09:42:35    124s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[09/09 09:42:35    124s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[09/09 09:42:35    124s] #pin_access_rlayer=2(MET2)
[09/09 09:42:35    124s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/09 09:42:35    124s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/09 09:42:35    124s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1808.77 (MB), peak = 1937.76 (MB)
[09/09 09:42:35    124s] #Regenerating Ggrids automatically.
[09/09 09:42:35    124s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[09/09 09:42:35    124s] #Using automatically generated G-grids.
[09/09 09:42:37    126s] #Done routing data preparation.
[09/09 09:42:37    126s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1819.57 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Finished routing data preparation on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Cpu time = 00:00:03
[09/09 09:42:37    126s] #Elapsed time = 00:00:03
[09/09 09:42:37    126s] #Increased memory = 14.89 (MB)
[09/09 09:42:37    126s] #Total memory = 1819.63 (MB)
[09/09 09:42:37    126s] #Peak memory = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:42:37    126s] ### Time Record (Global Routing) is installed.
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Start global routing on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Start global routing initialization on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Number of eco nets is 3
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Start global routing data preparation on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### build_merged_routing_blockage_rect_list starts on Mon Sep  9 09:42:37 2024 with memory = 1819.68 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #Start routing resource analysis on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### init_is_bin_blocked starts on Mon Sep  9 09:42:37 2024 with memory = 1819.70 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Sep  9 09:42:37 2024 with memory = 1819.82 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### adjust_flow_cap starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### adjust_flow_per_partial_route_obs starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### set_via_blocked starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### copy_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #Routing resource analysis is done on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### report_flow_cap starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #  Resource Analysis:
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #               Routing  #Avail      #Track     #Total     %Gcell
[09/09 09:42:37    126s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[09/09 09:42:37    126s] #  --------------------------------------------------------------
[09/09 09:42:37    126s] #  MET1           H          72         352        1512    50.79%
[09/09 09:42:37    126s] #  MET2           V         682         131        1512     7.21%
[09/09 09:42:37    126s] #  MET3           H         417           7        1512     0.00%
[09/09 09:42:37    126s] #  MET4           V         813           0        1512     0.00%
[09/09 09:42:37    126s] #  --------------------------------------------------------------
[09/09 09:42:37    126s] #  Total                   1984      25.18%        6048    14.50%
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### analyze_m2_tracks starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### report_initial_resource starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### mark_pg_pins_accessibility starts on Mon Sep  9 09:42:37 2024 with memory = 1819.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### set_net_region starts on Mon Sep  9 09:42:37 2024 with memory = 1819.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Global routing data preparation is done on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1819.97 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### prepare_level starts on Mon Sep  9 09:42:37 2024 with memory = 1819.98 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init level 1 starts on Mon Sep  9 09:42:37 2024 with memory = 1819.99 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### Level 1 hgrid = 54 X 28
[09/09 09:42:37    126s] ### prepare_level_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1820.03 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Global routing initialization is done on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.03 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #start global routing iteration 1...
[09/09 09:42:37    126s] ### init_flow_edge starts on Mon Sep  9 09:42:37 2024 with memory = 1820.08 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### routing at level 1 (topmost level) iter 0
[09/09 09:42:37    126s] ### measure_qor starts on Mon Sep  9 09:42:37 2024 with memory = 1825.68 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion starts on Mon Sep  9 09:42:37 2024 with memory = 1825.69 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.70 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #start global routing iteration 2...
[09/09 09:42:37    126s] ### routing at level 1 (topmost level) iter 1
[09/09 09:42:37    126s] ### measure_qor starts on Mon Sep  9 09:42:37 2024 with memory = 1825.92 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion starts on Mon Sep  9 09:42:37 2024 with memory = 1825.92 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.92 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #start global routing iteration 3...
[09/09 09:42:37    126s] ### routing at level 1 (topmost level) iter 2
[09/09 09:42:37    126s] ### measure_qor starts on Mon Sep  9 09:42:37 2024 with memory = 1825.94 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion starts on Mon Sep  9 09:42:37 2024 with memory = 1825.94 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1825.94 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### route_end starts on Mon Sep  9 09:42:37 2024 with memory = 1825.94 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[09/09 09:42:37    126s] #Total number of routable nets = 1431.
[09/09 09:42:37    126s] #Total number of nets in the design = 1458.
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #1431 routable nets have routed wires.
[09/09 09:42:37    126s] #3 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 09:42:37    126s] #10 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Routed nets constraints summary:
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #        Rules   Pref Layer   Unconstrained  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #      Default            3            1418  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #        Total            3            1418  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Routing constraints summary of the whole design:
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #        Rules   Pref Layer   Unconstrained  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #      Default           13            1418  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #        Total           13            1418  
[09/09 09:42:37    126s] #------------------------------------------
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### adjust_flow_per_partial_route_obs starts on Mon Sep  9 09:42:37 2024 with memory = 1825.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_base_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1825.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_flow_edge starts on Mon Sep  9 09:42:37 2024 with memory = 1825.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1825.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### report_overcon starts on Mon Sep  9 09:42:37 2024 with memory = 1825.98 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #  Congestion Analysis: (blocked Gcells are excluded)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #                 OverCon          
[09/09 09:42:37    126s] #                  #Gcell    %Gcell
[09/09 09:42:37    126s] #     Layer           (1)   OverCon  Flow/Cap
[09/09 09:42:37    126s] #  ----------------------------------------------
[09/09 09:42:37    126s] #  MET1          0(0.00%)   (0.00%)     0.73  
[09/09 09:42:37    126s] #  MET2          2(0.14%)   (0.14%)     0.31  
[09/09 09:42:37    126s] #  MET3          0(0.00%)   (0.00%)     0.23  
[09/09 09:42:37    126s] #  MET4          0(0.00%)   (0.00%)     0.01  
[09/09 09:42:37    126s] #  ----------------------------------------------
[09/09 09:42:37    126s] #     Total      2(0.04%)   (0.04%)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[09/09 09:42:37    126s] #  Overflow after GR: 0.00% H + 0.04% V
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_base_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1826.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_flow_edge starts on Mon Sep  9 09:42:37 2024 with memory = 1826.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_flow starts on Mon Sep  9 09:42:37 2024 with memory = 1826.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### generate_cong_map_content starts on Mon Sep  9 09:42:37 2024 with memory = 1826.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### Sync with Inovus CongMap starts on Mon Sep  9 09:42:37 2024 with memory = 1826.00 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #Hotspot report including placement blocked areas
[09/09 09:42:37    126s] OPERPROF: Starting HotSpotCal at level 1, MEM:2363.2M, EPOCH TIME: 1725889357.562106
[09/09 09:42:37    126s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 09:42:37    126s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[09/09 09:42:37    126s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 09:42:37    126s] [hotspot] |     MET1(H)    |              1.00 |              1.00 |   286.72   179.19   304.63   197.12 |
[09/09 09:42:37    126s] [hotspot] |     MET2(V)    |              0.00 |              0.00 |   (none)                            |
[09/09 09:42:37    126s] [hotspot] |     MET3(H)    |              0.00 |              0.00 |   (none)                            |
[09/09 09:42:37    126s] [hotspot] |     MET4(V)    |              0.00 |              0.00 |   (none)                            |
[09/09 09:42:37    126s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 09:42:37    126s] [hotspot] |      worst     |   (MET1)     1.00 |   (MET1)     1.00 |                                     |
[09/09 09:42:37    126s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 09:42:37    126s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[09/09 09:42:37    126s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[09/09 09:42:37    126s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:42:37    126s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[09/09 09:42:37    126s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[09/09 09:42:37    126s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.002, MEM:2379.3M, EPOCH TIME: 1725889357.564387
[09/09 09:42:37    126s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### update starts on Mon Sep  9 09:42:37 2024 with memory = 1826.94 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #Complete Global Routing.
[09/09 09:42:37    126s] #Total wire length = 54934 um.
[09/09 09:42:37    126s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET1 = 76 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET2 = 24843 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET3 = 28235 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET4 = 1781 um.
[09/09 09:42:37    126s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:37    126s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:37    126s] #Total number of vias = 8187
[09/09 09:42:37    126s] #Up-Via Summary (total 8187):
[09/09 09:42:37    126s] #           
[09/09 09:42:37    126s] #-----------------------
[09/09 09:42:37    126s] # MET1             4982
[09/09 09:42:37    126s] # MET2             3055
[09/09 09:42:37    126s] # MET3              150
[09/09 09:42:37    126s] #-----------------------
[09/09 09:42:37    126s] #                  8187 
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### report_overcon starts on Mon Sep  9 09:42:37 2024 with memory = 1826.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### report_overcon starts on Mon Sep  9 09:42:37 2024 with memory = 1826.95 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #Max overcon = 1 tracks.
[09/09 09:42:37    126s] #Total overcon = 0.04%.
[09/09 09:42:37    126s] #Worst layer Gcell overcon rate = 0.00%.
[09/09 09:42:37    126s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### global_route design signature (22): route=1604876682 net_attr=1041325164
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Global routing statistics:
[09/09 09:42:37    126s] #Cpu time = 00:00:00
[09/09 09:42:37    126s] #Elapsed time = 00:00:00
[09/09 09:42:37    126s] #Increased memory = 7.32 (MB)
[09/09 09:42:37    126s] #Total memory = 1826.95 (MB)
[09/09 09:42:37    126s] #Peak memory = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Finished global routing on Mon Sep  9 09:42:37 2024
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### Time Record (Global Routing) is uninstalled.
[09/09 09:42:37    126s] ### Time Record (Data Preparation) is installed.
[09/09 09:42:37    126s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:42:37    126s] ### track-assign external-init starts on Mon Sep  9 09:42:37 2024 with memory = 1827.21 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### Time Record (Track Assignment) is installed.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] ### Time Record (Track Assignment) is uninstalled.
[09/09 09:42:37    126s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.21 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### track-assign engine-init starts on Mon Sep  9 09:42:37 2024 with memory = 1827.21 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] ### Time Record (Track Assignment) is installed.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### track-assign core-engine starts on Mon Sep  9 09:42:37 2024 with memory = 1827.27 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #Start Track Assignment.
[09/09 09:42:37    126s] #Done with 1888 horizontal wires in 1 hboxes and 2094 vertical wires in 2 hboxes.
[09/09 09:42:37    126s] #Done with 390 horizontal wires in 1 hboxes and 346 vertical wires in 2 hboxes.
[09/09 09:42:37    126s] #Done with 1 horizontal wires in 1 hboxes and 2 vertical wires in 2 hboxes.
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Track assignment summary:
[09/09 09:42:37    126s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[09/09 09:42:37    126s] #------------------------------------------------------------------------
[09/09 09:42:37    126s] # MET1          75.83 	  0.00%  	  0.00% 	  0.00%
[09/09 09:42:37    126s] # MET2       21794.77 	  0.03%  	  0.00% 	  0.01%
[09/09 09:42:37    126s] # MET3       25190.20 	  0.05%  	  0.00% 	  0.00%
[09/09 09:42:37    126s] # MET4        1710.84 	  0.02%  	  0.00% 	  0.00%
[09/09 09:42:37    126s] #------------------------------------------------------------------------
[09/09 09:42:37    126s] # All       48771.63  	  0.04% 	  0.00% 	  0.00%
[09/09 09:42:37    126s] #Complete Track Assignment.
[09/09 09:42:37    126s] #Total wire length = 54205 um.
[09/09 09:42:37    126s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET1 = 76 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET2 = 24566 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET3 = 27867 um.
[09/09 09:42:37    126s] #Total wire length on LAYER MET4 = 1696 um.
[09/09 09:42:37    126s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:37    126s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:37    126s] #Total number of vias = 8187
[09/09 09:42:37    126s] #Up-Via Summary (total 8187):
[09/09 09:42:37    126s] #           
[09/09 09:42:37    126s] #-----------------------
[09/09 09:42:37    126s] # MET1             4982
[09/09 09:42:37    126s] # MET2             3055
[09/09 09:42:37    126s] # MET3              150
[09/09 09:42:37    126s] #-----------------------
[09/09 09:42:37    126s] #                  8187 
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] ### track_assign design signature (25): route=5390353
[09/09 09:42:37    126s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:37    126s] ### Time Record (Track Assignment) is uninstalled.
[09/09 09:42:37    126s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1827.57 (MB), peak = 1937.76 (MB)
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #number of short segments in preferred routing layers
[09/09 09:42:37    126s] #	MET2      Total 
[09/09 09:42:37    126s] #	2         2         
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 09:42:37    126s] #Cpu time = 00:00:03
[09/09 09:42:37    126s] #Elapsed time = 00:00:03
[09/09 09:42:37    126s] #Increased memory = 22.83 (MB)
[09/09 09:42:37    126s] #Total memory = 1827.57 (MB)
[09/09 09:42:37    126s] #Peak memory = 1937.76 (MB)
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] ### Time Record (Detail Routing) is installed.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:37    126s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:37    126s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:37    126s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:37    126s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:37    126s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:42:37    126s] #
[09/09 09:42:37    126s] #Start Detail Routing..
[09/09 09:42:37    126s] #start initial detail routing ...
[09/09 09:42:37    126s] ### Design has 0 dirty nets, 1646 dirty-areas)
[09/09 09:42:42    131s] #   number of violations = 62
[09/09 09:42:42    131s] #
[09/09 09:42:42    131s] #    By Layer and Type :
[09/09 09:42:42    131s] #	         MetSpc    Short   Totals
[09/09 09:42:42    131s] #	MET1         17        1       18
[09/09 09:42:42    131s] #	MET2         28       13       41
[09/09 09:42:42    131s] #	MET3          0        3        3
[09/09 09:42:42    131s] #	Totals       45       17       62
[09/09 09:42:42    131s] #512 out of 1393 instances (36.8%) need to be verified(marked ipoed), dirty area = 13.3%.
[09/09 09:42:42    131s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:42    131s] #   number of violations = 62
[09/09 09:42:42    131s] #
[09/09 09:42:42    131s] #    By Layer and Type :
[09/09 09:42:42    131s] #	         MetSpc    Short   Totals
[09/09 09:42:42    131s] #	MET1         17        1       18
[09/09 09:42:42    131s] #	MET2         28       13       41
[09/09 09:42:42    131s] #	MET3          0        3        3
[09/09 09:42:42    131s] #	Totals       45       17       62
[09/09 09:42:42    131s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1839.10 (MB), peak = 1937.76 (MB)
[09/09 09:42:42    131s] #start 1st optimization iteration ...
[09/09 09:42:43    131s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    131s] #   number of violations = 21
[09/09 09:42:43    131s] #
[09/09 09:42:43    131s] #    By Layer and Type :
[09/09 09:42:43    131s] #	         MetSpc    Short   Totals
[09/09 09:42:43    131s] #	MET1          6        0        6
[09/09 09:42:43    131s] #	MET2          3       12       15
[09/09 09:42:43    131s] #	Totals        9       12       21
[09/09 09:42:43    131s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.96 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    131s] #start 2nd optimization iteration ...
[09/09 09:42:43    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    132s] #   number of violations = 20
[09/09 09:42:43    132s] #
[09/09 09:42:43    132s] #    By Layer and Type :
[09/09 09:42:43    132s] #	         MetSpc    Short   Totals
[09/09 09:42:43    132s] #	MET1          6        0        6
[09/09 09:42:43    132s] #	MET2          4       10       14
[09/09 09:42:43    132s] #	Totals       10       10       20
[09/09 09:42:43    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.76 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    132s] #start 3rd optimization iteration ...
[09/09 09:42:43    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    132s] #   number of violations = 4
[09/09 09:42:43    132s] #
[09/09 09:42:43    132s] #    By Layer and Type :
[09/09 09:42:43    132s] #	         MetSpc   Totals
[09/09 09:42:43    132s] #	MET1          4        4
[09/09 09:42:43    132s] #	Totals        4        4
[09/09 09:42:43    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.70 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    132s] #start 4th optimization iteration ...
[09/09 09:42:43    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    132s] #   number of violations = 4
[09/09 09:42:43    132s] #
[09/09 09:42:43    132s] #    By Layer and Type :
[09/09 09:42:43    132s] #	         MetSpc   Totals
[09/09 09:42:43    132s] #	MET1          4        4
[09/09 09:42:43    132s] #	Totals        4        4
[09/09 09:42:43    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.05 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    132s] #start 5th optimization iteration ...
[09/09 09:42:43    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    132s] #   number of violations = 4
[09/09 09:42:43    132s] #
[09/09 09:42:43    132s] #    By Layer and Type :
[09/09 09:42:43    132s] #	         MetSpc   Totals
[09/09 09:42:43    132s] #	MET1          4        4
[09/09 09:42:43    132s] #	Totals        4        4
[09/09 09:42:43    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.90 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    132s] #start 6th optimization iteration ...
[09/09 09:42:43    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:43    132s] #   number of violations = 4
[09/09 09:42:43    132s] #
[09/09 09:42:43    132s] #    By Layer and Type :
[09/09 09:42:43    132s] #	         MetSpc   Totals
[09/09 09:42:43    132s] #	MET1          4        4
[09/09 09:42:43    132s] #	Totals        4        4
[09/09 09:42:43    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.86 (MB), peak = 1937.76 (MB)
[09/09 09:42:43    132s] #start 7th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc   Totals
[09/09 09:42:44    132s] #	MET1          4        4
[09/09 09:42:44    132s] #	Totals        4        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.37 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 8th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc   Totals
[09/09 09:42:44    132s] #	MET1          4        4
[09/09 09:42:44    132s] #	Totals        4        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.39 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 9th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc   Totals
[09/09 09:42:44    132s] #	MET1          4        4
[09/09 09:42:44    132s] #	Totals        4        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.19 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 10th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc    Short   Totals
[09/09 09:42:44    132s] #	MET1          3        1        4
[09/09 09:42:44    132s] #	Totals        3        1        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.24 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 11th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc   Totals
[09/09 09:42:44    132s] #	MET1          4        4
[09/09 09:42:44    132s] #	Totals        4        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.51 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 12th optimization iteration ...
[09/09 09:42:44    132s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    132s] #   number of violations = 4
[09/09 09:42:44    132s] #
[09/09 09:42:44    132s] #    By Layer and Type :
[09/09 09:42:44    132s] #	         MetSpc   Totals
[09/09 09:42:44    132s] #	MET1          4        4
[09/09 09:42:44    132s] #	Totals        4        4
[09/09 09:42:44    132s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.23 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    132s] #start 13th optimization iteration ...
[09/09 09:42:44    133s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    133s] #   number of violations = 4
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #    By Layer and Type :
[09/09 09:42:44    133s] #	         MetSpc    Short   Totals
[09/09 09:42:44    133s] #	MET1          3        1        4
[09/09 09:42:44    133s] #	Totals        3        1        4
[09/09 09:42:44    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1838.87 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #start 14th optimization iteration ...
[09/09 09:42:44    133s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    133s] #   number of violations = 4
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #    By Layer and Type :
[09/09 09:42:44    133s] #	         MetSpc   Totals
[09/09 09:42:44    133s] #	MET1          4        4
[09/09 09:42:44    133s] #	Totals        4        4
[09/09 09:42:44    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.27 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #start 15th optimization iteration ...
[09/09 09:42:44    133s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    133s] #   number of violations = 0
[09/09 09:42:44    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.56 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #Complete Detail Routing.
[09/09 09:42:44    133s] #Total wire length = 58178 um.
[09/09 09:42:44    133s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET1 = 3832 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET2 = 26518 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET3 = 25887 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET4 = 1942 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:44    133s] #Total number of vias = 8084
[09/09 09:42:44    133s] #Up-Via Summary (total 8084):
[09/09 09:42:44    133s] #           
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] # MET1             4930
[09/09 09:42:44    133s] # MET2             3003
[09/09 09:42:44    133s] # MET3              151
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] #                  8084 
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total number of DRC violations = 0
[09/09 09:42:44    133s] ### Time Record (Detail Routing) is uninstalled.
[09/09 09:42:44    133s] #Cpu time = 00:00:07
[09/09 09:42:44    133s] #Elapsed time = 00:00:07
[09/09 09:42:44    133s] #Increased memory = 12.00 (MB)
[09/09 09:42:44    133s] #Total memory = 1839.57 (MB)
[09/09 09:42:44    133s] #Peak memory = 1937.76 (MB)
[09/09 09:42:44    133s] ### Time Record (Antenna Fixing) is installed.
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #start routing for process antenna violation fix ...
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:42:44    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.87 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total wire length = 58178 um.
[09/09 09:42:44    133s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET1 = 3832 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET2 = 26518 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET3 = 25887 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET4 = 1942 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:44    133s] #Total number of vias = 8084
[09/09 09:42:44    133s] #Up-Via Summary (total 8084):
[09/09 09:42:44    133s] #           
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] # MET1             4930
[09/09 09:42:44    133s] # MET2             3003
[09/09 09:42:44    133s] # MET3              151
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] #                  8084 
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total number of DRC violations = 0
[09/09 09:42:44    133s] #Total number of process antenna violations = 0
[09/09 09:42:44    133s] #Total number of net violated process antenna rule = 0
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total wire length = 58178 um.
[09/09 09:42:44    133s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET1 = 3832 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET2 = 26518 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET3 = 25887 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET4 = 1942 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:44    133s] #Total number of vias = 8084
[09/09 09:42:44    133s] #Up-Via Summary (total 8084):
[09/09 09:42:44    133s] #           
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] # MET1             4930
[09/09 09:42:44    133s] # MET2             3003
[09/09 09:42:44    133s] # MET3              151
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] #                  8084 
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total number of DRC violations = 0
[09/09 09:42:44    133s] #Total number of process antenna violations = 0
[09/09 09:42:44    133s] #Total number of net violated process antenna rule = 0
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] ### Gcell dirty-map stats: routing = 99.01%, dirty-area = 74.80%
[09/09 09:42:44    133s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] ### Time Record (Post Route Wire Spreading) is installed.
[09/09 09:42:44    133s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Start Post Route wire spreading..
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Start DRC checking..
[09/09 09:42:44    133s] #   number of violations = 0
[09/09 09:42:44    133s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.48 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #CELL_VIEW aska_dig,init has no DRC violation.
[09/09 09:42:44    133s] #Total number of DRC violations = 0
[09/09 09:42:44    133s] #Total number of process antenna violations = 0
[09/09 09:42:44    133s] #Total number of net violated process antenna rule = 0
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Start data preparation for wire spreading...
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Data preparation is done on Mon Sep  9 09:42:44 2024
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] ### track-assign engine-init starts on Mon Sep  9 09:42:44 2024 with memory = 1839.48 (MB), peak = 1937.76 (MB)
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Start Post Route Wire Spread.
[09/09 09:42:44    133s] #Done with 385 horizontal wires in 2 hboxes and 324 vertical wires in 4 hboxes.
[09/09 09:42:44    133s] #Complete Post Route Wire Spread.
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Total wire length = 58971 um.
[09/09 09:42:44    133s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET2 = 26852 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET3 = 26328 um.
[09/09 09:42:44    133s] #Total wire length on LAYER MET4 = 1951 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:44    133s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:44    133s] #Total number of vias = 8084
[09/09 09:42:44    133s] #Up-Via Summary (total 8084):
[09/09 09:42:44    133s] #           
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] # MET1             4930
[09/09 09:42:44    133s] # MET2             3003
[09/09 09:42:44    133s] # MET3              151
[09/09 09:42:44    133s] #-----------------------
[09/09 09:42:44    133s] #                  8084 
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:42:44    133s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:42:44    133s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:42:44    133s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:42:44    133s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:42:44    133s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:42:44    133s] #
[09/09 09:42:44    133s] #Start DRC checking..
[09/09 09:42:45    134s] #   number of violations = 0
[09/09 09:42:45    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.29 (MB), peak = 1937.76 (MB)
[09/09 09:42:45    134s] #CELL_VIEW aska_dig,init has no DRC violation.
[09/09 09:42:45    134s] #Total number of DRC violations = 0
[09/09 09:42:45    134s] #Total number of process antenna violations = 0
[09/09 09:42:45    134s] #Total number of net violated process antenna rule = 0
[09/09 09:42:45    134s] #   number of violations = 0
[09/09 09:42:45    134s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.29 (MB), peak = 1937.76 (MB)
[09/09 09:42:45    134s] #CELL_VIEW aska_dig,init has no DRC violation.
[09/09 09:42:45    134s] #Total number of DRC violations = 0
[09/09 09:42:45    134s] #Total number of process antenna violations = 0
[09/09 09:42:45    134s] #Total number of net violated process antenna rule = 0
[09/09 09:42:45    134s] #Post Route wire spread is done.
[09/09 09:42:45    134s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/09 09:42:45    134s] #Total wire length = 58971 um.
[09/09 09:42:45    134s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:42:45    134s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:42:45    134s] #Total wire length on LAYER MET2 = 26852 um.
[09/09 09:42:45    134s] #Total wire length on LAYER MET3 = 26328 um.
[09/09 09:42:45    134s] #Total wire length on LAYER MET4 = 1951 um.
[09/09 09:42:45    134s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:42:45    134s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:42:45    134s] #Total number of vias = 8084
[09/09 09:42:45    134s] #Up-Via Summary (total 8084):
[09/09 09:42:45    134s] #           
[09/09 09:42:45    134s] #-----------------------
[09/09 09:42:45    134s] # MET1             4930
[09/09 09:42:45    134s] # MET2             3003
[09/09 09:42:45    134s] # MET3              151
[09/09 09:42:45    134s] #-----------------------
[09/09 09:42:45    134s] #                  8084 
[09/09 09:42:45    134s] #
[09/09 09:42:45    134s] #detailRoute Statistics:
[09/09 09:42:45    134s] #Cpu time = 00:00:08
[09/09 09:42:45    134s] #Elapsed time = 00:00:08
[09/09 09:42:45    134s] #Increased memory = 11.72 (MB)
[09/09 09:42:45    134s] #Total memory = 1839.29 (MB)
[09/09 09:42:45    134s] #Peak memory = 1937.76 (MB)
[09/09 09:42:45    134s] ### global_detail_route design signature (78): route=278182638 flt_obj=0 vio=1905142130 shield_wire=1
[09/09 09:42:45    134s] ### Time Record (DB Export) is installed.
[09/09 09:42:45    134s] ### export design design signature (79): route=278182638 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1718762138 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:42:45    134s] ### Time Record (DB Export) is uninstalled.
[09/09 09:42:45    134s] ### Time Record (Post Callback) is installed.
[09/09 09:42:45    134s] ### Time Record (Post Callback) is uninstalled.
[09/09 09:42:45    134s] #
[09/09 09:42:45    134s] #globalDetailRoute statistics:
[09/09 09:42:45    134s] #Cpu time = 00:00:11
[09/09 09:42:45    134s] #Elapsed time = 00:00:11
[09/09 09:42:45    134s] #Increased memory = -1.80 (MB)
[09/09 09:42:45    134s] #Total memory = 1802.43 (MB)
[09/09 09:42:45    134s] #Peak memory = 1937.76 (MB)
[09/09 09:42:45    134s] #Number of warnings = 1
[09/09 09:42:45    134s] #Total number of warnings = 4
[09/09 09:42:45    134s] #Number of fails = 0
[09/09 09:42:45    134s] #Total number of fails = 0
[09/09 09:42:45    134s] #Complete globalDetailRoute on Mon Sep  9 09:42:45 2024
[09/09 09:42:45    134s] #
[09/09 09:42:45    134s] ### import design signature (80): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:42:45    134s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 09:42:45    134s] % End globalDetailRoute (date=09/09 09:42:45, total cpu=0:00:10.7, real=0:00:11.0, peak res=1804.2M, current mem=1801.0M)
[09/09 09:42:45    134s] #Default setup view is reset to slow_functional_mode.
[09/09 09:42:45    134s] #Default setup view is reset to slow_functional_mode.
[09/09 09:42:45    134s] AAE_INFO: Post Route call back at the end of routeDesign
[09/09 09:42:45    134s] #routeDesign: cpu time = 00:00:11, elapsed time = 00:00:11, memory = 1784.71 (MB), peak = 1937.76 (MB)
[09/09 09:42:45    134s] 
[09/09 09:42:45    134s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:42:45    134s] Severity  ID               Count  Summary                                  
[09/09 09:42:45    134s] WARNING   NRIG-1303            2  The congestion map does not match the GC...
[09/09 09:42:45    134s] WARNING   NRIF-90              1  Option setNanoRouteMode -routeBottomRout...
[09/09 09:42:45    134s] WARNING   NRIF-91              1  Option setNanoRouteMode -routeTopRouting...
[09/09 09:42:45    134s] *** Message Summary: 3 warning(s), 0 error(s)
[09/09 09:42:45    134s] 
[09/09 09:42:45    134s] ### Time Record (routeDesign) is uninstalled.
[09/09 09:42:45    134s] ### 
[09/09 09:42:45    134s] ###   Scalability Statistics
[09/09 09:42:45    134s] ### 
[09/09 09:42:45    134s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:42:45    134s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/09 09:42:45    134s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:42:45    134s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Cell Pin Access               |        00:00:01|        00:00:01|             1.0|
[09/09 09:42:45    134s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 09:42:45    134s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Detail Routing                |        00:00:07|        00:00:07|             1.0|
[09/09 09:42:45    134s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/09 09:42:45    134s] ###   Post Route Wire Spreading     |        00:00:01|        00:00:01|             1.0|
[09/09 09:42:45    134s] ###   Entire Command                |        00:00:11|        00:00:11|             1.0|
[09/09 09:42:45    134s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:42:45    134s] ### 
[09/09 09:42:45    134s] #% End routeDesign (date=09/09 09:42:45, total cpu=0:00:10.7, real=0:00:11.0, peak res=1804.2M, current mem=1784.7M)
[09/09 09:42:45    134s] <CMD> setAnalysisMode -analysisType onChipVariation
[09/09 09:42:45    134s] <CMD> setDelayCalMode -engine default -siAware true
[09/09 09:42:45    134s] AAE_INFO: switching -siAware from false to true ...
[09/09 09:42:45    134s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[09/09 09:42:45    134s] <CMD> timeDesign -postRoute
[09/09 09:42:45    134s] *** timeDesign #12 [begin] : totSession cpu/real = 0:02:14.2/0:30:42.0 (0.1), mem = 2359.6M
[09/09 09:42:45    134s]  Reset EOS DB
[09/09 09:42:45    134s] Ignoring AAE DB Resetting ...
[09/09 09:42:45    134s] Extraction called for design 'aska_dig' of instances=1393 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:42:45    134s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:42:45    134s] RC Extraction called in multi-corner(2) mode.
[09/09 09:42:45    134s] Process corner(s) are loaded.
[09/09 09:42:45    134s]  Corner: max_rc
[09/09 09:42:45    134s]  Corner: min_rc
[09/09 09:42:45    134s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d  -extended
[09/09 09:42:45    134s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:42:45    134s]       RC Corner Indexes            0       1   
[09/09 09:42:45    134s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:42:45    134s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:42:45    134s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:42:45    134s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:42:45    134s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:42:45    134s] Shrink Factor                : 1.00000
[09/09 09:42:45    134s] 
[09/09 09:42:45    134s] Trim Metal Layers:
[09/09 09:42:45    134s] Saved RC grid cleaned up.
[09/09 09:42:45    134s] LayerId::1 widthSet size::4
[09/09 09:42:45    134s] LayerId::2 widthSet size::4
[09/09 09:42:45    134s] LayerId::3 widthSet size::4
[09/09 09:42:45    134s] LayerId::4 widthSet size::4
[09/09 09:42:45    134s] LayerId::5 widthSet size::4
[09/09 09:42:45    134s] LayerId::6 widthSet size::2
[09/09 09:42:45    134s] eee: pegSigSF::1.070000
[09/09 09:42:45    134s] Initializing multi-corner capacitance tables ... 
[09/09 09:42:45    134s] Initializing multi-corner resistance tables ...
[09/09 09:42:45    134s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:42:45    134s] eee: l::2 avDens::0.135969 usedTrk::696.159106 availTrk::5120.000000 sigTrk::696.159106
[09/09 09:42:45    134s] eee: l::3 avDens::0.141366 usedTrk::599.390825 availTrk::4240.000000 sigTrk::599.390825
[09/09 09:42:45    134s] eee: l::4 avDens::0.017012 usedTrk::43.550000 availTrk::2560.000000 sigTrk::43.550000
[09/09 09:42:45    134s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:42:45    134s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:42:45    134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036495 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:42:45    134s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2359.6M)
[09/09 09:42:45    134s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for storing RC.
[09/09 09:42:45    134s] Extracted 10.0118% (CPU Time= 0:00:00.0  MEM= 2387.6M)
[09/09 09:42:45    134s] Extracted 20.0089% (CPU Time= 0:00:00.0  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 30.0133% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 50.0148% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 60.0118% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 70.0089% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 80.0133% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 90.0103% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2411.6M)
[09/09 09:42:45    134s] Number of Extracted Resistors     : 22222
[09/09 09:42:45    134s] Number of Extracted Ground Cap.   : 23049
[09/09 09:42:45    134s] Number of Extracted Coupling Cap. : 39044
[09/09 09:42:45    134s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2387.562M)
[09/09 09:42:45    134s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:42:45    134s]  Corner: max_rc
[09/09 09:42:45    134s]  Corner: min_rc
[09/09 09:42:45    134s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2387.6M)
[09/09 09:42:45    134s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:42:45    134s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2395.562M)
[09/09 09:42:45    134s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2395.562M)
[09/09 09:42:45    134s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2395.562M)
[09/09 09:42:45    134s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:42:45    134s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 0 access done (mem: 2395.562M)
[09/09 09:42:45    134s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2395.562M)
[09/09 09:42:45    134s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2395.562M)
[09/09 09:42:45    134s] Starting delay calculation for Setup views
[09/09 09:42:45    134s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:42:45    134s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[09/09 09:42:45    134s] AAE DB initialization (MEM=2403.1 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 09:42:45    134s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:42:46    134s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:42:46    134s] #################################################################################
[09/09 09:42:46    134s] # Design Stage: PostRoute
[09/09 09:42:46    134s] # Design Name: aska_dig
[09/09 09:42:46    134s] # Design Mode: 180nm
[09/09 09:42:46    134s] # Analysis Mode: MMMC OCV 
[09/09 09:42:46    134s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:42:46    134s] # Signoff Settings: SI On 
[09/09 09:42:46    134s] #################################################################################
[09/09 09:42:46    134s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:42:46    134s] Setting infinite Tws ...
[09/09 09:42:46    134s] First Iteration Infinite Tw... 
[09/09 09:42:46    134s] Calculate early delays in OCV mode...
[09/09 09:42:46    134s] Calculate late delays in OCV mode...
[09/09 09:42:46    134s] Topological Sorting (REAL = 0:00:00.0, MEM = 2403.1M, InitMEM = 2403.1M)
[09/09 09:42:46    134s] Start delay calculation (fullDC) (1 T). (MEM=2403.1)
[09/09 09:42:46    134s] 
[09/09 09:42:46    134s] Trim Metal Layers:
[09/09 09:42:46    134s] LayerId::1 widthSet size::4
[09/09 09:42:46    134s] LayerId::2 widthSet size::4
[09/09 09:42:46    134s] LayerId::3 widthSet size::4
[09/09 09:42:46    134s] LayerId::4 widthSet size::4
[09/09 09:42:46    134s] LayerId::5 widthSet size::4
[09/09 09:42:46    134s] LayerId::6 widthSet size::2
[09/09 09:42:46    134s] eee: pegSigSF::1.070000
[09/09 09:42:46    134s] Initializing multi-corner capacitance tables ... 
[09/09 09:42:46    134s] Initializing multi-corner resistance tables ...
[09/09 09:42:46    134s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:42:46    134s] eee: l::2 avDens::0.135969 usedTrk::696.159106 availTrk::5120.000000 sigTrk::696.159106
[09/09 09:42:46    134s] eee: l::3 avDens::0.141366 usedTrk::599.390825 availTrk::4240.000000 sigTrk::599.390825
[09/09 09:42:46    134s] eee: l::4 avDens::0.017012 usedTrk::43.550000 availTrk::2560.000000 sigTrk::43.550000
[09/09 09:42:46    134s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:42:46    134s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:42:46    134s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036495 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:42:46    134s] Start AAE Lib Loading. (MEM=2414.71)
[09/09 09:42:46    134s] End AAE Lib Loading. (MEM=2433.79 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 09:42:46    134s] End AAE Lib Interpolated Model. (MEM=2433.79 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:42:46    134s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2433.789M)
[09/09 09:42:46    134s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2433.8M)
[09/09 09:42:46    134s] Total number of fetched objects 1431
[09/09 09:42:46    134s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:42:46    134s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:42:46    134s] End delay calculation. (MEM=2467.01 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:42:46    134s] End delay calculation (fullDC). (MEM=2430.39 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:42:46    134s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 2430.4M) ***
[09/09 09:42:46    135s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.4M)
[09/09 09:42:46    135s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:42:46    135s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2430.4M)
[09/09 09:42:46    135s] Starting SI iteration 2
[09/09 09:42:46    135s] Calculate early delays in OCV mode...
[09/09 09:42:46    135s] Calculate late delays in OCV mode...
[09/09 09:42:46    135s] Start delay calculation (fullDC) (1 T). (MEM=2379.51)
[09/09 09:42:46    135s] End AAE Lib Interpolated Model. (MEM=2379.51 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:42:46    135s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[09/09 09:42:46    135s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:42:46    135s] Total number of fetched objects 1431
[09/09 09:42:46    135s] AAE_INFO-618: Total number of nets in the design is 1458,  9.8 percent of the nets selected for SI analysis
[09/09 09:42:46    135s] End delay calculation. (MEM=2417.66 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:42:46    135s] End delay calculation (fullDC). (MEM=2417.66 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:42:46    135s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2417.7M) ***
[09/09 09:42:46    135s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:15 mem=2417.7M)
[09/09 09:42:46    135s] Effort level <high> specified for reg2reg path_group
[09/09 09:42:46    135s] All LLGs are deleted
[09/09 09:42:46    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:46    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:46    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2381.7M, EPOCH TIME: 1725889366.647806
[09/09 09:42:46    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2381.7M, EPOCH TIME: 1725889366.647903
[09/09 09:42:46    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2381.7M, EPOCH TIME: 1725889366.648177
[09/09 09:42:46    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:46    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:46    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2381.7M, EPOCH TIME: 1725889366.648348
[09/09 09:42:46    135s] Max number of tech site patterns supported in site array is 256.
[09/09 09:42:46    135s] Core basic site is core_ji3v
[09/09 09:42:46    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2381.7M, EPOCH TIME: 1725889366.658383
[09/09 09:42:46    135s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:42:46    135s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:42:46    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2381.7M, EPOCH TIME: 1725889366.658654
[09/09 09:42:46    135s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:42:46    135s] SiteArray: use 172,032 bytes
[09/09 09:42:46    135s] SiteArray: current memory after site array memory allocation 2381.7M
[09/09 09:42:46    135s] SiteArray: FP blocked sites are writable
[09/09 09:42:46    135s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2381.7M, EPOCH TIME: 1725889366.659213
[09/09 09:42:46    135s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.002, MEM:2381.7M, EPOCH TIME: 1725889366.661072
[09/09 09:42:46    135s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:42:46    135s] Atter site array init, number of instance map data is 0.
[09/09 09:42:46    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.013, MEM:2381.7M, EPOCH TIME: 1725889366.661325
[09/09 09:42:46    135s] 
[09/09 09:42:46    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:42:46    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.014, MEM:2381.7M, EPOCH TIME: 1725889366.661760
[09/09 09:42:46    135s] All LLGs are deleted
[09/09 09:42:46    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:42:46    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:46    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2381.7M, EPOCH TIME: 1725889366.662200
[09/09 09:42:46    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2381.7M, EPOCH TIME: 1725889366.662259
[09/09 09:42:47    135s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  8.490  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:42:47    135s] All LLGs are deleted
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.388944
[09/09 09:42:47    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.0M, EPOCH TIME: 1725889367.389036
[09/09 09:42:47    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.389301
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2396.0M, EPOCH TIME: 1725889367.389490
[09/09 09:42:47    135s] Max number of tech site patterns supported in site array is 256.
[09/09 09:42:47    135s] Core basic site is core_ji3v
[09/09 09:42:47    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2396.0M, EPOCH TIME: 1725889367.399549
[09/09 09:42:47    135s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:42:47    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:42:47    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2396.0M, EPOCH TIME: 1725889367.400173
[09/09 09:42:47    135s] Fast DP-INIT is on for default
[09/09 09:42:47    135s] Atter site array init, number of instance map data is 0.
[09/09 09:42:47    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2396.0M, EPOCH TIME: 1725889367.400727
[09/09 09:42:47    135s] 
[09/09 09:42:47    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:42:47    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2396.0M, EPOCH TIME: 1725889367.401210
[09/09 09:42:47    135s] All LLGs are deleted
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.401648
[09/09 09:42:47    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.0M, EPOCH TIME: 1725889367.401712
[09/09 09:42:47    135s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:42:47    135s] All LLGs are deleted
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.403259
[09/09 09:42:47    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.0M, EPOCH TIME: 1725889367.403337
[09/09 09:42:47    135s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.403575
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2396.0M, EPOCH TIME: 1725889367.403732
[09/09 09:42:47    135s] Max number of tech site patterns supported in site array is 256.
[09/09 09:42:47    135s] Core basic site is core_ji3v
[09/09 09:42:47    135s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2396.0M, EPOCH TIME: 1725889367.413469
[09/09 09:42:47    135s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:42:47    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:42:47    135s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2396.0M, EPOCH TIME: 1725889367.413826
[09/09 09:42:47    135s] Fast DP-INIT is on for default
[09/09 09:42:47    135s] Atter site array init, number of instance map data is 0.
[09/09 09:42:47    135s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2396.0M, EPOCH TIME: 1725889367.414467
[09/09 09:42:47    135s] 
[09/09 09:42:47    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:42:47    135s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2396.0M, EPOCH TIME: 1725889367.414830
[09/09 09:42:47    135s] All LLGs are deleted
[09/09 09:42:47    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:42:47    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:42:47    135s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2396.0M, EPOCH TIME: 1725889367.415267
[09/09 09:42:47    135s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2396.0M, EPOCH TIME: 1725889367.415330
[09/09 09:42:47    135s] Reported timing to dir ./timingReports
[09/09 09:42:47    135s] Total CPU time: 1.2 sec
[09/09 09:42:47    135s] Total Real time: 2.0 sec
[09/09 09:42:47    135s] Total Memory Usage: 2396.011719 Mbytes
[09/09 09:42:47    135s] Reset AAE Options
[09/09 09:42:47    135s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:42:47    135s] *** timeDesign #12 [finish] : cpu/real = 0:00:01.2/0:00:02.0 (0.6), totSession cpu/real = 0:02:15.4/0:30:44.0 (0.1), mem = 2396.0M
[09/09 09:42:47    135s] 
[09/09 09:42:47    135s] =============================================================================================
[09/09 09:42:47    135s]  Final TAT Report : timeDesign #12                                              21.18-s099_1
[09/09 09:42:47    135s] =============================================================================================
[09/09 09:42:47    135s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:42:47    135s] ---------------------------------------------------------------------------------------------
[09/09 09:42:47    135s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:42:47    135s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:42:47    135s] [ DrvReport              ]      1   0:00:00.7  (  33.4 % )     0:00:00.7 /  0:00:00.0    0.1
[09/09 09:42:47    135s] [ ExtractRC              ]      1   0:00:00.5  (  23.0 % )     0:00:00.5 /  0:00:00.3    0.7
[09/09 09:42:47    135s] [ TimingUpdate           ]      2   0:00:00.3  (  14.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:42:47    135s] [ FullDelayCalc          ]      2   0:00:00.4  (  21.6 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:42:47    135s] [ TimingReport           ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:42:47    135s] [ GenerateReports        ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:42:47    135s] [ MISC                   ]          0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.1    1.0
[09/09 09:42:47    135s] ---------------------------------------------------------------------------------------------
[09/09 09:42:47    135s]  timeDesign #12 TOTAL               0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:01.2    0.6
[09/09 09:42:47    135s] ---------------------------------------------------------------------------------------------
[09/09 09:42:47    135s] 
[09/09 09:43:23    135s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[09/09 09:43:23    135s] <CMD> setDelayCalMode -engine default -siAware true
[09/09 09:43:23    135s] <CMD> setRouteMode -earlyGlobalMaxRouteLayer 3
[09/09 09:43:23    135s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[09/09 09:43:23    135s] <CMD> optDesign -postRout
[09/09 09:43:23    135s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1841.5M, totSessionCpu=0:02:16 **
[09/09 09:43:23    135s] *** optDesign #8 [begin] : totSession cpu/real = 0:02:15.6/0:31:19.9 (0.1), mem = 2396.1M
[09/09 09:43:23    135s] Info: 1 threads available for lower-level modules during optimization.
[09/09 09:43:23    135s] GigaOpt running with 1 threads.
[09/09 09:43:23    135s] *** InitOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:02:15.6/0:31:19.9 (0.1), mem = 2396.1M
[09/09 09:43:23    135s] **INFO: User settings:
[09/09 09:43:23    135s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[09/09 09:43:23    135s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[09/09 09:43:23    135s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/09 09:43:23    135s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/09 09:43:23    135s] setNanoRouteMode -grouteExpTdStdDelay                           91
[09/09 09:43:23    135s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/09 09:43:23    135s] setNanoRouteMode -routeBottomRoutingLayer                       1
[09/09 09:43:23    135s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/09 09:43:23    135s] setNanoRouteMode -routeTopRoutingLayer                          4
[09/09 09:43:23    135s] setNanoRouteMode -routeWithSiDriven                             false
[09/09 09:43:23    135s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/09 09:43:23    135s] setNanoRouteMode -routeWithTimingDriven                         false
[09/09 09:43:23    135s] setNanoRouteMode -timingEngine                                  {}
[09/09 09:43:23    135s] setDesignMode -process                                          180
[09/09 09:43:23    135s] setExtractRCMode -coupled                                       true
[09/09 09:43:23    135s] setExtractRCMode -coupling_c_th                                 3
[09/09 09:43:23    135s] setExtractRCMode -engine                                        postRoute
[09/09 09:43:23    135s] setExtractRCMode -relative_c_th                                 0.03
[09/09 09:43:23    135s] setExtractRCMode -total_c_th                                    5
[09/09 09:43:23    135s] setUsefulSkewMode -ecoRoute                                     false
[09/09 09:43:23    135s] setUsefulSkewMode -maxAllowedDelay                              1
[09/09 09:43:23    135s] setUsefulSkewMode -noBoundary                                   false
[09/09 09:43:23    135s] setDelayCalMode -enable_high_fanout                             true
[09/09 09:43:23    135s] setDelayCalMode -engine                                         aae
[09/09 09:43:23    135s] setDelayCalMode -ignoreNetLoad                                  false
[09/09 09:43:23    135s] setDelayCalMode -SIAware                                        true
[09/09 09:43:23    135s] setDelayCalMode -socv_accuracy_mode                             low
[09/09 09:43:23    135s] setOptMode -activeHoldViews                                     { fast_functional_mode }
[09/09 09:43:23    135s] setOptMode -activeSetupViews                                    { slow_functional_mode }
[09/09 09:43:23    135s] setOptMode -autoHoldViews                                       { fast_functional_mode}
[09/09 09:43:23    135s] setOptMode -autoSetupViews                                      { slow_functional_mode}
[09/09 09:43:23    135s] setOptMode -autoTDGRSetupViews                                  { slow_functional_mode}
[09/09 09:43:23    135s] setOptMode -autoViewHoldTargetSlack                             0
[09/09 09:43:23    135s] setOptMode -drcMargin                                           0
[09/09 09:43:23    135s] setOptMode -fixCap                                              true
[09/09 09:43:23    135s] setOptMode -fixDrc                                              true
[09/09 09:43:23    135s] setOptMode -fixFanoutLoad                                       false
[09/09 09:43:23    135s] setOptMode -fixTran                                             true
[09/09 09:43:23    135s] setOptMode -optimizeFF                                          true
[09/09 09:43:23    135s] setOptMode -preserveAllSequential                               false
[09/09 09:43:23    135s] setOptMode -setupTargetSlack                                    0
[09/09 09:43:23    135s] setSIMode -separate_delta_delay_on_data                         true
[09/09 09:43:23    135s] setAnalysisMode -analysisType                                   onChipVariation
[09/09 09:43:23    135s] setAnalysisMode -checkType                                      setup
[09/09 09:43:23    135s] setAnalysisMode -clkSrcPath                                     true
[09/09 09:43:23    135s] setAnalysisMode -clockPropagation                               sdcControl
[09/09 09:43:23    135s] setAnalysisMode -skew                                           true
[09/09 09:43:23    135s] setAnalysisMode -usefulSkew                                     true
[09/09 09:43:23    135s] setAnalysisMode -virtualIPO                                     false
[09/09 09:43:23    135s] 
[09/09 09:43:23    135s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[09/09 09:43:23    135s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[09/09 09:43:23    135s] Need call spDPlaceInit before registerPrioInstLoc.
[09/09 09:43:23    135s] OPERPROF: Starting DPlace-Init at level 1, MEM:2396.1M, EPOCH TIME: 1725889403.376023
[09/09 09:43:23    135s] Processing tracks to init pin-track alignment.
[09/09 09:43:23    135s] z: 2, totalTracks: 1
[09/09 09:43:23    135s] z: 4, totalTracks: 1
[09/09 09:43:23    135s] z: 6, totalTracks: 1
[09/09 09:43:23    135s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:43:23    135s] All LLGs are deleted
[09/09 09:43:23    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2396.1M, EPOCH TIME: 1725889403.377408
[09/09 09:43:23    135s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1725889403.377504
[09/09 09:43:23    135s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2396.1M, EPOCH TIME: 1725889403.377759
[09/09 09:43:23    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2396.1M, EPOCH TIME: 1725889403.377972
[09/09 09:43:23    135s] Max number of tech site patterns supported in site array is 256.
[09/09 09:43:23    135s] Core basic site is core_ji3v
[09/09 09:43:23    135s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2396.1M, EPOCH TIME: 1725889403.388112
[09/09 09:43:23    135s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:43:23    135s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:43:23    135s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1725889403.388467
[09/09 09:43:23    135s] Fast DP-INIT is on for default
[09/09 09:43:23    135s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:43:23    135s] Atter site array init, number of instance map data is 0.
[09/09 09:43:23    135s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.011, MEM:2396.1M, EPOCH TIME: 1725889403.389051
[09/09 09:43:23    135s] 
[09/09 09:43:23    135s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:23    135s] OPERPROF:     Starting CMU at level 3, MEM:2396.1M, EPOCH TIME: 1725889403.389398
[09/09 09:43:23    135s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1725889403.389709
[09/09 09:43:23    135s] 
[09/09 09:43:23    135s] Bad Lib Cell Checking (CMU) is done! (0)
[09/09 09:43:23    135s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2396.1M, EPOCH TIME: 1725889403.389918
[09/09 09:43:23    135s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2396.1M, EPOCH TIME: 1725889403.389966
[09/09 09:43:23    135s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2396.1M, EPOCH TIME: 1725889403.390261
[09/09 09:43:23    135s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2396.1MB).
[09/09 09:43:23    135s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.015, MEM:2396.1M, EPOCH TIME: 1725889403.390701
[09/09 09:43:23    135s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2396.1M, EPOCH TIME: 1725889403.390782
[09/09 09:43:23    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:23    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:23    135s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2396.1M, EPOCH TIME: 1725889403.393423
[09/09 09:43:23    135s] 
[09/09 09:43:23    135s] Creating Lib Analyzer ...
[09/09 09:43:23    135s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[09/09 09:43:23    135s] Type 'man IMPOPT-7077' for more detail.
[09/09 09:43:23    135s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:43:23    135s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:43:23    135s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:43:23    135s] 
[09/09 09:43:23    135s] {RT max_rc 0 3 3 0}
[09/09 09:43:24    136s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:16 mem=2404.1M
[09/09 09:43:24    136s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:16 mem=2404.1M
[09/09 09:43:24    136s] Creating Lib Analyzer, finished. 
[09/09 09:43:24    136s] Effort level <high> specified for reg2reg path_group
[09/09 09:43:24    136s] **WARN: (IMPOPT-7320):	Glitch fixing is enabled but glitch report is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[09/09 09:43:24    136s] **optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1848.8M, totSessionCpu=0:02:16 **
[09/09 09:43:24    136s] Existing Dirty Nets : 0
[09/09 09:43:24    136s] New Signature Flow (optDesignCheckOptions) ....
[09/09 09:43:24    136s] #Taking db snapshot
[09/09 09:43:24    136s] #Taking db snapshot ... done
[09/09 09:43:24    136s] OPERPROF: Starting checkPlace at level 1, MEM:2406.1M, EPOCH TIME: 1725889404.169990
[09/09 09:43:24    136s] Processing tracks to init pin-track alignment.
[09/09 09:43:24    136s] z: 2, totalTracks: 1
[09/09 09:43:24    136s] z: 4, totalTracks: 1
[09/09 09:43:24    136s] z: 6, totalTracks: 1
[09/09 09:43:24    136s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:43:24    136s] All LLGs are deleted
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2406.1M, EPOCH TIME: 1725889404.171909
[09/09 09:43:24    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1725889404.172003
[09/09 09:43:24    136s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2406.1M, EPOCH TIME: 1725889404.172055
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2406.1M, EPOCH TIME: 1725889404.172244
[09/09 09:43:24    136s] Max number of tech site patterns supported in site array is 256.
[09/09 09:43:24    136s] Core basic site is core_ji3v
[09/09 09:43:24    136s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2406.1M, EPOCH TIME: 1725889404.181951
[09/09 09:43:24    136s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:43:24    136s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:43:24    136s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1725889404.182278
[09/09 09:43:24    136s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:43:24    136s] SiteArray: use 172,032 bytes
[09/09 09:43:24    136s] SiteArray: current memory after site array memory allocation 2406.1M
[09/09 09:43:24    136s] SiteArray: FP blocked sites are writable
[09/09 09:43:24    136s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:43:24    136s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2406.1M, EPOCH TIME: 1725889404.182825
[09/09 09:43:24    136s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.000, REAL:0.002, MEM:2406.1M, EPOCH TIME: 1725889404.184700
[09/09 09:43:24    136s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:43:24    136s] Atter site array init, number of instance map data is 0.
[09/09 09:43:24    136s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.010, REAL:0.013, MEM:2406.1M, EPOCH TIME: 1725889404.184931
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:24    136s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2406.1M, EPOCH TIME: 1725889404.185261
[09/09 09:43:24    136s] Begin checking placement ... (start mem=2406.1M, init mem=2406.1M)
[09/09 09:43:24    136s] Begin checking exclusive groups violation ...
[09/09 09:43:24    136s] There are 0 groups to check, max #box is 0, total #box is 0
[09/09 09:43:24    136s] Finished checking exclusive groups violations. Found 0 Vio.
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] Running CheckPlace using 1 thread in normal mode...
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] ...checkPlace normal is done!
[09/09 09:43:24    136s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2406.1M, EPOCH TIME: 1725889404.197198
[09/09 09:43:24    136s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:2406.1M, EPOCH TIME: 1725889404.197740
[09/09 09:43:24    136s] *info: Placed = 1393           (Fixed = 11)
[09/09 09:43:24    136s] *info: Unplaced = 0           
[09/09 09:43:24    136s] Placement Density:65.71%(53749/81797)
[09/09 09:43:24    136s] Placement Density (including fixed std cells):65.71%(53749/81797)
[09/09 09:43:24    136s] All LLGs are deleted
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2406.1M, EPOCH TIME: 1725889404.198202
[09/09 09:43:24    136s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1725889404.198271
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2406.1M)
[09/09 09:43:24    136s] OPERPROF: Finished checkPlace at level 1, CPU:0.030, REAL:0.029, MEM:2406.1M, EPOCH TIME: 1725889404.198695
[09/09 09:43:24    136s]  Initial DC engine is -> aae
[09/09 09:43:24    136s]  
[09/09 09:43:24    136s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[09/09 09:43:24    136s]  
[09/09 09:43:24    136s]  
[09/09 09:43:24    136s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[09/09 09:43:24    136s]  
[09/09 09:43:24    136s] Reset EOS DB
[09/09 09:43:24    136s] Ignoring AAE DB Resetting ...
[09/09 09:43:24    136s]  Set Options for AAE Based Opt flow 
[09/09 09:43:24    136s] *** optDesign -postRoute ***
[09/09 09:43:24    136s] DRC Margin: user margin 0.0; extra margin 0
[09/09 09:43:24    136s] Setup Target Slack: user slack 0
[09/09 09:43:24    136s] Hold Target Slack: user slack 0
[09/09 09:43:24    136s] All LLGs are deleted
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2406.1M, EPOCH TIME: 1725889404.203305
[09/09 09:43:24    136s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1725889404.203395
[09/09 09:43:24    136s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2406.1M, EPOCH TIME: 1725889404.203630
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2406.1M, EPOCH TIME: 1725889404.203807
[09/09 09:43:24    136s] Max number of tech site patterns supported in site array is 256.
[09/09 09:43:24    136s] Core basic site is core_ji3v
[09/09 09:43:24    136s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2406.1M, EPOCH TIME: 1725889404.213682
[09/09 09:43:24    136s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:43:24    136s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:43:24    136s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2406.1M, EPOCH TIME: 1725889404.214013
[09/09 09:43:24    136s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:43:24    136s] SiteArray: use 172,032 bytes
[09/09 09:43:24    136s] SiteArray: current memory after site array memory allocation 2406.1M
[09/09 09:43:24    136s] SiteArray: FP blocked sites are writable
[09/09 09:43:24    136s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2406.1M, EPOCH TIME: 1725889404.214535
[09/09 09:43:24    136s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.002, MEM:2406.1M, EPOCH TIME: 1725889404.216461
[09/09 09:43:24    136s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:43:24    136s] Atter site array init, number of instance map data is 0.
[09/09 09:43:24    136s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.013, MEM:2406.1M, EPOCH TIME: 1725889404.216723
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:24    136s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2406.1M, EPOCH TIME: 1725889404.217169
[09/09 09:43:24    136s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:24    136s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:24    136s] Multi-VT timing optimization disabled based on library information.
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:43:24    136s] Deleting Lib Analyzer.
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Deleting Cell Server End ...
[09/09 09:43:24    136s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:43:24    136s] Summary for sequential cells identification: 
[09/09 09:43:24    136s]   Identified SBFF number: 33
[09/09 09:43:24    136s]   Identified MBFF number: 0
[09/09 09:43:24    136s]   Identified SB Latch number: 0
[09/09 09:43:24    136s]   Identified MB Latch number: 0
[09/09 09:43:24    136s]   Not identified SBFF number: 0
[09/09 09:43:24    136s]   Not identified MBFF number: 0
[09/09 09:43:24    136s]   Not identified SB Latch number: 0
[09/09 09:43:24    136s]   Not identified MB Latch number: 0
[09/09 09:43:24    136s]   Number of sequential cells which are not FFs: 43
[09/09 09:43:24    136s]  Visiting view : slow_functional_mode
[09/09 09:43:24    136s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:43:24    136s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:43:24    136s]  Visiting view : fast_functional_mode
[09/09 09:43:24    136s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:43:24    136s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:43:24    136s] TLC MultiMap info (StdDelay):
[09/09 09:43:24    136s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:43:24    136s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:43:24    136s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:43:24    136s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:43:24    136s]  Setting StdDelay to: 91ps
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] TimeStamp Deleting Cell Server End ...
[09/09 09:43:24    136s] *** InitOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:16.5/0:31:20.8 (0.1), mem = 2406.1M
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] =============================================================================================
[09/09 09:43:24    136s]  Step TAT Report : InitOpt #1 / optDesign #8                                    21.18-s099_1
[09/09 09:43:24    136s] =============================================================================================
[09/09 09:43:24    136s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:24    136s] ---------------------------------------------------------------------------------------------
[09/09 09:43:24    136s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:24    136s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  77.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:43:24    136s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:24    136s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:24    136s] [ CheckPlace             ]      1   0:00:00.0  (   3.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:43:24    136s] [ TimingUpdate           ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:43:24    136s] [ MISC                   ]          0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:43:24    136s] ---------------------------------------------------------------------------------------------
[09/09 09:43:24    136s]  InitOpt #1 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:24    136s] ---------------------------------------------------------------------------------------------
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] ** INFO : this run is activating 'postRoute' automaton
[09/09 09:43:24    136s] **INFO: flowCheckPoint #1 InitialSummary
[09/09 09:43:24    136s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2406.129M)
[09/09 09:43:24    136s] Extraction called for design 'aska_dig' of instances=1393 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:43:24    136s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:43:24    136s] RC Extraction called in multi-corner(2) mode.
[09/09 09:43:24    136s] Process corner(s) are loaded.
[09/09 09:43:24    136s]  Corner: max_rc
[09/09 09:43:24    136s]  Corner: min_rc
[09/09 09:43:24    136s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d -maxResLength 200  -extended
[09/09 09:43:24    136s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:43:24    136s]       RC Corner Indexes            0       1   
[09/09 09:43:24    136s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:43:24    136s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:43:24    136s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:24    136s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:24    136s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:24    136s] Shrink Factor                : 1.00000
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] Trim Metal Layers:
[09/09 09:43:24    136s] LayerId::1 widthSet size::4
[09/09 09:43:24    136s] LayerId::2 widthSet size::4
[09/09 09:43:24    136s] LayerId::3 widthSet size::4
[09/09 09:43:24    136s] LayerId::4 widthSet size::4
[09/09 09:43:24    136s] LayerId::5 widthSet size::4
[09/09 09:43:24    136s] LayerId::6 widthSet size::2
[09/09 09:43:24    136s] eee: pegSigSF::1.070000
[09/09 09:43:24    136s] Initializing multi-corner capacitance tables ... 
[09/09 09:43:24    136s] Initializing multi-corner resistance tables ...
[09/09 09:43:24    136s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:43:24    136s] eee: l::2 avDens::0.135969 usedTrk::696.159106 availTrk::5120.000000 sigTrk::696.159106
[09/09 09:43:24    136s] eee: l::3 avDens::0.141366 usedTrk::599.390825 availTrk::4240.000000 sigTrk::599.390825
[09/09 09:43:24    136s] eee: l::4 avDens::0.017012 usedTrk::43.550000 availTrk::2560.000000 sigTrk::43.550000
[09/09 09:43:24    136s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:24    136s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:24    136s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036495 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:43:24    136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2396.1M)
[09/09 09:43:24    136s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for storing RC.
[09/09 09:43:24    136s] Extracted 10.0118% (CPU Time= 0:00:00.1  MEM= 2432.2M)
[09/09 09:43:24    136s] Extracted 20.0089% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 30.0133% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 40.0103% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 50.0148% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 60.0118% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 70.0089% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 80.0133% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 90.0103% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2456.2M)
[09/09 09:43:24    136s] Number of Extracted Resistors     : 22222
[09/09 09:43:24    136s] Number of Extracted Ground Cap.   : 23049
[09/09 09:43:24    136s] Number of Extracted Coupling Cap. : 39044
[09/09 09:43:24    136s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2432.141M)
[09/09 09:43:24    136s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:43:24    136s]  Corner: max_rc
[09/09 09:43:24    136s]  Corner: min_rc
[09/09 09:43:24    136s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2432.1M)
[09/09 09:43:24    136s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:43:24    136s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2440.141M)
[09/09 09:43:24    136s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2440.141M)
[09/09 09:43:24    136s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2440.141M)
[09/09 09:43:24    136s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:43:24    136s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 0 access done (mem: 2440.141M)
[09/09 09:43:24    136s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2440.141M)
[09/09 09:43:24    136s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2440.141M)
[09/09 09:43:24    136s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2422.414M)
[09/09 09:43:24    136s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2422.4M)
[09/09 09:43:24    136s] 
[09/09 09:43:24    136s] Trim Metal Layers:
[09/09 09:43:24    136s] LayerId::1 widthSet size::4
[09/09 09:43:24    136s] LayerId::2 widthSet size::4
[09/09 09:43:24    136s] LayerId::3 widthSet size::4
[09/09 09:43:24    136s] LayerId::4 widthSet size::4
[09/09 09:43:24    136s] LayerId::5 widthSet size::4
[09/09 09:43:24    136s] LayerId::6 widthSet size::2
[09/09 09:43:24    136s] eee: pegSigSF::1.070000
[09/09 09:43:24    136s] Initializing multi-corner capacitance tables ... 
[09/09 09:43:24    136s] Initializing multi-corner resistance tables ...
[09/09 09:43:24    136s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:43:24    136s] eee: l::2 avDens::0.135969 usedTrk::696.159106 availTrk::5120.000000 sigTrk::696.159106
[09/09 09:43:24    136s] eee: l::3 avDens::0.141366 usedTrk::599.390825 availTrk::4240.000000 sigTrk::599.390825
[09/09 09:43:24    136s] eee: l::4 avDens::0.017012 usedTrk::43.550000 availTrk::2560.000000 sigTrk::43.550000
[09/09 09:43:24    136s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:24    136s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:24    136s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036495 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:43:24    136s] *** BuildHoldData #1 [begin] (optDesign #8) : totSession cpu/real = 0:02:16.9/0:31:21.3 (0.1), mem = 2451.0M
[09/09 09:43:24    136s] AAE_INFO: switching -siAware from true to false ...
[09/09 09:43:24    136s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[09/09 09:43:24    136s] OPTC: user 20.0
[09/09 09:43:24    136s] Starting delay calculation for Hold views
[09/09 09:43:24    136s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:43:24    136s] #################################################################################
[09/09 09:43:24    136s] # Design Stage: PostRoute
[09/09 09:43:24    136s] # Design Name: aska_dig
[09/09 09:43:24    136s] # Design Mode: 180nm
[09/09 09:43:24    136s] # Analysis Mode: MMMC OCV 
[09/09 09:43:24    136s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:43:24    136s] # Signoff Settings: SI Off 
[09/09 09:43:24    136s] #################################################################################
[09/09 09:43:24    136s] Calculate late delays in OCV mode...
[09/09 09:43:24    136s] Calculate early delays in OCV mode...
[09/09 09:43:24    136s] Topological Sorting (REAL = 0:00:00.0, MEM = 2449.0M, InitMEM = 2449.0M)
[09/09 09:43:24    136s] Start delay calculation (fullDC) (1 T). (MEM=2449.03)
[09/09 09:43:24    136s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:43:24    137s] End AAE Lib Interpolated Model. (MEM=2468.76 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 0. 
[09/09 09:43:25    137s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:43:25    137s] Total number of fetched objects 1431
[09/09 09:43:25    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] End delay calculation. (MEM=2484.44 CPU=0:00:00.1 REAL=0:00:01.0)
[09/09 09:43:25    137s] End delay calculation (fullDC). (MEM=2484.44 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:43:25    137s] *** CDM Built up (cpu=0:00:00.2  real=0:00:01.0  mem= 2484.4M) ***
[09/09 09:43:25    137s] *** Done Building Timing Graph (cpu=0:00:00.2 real=0:00:01.0 totSessionCpu=0:02:17 mem=2484.4M)
[09/09 09:43:25    137s] Done building cte hold timing graph (HoldAware) cpu=0:00:00.3 real=0:00:01.0 totSessionCpu=0:02:17 mem=2484.4M ***
[09/09 09:43:25    137s] AAE_INFO: switching -siAware from false to true ...
[09/09 09:43:25    137s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[09/09 09:43:25    137s] Starting delay calculation for Setup views
[09/09 09:43:25    137s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:43:25    137s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:43:25    137s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:43:25    137s] #################################################################################
[09/09 09:43:25    137s] # Design Stage: PostRoute
[09/09 09:43:25    137s] # Design Name: aska_dig
[09/09 09:43:25    137s] # Design Mode: 180nm
[09/09 09:43:25    137s] # Analysis Mode: MMMC OCV 
[09/09 09:43:25    137s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:43:25    137s] # Signoff Settings: SI On 
[09/09 09:43:25    137s] #################################################################################
[09/09 09:43:25    137s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:43:25    137s] Setting infinite Tws ...
[09/09 09:43:25    137s] First Iteration Infinite Tw... 
[09/09 09:43:25    137s] Calculate early delays in OCV mode...
[09/09 09:43:25    137s] Calculate late delays in OCV mode...
[09/09 09:43:25    137s] Topological Sorting (REAL = 0:00:00.0, MEM = 2480.7M, InitMEM = 2480.7M)
[09/09 09:43:25    137s] Start delay calculation (fullDC) (1 T). (MEM=2480.71)
[09/09 09:43:25    137s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:43:25    137s] End AAE Lib Interpolated Model. (MEM=2492.32 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] Total number of fetched objects 1431
[09/09 09:43:25    137s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:43:25    137s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] End delay calculation. (MEM=2476.32 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:43:25    137s] End delay calculation (fullDC). (MEM=2476.32 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:43:25    137s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2476.3M) ***
[09/09 09:43:25    137s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2476.3M)
[09/09 09:43:25    137s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:43:25    137s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2476.3M)
[09/09 09:43:25    137s] 
[09/09 09:43:25    137s] Executing IPO callback for view pruning ..
[09/09 09:43:25    137s] Starting SI iteration 2
[09/09 09:43:25    137s] Calculate early delays in OCV mode...
[09/09 09:43:25    137s] Calculate late delays in OCV mode...
[09/09 09:43:25    137s] Start delay calculation (fullDC) (1 T). (MEM=2413.44)
[09/09 09:43:25    137s] End AAE Lib Interpolated Model. (MEM=2413.44 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[09/09 09:43:25    137s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:43:25    137s] Total number of fetched objects 1431
[09/09 09:43:25    137s] AAE_INFO-618: Total number of nets in the design is 1458,  9.8 percent of the nets selected for SI analysis
[09/09 09:43:25    137s] End delay calculation. (MEM=2453.61 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:43:25    137s] End delay calculation (fullDC). (MEM=2453.61 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:43:25    137s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2453.6M) ***
[09/09 09:43:25    137s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:18 mem=2453.6M)
[09/09 09:43:25    137s] End AAE Lib Interpolated Model. (MEM=2453.61 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    137s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2453.6M, EPOCH TIME: 1725889405.774198
[09/09 09:43:25    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] 
[09/09 09:43:25    137s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:25    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2453.6M, EPOCH TIME: 1725889405.785008
[09/09 09:43:25    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:25    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.053  |  8.490  |  0.053  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2469.6M, EPOCH TIME: 1725889405.820258
[09/09 09:43:25    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] 
[09/09 09:43:25    137s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:25    137s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2469.6M, EPOCH TIME: 1725889405.831367
[09/09 09:43:25    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:25    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:43:25    137s] *** BuildHoldData #1 [finish] (optDesign #8) : cpu/real = 0:00:01.0/0:00:01.0 (1.0), totSession cpu/real = 0:02:17.9/0:31:22.4 (0.1), mem = 2469.6M
[09/09 09:43:25    137s] 
[09/09 09:43:25    137s] =============================================================================================
[09/09 09:43:25    137s]  Step TAT Report : BuildHoldData #1 / optDesign #8                              21.18-s099_1
[09/09 09:43:25    137s] =============================================================================================
[09/09 09:43:25    137s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:25    137s] ---------------------------------------------------------------------------------------------
[09/09 09:43:25    137s] [ ViewPruning            ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:25    137s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:43:25    137s] [ DrvReport              ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:43:25    137s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:25    137s] [ HoldTimerInit          ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:25    137s] [ TimingUpdate           ]      4   0:00:00.3  (  31.4 % )     0:00:00.8 /  0:00:00.8    1.0
[09/09 09:43:25    137s] [ FullDelayCalc          ]      3   0:00:00.5  (  47.9 % )     0:00:00.5 /  0:00:00.5    1.0
[09/09 09:43:25    137s] [ TimingReport           ]      1   0:00:00.0  (   1.6 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:43:25    137s] [ MISC                   ]          0:00:00.1  (  13.7 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:43:25    137s] ---------------------------------------------------------------------------------------------
[09/09 09:43:25    137s]  BuildHoldData #1 TOTAL             0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 09:43:25    137s] ---------------------------------------------------------------------------------------------
[09/09 09:43:25    137s] 
[09/09 09:43:25    137s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 1851.8M, totSessionCpu=0:02:18 **
[09/09 09:43:25    137s] OPTC: m1 20.0 20.0
[09/09 09:43:25    137s] Setting latch borrow mode to budget during optimization.
[09/09 09:43:25    137s] Info: Done creating the CCOpt slew target map.
[09/09 09:43:25    137s] **INFO: flowCheckPoint #2 OptimizationPass1
[09/09 09:43:25    137s] Glitch fixing enabled
[09/09 09:43:25    137s] *** ClockDrv #1 [begin] (optDesign #8) : totSession cpu/real = 0:02:18.0/0:31:22.4 (0.1), mem = 2431.6M
[09/09 09:43:25    137s] Running CCOpt-PRO on entire clock network
[09/09 09:43:25    137s] Net route status summary:
[09/09 09:43:25    137s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:43:25    137s]   Non-clock:  1445 (unrouted=27, trialRouted=0, noStatus=0, routed=1418, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:43:25    137s] Clock tree cells fixed by user: 0 out of 11 (0%)
[09/09 09:43:25    137s] PRO...
[09/09 09:43:25    137s] Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
[09/09 09:43:25    137s] Initializing clock structures...
[09/09 09:43:25    137s]   Creating own balancer
[09/09 09:43:25    137s]   Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
[09/09 09:43:25    137s]   Removing CTS place status from clock tree and sinks.
[09/09 09:43:25    137s]   Removed CTS place status from 11 clock cells (out of 14 ) and 0 clock sinks (out of 0 ).
[09/09 09:43:25    137s]   Initializing legalizer
[09/09 09:43:25    137s]   Using cell based legalization.
[09/09 09:43:25    137s]   Leaving CCOpt scope - Initializing placement interface...
[09/09 09:43:25    137s] OPERPROF: Starting DPlace-Init at level 1, MEM:2431.6M, EPOCH TIME: 1725889405.880082
[09/09 09:43:25    137s] Processing tracks to init pin-track alignment.
[09/09 09:43:25    137s] z: 2, totalTracks: 1
[09/09 09:43:25    137s] z: 4, totalTracks: 1
[09/09 09:43:25    137s] z: 6, totalTracks: 1
[09/09 09:43:25    137s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:43:25    137s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2431.6M, EPOCH TIME: 1725889405.881545
[09/09 09:43:25    137s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    137s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:25    138s] 
[09/09 09:43:25    138s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:25    138s] 
[09/09 09:43:25    138s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:43:25    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2431.6M, EPOCH TIME: 1725889405.893064
[09/09 09:43:25    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2431.6M, EPOCH TIME: 1725889405.893134
[09/09 09:43:25    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2431.6M, EPOCH TIME: 1725889405.893385
[09/09 09:43:25    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2431.6MB).
[09/09 09:43:25    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.014, MEM:2431.6M, EPOCH TIME: 1725889405.893633
[09/09 09:43:25    138s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:25    138s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:43:25    138s] (I)      Load db... (mem=2431.6M)
[09/09 09:43:25    138s] (I)      Read data from FE... (mem=2431.6M)
[09/09 09:43:25    138s] (I)      Number of ignored instance 0
[09/09 09:43:25    138s] (I)      Number of inbound cells 0
[09/09 09:43:25    138s] (I)      Number of opened ILM blockages 0
[09/09 09:43:25    138s] (I)      Number of instances temporarily fixed by detailed placement 368
[09/09 09:43:25    138s] (I)      numMoveCells=1025, numMacros=0  numPads=80  numMultiRowHeightInsts=0
[09/09 09:43:25    138s] (I)      cell height: 4480, count: 1393
[09/09 09:43:25    138s] (I)      Read rows... (mem=2431.6M)
[09/09 09:43:25    138s] (I)      Done Read rows (cpu=0.000s, mem=2431.6M)
[09/09 09:43:25    138s] (I)      Done Read data from FE (cpu=0.000s, mem=2431.6M)
[09/09 09:43:25    138s] (I)      Done Load db (cpu=0.000s, mem=2431.6M)
[09/09 09:43:25    138s] (I)      Constructing placeable region... (mem=2431.6M)
[09/09 09:43:25    138s] (I)      Constructing bin map
[09/09 09:43:25    138s] (I)      Initialize bin information with width=44800 height=44800
[09/09 09:43:25    138s] (I)      Done constructing bin map
[09/09 09:43:25    138s] (I)      Compute region effective width... (mem=2431.6M)
[09/09 09:43:25    138s] (I)      Done Compute region effective width (cpu=0.000s, mem=2431.6M)
[09/09 09:43:25    138s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2431.6M)
[09/09 09:43:25    138s]   Legalizer reserving space for clock trees
[09/09 09:43:25    138s]   Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]   Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]   Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]   Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]   Reconstructing clock tree datastructures, skew aware...
[09/09 09:43:25    138s]     Validating CTS configuration...
[09/09 09:43:25    138s]     Checking module port directions...
[09/09 09:43:25    138s]     Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:25    138s]     Non-default CCOpt properties:
[09/09 09:43:25    138s]       Public non-default CCOpt properties:
[09/09 09:43:25    138s]         adjacent_rows_legal: true (default: false)
[09/09 09:43:25    138s]         buffer_cells is set for at least one object
[09/09 09:43:25    138s]         cell_density is set for at least one object
[09/09 09:43:25    138s]         cell_halo_rows: 0 (default: 1)
[09/09 09:43:25    138s]         cell_halo_sites: 0 (default: 4)
[09/09 09:43:25    138s]         inverter_cells is set for at least one object
[09/09 09:43:25    138s]         primary_delay_corner: slow_corner (default: )
[09/09 09:43:25    138s]         route_type is set for at least one object
[09/09 09:43:25    138s]         source_driver is set for at least one object
[09/09 09:43:25    138s]         target_insertion_delay is set for at least one object
[09/09 09:43:25    138s]         target_skew is set for at least one object
[09/09 09:43:25    138s]         target_skew_wire is set for at least one object
[09/09 09:43:25    138s]       Private non-default CCOpt properties:
[09/09 09:43:25    138s]         allow_non_fterm_identical_swaps: 0 (default: true)
[09/09 09:43:25    138s]         clock_nets_detailed_routed: 1 (default: false)
[09/09 09:43:25    138s]         exp_use_early_global_min_max_route_layers: 0 (default: true)
[09/09 09:43:25    138s]         force_design_routing_status: 1 (default: auto)
[09/09 09:43:25    138s]         pro_enable_post_commit_delay_update: 1 (default: false)
[09/09 09:43:25    138s]     Route type trimming info:
[09/09 09:43:25    138s]       No route type modifications were made.
[09/09 09:43:25    138s] End AAE Lib Interpolated Model. (MEM=2434.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s] (I)      Initializing Steiner engine. 
[09/09 09:43:25    138s] (I)      ============================ Layers =============================
[09/09 09:43:25    138s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:43:25    138s] (I)      | DB# |  ID |                 Name |      Type | #Masks | Extra |
[09/09 09:43:25    138s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:43:25    138s] (I)      |  33 |   0 |                 CONT |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   1 |   1 |                 MET1 |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      |  34 |   1 |                 VIA1 |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   2 |   2 |                 MET2 |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      |  35 |   2 |                 VIA2 |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   3 |   3 |                 MET3 |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      |  36 |   3 |                 VIA3 |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   4 |   4 |                 MET4 |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      |  37 |   4 |                VIATP |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   5 |   5 |                METTP |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      |  38 |   5 |               VIATPL |       cut |      1 |       |
[09/09 09:43:25    138s] (I)      |   6 |   6 |               METTPL |      wire |      1 |       |
[09/09 09:43:25    138s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:43:25    138s] (I)      |  64 |  64 |              OVERLAP |   overlap |        |       |
[09/09 09:43:25    138s] (I)      |  65 |  65 |                 PIMP |   implant |        |       |
[09/09 09:43:25    138s] (I)      |  66 |  66 |                 NIMP |   implant |        |       |
[09/09 09:43:25    138s] (I)      |  67 |  67 |                NWELL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  68 |  68 |                 DIFF | diffusion |        |    MS |
[09/09 09:43:25    138s] (I)      |   0 |   0 |                POLY1 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  69 |  69 |               LOCKED |     other |        |       |
[09/09 09:43:25    138s] (I)      |  70 |  70 |              LOCKED1 |     other |        |       |
[09/09 09:43:25    138s] (I)      |  71 |  71 |              LOCKED2 |     other |        |       |
[09/09 09:43:25    138s] (I)      |  72 |  72 |              LOCKED3 |     other |        |       |
[09/09 09:43:25    138s] (I)      |  73 |  73 |              LOCKED4 |     other |        |       |
[09/09 09:43:25    138s] (I)      |  74 |  74 |                   MV |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  75 |  75 |                PWELL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  76 |  76 |                  PAD |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  77 |  77 |                 VIA4 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  78 |  78 |                 SBLK |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  79 |  79 |                NOPIM |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  80 |  80 |                 CAPM |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  81 |  81 |                 MET5 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  82 |  82 |                  LDP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  83 |  83 |                NODRC |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  84 |  84 |               DIODEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  85 |  85 |                  ESD |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  86 |  86 |                  LDN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  87 |  87 |                   CF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  88 |  88 |                 HRES |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  89 |  89 |                  ALN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  90 |  90 |               DNWELL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  91 |  91 |                 IOID |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  92 |  92 |                 MRES |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  93 |  93 |                  NW1 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  94 |  94 |                  PW1 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  95 |  95 |                  NW2 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  96 |  96 |                  PW2 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  97 |  97 |               BLKALL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  98 |  98 |               BIPDEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      |  99 |  99 |                 NIFE |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 100 | 100 |               SUBCUT |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 101 | 101 |               FAMARK |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 102 | 102 |               RESDEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 103 | 103 |               CAPDEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 104 | 104 |               INDDEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 105 | 105 |                  RAC |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 106 | 106 |                XFLAY |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 107 | 107 |                HVGOX |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 108 | 108 |              HVPWELL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 109 | 109 |              HVNWELL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 110 | 110 |                  SOI |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 111 | 111 |                  PDD |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 112 | 112 |                  SCI |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 113 | 113 |                  SSD |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 114 | 114 |                 DEPL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 115 | 115 |                  LPM |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 116 | 116 |                  LNM |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 117 | 117 |                ISOPW |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 118 | 118 |                  SOC |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 119 | 119 |                 DMOS |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 120 | 120 |               DEVLBL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 121 | 121 |             DNWELLMV |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 122 | 122 |                PWBLK |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 123 | 123 |               PHODEF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 124 | 124 |                  LNO |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 125 | 125 |                 VIA5 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 126 | 126 |                 MET6 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 127 | 127 |               HVDEPL |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 128 | 128 |              CAPM23F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 129 | 129 |             CAPMH23F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 130 | 130 |              CAPM34F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 131 | 131 |             CAPMH34F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 132 | 132 |              CAPM45F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 133 | 133 |             CAPMH45F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 134 | 134 |              CAPM56F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 135 | 135 |             CAPMH56F |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 136 | 136 |                CAPM2 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 137 | 137 |                CAPM3 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 138 | 138 |                  DNC |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 139 | 139 |                  DPC |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 140 | 140 |                LNDEV |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 141 | 141 |                  HNW |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 142 | 142 |                  NDF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 143 | 143 |                  PDF |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 144 | 144 |                  DTI |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 145 | 145 |                UVWIN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 146 | 146 |               ANODOP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 147 | 147 |               CATDOP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 148 | 148 |                  AML |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 149 | 149 |                BNIMP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 150 | 150 |                  LPW |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 151 | 151 |                  LNW |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 152 | 152 |                   BP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 153 | 153 |                CAPMH |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 154 | 154 |               CAPMH2 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 155 | 155 |               CAPMH3 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 156 | 156 |               LDDBLK |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 157 | 157 |                  STI |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 158 | 158 |                  LVT |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 159 | 159 |               NWELL3 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 160 | 160 |               PWELL3 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 161 | 161 |                ngate |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 162 | 162 |                pgate |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 163 | 163 |                  sub |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 164 | 164 |              polyres |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 165 | 165 |               allres |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 166 | 166 |                  nsd |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 167 | 167 |                  psd |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 168 | 168 |               SUBEXT |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 169 | 169 |               SUBDEV |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 170 | 170 |                NGIMP |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 171 | 171 |                  ULN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 172 | 172 |                 PPLN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 173 | 173 |                 NNLN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 174 | 174 |                 NWLN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 175 | 175 |                 PWLN |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 176 | 176 |               NWELL5 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 177 | 177 |               PWELL5 |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 178 | 178 |                  SVT |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 179 | 179 |               CORNER |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 180 | 180 |               PIMIDE |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 181 | 181 |                 EMIR |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 182 | 182 |             DONOTUSE |     other |        |    MS |
[09/09 09:43:25    138s] (I)      | 183 | 183 |          LOCKED_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 184 | 184 |         LOCKED1_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 185 | 185 |         LOCKED2_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 186 | 186 |         LOCKED3_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 187 | 187 |         LOCKED4_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 188 | 188 |           POLY1_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 189 | 189 |            MET1_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 190 | 190 |            VIA1_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 191 | 191 |            MET2_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 192 | 192 |            VIA2_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 193 | 193 |            MET3_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 194 | 194 |            VIA3_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 195 | 195 |            MET4_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 196 | 196 |           VIATP_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 197 | 197 |           METTP_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 198 | 198 |          VIATPL_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 199 | 199 |          METTPL_slot |     other |        |       |
[09/09 09:43:25    138s] (I)      | 200 | 200 |             Unrouted |     other |        |       |
[09/09 09:43:25    138s] (I)      | 201 | 201 |             Canplace |     other |        |       |
[09/09 09:43:25    138s] (I)      | 202 | 202 |         Cannotoccupy |     other |        |       |
[09/09 09:43:25    138s] (I)      | 203 | 203 |                Group |     other |        |       |
[09/09 09:43:25    138s] (I)      | 204 | 204 |                  Row |     other |        |       |
[09/09 09:43:25    138s] (I)      | 205 | 205 |               marker |     other |        |       |
[09/09 09:43:25    138s] (I)      | 206 | 206 |         changedLayer |     other |        |       |
[09/09 09:43:25    138s] (I)      | 207 | 207 |           designFlow |     other |        |       |
[09/09 09:43:25    138s] (I)      | 208 | 208 |                unset |     other |        |       |
[09/09 09:43:25    138s] (I)      | 209 | 209 |              unknown |     other |        |       |
[09/09 09:43:25    138s] (I)      | 210 | 210 |               supply |     other |        |       |
[09/09 09:43:25    138s] (I)      | 211 | 211 |                spike |     other |        |       |
[09/09 09:43:25    138s] (I)      | 212 | 212 |               resist |     other |        |       |
[09/09 09:43:25    138s] (I)      | 213 | 213 |                  hiz |     other |        |       |
[09/09 09:43:25    138s] (I)      | 214 | 214 |                drive |     other |        |       |
[09/09 09:43:25    138s] (I)      | 215 | 215 |               select |     other |        |       |
[09/09 09:43:25    138s] (I)      | 216 | 216 |               hilite |     other |        |       |
[09/09 09:43:25    138s] (I)      | 217 | 217 |                   y9 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 218 | 218 |                   y8 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 219 | 219 |                   y7 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 220 | 220 |                   y6 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 221 | 221 |                   y5 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 222 | 222 |                   y4 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 223 | 223 |                   y3 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 224 | 224 |                   y2 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 225 | 225 |                   y1 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 226 | 226 |                   y0 |     other |        |       |
[09/09 09:43:25    138s] (I)      | 227 | 227 |              stretch |     other |        |       |
[09/09 09:43:25    138s] (I)      | 228 | 228 |                 snap |     other |        |       |
[09/09 09:43:25    138s] (I)      | 229 | 229 |            edgeLayer |     other |        |       |
[09/09 09:43:25    138s] (I)      | 230 | 230 |                 axis |     other |        |       |
[09/09 09:43:25    138s] (I)      | 231 | 231 |                  pin |     other |        |       |
[09/09 09:43:25    138s] (I)      | 232 | 232 |                 wire |     other |        |       |
[09/09 09:43:25    138s] (I)      | 233 | 233 |               device |     other |        |       |
[09/09 09:43:25    138s] (I)      | 234 | 234 |               border |     other |        |       |
[09/09 09:43:25    138s] (I)      | 235 | 235 |                 text |     other |        |       |
[09/09 09:43:25    138s] (I)      | 236 | 236 |            softFence |     other |        |       |
[09/09 09:43:25    138s] (I)      | 237 | 237 |            hardFence |     other |        |       |
[09/09 09:43:25    138s] (I)      | 238 | 238 |                align |     other |        |       |
[09/09 09:43:25    138s] (I)      | 239 | 239 |           prBoundary |     other |        |       |
[09/09 09:43:25    138s] (I)      | 240 | 240 |             instance |     other |        |       |
[09/09 09:43:25    138s] (I)      | 241 | 241 |             annotate |     other |        |       |
[09/09 09:43:25    138s] (I)      | 242 | 242 |                 grid |     other |        |       |
[09/09 09:43:25    138s] (I)      | 243 | 243 |           background |     other |        |       |
[09/09 09:43:25    138s] (I)      | 244 | 244 |            substrate |     other |        |       |
[09/09 09:43:25    138s] (I)      | 245 | 245 |     solderMaskBottom |     other |        |       |
[09/09 09:43:25    138s] (I)      | 246 | 246 |    beginGenericLayer |     other |        |       |
[09/09 09:43:25    138s] (I)      | 247 | 247 | internalGenericLayer |     other |        |       |
[09/09 09:43:25    138s] (I)      | 248 | 248 |      endGenericLayer |     other |        |       |
[09/09 09:43:25    138s] (I)      | 249 | 249 |        solderMaskTop |     other |        |       |
[09/09 09:43:25    138s] (I)      | 250 | 250 |                drill |     other |        |       |
[09/09 09:43:25    138s] (I)      | 251 | 251 |             wirebond |     other |        |       |
[09/09 09:43:25    138s] (I)      | 252 | 252 |  wirebondFingerGuide |     other |        |       |
[09/09 09:43:25    138s] (I)      | 253 | 253 |     assemblyBoundary |     other |        |       |
[09/09 09:43:25    138s] (I)      +-----+-----+----------------------+-----------+--------+-------+
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-5067):	Top layer net attribute MET4 for net  is higher than maxRouteLayer's setting of MET3.
[09/09 09:43:25    138s] **WARN: (EMS-27):	Message (IMPCCOPT-5067) has exceeded the current message display limit of 20.
[09/09 09:43:25    138s] To increase the message display limit, refer to the product command reference manual.
[09/09 09:43:25    138s]     Library trimming buffers in power domain auto-default and half-corner slow_corner:setup.late removed 0 of 8 cells
[09/09 09:43:25    138s]     Original list had 8 cells:
[09/09 09:43:25    138s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:43:25    138s]     Library trimming was not able to trim any cells:
[09/09 09:43:25    138s]     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s]     Accumulated time to calculate placeable region: 0
[09/09 09:43:25    138s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 09:43:26    138s] **WARN: (IMPCCOPT-1182):	The clock_gating_cells property has no usable full-cycle clock gates for power domain auto-default. Gating limited for clock tree SPI_CLK. You may be able to solve this problem by specifying a list of lib_cells to use with the clock_gating_cells property.
[09/09 09:43:26    138s]     Library trimming inverters in power domain auto-default and half-corner slow_corner:setup.late removed 2 of 8 cells
[09/09 09:43:26    138s]     Original list had 8 cells:
[09/09 09:43:26    138s]     INJI3VX16 INJI3VX12 INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[09/09 09:43:26    138s]     New trimmed list has 6 cells:
[09/09 09:43:26    138s]     INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1 
[09/09 09:43:26    138s]     Clock tree balancer configuration for clock_trees CLK SPI_CLK:
[09/09 09:43:26    138s]     Non-default CCOpt properties:
[09/09 09:43:26    138s]       Public non-default CCOpt properties:
[09/09 09:43:26    138s]         cell_density: 1 (default: 0.75)
[09/09 09:43:26    138s]         route_type (leaf): LeafUnshield (default: default)
[09/09 09:43:26    138s]         route_type (top): default_route_type_nonleaf (default: default)
[09/09 09:43:26    138s]         route_type (trunk): TrunkUnshield (default: default)
[09/09 09:43:26    138s]         source_driver: BUJI3VX16/A BUJI3VX16/Q (default: )
[09/09 09:43:26    138s]       No private non-default CCOpt properties
[09/09 09:43:26    138s]     For power domain auto-default:
[09/09 09:43:26    138s]       Buffers:     BUJI3VX16 BUJI3VX12 BUJI3VX8 BUJI3VX6 BUJI3VX4 BUJI3VX3 BUJI3VX2 BUJI3VX1 
[09/09 09:43:26    138s]       Inverters:   {INJI3VX8 INJI3VX6 INJI3VX4 INJI3VX3 INJI3VX2 INJI3VX1}
[09/09 09:43:26    138s]       Unblocked area available for placement of any clock cells in power_domain auto-default: 81796.915um^2
[09/09 09:43:26    138s]     Top Routing info:
[09/09 09:43:26    138s]       Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[09/09 09:43:26    138s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     Trunk Routing info:
[09/09 09:43:26    138s]       Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:43:26    138s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     Leaf Routing info:
[09/09 09:43:26    138s]       Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:43:26    138s]       Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     For timing_corner slow_corner:setup, late and power domain auto-default:
[09/09 09:43:26    138s]       Slew time target (leaf):    0.629ns
[09/09 09:43:26    138s]       Slew time target (trunk):   0.629ns
[09/09 09:43:26    138s]       Slew time target (top):     0.634ns (Note: no nets are considered top nets in this clock tree)
[09/09 09:43:26    138s]       Buffer unit delay: 0.288ns
[09/09 09:43:26    138s]       Buffer max distance: 2174.060um
[09/09 09:43:26    138s]     Fastest wire driving cells and distances:
[09/09 09:43:26    138s]       Buffer    : {lib_cell:BUJI3VX16, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=2174.060um, saturatedSlew=0.450ns, speed=3658.802um per ns, cellArea=33.465um^2 per 1000um}
[09/09 09:43:26    138s]       Inverter  : {lib_cell:INJI3VX8, fastest_considered_half_corner=slow_corner:setup.late, optimalDrivingDistance=1290.684um, saturatedSlew=0.454ns, speed=2830.447um per ns, cellArea=23.325um^2 per 1000um}
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Logic Sizing Table:
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     ----------------------------------------------------------
[09/09 09:43:26    138s]     Cell    Instance count    Source    Eligible library cells
[09/09 09:43:26    138s]     ----------------------------------------------------------
[09/09 09:43:26    138s]       (empty table)
[09/09 09:43:26    138s]     ----------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:43:26    138s]     Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]     Clock tree balancer configuration for skew_group CLK/functional_mode:
[09/09 09:43:26    138s]       Sources:                     pin clk
[09/09 09:43:26    138s]       Total number of sinks:       322
[09/09 09:43:26    138s]       Delay constrained sinks:     322
[09/09 09:43:26    138s]       Constrains:                  default
[09/09 09:43:26    138s]       Non-leaf sinks:              0
[09/09 09:43:26    138s]       Ignore pins:                 0
[09/09 09:43:26    138s]      Timing corner slow_corner:setup.late:
[09/09 09:43:26    138s]       Skew target:                 0.288ns
[09/09 09:43:26    138s]       Insertion delay target:      2.000ns
[09/09 09:43:26    138s]     Clock tree balancer configuration for skew_group SPI_CLK/functional_mode:
[09/09 09:43:26    138s]       Sources:                     pin SPI_Clk
[09/09 09:43:26    138s]       Total number of sinks:       46
[09/09 09:43:26    138s]       Delay constrained sinks:     46
[09/09 09:43:26    138s]       Constrains:                  default
[09/09 09:43:26    138s]       Non-leaf sinks:              0
[09/09 09:43:26    138s]       Ignore pins:                 0
[09/09 09:43:26    138s]      Timing corner slow_corner:setup.late:
[09/09 09:43:26    138s]       Skew target:                 0.288ns
[09/09 09:43:26    138s]       Insertion delay target:      2.000ns
[09/09 09:43:26    138s]     Primary reporting skew groups are:
[09/09 09:43:26    138s]     skew_group CLK/functional_mode with 322 clock sinks
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Clock DAG stats initial state:
[09/09 09:43:26    138s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:43:26    138s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:43:26    138s]       misc counts      : r=2, pp=0
[09/09 09:43:26    138s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:43:26    138s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1524.880um, total=2692.480um
[09/09 09:43:26    138s]     Clock DAG library cell distribution initial state {count}:
[09/09 09:43:26    138s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:43:26    138s]     Clock DAG hash initial state: 18140414838746192808 17856308177660883181
[09/09 09:43:26    138s]     CTS services accumulated run-time stats initial state:
[09/09 09:43:26    138s]       delay calculator: calls=15441, total_wall_time=0.556s, mean_wall_time=0.036ms
[09/09 09:43:26    138s]       legalizer: calls=1168, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:43:26    138s]       steiner router: calls=14540, total_wall_time=0.159s, mean_wall_time=0.011ms
[09/09 09:43:26    138s]     Route-type name: LeafUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:43:26    138s]     Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Layer information for route type LeafUnshield:
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:43:26    138s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     MET1      N            H          0.469         0.287         0.135
[09/09 09:43:26    138s]     MET2      Y            V          0.407         0.297         0.121
[09/09 09:43:26    138s]     MET3      Y            H          0.407         0.298         0.121
[09/09 09:43:26    138s]     MET4      N            V          0.407         0.296         0.120
[09/09 09:43:26    138s]     METTP     N            H          0.136         0.276         0.037
[09/09 09:43:26    138s]     METTPL    N            V          0.004         0.371         0.002
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Route-type name: TrunkUnshield; Top/bottom preferred layer name: MET3/MET2; 
[09/09 09:43:26    138s]     Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Layer information for route type TrunkUnshield:
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:43:26    138s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     MET1      N            H          0.469         0.287         0.135
[09/09 09:43:26    138s]     MET2      Y            V          0.407         0.297         0.121
[09/09 09:43:26    138s]     MET3      Y            H          0.407         0.298         0.121
[09/09 09:43:26    138s]     MET4      N            V          0.407         0.296         0.120
[09/09 09:43:26    138s]     METTP     N            H          0.136         0.276         0.037
[09/09 09:43:26    138s]     METTPL    N            V          0.004         0.371         0.002
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: MET4/MET3; 
[09/09 09:43:26    138s]     Unshielded; Mask Constraint: 0; Source: route_type.
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Layer information for route type default_route_type_nonleaf:
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     Layer     Preferred    Route    Res.          Cap.          RC
[09/09 09:43:26    138s]                            Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     MET1      N            H          0.469         0.287         0.135
[09/09 09:43:26    138s]     MET2      N            V          0.407         0.297         0.121
[09/09 09:43:26    138s]     MET3      Y            H          0.407         0.298         0.121
[09/09 09:43:26    138s]     MET4      Y            V          0.407         0.296         0.120
[09/09 09:43:26    138s]     METTP     N            H          0.136         0.276         0.037
[09/09 09:43:26    138s]     METTPL    N            V          0.004         0.371         0.002
[09/09 09:43:26    138s]     ---------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Via selection for estimated routes (rule default):
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     -----------------------------------------------------------------------
[09/09 09:43:26    138s]     Layer           Via Cell        Res.     Cap.     RC       Top of Stack
[09/09 09:43:26    138s]     Range                           (Ohm)    (fF)     (fs)     Only
[09/09 09:43:26    138s]     -----------------------------------------------------------------------
[09/09 09:43:26    138s]     MET1-MET2       VIA1_X_so       6.735    0.030    0.204    false
[09/09 09:43:26    138s]     MET2-MET3       VIA2_so         6.735    0.022    0.147    false
[09/09 09:43:26    138s]     MET3-MET4       VIA3_so         6.735    0.022    0.146    false
[09/09 09:43:26    138s]     MET4-METTP      VIATPne_Y_so    3.191    0.101    0.322    false
[09/09 09:43:26    138s]     METTP-METTPL    VIATPL_so       1.795    0.366    0.657    false
[09/09 09:43:26    138s]     -----------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     No ideal or dont_touch nets found in the clock tree
[09/09 09:43:26    138s]     No dont_touch hnets found in the clock tree
[09/09 09:43:26    138s]     No dont_touch hpins found in the clock network.
[09/09 09:43:26    138s]     Checking for illegal sizes of clock logic instances...
[09/09 09:43:26    138s]     Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Filtering reasons for cell type: inverter
[09/09 09:43:26    138s]     =========================================
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     --------------------------------------------------------------------------
[09/09 09:43:26    138s]     Clock trees    Power domain    Reason              Library cells
[09/09 09:43:26    138s]     --------------------------------------------------------------------------
[09/09 09:43:26    138s]     all            auto-default    Library trimming    { INJI3VX12 INJI3VX16 }
[09/09 09:43:26    138s]     --------------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Validating CTS configuration done. (took cpu=0:00:00.8 real=0:00:00.8)
[09/09 09:43:26    138s] **WARN: (IMPCCOPT-1261):	The skew target of 0.285ns for skew_group CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.288ns. The skew target has been relaxed to 0.288ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[09/09 09:43:26    138s] Type 'man IMPCCOPT-1261' for more detail.
[09/09 09:43:26    138s] **WARN: (IMPCCOPT-1261):	The skew target of 0.285ns for skew_group SPI_CLK/functional_mode in primary delay corner slow_corner is too small. For best results, it is recommended that the skew target be set no lower than 0.288ns. The skew target has been relaxed to 0.288ns. You may force the use of the tighter skew target by setting override_minimum_skew_target to true.
[09/09 09:43:26    138s] Type 'man IMPCCOPT-1261' for more detail.
[09/09 09:43:26    138s]     CCOpt configuration status: all checks passed.
[09/09 09:43:26    138s]   Reconstructing clock tree datastructures, skew aware done.
[09/09 09:43:26    138s] Initializing clock structures done.
[09/09 09:43:26    138s] PRO...
[09/09 09:43:26    138s]   PRO active optimizations:
[09/09 09:43:26    138s]    - DRV fixing with sizing
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Detected clock skew data from CTS
[09/09 09:43:26    138s]   Clock DAG stats PRO initial state:
[09/09 09:43:26    138s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:43:26    138s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:43:26    138s]     misc counts      : r=2, pp=0
[09/09 09:43:26    138s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:43:26    138s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:43:26    138s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:43:26    138s]     wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.703pF, total=0.957pF
[09/09 09:43:26    138s]     wire lengths     : top=0.000um, trunk=1537.675um, leaf=4405.275um, total=5942.950um
[09/09 09:43:26    138s]     hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1524.880um, total=2692.480um
[09/09 09:43:26    138s]   Clock DAG net violations PRO initial state: none
[09/09 09:43:26    138s]   Clock DAG primary half-corner transition distribution PRO initial state:
[09/09 09:43:26    138s]     Trunk : target=0.629ns count=8 avg=0.296ns sd=0.193ns min=0.045ns max=0.578ns {5 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]     Leaf  : target=0.629ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.529ns {0 <= 0.377ns, 4 <= 0.503ns, 1 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]   Clock DAG library cell distribution PRO initial state {count}:
[09/09 09:43:26    138s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:43:26    138s]   Clock DAG hash PRO initial state: 18140414838746192808 17856308177660883181
[09/09 09:43:26    138s]   CTS services accumulated run-time stats PRO initial state:
[09/09 09:43:26    138s]     delay calculator: calls=15441, total_wall_time=0.556s, mean_wall_time=0.036ms
[09/09 09:43:26    138s]     legalizer: calls=1168, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:43:26    138s]     steiner router: calls=14540, total_wall_time=0.159s, mean_wall_time=0.011ms
[09/09 09:43:26    138s]   Primary reporting skew groups PRO initial state:
[09/09 09:43:26    138s]     skew_group default.CLK/functional_mode: unconstrained
[09/09 09:43:26    138s]         min path sink: npg1_ON_count_reg[2]/C
[09/09 09:43:26    138s]         max path sink: spi1_ele1_reg[3]/C
[09/09 09:43:26    138s]   Skew group summary PRO initial state:
[09/09 09:43:26    138s]     skew_group CLK/functional_mode: insertion delay [min=1.840, max=1.915, avg=1.872, sd=0.022], skew [0.075 vs 0.288], 100% {1.840, 1.915} (wid=0.038 ws=0.029) (gid=1.877 gs=0.046)
[09/09 09:43:26    138s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.913, max=1.949, avg=1.939, sd=0.012], skew [0.036 vs 0.288], 100% {1.913, 1.949} (wid=0.049 ws=0.036) (gid=1.900 gs=0.000)
[09/09 09:43:26    138s]   Recomputing CTS skew targets...
[09/09 09:43:26    138s]   Resolving skew group constraints...
[09/09 09:43:26    138s]     Solving LP: 2 skew groups; 4 fragments, 4 fraglets and 5 vertices; 51 variables and 138 constraints; tolerance 1
[09/09 09:43:26    138s]   Resolving skew group constraints done.
[09/09 09:43:26    138s]   Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]   PRO Fixing DRVs...
[09/09 09:43:26    138s]     Clock DAG hash before 'PRO Fixing DRVs': 18140414838746192808 17856308177660883181
[09/09 09:43:26    138s]     CTS services accumulated run-time stats before 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       delay calculator: calls=15465, total_wall_time=0.557s, mean_wall_time=0.036ms
[09/09 09:43:26    138s]       legalizer: calls=1168, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:43:26    138s]       steiner router: calls=14564, total_wall_time=0.159s, mean_wall_time=0.011ms
[09/09 09:43:26    138s]     Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[09/09 09:43:26    138s]     CCOpt-PRO: considered: 13, tested: 13, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Statistics: Fix DRVs (cell sizing):
[09/09 09:43:26    138s]     ===================================
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Cell changes by Net Type:
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     -------------------------------------------------------------------------------------------------
[09/09 09:43:26    138s]     Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[09/09 09:43:26    138s]     -------------------------------------------------------------------------------------------------
[09/09 09:43:26    138s]     top                0            0           0            0                    0                0
[09/09 09:43:26    138s]     trunk              0            0           0            0                    0                0
[09/09 09:43:26    138s]     leaf               0            0           0            0                    0                0
[09/09 09:43:26    138s]     -------------------------------------------------------------------------------------------------
[09/09 09:43:26    138s]     Total              0            0           0            0                    0                0
[09/09 09:43:26    138s]     -------------------------------------------------------------------------------------------------
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[09/09 09:43:26    138s]     Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[09/09 09:43:26    138s]     
[09/09 09:43:26    138s]     Clock DAG stats after 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:43:26    138s]       sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:43:26    138s]       misc counts      : r=2, pp=0
[09/09 09:43:26    138s]       cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:43:26    138s]       cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:43:26    138s]       sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:43:26    138s]       wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.703pF, total=0.957pF
[09/09 09:43:26    138s]       wire lengths     : top=0.000um, trunk=1537.675um, leaf=4405.275um, total=5942.950um
[09/09 09:43:26    138s]       hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1524.880um, total=2692.480um
[09/09 09:43:26    138s]     Clock DAG net violations after 'PRO Fixing DRVs': none
[09/09 09:43:26    138s]     Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       Trunk : target=0.629ns count=8 avg=0.296ns sd=0.193ns min=0.045ns max=0.578ns {5 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]       Leaf  : target=0.629ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.529ns {0 <= 0.377ns, 4 <= 0.503ns, 1 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]     Clock DAG library cell distribution after 'PRO Fixing DRVs' {count}:
[09/09 09:43:26    138s]        Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:43:26    138s]     Clock DAG hash after 'PRO Fixing DRVs': 18140414838746192808 17856308177660883181
[09/09 09:43:26    138s]     CTS services accumulated run-time stats after 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       delay calculator: calls=15465, total_wall_time=0.557s, mean_wall_time=0.036ms
[09/09 09:43:26    138s]       legalizer: calls=1168, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:43:26    138s]       steiner router: calls=14564, total_wall_time=0.159s, mean_wall_time=0.011ms
[09/09 09:43:26    138s]     Primary reporting skew groups after 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       skew_group default.CLK/functional_mode: unconstrained
[09/09 09:43:26    138s]           min path sink: npg1_ON_count_reg[2]/C
[09/09 09:43:26    138s]           max path sink: spi1_ele1_reg[3]/C
[09/09 09:43:26    138s]     Skew group summary after 'PRO Fixing DRVs':
[09/09 09:43:26    138s]       skew_group CLK/functional_mode: insertion delay [min=1.840, max=1.915], skew [0.075 vs 0.288]
[09/09 09:43:26    138s]       skew_group SPI_CLK/functional_mode: insertion delay [min=1.913, max=1.949], skew [0.036 vs 0.288]
[09/09 09:43:26    138s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[09/09 09:43:26    138s]   PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Slew Diagnostics: After DRV fixing
[09/09 09:43:26    138s]   ==================================
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Global Causes:
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   -------------------------------------
[09/09 09:43:26    138s]   Cause
[09/09 09:43:26    138s]   -------------------------------------
[09/09 09:43:26    138s]   DRV fixing with buffering is disabled
[09/09 09:43:26    138s]   -------------------------------------
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Top 5 overslews:
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   ---------------------------------
[09/09 09:43:26    138s]   Overslew    Causes    Driving Pin
[09/09 09:43:26    138s]   ---------------------------------
[09/09 09:43:26    138s]     (empty table)
[09/09 09:43:26    138s]   ---------------------------------
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]   Cause    Occurences
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]     (empty table)
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Violation diagnostics counts from the 0 nodes that have violations:
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]   Cause    Occurences
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]     (empty table)
[09/09 09:43:26    138s]   -------------------
[09/09 09:43:26    138s]   
[09/09 09:43:26    138s]   Reconnecting optimized routes...
[09/09 09:43:26    138s]   Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]   Set dirty flag on 0 instances, 0 nets
[09/09 09:43:26    138s]   Clock tree timing engine global stage delay update for slow_corner:setup.late...
[09/09 09:43:26    138s] End AAE Lib Interpolated Model. (MEM=2472.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:26    138s]   Clock tree timing engine global stage delay update for slow_corner:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s]   Clock DAG stats PRO final:
[09/09 09:43:26    138s]     cell counts      : b=11, i=0, icg=0, dcg=0, l=0, total=11
[09/09 09:43:26    138s]     sink counts      : regular=368, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=368
[09/09 09:43:26    138s]     misc counts      : r=2, pp=0
[09/09 09:43:26    138s]     cell areas       : b=258.406um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=258.406um^2
[09/09 09:43:26    138s]     cell capacitance : b=0.113pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.113pF
[09/09 09:43:26    138s]     sink capacitance : total=1.340pF, avg=0.004pF, sd=0.000pF, min=0.004pF, max=0.004pF
[09/09 09:43:26    138s]     wire capacitance : top=0.000pF, trunk=0.254pF, leaf=0.703pF, total=0.957pF
[09/09 09:43:26    138s]     wire lengths     : top=0.000um, trunk=1537.675um, leaf=4405.275um, total=5942.950um
[09/09 09:43:26    138s]     hp wire lengths  : top=0.000um, trunk=1167.600um, leaf=1524.880um, total=2692.480um
[09/09 09:43:26    138s]   Clock DAG net violations PRO final: none
[09/09 09:43:26    138s]   Clock DAG primary half-corner transition distribution PRO final:
[09/09 09:43:26    138s]     Trunk : target=0.629ns count=8 avg=0.296ns sd=0.193ns min=0.045ns max=0.578ns {5 <= 0.377ns, 2 <= 0.503ns, 0 <= 0.566ns, 1 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]     Leaf  : target=0.629ns count=5 avg=0.485ns sd=0.028ns min=0.463ns max=0.529ns {0 <= 0.377ns, 4 <= 0.503ns, 1 <= 0.566ns, 0 <= 0.598ns, 0 <= 0.629ns}
[09/09 09:43:26    138s]   Clock DAG library cell distribution PRO final {count}:
[09/09 09:43:26    138s]      Bufs: BUJI3VX8: 4 BUJI3VX6: 1 BUJI3VX2: 1 BUJI3VX1: 5 
[09/09 09:43:26    138s]   Clock DAG hash PRO final: 18140414838746192808 17856308177660883181
[09/09 09:43:26    138s]   CTS services accumulated run-time stats PRO final:
[09/09 09:43:26    138s]     delay calculator: calls=15478, total_wall_time=0.558s, mean_wall_time=0.036ms
[09/09 09:43:26    138s]     legalizer: calls=1168, total_wall_time=0.016s, mean_wall_time=0.014ms
[09/09 09:43:26    138s]     steiner router: calls=14564, total_wall_time=0.159s, mean_wall_time=0.011ms
[09/09 09:43:26    138s]   Primary reporting skew groups PRO final:
[09/09 09:43:26    138s]     skew_group default.CLK/functional_mode: unconstrained
[09/09 09:43:26    138s]         min path sink: npg1_ON_count_reg[2]/C
[09/09 09:43:26    138s]         max path sink: spi1_ele1_reg[3]/C
[09/09 09:43:26    138s]   Skew group summary PRO final:
[09/09 09:43:26    138s]     skew_group CLK/functional_mode: insertion delay [min=1.840, max=1.915, avg=1.872, sd=0.022], skew [0.075 vs 0.288], 100% {1.840, 1.915} (wid=0.038 ws=0.029) (gid=1.877 gs=0.046)
[09/09 09:43:26    138s]     skew_group SPI_CLK/functional_mode: insertion delay [min=1.913, max=1.949, avg=1.939, sd=0.012], skew [0.036 vs 0.288], 100% {1.913, 1.949} (wid=0.049 ws=0.036) (gid=1.900 gs=0.000)
[09/09 09:43:26    138s] PRO done.
[09/09 09:43:26    138s] Restoring CTS place status for unmodified clock tree cells and sinks.
[09/09 09:43:26    138s] numClockCells = 14, numClockCellsFixed = 0, numClockCellsRestored = 11, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[09/09 09:43:26    138s] Net route status summary:
[09/09 09:43:26    138s]   Clock:        13 (unrouted=0, trialRouted=0, noStatus=0, routed=13, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:43:26    138s]   Non-clock:  1445 (unrouted=27, trialRouted=0, noStatus=0, routed=1418, fixed=0, [crossesIlmBoundary=0, tooFewTerms=27, (crossesIlmBoundary AND tooFewTerms=0)])
[09/09 09:43:26    138s] Updating delays...
[09/09 09:43:26    138s] Updating delays done.
[09/09 09:43:26    138s] PRO done. (took cpu=0:00:00.9 real=0:00:00.9)
[09/09 09:43:26    138s] Leaving CCOpt scope - Cleaning up placement interface...
[09/09 09:43:26    138s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2531.1M, EPOCH TIME: 1725889406.807835
[09/09 09:43:26    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:368).
[09/09 09:43:26    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:26    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:26    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:26    138s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.000, REAL:0.003, MEM:2433.1M, EPOCH TIME: 1725889406.811089
[09/09 09:43:26    138s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[09/09 09:43:26    138s] *** ClockDrv #1 [finish] (optDesign #8) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:18.9/0:31:23.4 (0.1), mem = 2433.1M
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s] =============================================================================================
[09/09 09:43:26    138s]  Step TAT Report : ClockDrv #1 / optDesign #8                                   21.18-s099_1
[09/09 09:43:26    138s] =============================================================================================
[09/09 09:43:26    138s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:26    138s] ---------------------------------------------------------------------------------------------
[09/09 09:43:26    138s] [ OptimizationStep       ]      1   0:00:00.9  (  97.5 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:26    138s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.4
[09/09 09:43:26    138s] [ IncrDelayCalc          ]      5   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.5
[09/09 09:43:26    138s] [ MISC                   ]          0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:26    138s] ---------------------------------------------------------------------------------------------
[09/09 09:43:26    138s]  ClockDrv #1 TOTAL                  0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:26    138s] ---------------------------------------------------------------------------------------------
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[09/09 09:43:26    138s] **INFO: Start fixing DRV (Mem = 2433.06M) ...
[09/09 09:43:26    138s] Begin: GigaOpt DRV Optimization
[09/09 09:43:26    138s] Glitch fixing enabled
[09/09 09:43:26    138s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
[09/09 09:43:26    138s] *** DrvOpt #1 [begin] (optDesign #8) : totSession cpu/real = 0:02:18.9/0:31:23.4 (0.1), mem = 2433.1M
[09/09 09:43:26    138s] Info: 13 clock nets excluded from IPO operation.
[09/09 09:43:26    138s] End AAE Lib Interpolated Model. (MEM=2433.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:26    138s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.12534.31
[09/09 09:43:26    138s] PhyDesignGrid: maxLocalDensity 0.96, TinyGridDensity 1000.00 TinyGridSize 10.0
[09/09 09:43:26    138s] ### Creating PhyDesignMc. totSessionCpu=0:02:19 mem=2433.1M
[09/09 09:43:26    138s] OPERPROF: Starting DPlace-Init at level 1, MEM:2433.1M, EPOCH TIME: 1725889406.834695
[09/09 09:43:26    138s] Processing tracks to init pin-track alignment.
[09/09 09:43:26    138s] z: 2, totalTracks: 1
[09/09 09:43:26    138s] z: 4, totalTracks: 1
[09/09 09:43:26    138s] z: 6, totalTracks: 1
[09/09 09:43:26    138s] #spOpts: N=180 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:43:26    138s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2433.1M, EPOCH TIME: 1725889406.836355
[09/09 09:43:26    138s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:26    138s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:43:26    138s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:2433.1M, EPOCH TIME: 1725889406.846797
[09/09 09:43:26    138s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2433.1M, EPOCH TIME: 1725889406.846855
[09/09 09:43:26    138s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2433.1M, EPOCH TIME: 1725889406.847298
[09/09 09:43:26    138s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2433.1MB).
[09/09 09:43:26    138s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.010, REAL:0.013, MEM:2433.1M, EPOCH TIME: 1725889406.847598
[09/09 09:43:26    138s] TotalInstCnt at PhyDesignMc Initialization: 1393
[09/09 09:43:26    138s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:19 mem=2433.1M
[09/09 09:43:26    138s] #optDebug: Start CG creation (mem=2433.1M)
[09/09 09:43:26    138s]  ...initializing CG  maxDriveDist -0.001000 stdCellHgt 4.480000 defLenToSkip 31.360000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 31.360000 
[09/09 09:43:26    138s] (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgPrt (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgEgp (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgPbk (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgNrb(cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgObs (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgCon (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s]  ...processing cgPdm (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s] #optDebug: Finish CG creation (cpu=0:00:00.0, mem=2490.9M)
[09/09 09:43:26    138s] ### Creating RouteCongInterface, started
[09/09 09:43:26    138s] {MMLU 0 13 1431}
[09/09 09:43:26    138s] ### Creating LA Mngr. totSessionCpu=0:02:19 mem=2490.9M
[09/09 09:43:26    138s] ### Creating LA Mngr, finished. totSessionCpu=0:02:19 mem=2490.9M
[09/09 09:43:26    138s] ### Creating RouteCongInterface, finished
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s] Creating Lib Analyzer ...
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[09/09 09:43:26    138s] Summary for sequential cells identification: 
[09/09 09:43:26    138s]   Identified SBFF number: 33
[09/09 09:43:26    138s]   Identified MBFF number: 0
[09/09 09:43:26    138s]   Identified SB Latch number: 0
[09/09 09:43:26    138s]   Identified MB Latch number: 0
[09/09 09:43:26    138s]   Not identified SBFF number: 0
[09/09 09:43:26    138s]   Not identified MBFF number: 0
[09/09 09:43:26    138s]   Not identified SB Latch number: 0
[09/09 09:43:26    138s]   Not identified MB Latch number: 0
[09/09 09:43:26    138s]   Number of sequential cells which are not FFs: 43
[09/09 09:43:26    138s]  Visiting view : slow_functional_mode
[09/09 09:43:26    138s]    : PowerDomain = none : Weighted F : unweighted  = 91.00 (1.000) with rcCorner = 0
[09/09 09:43:26    138s]    : PowerDomain = none : Weighted F : unweighted  = 84.30 (1.000) with rcCorner = -1
[09/09 09:43:26    138s]  Visiting view : fast_functional_mode
[09/09 09:43:26    138s]    : PowerDomain = none : Weighted F : unweighted  = 44.30 (1.000) with rcCorner = 1
[09/09 09:43:26    138s]    : PowerDomain = none : Weighted F : unweighted  = 41.60 (1.000) with rcCorner = -1
[09/09 09:43:26    138s] TLC MultiMap info (StdDelay):
[09/09 09:43:26    138s]   : fast_corner + fast_liberty + 0 + no RcCorner := 41.6ps
[09/09 09:43:26    138s]   : fast_corner + fast_liberty + 0 + min_rc := 44.3ps
[09/09 09:43:26    138s]   : slow_corner + slow_liberty + 0 + no RcCorner := 84.3ps
[09/09 09:43:26    138s]   : slow_corner + slow_liberty + 0 + max_rc := 91ps
[09/09 09:43:26    138s]  Setting StdDelay to: 91ps
[09/09 09:43:26    138s] 
[09/09 09:43:26    138s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[09/09 09:43:26    139s] Total number of usable buffers from Lib Analyzer: 9 ( BUJI3VX1 BUJI3VX0 BUJI3VX2 BUJI3VX3 BUJI3VX4 BUJI3VX6 BUJI3VX8 BUJI3VX12 BUJI3VX16)
[09/09 09:43:26    139s] Total number of usable inverters from Lib Analyzer: 9 ( INJI3VX1 INJI3VX0 INJI3VX2 INJI3VX3 INJI3VX4 INJI3VX6 INJI3VX8 INJI3VX12 INJI3VX16)
[09/09 09:43:26    139s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1JI3VX1 DLY2JI3VX1 DLY4JI3VX1 DLY8JI3VX1)
[09/09 09:43:26    139s] 
[09/09 09:43:26    139s] {RT max_rc 0 3 3 0}
[09/09 09:43:27    139s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:20 mem=2490.9M
[09/09 09:43:27    139s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:20 mem=2490.9M
[09/09 09:43:27    139s] Creating Lib Analyzer, finished. 
[09/09 09:43:27    139s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[09/09 09:43:27    139s] [GPS-DRV] Optimizer parameters ============================= 
[09/09 09:43:27    139s] [GPS-DRV] maxDensity (design): 0.95
[09/09 09:43:27    139s] [GPS-DRV] maxLocalDensity: 0.96
[09/09 09:43:27    139s] [GPS-DRV] MaxBufDistForPlaceBlk: 896 Microns
[09/09 09:43:27    139s] [GPS-DRV] MaintainWNS: 1
[09/09 09:43:27    139s] [GPS-DRV] All active and enabled setup views
[09/09 09:43:27    139s] [GPS-DRV]     slow_functional_mode
[09/09 09:43:27    139s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:43:27    139s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[09/09 09:43:27    139s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[09/09 09:43:27    139s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[09/09 09:43:27    139s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2529.0M, EPOCH TIME: 1725889407.661317
[09/09 09:43:27    139s] Found 0 hard placement blockage before merging.
[09/09 09:43:27    139s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2529.0M, EPOCH TIME: 1725889407.661448
[09/09 09:43:27    139s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:43:27    139s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[09/09 09:43:27    139s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:43:27    139s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[09/09 09:43:27    139s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:43:27    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:43:27    139s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 65.71%|          |         |
[09/09 09:43:27    139s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[09/09 09:43:27    139s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.04|     0.00|       0|       0|       0| 65.71%| 0:00:00.0|  2545.0M|
[09/09 09:43:27    139s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2545.0M) ***
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] Deleting 0 temporary hard placement blockage(s).
[09/09 09:43:27    139s] Total-nets :: 1431, Stn-nets :: 0, ratio :: 0 %, Total-len 58970.9, Stn-len 0
[09/09 09:43:27    139s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2526.0M, EPOCH TIME: 1725889407.696892
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.000, REAL:0.003, MEM:2484.0M, EPOCH TIME: 1725889407.699615
[09/09 09:43:27    139s] TotalInstCnt at PhyDesignMc Destruction: 1393
[09/09 09:43:27    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.12534.31
[09/09 09:43:27    139s] *** DrvOpt #1 [finish] (optDesign #8) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:02:19.8/0:31:24.3 (0.1), mem = 2484.0M
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] =============================================================================================
[09/09 09:43:27    139s]  Step TAT Report : DrvOpt #1 / optDesign #8                                     21.18-s099_1
[09/09 09:43:27    139s] =============================================================================================
[09/09 09:43:27    139s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:27    139s] ---------------------------------------------------------------------------------------------
[09/09 09:43:27    139s] [ SlackTraversorInit     ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:43:27    139s] [ CellServerInit         ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ LibAnalyzerInit        ]      1   0:00:00.7  (  78.8 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:43:27    139s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    0.6
[09/09 09:43:27    139s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   3.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:43:27    139s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:43:27    139s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:27    139s] [ MISC                   ]          0:00:00.1  (  10.8 % )     0:00:00.1 /  0:00:00.1    1.0
[09/09 09:43:27    139s] ---------------------------------------------------------------------------------------------
[09/09 09:43:27    139s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:27    139s] ---------------------------------------------------------------------------------------------
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] drv optimizer changes nothing and skips refinePlace
[09/09 09:43:27    139s] End: GigaOpt DRV Optimization
[09/09 09:43:27    139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.4M, totSessionCpu=0:02:20 **
[09/09 09:43:27    139s] *info:
[09/09 09:43:27    139s] **INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 2483.95M).
[09/09 09:43:27    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2484.0M, EPOCH TIME: 1725889407.702053
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2484.0M, EPOCH TIME: 1725889407.712706
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.01min real=0.02min mem=2484.0M)
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.045  |  8.475  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2532.1M, EPOCH TIME: 1725889407.743585
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2532.1M, EPOCH TIME: 1725889407.754151
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:43:27    139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.4M, totSessionCpu=0:02:20 **
[09/09 09:43:27    139s]   DRV Snapshot: (REF)
[09/09 09:43:27    139s]          Tran DRV: 0 (0)
[09/09 09:43:27    139s]           Cap DRV: 0 (0)
[09/09 09:43:27    139s]        Fanout DRV: 0 (0)
[09/09 09:43:27    139s]            Glitch: 0 (0)
[09/09 09:43:27    139s] *** Timing Is met
[09/09 09:43:27    139s] *** Check timing (0:00:00.0)
[09/09 09:43:27    139s] *** Setup timing is met (target slack 0ns)
[09/09 09:43:27    139s]   Timing Snapshot: (REF)
[09/09 09:43:27    139s]      Weighted WNS: 0.000
[09/09 09:43:27    139s]       All  PG WNS: 0.000
[09/09 09:43:27    139s]       High PG WNS: 0.000
[09/09 09:43:27    139s]       All  PG TNS: 0.000
[09/09 09:43:27    139s]       High PG TNS: 0.000
[09/09 09:43:27    139s]       Low  PG TNS: 0.000
[09/09 09:43:27    139s]    Category Slack: { [L, 0.045] [H, 8.475] }
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] **INFO: flowCheckPoint #3 OptimizationPreEco
[09/09 09:43:27    139s] Running postRoute recovery in preEcoRoute mode
[09/09 09:43:27    139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.5M, totSessionCpu=0:02:20 **
[09/09 09:43:27    139s]   DRV Snapshot: (TGT)
[09/09 09:43:27    139s]          Tran DRV: 0 (0)
[09/09 09:43:27    139s]           Cap DRV: 0 (0)
[09/09 09:43:27    139s]        Fanout DRV: 0 (0)
[09/09 09:43:27    139s]            Glitch: 0 (0)
[09/09 09:43:27    139s] Checking DRV degradation...
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] Recovery Manager:
[09/09 09:43:27    139s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 09:43:27    139s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 09:43:27    139s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 09:43:27    139s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 09:43:27    139s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2484.43M, totSessionCpu=0:02:20).
[09/09 09:43:27    139s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.5M, totSessionCpu=0:02:20 **
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]   DRV Snapshot: (REF)
[09/09 09:43:27    139s]          Tran DRV: 0 (0)
[09/09 09:43:27    139s]           Cap DRV: 0 (0)
[09/09 09:43:27    139s]        Fanout DRV: 0 (0)
[09/09 09:43:27    139s]            Glitch: 0 (0)
[09/09 09:43:27    139s] Skipping pre eco harden opt
[09/09 09:43:27    139s] Running refinePlace -preserveRouting true -hardFence false
[09/09 09:43:27    139s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2522.6M, EPOCH TIME: 1725889407.800763
[09/09 09:43:27    139s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2522.6M, EPOCH TIME: 1725889407.800823
[09/09 09:43:27    139s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2522.6M, EPOCH TIME: 1725889407.800921
[09/09 09:43:27    139s] Processing tracks to init pin-track alignment.
[09/09 09:43:27    139s] z: 2, totalTracks: 1
[09/09 09:43:27    139s] z: 4, totalTracks: 1
[09/09 09:43:27    139s] z: 6, totalTracks: 1
[09/09 09:43:27    139s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:43:27    139s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2522.6M, EPOCH TIME: 1725889407.802291
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Skipping Bad Lib Cell Checking (CMU) !
[09/09 09:43:27    139s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.010, REAL:0.011, MEM:2522.6M, EPOCH TIME: 1725889407.812839
[09/09 09:43:27    139s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2522.6M, EPOCH TIME: 1725889407.812908
[09/09 09:43:27    139s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2522.6M, EPOCH TIME: 1725889407.813123
[09/09 09:43:27    139s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2522.6MB).
[09/09 09:43:27    139s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.010, REAL:0.012, MEM:2522.6M, EPOCH TIME: 1725889407.813333
[09/09 09:43:27    139s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.010, REAL:0.013, MEM:2522.6M, EPOCH TIME: 1725889407.813371
[09/09 09:43:27    139s] TDRefine: refinePlace mode is spiral
[09/09 09:43:27    139s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.12534.17
[09/09 09:43:27    139s] OPERPROF:   Starting RefinePlace at level 2, MEM:2522.6M, EPOCH TIME: 1725889407.813440
[09/09 09:43:27    139s] *** Starting refinePlace (0:02:20 mem=2522.6M) ***
[09/09 09:43:27    139s] Total net bbox length = 4.744e+04 (2.618e+04 2.127e+04) (ext = 5.413e+03)
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    139s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:43:27    139s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:43:27    139s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2522.6M, EPOCH TIME: 1725889407.814929
[09/09 09:43:27    139s] Starting refinePlace ...
[09/09 09:43:27    139s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:43:27    139s] One DDP V2 for no tweak run.
[09/09 09:43:27    139s] (I)      Default pattern map key = aska_dig_default.
[09/09 09:43:27    139s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2522.6M, EPOCH TIME: 1725889407.817209
[09/09 09:43:27    139s] DDP initSite1 nrRow 44 nrJob 44
[09/09 09:43:27    139s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2522.6M, EPOCH TIME: 1725889407.817297
[09/09 09:43:27    139s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2522.6M, EPOCH TIME: 1725889407.817425
[09/09 09:43:27    139s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2522.6M, EPOCH TIME: 1725889407.817478
[09/09 09:43:27    139s] DDP markSite nrRow 44 nrJob 44
[09/09 09:43:27    139s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.000, MEM:2522.6M, EPOCH TIME: 1725889407.817580
[09/09 09:43:27    139s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.000, MEM:2522.6M, EPOCH TIME: 1725889407.817630
[09/09 09:43:27    139s]   Spread Effort: high, post-route mode, useDDP on.
[09/09 09:43:27    139s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2522.6MB) @(0:02:20 - 0:02:20).
[09/09 09:43:27    139s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:43:27    139s] wireLenOptFixPriorityInst 368 inst fixed
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s] Running Spiral with 1 thread in Normal Mode  fetchWidth=8 
[09/09 09:43:27    139s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:43:27    139s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:43:27    139s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[09/09 09:43:27    139s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:43:27    139s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[09/09 09:43:27    139s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2490.6MB) @(0:02:20 - 0:02:20).
[09/09 09:43:27    139s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[09/09 09:43:27    139s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2490.6MB
[09/09 09:43:27    139s] Statistics of distance of Instance movement in refine placement:
[09/09 09:43:27    139s]   maximum (X+Y) =         0.00 um
[09/09 09:43:27    139s]   mean    (X+Y) =         0.00 um
[09/09 09:43:27    139s] Summary Report:
[09/09 09:43:27    139s] Instances move: 0 (out of 1382 movable)
[09/09 09:43:27    139s] Instances flipped: 0
[09/09 09:43:27    139s] Mean displacement: 0.00 um
[09/09 09:43:27    139s] Max displacement: 0.00 um 
[09/09 09:43:27    139s] Total instances moved : 0
[09/09 09:43:27    139s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.030, REAL:0.029, MEM:2490.6M, EPOCH TIME: 1725889407.844373
[09/09 09:43:27    139s] Total net bbox length = 4.744e+04 (2.618e+04 2.127e+04) (ext = 5.413e+03)
[09/09 09:43:27    139s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2490.6MB
[09/09 09:43:27    139s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2490.6MB) @(0:02:20 - 0:02:20).
[09/09 09:43:27    139s] *** Finished refinePlace (0:02:20 mem=2490.6M) ***
[09/09 09:43:27    139s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.12534.17
[09/09 09:43:27    139s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.030, REAL:0.032, MEM:2490.6M, EPOCH TIME: 1725889407.845036
[09/09 09:43:27    139s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2490.6M, EPOCH TIME: 1725889407.845123
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.000, REAL:0.003, MEM:2452.6M, EPOCH TIME: 1725889407.847963
[09/09 09:43:27    139s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.040, REAL:0.047, MEM:2452.6M, EPOCH TIME: 1725889407.848028
[09/09 09:43:27    139s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[09/09 09:43:27    139s] Max routing layer is set too low at 3, unable to procedd with layer assignment
[09/09 09:43:27    139s] {MMLU 0 13 1431}
[09/09 09:43:27    139s] ### Creating LA Mngr. totSessionCpu=0:02:20 mem=2452.6M
[09/09 09:43:27    139s] ### Creating LA Mngr, finished. totSessionCpu=0:02:20 mem=2452.6M
[09/09 09:43:27    139s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2452.6M, EPOCH TIME: 1725889407.860730
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    139s] 
[09/09 09:43:27    139s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    139s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.011, MEM:2452.6M, EPOCH TIME: 1725889407.871705
[09/09 09:43:27    139s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:27    139s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    140s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.045  |  8.475  |  0.045  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:43:27    140s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2516.7M, EPOCH TIME: 1725889407.902620
[09/09 09:43:27    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    140s] 
[09/09 09:43:27    140s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:27    140s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2516.7M, EPOCH TIME: 1725889407.913061
[09/09 09:43:27    140s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:27    140s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:27    140s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:43:27    140s] **optDesign ... cpu = 0:00:04, real = 0:00:04, mem = 1890.9M, totSessionCpu=0:02:20 **
[09/09 09:43:27    140s] **INFO: flowCheckPoint #4 GlobalDetailRoute
[09/09 09:43:27    140s] -routeWithEco false                       # bool, default=false
[09/09 09:43:27    140s] -routeSelectedNetOnly false               # bool, default=false
[09/09 09:43:27    140s] -routeWithTimingDriven false              # bool, default=false, user setting
[09/09 09:43:27    140s] -routeWithSiDriven false                  # bool, default=false, user setting
[09/09 09:43:27    140s] Existing Dirty Nets : 0
[09/09 09:43:27    140s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[09/09 09:43:27    140s] Reset Dirty Nets : 0
[09/09 09:43:27    140s] *** EcoRoute #1 [begin] (optDesign #8) : totSession cpu/real = 0:02:20.0/0:31:24.5 (0.1), mem = 2459.2M
[09/09 09:43:27    140s] 
[09/09 09:43:27    140s] globalDetailRoute
[09/09 09:43:27    140s] 
[09/09 09:43:27    140s] #Start globalDetailRoute on Mon Sep  9 09:43:27 2024
[09/09 09:43:27    140s] #
[09/09 09:43:27    140s] ### Time Record (globalDetailRoute) is installed.
[09/09 09:43:27    140s] ### Time Record (Pre Callback) is installed.
[09/09 09:43:27    140s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 2862 access done (mem: 2440.207M)
[09/09 09:43:27    140s] ### Time Record (Pre Callback) is uninstalled.
[09/09 09:43:27    140s] ### Time Record (DB Import) is installed.
[09/09 09:43:27    140s] ### Time Record (Timing Data Generation) is installed.
[09/09 09:43:27    140s] ### Time Record (Timing Data Generation) is uninstalled.
[09/09 09:43:27    140s] ### Net info: total nets: 1458
[09/09 09:43:27    140s] ### Net info: dirty nets: 0
[09/09 09:43:27    140s] ### Net info: marked as disconnected nets: 0
[09/09 09:43:27    140s] #num needed restored net=0
[09/09 09:43:27    140s] #need_extraction net=0 (total=1458)
[09/09 09:43:27    140s] ### Net info: fully routed nets: 1431
[09/09 09:43:27    140s] ### Net info: trivial (< 2 pins) nets: 27
[09/09 09:43:27    140s] ### Net info: unrouted nets: 0
[09/09 09:43:27    140s] ### Net info: re-extraction nets: 0
[09/09 09:43:27    140s] ### Net info: ignored nets: 0
[09/09 09:43:27    140s] ### Net info: skip routing nets: 0
[09/09 09:43:27    140s] ### import design signature (81): route=56180303 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=379669340 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:43:27    140s] ### Time Record (DB Import) is uninstalled.
[09/09 09:43:27    140s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[09/09 09:43:27    140s] #RTESIG:78da95d3bb6ec3201406e0ce7d8a2392c195929403b681b56ad7b64a2f6b446b125972a0
[09/09 09:43:27    140s] #       e252296f5f944ca99cd866848fdf87039ecd3f9fd64018ae502e03556a83f0bc669c0a2a
[09/09 09:43:27    140s] #       96a8aaea9ee1262f7d3c90dbd9fce5f55d48d8ea2e1828be9ceb16d01cacdeb7dfd098ad
[09/09 09:43:27    140s] #       4e5d8460626cedeeeea439a553b8a00a08122842f47976012918ffdf6005e4b7f531b9e0
[09/09 09:43:27    140s] #       1e4f316f26a69f816d650944a7e8328bc65bed0fbd4e6537a162a4c8cf7d4f262297107d
[09/09 09:43:27    140s] #       1a9b89159fc6c5145e891a14aee87140b1ed9c8efd65d774c4d96a542390a4c348280484
[09/09 09:43:27    140s] #       a2b5d1ec8cef37525120216adb68dfe4ab3436ed2f4904629d3503aa3ceb5d9f51420e19
[09/09 09:43:27    140s] #       46190e1a2c6b20c72e5c7faa0c2583f27a23182a3ef8c15cd560d7332a470455238278fe
[09/09 09:43:27    140s] #       792f9eece60f88315e99
[09/09 09:43:27    140s] #
[09/09 09:43:27    140s] #Skip comparing routing design signature in db-snapshot flow
[09/09 09:43:27    140s] ### Time Record (Data Preparation) is installed.
[09/09 09:43:27    140s] #RTESIG:78da95d3bb4ec330140660669ee2c8ed10a4b6f8d8496caf085640e5b25686b855a4d446
[09/09 09:43:27    140s] #       be20f5edb1daa9286d928cc9e7dfbf2f99cd3f9fd64018ae502e03556a83f0bc669c0a2a
[09/09 09:43:27    140s] #       96a8aaea9ee1267ffa7820b7b3f9cbebbb90b0d55d30507c39d72da03958bd6fbfa1315b
[09/09 09:43:27    140s] #       9dba08c1c4d8dadddd49734aa770411510245084e8f3db05a460fc7f831590dfd6c7e482
[09/09 09:43:27    140s] #       7b3cc5bc99987e06869525109da2cb2c1a6fb53ff43a95dd84c648919ffb9e4c442e21fa
[09/09 09:43:27    140s] #       3436132b3e8d8b29bc1235285cd1e303c5b6733af6d7aee988b5d5a84620498791500808
[09/09 09:43:27    140s] #       456ba3d919df6fa4a24042d4b6d1bec947696cda5f9208c43a6b065479b6777d46f17ce3
[09/09 09:43:27    140s] #       8eedaf5f3154420e8531ca70d060598f9a90a164505edf3196eb0f4e985b0d1e4f46e588
[09/09 09:43:27    140s] #       a06a4410cf7ff9c595ddfc01c89b6b4f
[09/09 09:43:27    140s] #
[09/09 09:43:27    140s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:43:27    140s] ### Time Record (Global Routing) is installed.
[09/09 09:43:27    140s] ### Time Record (Global Routing) is uninstalled.
[09/09 09:43:27    140s] #Total number of trivial nets (e.g. < 2 pins) = 27 (skipped).
[09/09 09:43:27    140s] #Total number of routable nets = 1431.
[09/09 09:43:27    140s] #Total number of nets in the design = 1458.
[09/09 09:43:27    140s] #1431 routable nets have routed wires.
[09/09 09:43:27    140s] #13 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[09/09 09:43:27    140s] #No nets have been global routed.
[09/09 09:43:27    140s] ### Time Record (Data Preparation) is installed.
[09/09 09:43:27    140s] #Start routing data preparation on Mon Sep  9 09:43:27 2024
[09/09 09:43:27    140s] #
[09/09 09:43:27    140s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:27    140s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:27    140s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:27    140s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:27    140s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:27    140s] #Build and mark too close pins for the same net.
[09/09 09:43:27    140s] ### Time Record (Cell Pin Access) is installed.
[09/09 09:43:27    140s] #Initial pin access analysis.
[09/09 09:43:27    140s] #Detail pin access analysis.
[09/09 09:43:27    140s] ### Time Record (Cell Pin Access) is uninstalled.
[09/09 09:43:27    140s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/09 09:43:27    140s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:43:27    140s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:43:27    140s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:43:27    140s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/09 09:43:27    140s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[09/09 09:43:27    140s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[09/09 09:43:27    140s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[09/09 09:43:27    140s] #pin_access_rlayer=2(MET2)
[09/09 09:43:27    140s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/09 09:43:27    140s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/09 09:43:28    140s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[09/09 09:43:28    140s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1890.85 (MB), peak = 1937.76 (MB)
[09/09 09:43:28    140s] #Regenerating Ggrids automatically.
[09/09 09:43:28    140s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[09/09 09:43:28    140s] #Using automatically generated G-grids.
[09/09 09:43:29    141s] #Done routing data preparation.
[09/09 09:43:29    141s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1892.79 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Found 0 nets for post-route si or timing fixing.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Finished routing data preparation on Mon Sep  9 09:43:29 2024
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Cpu time = 00:00:01
[09/09 09:43:29    141s] #Elapsed time = 00:00:01
[09/09 09:43:29    141s] #Increased memory = 5.71 (MB)
[09/09 09:43:29    141s] #Total memory = 1892.79 (MB)
[09/09 09:43:29    141s] #Peak memory = 1937.76 (MB)
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:43:29    141s] ### Time Record (Global Routing) is installed.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start global routing on Mon Sep  9 09:43:29 2024
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start global routing initialization on Mon Sep  9 09:43:29 2024
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #WARNING (NRGR-22) Design is already detail routed.
[09/09 09:43:29    141s] ### Time Record (Global Routing) is uninstalled.
[09/09 09:43:29    141s] ### Time Record (Data Preparation) is installed.
[09/09 09:43:29    141s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:43:29    141s] ### track-assign external-init starts on Mon Sep  9 09:43:29 2024 with memory = 1892.79 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] ### Time Record (Track Assignment) is installed.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### Time Record (Track Assignment) is uninstalled.
[09/09 09:43:29    141s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:43:29    141s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[09/09 09:43:29    141s] #Cpu time = 00:00:01
[09/09 09:43:29    141s] #Elapsed time = 00:00:01
[09/09 09:43:29    141s] #Increased memory = 5.71 (MB)
[09/09 09:43:29    141s] #Total memory = 1892.79 (MB)
[09/09 09:43:29    141s] #Peak memory = 1937.76 (MB)
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### Time Record (Detail Routing) is installed.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start Detail Routing..
[09/09 09:43:29    141s] #start initial detail routing ...
[09/09 09:43:29    141s] ### Design has 0 dirty nets, has valid drcs
[09/09 09:43:29    141s] ### Gcell dirty-map stats: routing = 0.00%
[09/09 09:43:29    141s] #   number of violations = 0
[09/09 09:43:29    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.79 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] #Complete Detail Routing.
[09/09 09:43:29    141s] #Total wire length = 58971 um.
[09/09 09:43:29    141s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET2 = 26852 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET3 = 26328 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET4 = 1951 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:43:29    141s] #Total number of vias = 8084
[09/09 09:43:29    141s] #Up-Via Summary (total 8084):
[09/09 09:43:29    141s] #           
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] # MET1             4930
[09/09 09:43:29    141s] # MET2             3003
[09/09 09:43:29    141s] # MET3              151
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] #                  8084 
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total number of DRC violations = 0
[09/09 09:43:29    141s] ### Time Record (Detail Routing) is uninstalled.
[09/09 09:43:29    141s] #Cpu time = 00:00:00
[09/09 09:43:29    141s] #Elapsed time = 00:00:00
[09/09 09:43:29    141s] #Increased memory = 0.00 (MB)
[09/09 09:43:29    141s] #Total memory = 1892.79 (MB)
[09/09 09:43:29    141s] #Peak memory = 1937.76 (MB)
[09/09 09:43:29    141s] ### Time Record (Antenna Fixing) is installed.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #start routing for process antenna violation fix ...
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:43:29    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1892.79 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total wire length = 58971 um.
[09/09 09:43:29    141s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET2 = 26852 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET3 = 26328 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET4 = 1951 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:43:29    141s] #Total number of vias = 8084
[09/09 09:43:29    141s] #Up-Via Summary (total 8084):
[09/09 09:43:29    141s] #           
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] # MET1             4930
[09/09 09:43:29    141s] # MET2             3003
[09/09 09:43:29    141s] # MET3              151
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] #                  8084 
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total number of DRC violations = 0
[09/09 09:43:29    141s] #Total number of process antenna violations = 0
[09/09 09:43:29    141s] #Total number of net violated process antenna rule = 0
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total wire length = 58971 um.
[09/09 09:43:29    141s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET2 = 26852 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET3 = 26328 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET4 = 1951 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:43:29    141s] #Total number of vias = 8084
[09/09 09:43:29    141s] #Up-Via Summary (total 8084):
[09/09 09:43:29    141s] #           
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] # MET1             4930
[09/09 09:43:29    141s] # MET2             3003
[09/09 09:43:29    141s] # MET3              151
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] #                  8084 
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total number of DRC violations = 0
[09/09 09:43:29    141s] #Total number of process antenna violations = 0
[09/09 09:43:29    141s] #Total number of net violated process antenna rule = 0
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] ### Gcell dirty-map stats: routing = 0.00%
[09/09 09:43:29    141s] ### Time Record (Antenna Fixing) is uninstalled.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### Time Record (Post Route Wire Spreading) is installed.
[09/09 09:43:29    141s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start Post Route wire spreading..
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start data preparation for wire spreading...
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Data preparation is done on Mon Sep  9 09:43:29 2024
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] ### track-assign engine-init starts on Mon Sep  9 09:43:29 2024 with memory = 1893.21 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:43:29    141s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:43:29    141s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:43:29    141s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:43:29    141s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:43:29    141s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:1.9 GB
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Start Post Route Wire Spread.
[09/09 09:43:29    141s] #Done with 41 horizontal wires in 2 hboxes and 44 vertical wires in 4 hboxes.
[09/09 09:43:29    141s] #Complete Post Route Wire Spread.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #Total wire length = 59017 um.
[09/09 09:43:29    141s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET2 = 26877 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET3 = 26348 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET4 = 1952 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:43:29    141s] #Total number of vias = 8084
[09/09 09:43:29    141s] #Up-Via Summary (total 8084):
[09/09 09:43:29    141s] #           
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] # MET1             4930
[09/09 09:43:29    141s] # MET2             3003
[09/09 09:43:29    141s] # MET3              151
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] #                  8084 
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #   number of violations = 0
[09/09 09:43:29    141s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1894.07 (MB), peak = 1937.76 (MB)
[09/09 09:43:29    141s] #CELL_VIEW aska_dig,init has no DRC violation.
[09/09 09:43:29    141s] #Total number of DRC violations = 0
[09/09 09:43:29    141s] #Total number of process antenna violations = 0
[09/09 09:43:29    141s] #Total number of net violated process antenna rule = 0
[09/09 09:43:29    141s] #Post Route wire spread is done.
[09/09 09:43:29    141s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[09/09 09:43:29    141s] #Total wire length = 59017 um.
[09/09 09:43:29    141s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET2 = 26877 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET3 = 26348 um.
[09/09 09:43:29    141s] #Total wire length on LAYER MET4 = 1952 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:43:29    141s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:43:29    141s] #Total number of vias = 8084
[09/09 09:43:29    141s] #Up-Via Summary (total 8084):
[09/09 09:43:29    141s] #           
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] # MET1             4930
[09/09 09:43:29    141s] # MET2             3003
[09/09 09:43:29    141s] # MET3              151
[09/09 09:43:29    141s] #-----------------------
[09/09 09:43:29    141s] #                  8084 
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #detailRoute Statistics:
[09/09 09:43:29    141s] #Cpu time = 00:00:00
[09/09 09:43:29    141s] #Elapsed time = 00:00:00
[09/09 09:43:29    141s] #Increased memory = 1.29 (MB)
[09/09 09:43:29    141s] #Total memory = 1894.07 (MB)
[09/09 09:43:29    141s] #Peak memory = 1937.76 (MB)
[09/09 09:43:29    141s] #Skip updating routing design signature in db-snapshot flow
[09/09 09:43:29    141s] ### global_detail_route design signature (97): route=158030533 flt_obj=0 vio=1905142130 shield_wire=1
[09/09 09:43:29    141s] ### Time Record (DB Export) is installed.
[09/09 09:43:29    141s] ### export design design signature (98): route=158030533 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=839321538 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:43:29    141s] ### Time Record (DB Export) is uninstalled.
[09/09 09:43:29    141s] ### Time Record (Post Callback) is installed.
[09/09 09:43:29    141s] ### Time Record (Post Callback) is uninstalled.
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] #globalDetailRoute statistics:
[09/09 09:43:29    141s] #Cpu time = 00:00:02
[09/09 09:43:29    141s] #Elapsed time = 00:00:02
[09/09 09:43:29    141s] #Increased memory = -0.16 (MB)
[09/09 09:43:29    141s] #Total memory = 1890.74 (MB)
[09/09 09:43:29    141s] #Peak memory = 1937.76 (MB)
[09/09 09:43:29    141s] #Number of warnings = 1
[09/09 09:43:29    141s] #Total number of warnings = 5
[09/09 09:43:29    141s] #Number of fails = 0
[09/09 09:43:29    141s] #Total number of fails = 0
[09/09 09:43:29    141s] #Complete globalDetailRoute on Mon Sep  9 09:43:29 2024
[09/09 09:43:29    141s] #
[09/09 09:43:29    141s] ### import design signature (99): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:43:29    141s] ### Time Record (globalDetailRoute) is uninstalled.
[09/09 09:43:29    141s] ### 
[09/09 09:43:29    141s] ###   Scalability Statistics
[09/09 09:43:29    141s] ### 
[09/09 09:43:29    141s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:43:29    141s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[09/09 09:43:29    141s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:43:29    141s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Cell Pin Access               |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 09:43:29    141s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Post Route Wire Spreading     |        00:00:00|        00:00:00|             1.0|
[09/09 09:43:29    141s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[09/09 09:43:29    141s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:43:29    141s] ### 
[09/09 09:43:29    141s] *** EcoRoute #1 [finish] (optDesign #8) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:02:21.7/0:31:26.2 (0.1), mem = 2453.1M
[09/09 09:43:29    141s] 
[09/09 09:43:29    141s] =============================================================================================
[09/09 09:43:29    141s]  Step TAT Report : EcoRoute #1 / optDesign #8                                   21.18-s099_1
[09/09 09:43:29    141s] =============================================================================================
[09/09 09:43:29    141s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:29    141s] ---------------------------------------------------------------------------------------------
[09/09 09:43:29    141s] [ GlobalRoute            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:29    141s] [ DetailRoute            ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:43:29    141s] [ MISC                   ]          0:00:01.7  (  98.7 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:43:29    141s] ---------------------------------------------------------------------------------------------
[09/09 09:43:29    141s]  EcoRoute #1 TOTAL                  0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:43:29    141s] ---------------------------------------------------------------------------------------------
[09/09 09:43:29    141s] 
[09/09 09:43:29    141s] **optDesign ... cpu = 0:00:06, real = 0:00:06, mem = 1890.8M, totSessionCpu=0:02:22 **
[09/09 09:43:29    141s] New Signature Flow (restoreNanoRouteOptions) ....
[09/09 09:43:29    141s] OPTC: user 20.0
[09/09 09:43:29    141s] **INFO: flowCheckPoint #5 PostEcoSummary
[09/09 09:43:29    141s] Extraction called for design 'aska_dig' of instances=1393 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:43:29    141s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:43:29    141s] RC Extraction called in multi-corner(2) mode.
[09/09 09:43:29    141s] Process corner(s) are loaded.
[09/09 09:43:29    141s]  Corner: max_rc
[09/09 09:43:29    141s]  Corner: min_rc
[09/09 09:43:29    141s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d -maxResLength 200  -extended
[09/09 09:43:29    141s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:43:29    141s]       RC Corner Indexes            0       1   
[09/09 09:43:29    141s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:43:29    141s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:43:29    141s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:29    141s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:29    141s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:43:29    141s] Shrink Factor                : 1.00000
[09/09 09:43:29    141s] 
[09/09 09:43:29    141s] Trim Metal Layers:
[09/09 09:43:29    141s] LayerId::1 widthSet size::4
[09/09 09:43:29    141s] LayerId::2 widthSet size::4
[09/09 09:43:29    141s] LayerId::3 widthSet size::4
[09/09 09:43:29    141s] LayerId::4 widthSet size::4
[09/09 09:43:29    141s] LayerId::5 widthSet size::4
[09/09 09:43:29    141s] LayerId::6 widthSet size::2
[09/09 09:43:29    141s] eee: pegSigSF::1.070000
[09/09 09:43:29    141s] Initializing multi-corner capacitance tables ... 
[09/09 09:43:29    141s] Initializing multi-corner resistance tables ...
[09/09 09:43:29    141s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:43:29    141s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:43:29    141s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:43:29    141s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:43:29    141s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:29    141s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:29    141s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:43:29    141s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2453.1M)
[09/09 09:43:29    141s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for storing RC.
[09/09 09:43:29    141s] Extracted 10.0124% (CPU Time= 0:00:00.0  MEM= 2481.2M)
[09/09 09:43:29    141s] Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 30.0081% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 50.011% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 70.0139% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 80.0117% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 90.0095% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2505.2M)
[09/09 09:43:29    141s] Number of Extracted Resistors     : 22351
[09/09 09:43:29    141s] Number of Extracted Ground Cap.   : 23178
[09/09 09:43:29    141s] Number of Extracted Coupling Cap. : 39420
[09/09 09:43:29    141s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2481.148M)
[09/09 09:43:29    141s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:43:29    141s]  Corner: max_rc
[09/09 09:43:29    141s]  Corner: min_rc
[09/09 09:43:29    141s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2481.1M)
[09/09 09:43:29    141s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:43:29    141s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2489.148M)
[09/09 09:43:29    141s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2489.148M)
[09/09 09:43:29    141s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2489.148M)
[09/09 09:43:29    141s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:43:30    142s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 0 access done (mem: 2489.148M)
[09/09 09:43:30    142s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2489.148M)
[09/09 09:43:30    142s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2489.148M)
[09/09 09:43:30    142s] **optDesign ... cpu = 0:00:06, real = 0:00:07, mem = 1844.6M, totSessionCpu=0:02:22 **
[09/09 09:43:30    142s] Starting delay calculation for Setup views
[09/09 09:43:30    142s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:43:30    142s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:43:30    142s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:43:30    142s] #################################################################################
[09/09 09:43:30    142s] # Design Stage: PostRoute
[09/09 09:43:30    142s] # Design Name: aska_dig
[09/09 09:43:30    142s] # Design Mode: 180nm
[09/09 09:43:30    142s] # Analysis Mode: MMMC OCV 
[09/09 09:43:30    142s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:43:30    142s] # Signoff Settings: SI On 
[09/09 09:43:30    142s] #################################################################################
[09/09 09:43:30    142s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:43:30    142s] Setting infinite Tws ...
[09/09 09:43:30    142s] First Iteration Infinite Tw... 
[09/09 09:43:30    142s] Calculate early delays in OCV mode...
[09/09 09:43:30    142s] Calculate late delays in OCV mode...
[09/09 09:43:30    142s] Topological Sorting (REAL = 0:00:00.0, MEM = 2437.0M, InitMEM = 2437.0M)
[09/09 09:43:30    142s] Start delay calculation (fullDC) (1 T). (MEM=2436.95)
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Trim Metal Layers:
[09/09 09:43:30    142s] LayerId::1 widthSet size::4
[09/09 09:43:30    142s] LayerId::2 widthSet size::4
[09/09 09:43:30    142s] LayerId::3 widthSet size::4
[09/09 09:43:30    142s] LayerId::4 widthSet size::4
[09/09 09:43:30    142s] LayerId::5 widthSet size::4
[09/09 09:43:30    142s] LayerId::6 widthSet size::2
[09/09 09:43:30    142s] eee: pegSigSF::1.070000
[09/09 09:43:30    142s] Initializing multi-corner capacitance tables ... 
[09/09 09:43:30    142s] Initializing multi-corner resistance tables ...
[09/09 09:43:30    142s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:43:30    142s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:43:30    142s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:43:30    142s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:43:30    142s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:30    142s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:43:30    142s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:43:30    142s] End AAE Lib Interpolated Model. (MEM=2448.56 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:30    142s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2448.562M)
[09/09 09:43:30    142s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2448.6M)
[09/09 09:43:30    142s] Total number of fetched objects 1431
[09/09 09:43:30    142s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:43:30    142s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:30    142s] End delay calculation. (MEM=2464.24 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:43:30    142s] End delay calculation (fullDC). (MEM=2464.24 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:43:30    142s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2464.2M) ***
[09/09 09:43:30    142s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2464.2M)
[09/09 09:43:30    142s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:43:30    142s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2464.2M)
[09/09 09:43:30    142s] Starting SI iteration 2
[09/09 09:43:30    142s] Calculate early delays in OCV mode...
[09/09 09:43:30    142s] Calculate late delays in OCV mode...
[09/09 09:43:30    142s] Start delay calculation (fullDC) (1 T). (MEM=2430.36)
[09/09 09:43:30    142s] End AAE Lib Interpolated Model. (MEM=2430.36 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:30    142s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[09/09 09:43:30    142s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:43:30    142s] Total number of fetched objects 1431
[09/09 09:43:30    142s] AAE_INFO-618: Total number of nets in the design is 1458,  9.5 percent of the nets selected for SI analysis
[09/09 09:43:30    142s] End delay calculation. (MEM=2471.53 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:43:30    142s] End delay calculation (fullDC). (MEM=2471.53 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:43:30    142s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2471.5M) ***
[09/09 09:43:30    142s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:23 mem=2471.5M)
[09/09 09:43:30    142s] End AAE Lib Interpolated Model. (MEM=2471.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:43:30    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2471.5M, EPOCH TIME: 1725889410.808508
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:30    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2471.5M, EPOCH TIME: 1725889410.819412
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  8.491  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2506.6M, EPOCH TIME: 1725889410.853076
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:30    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2506.6M, EPOCH TIME: 1725889410.864041
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:43:30    142s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1890.2M, totSessionCpu=0:02:23 **
[09/09 09:43:30    142s] Executing marking Critical Nets1
[09/09 09:43:30    142s] **INFO: flowCheckPoint #6 OptimizationRecovery
[09/09 09:43:30    142s] *** Timing Is met
[09/09 09:43:30    142s] *** Check timing (0:00:00.0)
[09/09 09:43:30    142s] Running postRoute recovery in postEcoRoute mode
[09/09 09:43:30    142s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1890.2M, totSessionCpu=0:02:23 **
[09/09 09:43:30    142s]   Timing/DRV Snapshot: (TGT)
[09/09 09:43:30    142s]      Weighted WNS: 0.000
[09/09 09:43:30    142s]       All  PG WNS: 0.000
[09/09 09:43:30    142s]       High PG WNS: 0.000
[09/09 09:43:30    142s]       All  PG TNS: 0.000
[09/09 09:43:30    142s]       High PG TNS: 0.000
[09/09 09:43:30    142s]       Low  PG TNS: 0.000
[09/09 09:43:30    142s]          Tran DRV: 0 (0)
[09/09 09:43:30    142s]           Cap DRV: 0 (0)
[09/09 09:43:30    142s]        Fanout DRV: 0 (0)
[09/09 09:43:30    142s]            Glitch: 0 (0)
[09/09 09:43:30    142s]    Category Slack: { [L, 0.052] [H, 8.491] }
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Checking setup slack degradation ...
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Recovery Manager:
[09/09 09:43:30    142s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.150) - Skip
[09/09 09:43:30    142s]   High Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.075) - Skip
[09/09 09:43:30    142s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[09/09 09:43:30    142s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Checking DRV degradation...
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Recovery Manager:
[09/09 09:43:30    142s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 09:43:30    142s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 09:43:30    142s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 09:43:30    142s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[09/09 09:43:30    142s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=2449.85M, totSessionCpu=0:02:23).
[09/09 09:43:30    142s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1890.3M, totSessionCpu=0:02:23 **
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s] Latch borrow mode reset to max_borrow
[09/09 09:43:30    142s] **INFO: flowCheckPoint #7 FinalSummary
[09/09 09:43:30    142s] OPTC: user 20.0
[09/09 09:43:30    142s] Reported timing to dir ./timingReports
[09/09 09:43:30    142s] **optDesign ... cpu = 0:00:07, real = 0:00:07, mem = 1890.3M, totSessionCpu=0:02:23 **
[09/09 09:43:30    142s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2449.9M, EPOCH TIME: 1725889410.922424
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:30    142s] 
[09/09 09:43:30    142s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:30    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2449.9M, EPOCH TIME: 1725889410.932965
[09/09 09:43:30    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:30    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    142s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  8.491  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.2M, EPOCH TIME: 1725889411.646691
[09/09 09:43:31    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    142s] 
[09/09 09:43:31    142s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:31    142s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2450.2M, EPOCH TIME: 1725889411.657032
[09/09 09:43:31    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:31    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    142s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:43:31    143s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.2M, EPOCH TIME: 1725889411.659218
[09/09 09:43:31    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    143s] 
[09/09 09:43:31    143s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:43:31    143s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.010, MEM:2450.2M, EPOCH TIME: 1725889411.669523
[09/09 09:43:31    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:43:31    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    143s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1890.4M, totSessionCpu=0:02:23 **
[09/09 09:43:31    143s]  ReSet Options after AAE Based Opt flow 
[09/09 09:43:31    143s] *** Finished optDesign ***
[09/09 09:43:31    143s] Deleting Lib Analyzer.
[09/09 09:43:31    143s] Info: Destroy the CCOpt slew target map.
[09/09 09:43:31    143s] clean pInstBBox. size 0
[09/09 09:43:31    143s] All LLGs are deleted
[09/09 09:43:31    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:43:31    143s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.2M, EPOCH TIME: 1725889411.700540
[09/09 09:43:31    143s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.2M, EPOCH TIME: 1725889411.700742
[09/09 09:43:31    143s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:43:31    143s] *** optDesign #8 [finish] : cpu/real = 0:00:07.4/0:00:08.3 (0.9), totSession cpu/real = 0:02:23.0/0:31:28.3 (0.1), mem = 2450.2M
[09/09 09:43:31    143s] 
[09/09 09:43:31    143s] =============================================================================================
[09/09 09:43:31    143s]  Final TAT Report : optDesign #8                                                21.18-s099_1
[09/09 09:43:31    143s] =============================================================================================
[09/09 09:43:31    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:43:31    143s] ---------------------------------------------------------------------------------------------
[09/09 09:43:31    143s] [ InitOpt                ]      1   0:00:00.8  (   9.8 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:31    143s] [ DrvOpt                 ]      1   0:00:00.9  (  10.4 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:31    143s] [ ViewPruning            ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:31    143s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:43:31    143s] [ BuildHoldData          ]      1   0:00:00.2  (   1.8 % )     0:00:01.0 /  0:00:01.0    1.0
[09/09 09:43:31    143s] [ OptSummaryReport       ]      5   0:00:00.2  (   1.9 % )     0:00:01.0 /  0:00:00.4    0.4
[09/09 09:43:31    143s] [ DrvReport              ]      9   0:00:00.7  (   8.8 % )     0:00:00.7 /  0:00:00.1    0.1
[09/09 09:43:31    143s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:43:31    143s] [ CheckPlace             ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:43:31    143s] [ RefinePlace            ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:43:31    143s] [ ClockDrv               ]      1   0:00:00.9  (  11.2 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:31    143s] [ EcoRoute               ]      1   0:00:01.7  (  20.2 % )     0:00:01.7 /  0:00:01.7    1.0
[09/09 09:43:31    143s] [ ExtractRC              ]      2   0:00:01.0  (  11.9 % )     0:00:01.0 /  0:00:00.7    0.7
[09/09 09:43:31    143s] [ TimingUpdate           ]     17   0:00:00.8  (   9.1 % )     0:00:01.7 /  0:00:01.6    1.0
[09/09 09:43:31    143s] [ FullDelayCalc          ]      5   0:00:00.9  (  10.6 % )     0:00:00.9 /  0:00:00.9    1.0
[09/09 09:43:31    143s] [ TimingReport           ]      5   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.3
[09/09 09:43:31    143s] [ GenerateReports        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:43:31    143s] [ MISC                   ]          0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.2    1.4
[09/09 09:43:31    143s] ---------------------------------------------------------------------------------------------
[09/09 09:43:31    143s]  optDesign #8 TOTAL                 0:00:08.3  ( 100.0 % )     0:00:08.3 /  0:00:07.4    0.9
[09/09 09:43:31    143s] ---------------------------------------------------------------------------------------------
[09/09 09:43:31    143s] 
[09/09 09:43:31    143s] 
[09/09 09:43:31    143s] TimeStamp Deleting Cell Server Begin ...
[09/09 09:43:31    143s] 
[09/09 09:43:31    143s] TimeStamp Deleting Cell Server End ...
[09/09 09:44:01    143s] <CMD> timeDesign -postRoute
[09/09 09:44:01    143s] *** timeDesign #13 [begin] : totSession cpu/real = 0:02:23.2/0:31:58.4 (0.1), mem = 2450.2M
[09/09 09:44:01    143s]  Reset EOS DB
[09/09 09:44:01    143s] Ignoring AAE DB Resetting ...
[09/09 09:44:01    143s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2450.191M)
[09/09 09:44:01    143s] Extraction called for design 'aska_dig' of instances=1393 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:44:01    143s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:44:01    143s] RC Extraction called in multi-corner(2) mode.
[09/09 09:44:01    143s] Process corner(s) are loaded.
[09/09 09:44:01    143s]  Corner: max_rc
[09/09 09:44:01    143s]  Corner: min_rc
[09/09 09:44:01    143s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d -maxResLength 200  -extended
[09/09 09:44:01    143s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:44:01    143s]       RC Corner Indexes            0       1   
[09/09 09:44:01    143s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:44:01    143s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:44:01    143s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:01    143s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:01    143s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:01    143s] Shrink Factor                : 1.00000
[09/09 09:44:01    143s] 
[09/09 09:44:01    143s] Trim Metal Layers:
[09/09 09:44:01    143s] LayerId::1 widthSet size::4
[09/09 09:44:01    143s] LayerId::2 widthSet size::4
[09/09 09:44:01    143s] LayerId::3 widthSet size::4
[09/09 09:44:01    143s] LayerId::4 widthSet size::4
[09/09 09:44:01    143s] LayerId::5 widthSet size::4
[09/09 09:44:01    143s] LayerId::6 widthSet size::2
[09/09 09:44:01    143s] eee: pegSigSF::1.070000
[09/09 09:44:01    143s] Initializing multi-corner capacitance tables ... 
[09/09 09:44:01    143s] Initializing multi-corner resistance tables ...
[09/09 09:44:01    143s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:44:01    143s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:44:01    143s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:44:01    143s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:44:01    143s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:01    143s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:01    143s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:44:01    143s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2419.2M)
[09/09 09:44:01    143s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for storing RC.
[09/09 09:44:01    143s] Extracted 10.0124% (CPU Time= 0:00:00.1  MEM= 2455.2M)
[09/09 09:44:01    143s] Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 30.0081% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 50.011% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 70.0139% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 80.0117% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:01    143s] Extracted 90.0095% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:02    143s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2479.2M)
[09/09 09:44:02    143s] Number of Extracted Resistors     : 22351
[09/09 09:44:02    143s] Number of Extracted Ground Cap.   : 23178
[09/09 09:44:02    143s] Number of Extracted Coupling Cap. : 39420
[09/09 09:44:02    143s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2455.203M)
[09/09 09:44:02    143s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:44:02    143s]  Corner: max_rc
[09/09 09:44:02    143s]  Corner: min_rc
[09/09 09:44:02    143s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2455.2M)
[09/09 09:44:02    143s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:44:02    143s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2463.203M)
[09/09 09:44:02    143s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2463.203M)
[09/09 09:44:02    143s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2463.203M)
[09/09 09:44:02    143s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:44:02    143s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 0 access done (mem: 2463.203M)
[09/09 09:44:02    143s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2463.203M)
[09/09 09:44:02    143s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2463.203M)
[09/09 09:44:02    143s] Starting delay calculation for Setup views
[09/09 09:44:02    143s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:44:02    143s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:44:02    143s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:44:02    143s] #################################################################################
[09/09 09:44:02    143s] # Design Stage: PostRoute
[09/09 09:44:02    143s] # Design Name: aska_dig
[09/09 09:44:02    143s] # Design Mode: 180nm
[09/09 09:44:02    143s] # Analysis Mode: MMMC OCV 
[09/09 09:44:02    143s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:44:02    143s] # Signoff Settings: SI On 
[09/09 09:44:02    143s] #################################################################################
[09/09 09:44:02    143s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:44:02    143s] Setting infinite Tws ...
[09/09 09:44:02    143s] First Iteration Infinite Tw... 
[09/09 09:44:02    143s] Calculate early delays in OCV mode...
[09/09 09:44:02    143s] Calculate late delays in OCV mode...
[09/09 09:44:02    143s] Topological Sorting (REAL = 0:00:00.0, MEM = 2443.5M, InitMEM = 2443.5M)
[09/09 09:44:02    143s] Start delay calculation (fullDC) (1 T). (MEM=2443.48)
[09/09 09:44:02    143s] 
[09/09 09:44:02    143s] Trim Metal Layers:
[09/09 09:44:02    143s] LayerId::1 widthSet size::4
[09/09 09:44:02    143s] LayerId::2 widthSet size::4
[09/09 09:44:02    143s] LayerId::3 widthSet size::4
[09/09 09:44:02    143s] LayerId::4 widthSet size::4
[09/09 09:44:02    143s] LayerId::5 widthSet size::4
[09/09 09:44:02    143s] LayerId::6 widthSet size::2
[09/09 09:44:02    143s] eee: pegSigSF::1.070000
[09/09 09:44:02    143s] Initializing multi-corner capacitance tables ... 
[09/09 09:44:02    143s] Initializing multi-corner resistance tables ...
[09/09 09:44:02    143s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:44:02    143s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:44:02    143s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:44:02    143s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:44:02    143s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:02    143s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:02    143s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:44:02    143s] End AAE Lib Interpolated Model. (MEM=2455.09 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:02    143s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2455.086M)
[09/09 09:44:02    143s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2455.1M)
[09/09 09:44:02    143s] Total number of fetched objects 1431
[09/09 09:44:02    143s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:44:02    144s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:02    144s] End delay calculation. (MEM=2470.77 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:44:02    144s] End delay calculation (fullDC). (MEM=2470.77 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:44:02    144s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2470.8M) ***
[09/09 09:44:02    144s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.8M)
[09/09 09:44:02    144s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:44:02    144s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.8M)
[09/09 09:44:02    144s] Starting SI iteration 2
[09/09 09:44:02    144s] Calculate early delays in OCV mode...
[09/09 09:44:02    144s] Calculate late delays in OCV mode...
[09/09 09:44:02    144s] Start delay calculation (fullDC) (1 T). (MEM=2408.88)
[09/09 09:44:02    144s] End AAE Lib Interpolated Model. (MEM=2408.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:02    144s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 64. 
[09/09 09:44:02    144s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:44:02    144s] Total number of fetched objects 1431
[09/09 09:44:02    144s] AAE_INFO-618: Total number of nets in the design is 1458,  9.5 percent of the nets selected for SI analysis
[09/09 09:44:02    144s] End delay calculation. (MEM=2449.05 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:44:02    144s] End delay calculation (fullDC). (MEM=2449.05 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:44:02    144s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2449.0M) ***
[09/09 09:44:03    144s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:24 mem=2449.0M)
[09/09 09:44:03    144s] Effort level <high> specified for reg2reg path_group
[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2413.1M, EPOCH TIME: 1725889443.035777
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2413.1M, EPOCH TIME: 1725889443.035872
[09/09 09:44:03    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2413.1M, EPOCH TIME: 1725889443.036179
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2413.1M, EPOCH TIME: 1725889443.036438
[09/09 09:44:03    144s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:03    144s] Core basic site is core_ji3v
[09/09 09:44:03    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2413.1M, EPOCH TIME: 1725889443.046476
[09/09 09:44:03    144s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2413.1M, EPOCH TIME: 1725889443.046861
[09/09 09:44:03    144s] Fast DP-INIT is on for default
[09/09 09:44:03    144s] Atter site array init, number of instance map data is 0.
[09/09 09:44:03    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2413.1M, EPOCH TIME: 1725889443.047461
[09/09 09:44:03    144s] 
[09/09 09:44:03    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:03    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2413.1M, EPOCH TIME: 1725889443.047998
[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2413.1M, EPOCH TIME: 1725889443.048437
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2413.1M, EPOCH TIME: 1725889443.048497
[09/09 09:44:03    144s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.052  |  8.491  |  0.052  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.778212
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.778302
[09/09 09:44:03    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.778569
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2427.4M, EPOCH TIME: 1725889443.778743
[09/09 09:44:03    144s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:03    144s] Core basic site is core_ji3v
[09/09 09:44:03    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2427.4M, EPOCH TIME: 1725889443.788330
[09/09 09:44:03    144s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.788733
[09/09 09:44:03    144s] Fast DP-INIT is on for default
[09/09 09:44:03    144s] Atter site array init, number of instance map data is 0.
[09/09 09:44:03    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2427.4M, EPOCH TIME: 1725889443.789678
[09/09 09:44:03    144s] 
[09/09 09:44:03    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:03    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2427.4M, EPOCH TIME: 1725889443.790186
[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.790633
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.790697
[09/09 09:44:03    144s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.792295
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.792362
[09/09 09:44:03    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.792611
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2427.4M, EPOCH TIME: 1725889443.792765
[09/09 09:44:03    144s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:03    144s] Core basic site is core_ji3v
[09/09 09:44:03    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2427.4M, EPOCH TIME: 1725889443.802462
[09/09 09:44:03    144s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:03    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.802938
[09/09 09:44:03    144s] Fast DP-INIT is on for default
[09/09 09:44:03    144s] Atter site array init, number of instance map data is 0.
[09/09 09:44:03    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2427.4M, EPOCH TIME: 1725889443.803623
[09/09 09:44:03    144s] 
[09/09 09:44:03    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:03    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.011, MEM:2427.4M, EPOCH TIME: 1725889443.804036
[09/09 09:44:03    144s] All LLGs are deleted
[09/09 09:44:03    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:03    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:03    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2427.4M, EPOCH TIME: 1725889443.804455
[09/09 09:44:03    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2427.4M, EPOCH TIME: 1725889443.804515
[09/09 09:44:03    144s] Reported timing to dir ./timingReports
[09/09 09:44:03    144s] Total CPU time: 1.19 sec
[09/09 09:44:03    144s] Total Real time: 2.0 sec
[09/09 09:44:03    144s] Total Memory Usage: 2427.394531 Mbytes
[09/09 09:44:03    144s] Reset AAE Options
[09/09 09:44:03    144s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:44:03    144s] *** timeDesign #13 [finish] : cpu/real = 0:00:01.2/0:00:01.9 (0.6), totSession cpu/real = 0:02:24.4/0:32:00.4 (0.1), mem = 2427.4M
[09/09 09:44:03    144s] 
[09/09 09:44:03    144s] =============================================================================================
[09/09 09:44:03    144s]  Final TAT Report : timeDesign #13                                              21.18-s099_1
[09/09 09:44:03    144s] =============================================================================================
[09/09 09:44:03    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:44:03    144s] ---------------------------------------------------------------------------------------------
[09/09 09:44:03    144s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:44:03    144s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.4 % )     0:00:00.8 /  0:00:00.1    0.2
[09/09 09:44:03    144s] [ DrvReport              ]      1   0:00:00.7  (  33.6 % )     0:00:00.7 /  0:00:00.0    0.1
[09/09 09:44:03    144s] [ ExtractRC              ]      1   0:00:00.5  (  25.6 % )     0:00:00.5 /  0:00:00.4    0.7
[09/09 09:44:03    144s] [ TimingUpdate           ]      2   0:00:00.3  (  13.9 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:44:03    144s] [ FullDelayCalc          ]      2   0:00:00.4  (  19.5 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:44:03    144s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.4
[09/09 09:44:03    144s] [ GenerateReports        ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:44:03    144s] [ MISC                   ]          0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:44:03    144s] ---------------------------------------------------------------------------------------------
[09/09 09:44:03    144s]  timeDesign #13 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.2    0.6
[09/09 09:44:03    144s] ---------------------------------------------------------------------------------------------
[09/09 09:44:03    144s] 
[09/09 09:44:10    144s] <CMD> timeDesign -postRoute -hold
[09/09 09:44:10    144s] *** timeDesign #14 [begin] : totSession cpu/real = 0:02:24.5/0:32:07.0 (0.1), mem = 2427.4M
[09/09 09:44:10    144s]  Reset EOS DB
[09/09 09:44:10    144s] Ignoring AAE DB Resetting ...
[09/09 09:44:10    144s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2427.395M)
[09/09 09:44:10    144s] Extraction called for design 'aska_dig' of instances=1393 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:44:10    144s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:44:10    144s] RC Extraction called in multi-corner(2) mode.
[09/09 09:44:10    144s] Process corner(s) are loaded.
[09/09 09:44:10    144s]  Corner: max_rc
[09/09 09:44:10    144s]  Corner: min_rc
[09/09 09:44:10    144s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d -maxResLength 200  -extended
[09/09 09:44:10    144s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:44:10    144s]       RC Corner Indexes            0       1   
[09/09 09:44:10    144s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:44:10    144s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:44:10    144s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:10    144s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:10    144s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:44:10    144s] Shrink Factor                : 1.00000
[09/09 09:44:10    144s] 
[09/09 09:44:10    144s] Trim Metal Layers:
[09/09 09:44:10    144s] LayerId::1 widthSet size::4
[09/09 09:44:10    144s] LayerId::2 widthSet size::4
[09/09 09:44:10    144s] LayerId::3 widthSet size::4
[09/09 09:44:10    144s] LayerId::4 widthSet size::4
[09/09 09:44:10    144s] LayerId::5 widthSet size::4
[09/09 09:44:10    144s] LayerId::6 widthSet size::2
[09/09 09:44:10    144s] eee: pegSigSF::1.070000
[09/09 09:44:10    144s] Initializing multi-corner capacitance tables ... 
[09/09 09:44:10    144s] Initializing multi-corner resistance tables ...
[09/09 09:44:10    144s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:44:10    144s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:44:10    144s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:44:10    144s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:44:10    144s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:10    144s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:10    144s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:44:10    144s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2425.4M)
[09/09 09:44:10    144s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for storing RC.
[09/09 09:44:10    144s] Extracted 10.0124% (CPU Time= 0:00:00.1  MEM= 2461.4M)
[09/09 09:44:10    144s] Extracted 20.0102% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 30.0081% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 50.011% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 70.0139% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 80.0117% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 90.0095% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2485.4M)
[09/09 09:44:10    144s] Number of Extracted Resistors     : 22351
[09/09 09:44:10    144s] Number of Extracted Ground Cap.   : 23178
[09/09 09:44:10    144s] Number of Extracted Coupling Cap. : 39420
[09/09 09:44:10    144s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2461.406M)
[09/09 09:44:10    144s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:44:10    144s]  Corner: max_rc
[09/09 09:44:10    144s]  Corner: min_rc
[09/09 09:44:10    144s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2461.4M)
[09/09 09:44:10    144s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:44:10    144s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2469.406M)
[09/09 09:44:10    144s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2469.406M)
[09/09 09:44:10    144s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2469.406M)
[09/09 09:44:10    144s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:44:10    144s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 0 access done (mem: 2469.406M)
[09/09 09:44:10    144s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2469.406M)
[09/09 09:44:10    144s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2469.406M)
[09/09 09:44:10    144s] Effort level <high> specified for reg2reg path_group
[09/09 09:44:10    144s] All LLGs are deleted
[09/09 09:44:10    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:10    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:10    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.2M, EPOCH TIME: 1725889450.988091
[09/09 09:44:10    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.2M, EPOCH TIME: 1725889450.988188
[09/09 09:44:10    144s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2424.2M, EPOCH TIME: 1725889450.988505
[09/09 09:44:10    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:10    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:10    144s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2424.2M, EPOCH TIME: 1725889450.988679
[09/09 09:44:10    144s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:10    144s] Core basic site is core_ji3v
[09/09 09:44:10    144s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2424.2M, EPOCH TIME: 1725889450.998735
[09/09 09:44:10    144s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:10    144s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:10    144s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2424.2M, EPOCH TIME: 1725889450.999139
[09/09 09:44:10    144s] Fast DP-INIT is on for default
[09/09 09:44:10    144s] Atter site array init, number of instance map data is 0.
[09/09 09:44:10    144s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2424.2M, EPOCH TIME: 1725889450.999737
[09/09 09:44:11    144s] 
[09/09 09:44:11    144s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:11    144s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2424.2M, EPOCH TIME: 1725889451.000347
[09/09 09:44:11    144s] All LLGs are deleted
[09/09 09:44:11    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:11    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    144s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.2M, EPOCH TIME: 1725889451.000809
[09/09 09:44:11    144s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.2M, EPOCH TIME: 1725889451.000876
[09/09 09:44:11    144s] OPTC: user 20.0
[09/09 09:44:11    144s] Starting delay calculation for Hold views
[09/09 09:44:11    144s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:44:11    144s] AAE_INFO: resetNetProps viewIdx 1 
[09/09 09:44:11    144s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:44:11    144s] #################################################################################
[09/09 09:44:11    144s] # Design Stage: PostRoute
[09/09 09:44:11    144s] # Design Name: aska_dig
[09/09 09:44:11    144s] # Design Mode: 180nm
[09/09 09:44:11    144s] # Analysis Mode: MMMC OCV 
[09/09 09:44:11    144s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:44:11    144s] # Signoff Settings: SI On 
[09/09 09:44:11    144s] #################################################################################
[09/09 09:44:11    144s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:44:11    144s] Setting infinite Tws ...
[09/09 09:44:11    144s] First Iteration Infinite Tw... 
[09/09 09:44:11    144s] Calculate late delays in OCV mode...
[09/09 09:44:11    144s] Calculate early delays in OCV mode...
[09/09 09:44:11    144s] Topological Sorting (REAL = 0:00:00.0, MEM = 2422.2M, InitMEM = 2422.2M)
[09/09 09:44:11    144s] Start delay calculation (fullDC) (1 T). (MEM=2422.21)
[09/09 09:44:11    144s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:44:11    144s] 
[09/09 09:44:11    144s] Trim Metal Layers:
[09/09 09:44:11    145s] LayerId::1 widthSet size::4
[09/09 09:44:11    145s] LayerId::2 widthSet size::4
[09/09 09:44:11    145s] LayerId::3 widthSet size::4
[09/09 09:44:11    145s] LayerId::4 widthSet size::4
[09/09 09:44:11    145s] LayerId::5 widthSet size::4
[09/09 09:44:11    145s] LayerId::6 widthSet size::2
[09/09 09:44:11    145s] eee: pegSigSF::1.070000
[09/09 09:44:11    145s] Initializing multi-corner capacitance tables ... 
[09/09 09:44:11    145s] Initializing multi-corner resistance tables ...
[09/09 09:44:11    145s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:44:11    145s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:44:11    145s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:44:11    145s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:44:11    145s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:11    145s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:44:11    145s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:44:11    145s] End AAE Lib Interpolated Model. (MEM=2433.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:11    145s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d' for reading (mem: 2433.824M)
[09/09 09:44:11    145s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2433.8M)
[09/09 09:44:11    145s] Total number of fetched objects 1431
[09/09 09:44:11    145s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:44:11    145s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:11    145s] End delay calculation. (MEM=2449.5 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:44:11    145s] End delay calculation (fullDC). (MEM=2449.5 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:44:11    145s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2449.5M) ***
[09/09 09:44:11    145s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2449.5M)
[09/09 09:44:11    145s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:44:11    145s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2449.5M)
[09/09 09:44:11    145s] Starting SI iteration 2
[09/09 09:44:11    145s] Calculate late delays in OCV mode...
[09/09 09:44:11    145s] Calculate early delays in OCV mode...
[09/09 09:44:11    145s] Start delay calculation (fullDC) (1 T). (MEM=2411.62)
[09/09 09:44:11    145s] End AAE Lib Interpolated Model. (MEM=2411.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:44:11    145s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 60. 
[09/09 09:44:11    145s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:44:11    145s] Total number of fetched objects 1431
[09/09 09:44:11    145s] AAE_INFO-618: Total number of nets in the design is 1458,  8.6 percent of the nets selected for SI analysis
[09/09 09:44:11    145s] End delay calculation. (MEM=2452.79 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:44:11    145s] End delay calculation (fullDC). (MEM=2452.79 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:44:11    145s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2452.8M) ***
[09/09 09:44:11    145s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:00.0 totSessionCpu=0:02:25 mem=2452.8M)
[09/09 09:44:11    145s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.050  |  1.050  |  1.063  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:44:11    145s] All LLGs are deleted
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.640950
[09/09 09:44:11    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1725889451.641038
[09/09 09:44:11    145s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.641324
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2424.8M, EPOCH TIME: 1725889451.641505
[09/09 09:44:11    145s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:11    145s] Core basic site is core_ji3v
[09/09 09:44:11    145s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2424.8M, EPOCH TIME: 1725889451.651328
[09/09 09:44:11    145s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:11    145s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:11    145s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2424.8M, EPOCH TIME: 1725889451.651947
[09/09 09:44:11    145s] Fast DP-INIT is on for default
[09/09 09:44:11    145s] Atter site array init, number of instance map data is 0.
[09/09 09:44:11    145s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2424.8M, EPOCH TIME: 1725889451.652687
[09/09 09:44:11    145s] 
[09/09 09:44:11    145s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:11    145s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2424.8M, EPOCH TIME: 1725889451.653296
[09/09 09:44:11    145s] All LLGs are deleted
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.653755
[09/09 09:44:11    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1725889451.653816
[09/09 09:44:11    145s] Density: 65.710%
------------------------------------------------------------------

[09/09 09:44:11    145s] All LLGs are deleted
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.655385
[09/09 09:44:11    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1725889451.655455
[09/09 09:44:11    145s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.655726
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2424.8M, EPOCH TIME: 1725889451.655904
[09/09 09:44:11    145s] Max number of tech site patterns supported in site array is 256.
[09/09 09:44:11    145s] Core basic site is core_ji3v
[09/09 09:44:11    145s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2424.8M, EPOCH TIME: 1725889451.665645
[09/09 09:44:11    145s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:44:11    145s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:44:11    145s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1725889451.666125
[09/09 09:44:11    145s] Fast DP-INIT is on for default
[09/09 09:44:11    145s] Atter site array init, number of instance map data is 0.
[09/09 09:44:11    145s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2424.8M, EPOCH TIME: 1725889451.666754
[09/09 09:44:11    145s] 
[09/09 09:44:11    145s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:44:11    145s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2424.8M, EPOCH TIME: 1725889451.667469
[09/09 09:44:11    145s] All LLGs are deleted
[09/09 09:44:11    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:44:11    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:44:11    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2424.8M, EPOCH TIME: 1725889451.667909
[09/09 09:44:11    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2424.8M, EPOCH TIME: 1725889451.667974
[09/09 09:44:11    145s] Reported timing to dir ./timingReports
[09/09 09:44:11    145s] Total CPU time: 1.12 sec
[09/09 09:44:11    145s] Total Real time: 1.0 sec
[09/09 09:44:11    145s] Total Memory Usage: 2385.085938 Mbytes
[09/09 09:44:11    145s] Reset AAE Options
[09/09 09:44:11    145s] *** timeDesign #14 [finish] : cpu/real = 0:00:01.1/0:00:01.3 (0.9), totSession cpu/real = 0:02:25.6/0:32:08.3 (0.1), mem = 2385.1M
[09/09 09:44:11    145s] 
[09/09 09:44:11    145s] =============================================================================================
[09/09 09:44:11    145s]  Final TAT Report : timeDesign #14                                              21.18-s099_1
[09/09 09:44:11    145s] =============================================================================================
[09/09 09:44:11    145s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:44:11    145s] ---------------------------------------------------------------------------------------------
[09/09 09:44:11    145s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:44:11    145s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.7 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:44:11    145s] [ ExtractRC              ]      1   0:00:00.5  (  39.6 % )     0:00:00.5 /  0:00:00.4    0.7
[09/09 09:44:11    145s] [ TimingUpdate           ]      1   0:00:00.3  (  20.2 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:44:11    145s] [ FullDelayCalc          ]      2   0:00:00.3  (  25.8 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:44:11    145s] [ TimingReport           ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:44:11    145s] [ GenerateReports        ]      1   0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.8
[09/09 09:44:11    145s] [ MISC                   ]          0:00:00.1  (   6.8 % )     0:00:00.1 /  0:00:00.1    0.9
[09/09 09:44:11    145s] ---------------------------------------------------------------------------------------------
[09/09 09:44:11    145s]  timeDesign #14 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.1    0.9
[09/09 09:44:11    145s] ---------------------------------------------------------------------------------------------
[09/09 09:44:11    145s] 
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:44:19    145s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:44:21    145s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:44:21    145s] <CMD> verify_drc
[09/09 09:44:21    145s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:44:21    145s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:44:21    145s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:44:21    145s]  *** Starting Verify DRC (MEM: 2389.2) ***
[09/09 09:44:21    145s] 
[09/09 09:44:21    145s]   VERIFY DRC ...... Starting Verification
[09/09 09:44:21    145s]   VERIFY DRC ...... Initializing
[09/09 09:44:21    145s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:44:21    145s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:44:21    145s]   VERIFY DRC ...... Using new threading
[09/09 09:44:21    145s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:44:21    145s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:44:21    145s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:44:21    145s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:44:21    145s] 
[09/09 09:44:21    145s]   Verification Complete : 0 Viols.
[09/09 09:44:21    145s] 
[09/09 09:44:21    145s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[09/09 09:44:21    145s] 
[09/09 09:44:21    145s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:44:49    146s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/09 09:44:49    146s] VERIFY_CONNECTIVITY use new engine.
[09/09 09:44:49    146s] 
[09/09 09:44:49    146s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 09:44:49    146s] Start Time: Mon Sep  9 09:44:49 2024
[09/09 09:44:49    146s] 
[09/09 09:44:49    146s] Design Name: aska_dig
[09/09 09:44:49    146s] Database Units: 1000
[09/09 09:44:49    146s] Design Boundary: (0.0000, 0.0000) (455.2800, 237.4400)
[09/09 09:44:49    146s] Error Limit = 1000; Warning Limit = 50
[09/09 09:44:49    146s] Check all nets
[09/09 09:44:49    146s] 
[09/09 09:44:49    146s] Begin Summary 
[09/09 09:44:49    146s]   Found no problems or warnings.
[09/09 09:44:49    146s] End Summary
[09/09 09:44:49    146s] 
[09/09 09:44:49    146s] End Time: Mon Sep  9 09:44:49 2024
[09/09 09:44:49    146s] Time Elapsed: 0:00:00.0
[09/09 09:44:49    146s] 
[09/09 09:44:49    146s] ******** End: VERIFY CONNECTIVITY ********
[09/09 09:44:49    146s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 09:44:49    146s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/09 09:44:49    146s] 
[09/09 09:44:53    146s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/09 09:44:53    146s] VERIFY_CONNECTIVITY use new engine.
[09/09 09:44:53    146s] 
[09/09 09:44:53    146s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 09:44:53    146s] Start Time: Mon Sep  9 09:44:53 2024
[09/09 09:44:53    146s] 
[09/09 09:44:53    146s] Design Name: aska_dig
[09/09 09:44:53    146s] Database Units: 1000
[09/09 09:44:53    146s] Design Boundary: (0.0000, 0.0000) (455.2800, 237.4400)
[09/09 09:44:53    146s] Error Limit = 1000; Warning Limit = 50
[09/09 09:44:53    146s] Check all nets
[09/09 09:44:53    147s] 
[09/09 09:44:53    147s] Begin Summary 
[09/09 09:44:53    147s]   Found no problems or warnings.
[09/09 09:44:53    147s] End Summary
[09/09 09:44:53    147s] 
[09/09 09:44:53    147s] End Time: Mon Sep  9 09:44:53 2024
[09/09 09:44:53    147s] Time Elapsed: 0:00:00.0
[09/09 09:44:53    147s] 
[09/09 09:44:53    147s] ******** End: VERIFY CONNECTIVITY ********
[09/09 09:44:53    147s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 09:44:53    147s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/09 09:44:53    147s] 
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:44:55    147s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:44:57    147s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:44:57    147s] <CMD> verify_drc
[09/09 09:44:57    147s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:44:57    147s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:44:57    147s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:44:57    147s]  *** Starting Verify DRC (MEM: 2653.3) ***
[09/09 09:44:57    147s] 
[09/09 09:44:57    147s]   VERIFY DRC ...... Starting Verification
[09/09 09:44:57    147s]   VERIFY DRC ...... Initializing
[09/09 09:44:57    147s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:44:57    147s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:44:57    147s]   VERIFY DRC ...... Using new threading
[09/09 09:44:57    147s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:44:58    147s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:44:58    147s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:44:58    147s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:44:58    147s] 
[09/09 09:44:58    147s]   Verification Complete : 0 Viols.
[09/09 09:44:58    147s] 
[09/09 09:44:58    147s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 1.00  MEM: 0.0M) ***
[09/09 09:44:58    147s] 
[09/09 09:44:58    147s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:45:28    148s] <CMD> setNanoRouteMode -droutePostRouteSwapVia multiCut
[09/09 09:45:28    148s] #WARNING (NRIF-80) When droutePostRouteSwapVia is set to 'multiCut', the post route via swapping step will be performed on all nets, and to double cut vias. To swap to DFM vias based on via weight, please set the option to 'true'.
[09/09 09:45:28    148s] <CMD> routeDesign -viaOpt
[09/09 09:45:28    148s] #% Begin routeDesign (date=09/09 09:45:28, mem=1824.0M)
[09/09 09:45:28    148s] ### Time Record (routeDesign) is installed.
[09/09 09:45:28    148s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1820.94 (MB), peak = 1937.76 (MB)
[09/09 09:45:28    148s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[09/09 09:45:28    148s] #**INFO: setDesignMode -flowEffort standard
[09/09 09:45:28    148s] #**INFO: setDesignMode -powerEffort none
[09/09 09:45:28    148s] **INFO: User settings:
[09/09 09:45:28    148s] setNanoRouteMode -drouteAntennaFactor                           1
[09/09 09:45:28    148s] setNanoRouteMode -droutePostRouteSpreadWire                     1
[09/09 09:45:28    148s] setNanoRouteMode -droutePostRouteSwapVia                        multiCut
[09/09 09:45:28    148s] setNanoRouteMode -droutePostRouteWidenWireRule                  virtuosoDefaultSetup
[09/09 09:45:28    148s] setNanoRouteMode -drouteStartIteration                          0
[09/09 09:45:28    148s] setNanoRouteMode -drouteUseMinSpacingForBlockage                auto
[09/09 09:45:28    148s] setNanoRouteMode -extractThirdPartyCompatible                   false
[09/09 09:45:28    148s] setNanoRouteMode -grouteExpTdStdDelay                           91
[09/09 09:45:28    148s] setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
[09/09 09:45:28    148s] setNanoRouteMode -routeBottomRoutingLayer                       1
[09/09 09:45:28    148s] setNanoRouteMode -routeStrictlyHonorNonDefaultRule              false
[09/09 09:45:28    148s] setNanoRouteMode -routeTopRoutingLayer                          4
[09/09 09:45:28    148s] setNanoRouteMode -routeWithSiDriven                             false
[09/09 09:45:28    148s] setNanoRouteMode -routeWithSiPostRouteFix                       false
[09/09 09:45:28    148s] setNanoRouteMode -routeWithTimingDriven                         false
[09/09 09:45:28    148s] setNanoRouteMode -timingEngine                                  {}
[09/09 09:45:28    148s] setDesignMode -process                                          180
[09/09 09:45:28    148s] setExtractRCMode -coupled                                       true
[09/09 09:45:28    148s] setExtractRCMode -coupling_c_th                                 3
[09/09 09:45:28    148s] setExtractRCMode -engine                                        postRoute
[09/09 09:45:28    148s] setExtractRCMode -noCleanRCDB                                   true
[09/09 09:45:28    148s] setExtractRCMode -nrNetInMemory                                 100000
[09/09 09:45:28    148s] setExtractRCMode -relative_c_th                                 0.03
[09/09 09:45:28    148s] setExtractRCMode -total_c_th                                    5
[09/09 09:45:28    148s] setDelayCalMode -enable_high_fanout                             true
[09/09 09:45:28    148s] setDelayCalMode -engine                                         aae
[09/09 09:45:28    148s] setDelayCalMode -ignoreNetLoad                                  false
[09/09 09:45:28    148s] setDelayCalMode -SIAware                                        true
[09/09 09:45:28    148s] setDelayCalMode -socv_accuracy_mode                             low
[09/09 09:45:28    148s] setSIMode -separate_delta_delay_on_data                         true
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] #**INFO: multi-cut via swapping will be performed after routing.
[09/09 09:45:28    148s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[09/09 09:45:28    148s] OPERPROF: Starting checkPlace at level 1, MEM:2393.3M, EPOCH TIME: 1725889528.621856
[09/09 09:45:28    148s] Processing tracks to init pin-track alignment.
[09/09 09:45:28    148s] z: 2, totalTracks: 1
[09/09 09:45:28    148s] z: 4, totalTracks: 1
[09/09 09:45:28    148s] z: 6, totalTracks: 1
[09/09 09:45:28    148s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:45:28    148s] All LLGs are deleted
[09/09 09:45:28    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2393.3M, EPOCH TIME: 1725889528.623310
[09/09 09:45:28    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2393.3M, EPOCH TIME: 1725889528.623443
[09/09 09:45:28    148s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2393.3M, EPOCH TIME: 1725889528.623524
[09/09 09:45:28    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2393.3M, EPOCH TIME: 1725889528.623729
[09/09 09:45:28    148s] Max number of tech site patterns supported in site array is 256.
[09/09 09:45:28    148s] Core basic site is core_ji3v
[09/09 09:45:28    148s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2393.3M, EPOCH TIME: 1725889528.623921
[09/09 09:45:28    148s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:45:28    148s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:45:28    148s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.000, REAL:0.000, MEM:2393.3M, EPOCH TIME: 1725889528.624149
[09/09 09:45:28    148s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:45:28    148s] SiteArray: use 172,032 bytes
[09/09 09:45:28    148s] SiteArray: current memory after site array memory allocation 2393.3M
[09/09 09:45:28    148s] SiteArray: FP blocked sites are writable
[09/09 09:45:28    148s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:45:28    148s] Atter site array init, number of instance map data is 0.
[09/09 09:45:28    148s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.000, REAL:0.001, MEM:2393.3M, EPOCH TIME: 1725889528.624797
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:45:28    148s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.000, REAL:0.001, MEM:2393.3M, EPOCH TIME: 1725889528.624965
[09/09 09:45:28    148s] Begin checking placement ... (start mem=2393.3M, init mem=2393.3M)
[09/09 09:45:28    148s] Begin checking exclusive groups violation ...
[09/09 09:45:28    148s] There are 0 groups to check, max #box is 0, total #box is 0
[09/09 09:45:28    148s] Finished checking exclusive groups violations. Found 0 Vio.
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] Running CheckPlace using 1 thread in normal mode...
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] ...checkPlace normal is done!
[09/09 09:45:28    148s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2393.3M, EPOCH TIME: 1725889528.631970
[09/09 09:45:28    148s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:2393.3M, EPOCH TIME: 1725889528.632486
[09/09 09:45:28    148s] *info: Placed = 1393           (Fixed = 11)
[09/09 09:45:28    148s] *info: Unplaced = 0           
[09/09 09:45:28    148s] Placement Density:65.71%(53749/81797)
[09/09 09:45:28    148s] Placement Density (including fixed std cells):65.71%(53749/81797)
[09/09 09:45:28    148s] All LLGs are deleted
[09/09 09:45:28    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1393).
[09/09 09:45:28    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2393.3M, EPOCH TIME: 1725889528.632897
[09/09 09:45:28    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2393.3M, EPOCH TIME: 1725889528.633015
[09/09 09:45:28    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:45:28    148s] Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2393.3M)
[09/09 09:45:28    148s] OPERPROF: Finished checkPlace at level 1, CPU:0.020, REAL:0.012, MEM:2393.3M, EPOCH TIME: 1725889528.633440
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] changeUseClockNetStatus Option :  -noFixedNetWires 
[09/09 09:45:28    148s] *** Changed status on (0) nets in Clock.
[09/09 09:45:28    148s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2393.3M) ***
[09/09 09:45:28    148s] % Begin detailRoute (date=09/09 09:45:28, mem=1821.2M)
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] detailRoute
[09/09 09:45:28    148s] 
[09/09 09:45:28    148s] #Start detailRoute on Mon Sep  9 09:45:28 2024
[09/09 09:45:28    148s] #
[09/09 09:45:28    148s] ### Time Record (detailRoute) is installed.
[09/09 09:45:28    148s] ### Time Record (Pre Callback) is installed.
[09/09 09:45:28    148s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_aMbUEg.rcdb.d': 1431 access done (mem: 2393.254M)
[09/09 09:45:28    148s] ### Time Record (Pre Callback) is uninstalled.
[09/09 09:45:28    148s] ### Time Record (DB Import) is installed.
[09/09 09:45:28    148s] ### Net info: total nets: 1458
[09/09 09:45:28    148s] ### Net info: dirty nets: 0
[09/09 09:45:28    148s] ### Net info: marked as disconnected nets: 0
[09/09 09:45:28    148s] #num needed restored net=0
[09/09 09:45:28    148s] #need_extraction net=0 (total=1458)
[09/09 09:45:28    148s] ### Net info: fully routed nets: 1431
[09/09 09:45:28    148s] ### Net info: trivial (< 2 pins) nets: 27
[09/09 09:45:28    148s] ### Net info: unrouted nets: 0
[09/09 09:45:28    148s] ### Net info: re-extraction nets: 0
[09/09 09:45:28    148s] ### Net info: ignored nets: 0
[09/09 09:45:28    148s] ### Net info: skip routing nets: 0
[09/09 09:45:28    148s] ### import design signature (100): route=1342950047 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=379669340 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:45:28    148s] ### Time Record (DB Import) is uninstalled.
[09/09 09:45:28    148s] #NanoRoute Version 21.18-s099_1 NR230707-1955/21_18-UB
[09/09 09:45:28    148s] #RTESIG:78da95d2c94ec330100660ce3cc5c8eda1486df1d8711c5f59ae80ca72ad0c71da48a983
[09/09 09:45:28    148s] #       bc20f5edb1da5351c8e2eb7cf93de3cc6cfef1b801c2708dc5ca53a5b6084f1bc6a9a472
[09/09 09:45:28    148s] #       854a885b86db547abf23d7b3f9f3cb9b2ca0d28d37b0f86cdb6609e5d1ea43fd05a5a974
[09/09 09:45:28    148s] #       6c027813426d7737678d5c02aee9e9c0a26a5a1d9610bd717f1c4fe509b159ce21e5d536
[09/09 09:45:28    148s] #       989d719d89922a20a748020b1f5caa743ba4400ee98afa3e86212a80fcd42ec4d6b70fe7
[09/09 09:45:28    148s] #       c65e4d88df039f6519101d439b5830ce6a77ec742ab9294f4b915ffa8e4c445e4070716c
[09/09 09:45:28    148s] #       260a3e8dcb295cc81cd49875c09c5ef6d1690a3a3cbf5408d8bf29c9e440f6f56edfff1f
[09/09 09:45:28    148s] #       b15069557cd0b6d4ae4cd6d878f84f2210db5ad3a71832313424c32c1fb5c60c0b0659ff
[09/09 09:45:28    148s] #       a08cd1d4d6400ea36cf05513cac620310271d5d3d2d52f860b6dd3
[09/09 09:45:28    148s] #
[09/09 09:45:28    148s] ### Time Record (Data Preparation) is installed.
[09/09 09:45:28    148s] #Start routing data preparation on Mon Sep  9 09:45:28 2024
[09/09 09:45:28    148s] #
[09/09 09:45:28    148s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:45:28    148s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:45:28    148s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:45:28    148s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:45:28    148s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:45:28    148s] #Build and mark too close pins for the same net.
[09/09 09:45:28    148s] # MET1         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[09/09 09:45:28    148s] # MET2         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:45:28    148s] # MET3         H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:45:28    148s] # MET4         V   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[09/09 09:45:28    148s] # METTP        H   Track-Pitch = 1.1200    Line-2-Via Pitch = 0.9500
[09/09 09:45:28    148s] # METTPL       V   Track-Pitch = 5.6000    Line-2-Via Pitch = 5.5000
[09/09 09:45:28    148s] #Bottom routing layer index=1(MET1), bottom routing layer for shielding=1(MET1), bottom shield layer=1(MET1)
[09/09 09:45:28    148s] #shield_bottom_stripe_layer=1(MET1), shield_top_stripe_layer=4(MET4)
[09/09 09:45:28    148s] #pin_access_rlayer=2(MET2)
[09/09 09:45:28    148s] #shield_top_dpt_rlayer=-1 top_rlayer=4 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[09/09 09:45:28    148s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[09/09 09:45:28    148s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1822.83 (MB), peak = 1937.76 (MB)
[09/09 09:45:28    148s] #Regenerating Ggrids automatically.
[09/09 09:45:28    148s] #Auto generating G-grids with size=15 tracks, using layer MET2's pitch = 0.5600.
[09/09 09:45:28    148s] #Using automatically generated G-grids.
[09/09 09:45:29    149s] #Done routing data preparation.
[09/09 09:45:29    149s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1824.82 (MB), peak = 1937.76 (MB)
[09/09 09:45:29    149s] ### Time Record (Data Preparation) is uninstalled.
[09/09 09:45:29    149s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:45:29    149s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:45:29    149s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:45:29    149s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:45:29    149s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:45:29    149s] #Minimum voltage of a net in the design = 0.000.
[09/09 09:45:29    149s] #Maximum voltage of a net in the design = 3.600.
[09/09 09:45:29    149s] #Voltage range [0.000 - 3.600] has 1456 nets.
[09/09 09:45:29    149s] #Voltage range [0.000 - 0.000] has 1 net.
[09/09 09:45:29    149s] #Voltage range [3.000 - 3.600] has 1 net.
[09/09 09:45:30    149s] ### Time Record (Post Route Via Swapping) is installed.
[09/09 09:45:30    149s] ### drc_pitch = 2820 (  2.8200 um) drc_range = 1400 (  1.4000 um) route_pitch = 1880 (  1.8800 um) patch_pitch = 9240 (  9.2400 um) top_route_layer = 4 top_pin_layer = 4
[09/09 09:45:30    149s] #
[09/09 09:45:30    149s] #Start Post Route via swapping...
[09/09 09:45:30    150s] #   number of violations = 0
[09/09 09:45:30    150s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1827.06 (MB), peak = 1937.76 (MB)
[09/09 09:45:30    150s] #CELL_VIEW aska_dig,init has no DRC violation.
[09/09 09:45:30    150s] #Total number of DRC violations = 0
[09/09 09:45:30    150s] #Total number of process antenna violations = 0
[09/09 09:45:30    150s] #Total number of net violated process antenna rule = 0
[09/09 09:45:30    150s] #Post Route via swapping is done.
[09/09 09:45:30    150s] ### Time Record (Post Route Via Swapping) is uninstalled.
[09/09 09:45:30    150s] #Total wire length = 59017 um.
[09/09 09:45:30    150s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:45:30    150s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:45:30    150s] #Total wire length on LAYER MET2 = 26877 um.
[09/09 09:45:30    150s] #Total wire length on LAYER MET3 = 26348 um.
[09/09 09:45:30    150s] #Total wire length on LAYER MET4 = 1952 um.
[09/09 09:45:30    150s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:45:30    150s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:45:30    150s] #Total number of vias = 8084
[09/09 09:45:30    150s] #Total number of multi-cut vias = 7408 ( 91.6%)
[09/09 09:45:30    150s] #Total number of single cut vias = 676 (  8.4%)
[09/09 09:45:30    150s] #Up-Via Summary (total 8084):
[09/09 09:45:30    150s] #                   single-cut          multi-cut      Total
[09/09 09:45:30    150s] #-----------------------------------------------------------
[09/09 09:45:30    150s] # MET1             666 ( 13.5%)      4264 ( 86.5%)       4930
[09/09 09:45:30    150s] # MET2              10 (  0.3%)      2993 ( 99.7%)       3003
[09/09 09:45:30    150s] # MET3               0 (  0.0%)       151 (100.0%)        151
[09/09 09:45:30    150s] #-----------------------------------------------------------
[09/09 09:45:30    150s] #                  676 (  8.4%)      7408 ( 91.6%)       8084 
[09/09 09:45:30    150s] #
[09/09 09:45:30    150s] ### Time Record (DB Export) is installed.
[09/09 09:45:30    150s] ### export design design signature (105): route=2100235386 fixed_route=754094614 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1501789268 dirty_area=0 del_dirty_area=0 cell=1385963028 placement=1801483863 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:45:30    150s] ### Time Record (DB Export) is uninstalled.
[09/09 09:45:30    150s] ### Time Record (Post Callback) is installed.
[09/09 09:45:30    150s] ### Time Record (Post Callback) is uninstalled.
[09/09 09:45:30    150s] #
[09/09 09:45:30    150s] #detailRoute statistics:
[09/09 09:45:30    150s] #Cpu time = 00:00:02
[09/09 09:45:30    150s] #Elapsed time = 00:00:02
[09/09 09:45:30    150s] #Increased memory = 2.93 (MB)
[09/09 09:45:30    150s] #Total memory = 1824.15 (MB)
[09/09 09:45:30    150s] #Peak memory = 1937.76 (MB)
[09/09 09:45:30    150s] #Number of warnings = 0
[09/09 09:45:30    150s] #Total number of warnings = 6
[09/09 09:45:30    150s] #Number of fails = 0
[09/09 09:45:30    150s] #Total number of fails = 0
[09/09 09:45:30    150s] #Complete detailRoute on Mon Sep  9 09:45:30 2024
[09/09 09:45:30    150s] #
[09/09 09:45:30    150s] ### import design signature (106): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:45:30    150s] ### Time Record (detailRoute) is uninstalled.
[09/09 09:45:30    150s] % End detailRoute (date=09/09 09:45:30, total cpu=0:00:02.2, real=0:00:02.0, peak res=1822.2M, current mem=1822.2M)
[09/09 09:45:30    150s] #Default setup view is reset to slow_functional_mode.
[09/09 09:45:30    150s] AAE_INFO: Post Route call back at the end of routeDesign
[09/09 09:45:30    150s] #routeDesign: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1816.00 (MB), peak = 1937.76 (MB)
[09/09 09:45:30    150s] 
[09/09 09:45:30    150s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:45:30    150s] Severity  ID               Count  Summary                                  
[09/09 09:45:30    150s] WARNING   NRIF-80              1  When droutePostRouteSwapVia is set to 'm...
[09/09 09:45:30    150s] *** Message Summary: 1 warning(s), 0 error(s)
[09/09 09:45:30    150s] 
[09/09 09:45:30    150s] ### Time Record (routeDesign) is uninstalled.
[09/09 09:45:30    150s] ### 
[09/09 09:45:30    150s] ###   Scalability Statistics
[09/09 09:45:30    150s] ### 
[09/09 09:45:30    150s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:45:30    150s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[09/09 09:45:30    150s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:45:30    150s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[09/09 09:45:30    150s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[09/09 09:45:30    150s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:45:30    150s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[09/09 09:45:30    150s] ###   Data Preparation              |        00:00:01|        00:00:01|             1.0|
[09/09 09:45:30    150s] ###   Post Route Via Swapping       |        00:00:01|        00:00:01|             1.0|
[09/09 09:45:30    150s] ###   Entire Command                |        00:00:02|        00:00:02|             1.0|
[09/09 09:45:30    150s] ### --------------------------------+----------------+----------------+----------------+
[09/09 09:45:30    150s] ### 
[09/09 09:45:30    150s] #% End routeDesign (date=09/09 09:45:30, total cpu=0:00:02.3, real=0:00:02.0, peak res=1824.0M, current mem=1816.0M)
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:45:38    150s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:45:39    150s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:45:39    150s] <CMD> verify_drc
[09/09 09:45:39    150s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:45:39    150s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:45:39    150s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:45:39    150s]  *** Starting Verify DRC (MEM: 2392.0) ***
[09/09 09:45:39    150s] 
[09/09 09:45:39    150s]   VERIFY DRC ...... Starting Verification
[09/09 09:45:39    150s]   VERIFY DRC ...... Initializing
[09/09 09:45:39    150s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:45:39    150s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:45:39    150s]   VERIFY DRC ...... Using new threading
[09/09 09:45:39    150s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:45:39    150s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:45:39    150s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:45:39    151s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:45:39    151s] 
[09/09 09:45:39    151s]   Verification Complete : 0 Viols.
[09/09 09:45:39    151s] 
[09/09 09:45:39    151s]  *** End Verify DRC (CPU: 0:00:00.3  ELAPSED TIME: 0.00  MEM: 256.1M) ***
[09/09 09:45:39    151s] 
[09/09 09:45:39    151s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -disable_rules -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -quiet -area
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -quiet -layer_range
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -check_only -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[09/09 09:52:19    162s] <CMD> get_verify_drc_mode -limit -quiet
[09/09 09:52:20    162s] <CMD> set_verify_drc_mode -disable_rules {} -check_ndr_spacing auto -check_only default -check_same_via_cell true -exclude_pg_net false -ignore_trial_route false -ignore_cell_blockage false -use_min_spacing_on_block_obs auto -report aska_dig.drc.rpt -limit 1000
[09/09 09:52:20    162s] <CMD> verify_drc
[09/09 09:52:20    162s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[09/09 09:52:20    162s] #-check_same_via_cell true               # bool, default=false, user setting
[09/09 09:52:20    162s] #-report aska_dig.drc.rpt                # string, default="", user setting
[09/09 09:52:20    162s]  *** Starting Verify DRC (MEM: 2648.1) ***
[09/09 09:52:20    162s] 
[09/09 09:52:20    162s]   VERIFY DRC ...... Starting Verification
[09/09 09:52:20    162s]   VERIFY DRC ...... Initializing
[09/09 09:52:20    162s]   VERIFY DRC ...... Deleting Existing Violations
[09/09 09:52:20    162s]   VERIFY DRC ...... Creating Sub-Areas
[09/09 09:52:20    162s]   VERIFY DRC ...... Using new threading
[09/09 09:52:20    162s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 228.160 237.440} 1 of 2
[09/09 09:52:20    162s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[09/09 09:52:20    162s]   VERIFY DRC ...... Sub-Area: {228.160 0.000 455.280 237.440} 2 of 2
[09/09 09:52:20    162s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[09/09 09:52:20    162s] 
[09/09 09:52:20    162s]   Verification Complete : 0 Viols.
[09/09 09:52:20    162s] 
[09/09 09:52:20    162s]  *** End Verify DRC (CPU: 0:00:00.2  ELAPSED TIME: 0.00  MEM: 0.0M) ***
[09/09 09:52:20    162s] 
[09/09 09:52:20    162s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[09/09 09:52:26    162s] <CMD> verifyConnectivity -type all -error 1000 -warning 50
[09/09 09:52:26    162s] VERIFY_CONNECTIVITY use new engine.
[09/09 09:52:26    162s] 
[09/09 09:52:26    162s] ******** Start: VERIFY CONNECTIVITY ********
[09/09 09:52:26    162s] Start Time: Mon Sep  9 09:52:26 2024
[09/09 09:52:26    162s] 
[09/09 09:52:26    162s] Design Name: aska_dig
[09/09 09:52:26    162s] Database Units: 1000
[09/09 09:52:26    162s] Design Boundary: (0.0000, 0.0000) (455.2800, 237.4400)
[09/09 09:52:26    162s] Error Limit = 1000; Warning Limit = 50
[09/09 09:52:26    162s] Check all nets
[09/09 09:52:26    162s] 
[09/09 09:52:26    162s] Begin Summary 
[09/09 09:52:26    162s]   Found no problems or warnings.
[09/09 09:52:26    162s] End Summary
[09/09 09:52:26    162s] 
[09/09 09:52:26    162s] End Time: Mon Sep  9 09:52:26 2024
[09/09 09:52:26    162s] Time Elapsed: 0:00:00.0
[09/09 09:52:26    162s] 
[09/09 09:52:26    162s] ******** End: VERIFY CONNECTIVITY ********
[09/09 09:52:26    162s]   Verification Complete : 0 Viols.  0 Wrngs.
[09/09 09:52:26    162s]   (CPU Time: 0:00:00.0  MEM: 0.000M)
[09/09 09:52:26    162s] 
[09/09 09:52:38    162s] <CMD> saveDesign aska_dig_ld_fp_pw_pin_placed_cts_routed
[09/09 09:52:38    162s] #% Begin save design ... (date=09/09 09:52:38, mem=1817.5M)
[09/09 09:52:38    163s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed'.
[09/09 09:52:38    163s] ----- oaOut ---------------------------
[09/09 09:52:38    163s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pin_placed_cts_routed
[09/09 09:52:38    163s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:52:38    163s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:52:38    163s] Signal Routes: Created 7554 routes.
[09/09 09:52:38    163s] Created 1393 insts; 2786 instTerms; 1458 nets; 0 routes.
[09/09 09:52:38    163s] TIMER: Write OA to disk: 0h 0m  0.01s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:52:38    163s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:52:38    163s] TIMER: oaOut total process: 0h 0m  0.11s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:52:38    163s] % Begin Save ccopt configuration ... (date=09/09 09:52:38, mem=1817.7M)
[09/09 09:52:38    163s] % End Save ccopt configuration ... (date=09/09 09:52:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1818.1M, current mem=1818.1M)
[09/09 09:52:38    163s] % Begin Save AAE data ... (date=09/09 09:52:38, mem=1818.1M)
[09/09 09:52:38    163s] Saving AAE Data ...
[09/09 09:52:38    163s] AAE DB initialization (MEM=2397.63 CPU=0:00:00.0 REAL=0:00:00.0) 
[09/09 09:52:38    163s] % End Save AAE data ... (date=09/09 09:52:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1819.0M, current mem=1819.0M)
[09/09 09:52:38    163s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[09/09 09:52:38    163s] Type 'man IMPCTE-104' for more detail.
[09/09 09:52:38    163s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed/inn_data/gui.pref.tcl ...
[09/09 09:52:38    163s] Saving mode setting ...
[09/09 09:52:38    163s] Saving global file ...
[09/09 09:52:38    163s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed/inn_data/aska_dig.apa ...
[09/09 09:52:38    163s] #
[09/09 09:52:38    163s] Saving thumbnail file...
[09/09 09:52:38    163s] % Begin Save power constraints data ... (date=09/09 09:52:38, mem=1821.7M)
[09/09 09:52:38    163s] % End Save power constraints data ... (date=09/09 09:52:38, total cpu=0:00:00.0, real=0:00:00.0, peak res=1821.7M, current mem=1821.7M)
[09/09 09:52:39    163s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:52:39    163s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed/inn_data/aska_dig.prop
[09/09 09:52:39    163s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:00.0 mem=2398.2M) ***
[09/09 09:52:39    163s] #% End save design ... (date=09/09 09:52:39, total cpu=0:00:00.6, real=0:00:01.0, peak res=1821.7M, current mem=1819.9M)
[09/09 09:52:39    163s] 
[09/09 09:52:39    163s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:52:39    163s] Severity  ID               Count  Summary                                  
[09/09 09:52:39    163s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:52:39    163s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[09/09 09:52:39    163s] *** Message Summary: 2 warning(s), 0 error(s)
[09/09 09:52:39    163s] 
[09/09 09:53:09    164s] <CMD> getFillerMode -quiet
[09/09 09:53:09    164s] <CMD> setFillerMode -add_fillers_with_drc false
[09/09 09:53:09    164s] <CMD> addFiller -prefix FILLCAP -cell DECAP25JI3V DECAP15JI3V DECAP10JI3V DECAP7JI3V DECAP5JI3V
[09/09 09:53:09    164s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/09 09:53:09    164s] Type 'man IMPSP-5217' for more detail.
[09/09 09:53:09    164s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2403.3M, EPOCH TIME: 1725889989.109929
[09/09 09:53:09    164s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2403.3M, EPOCH TIME: 1725889989.110117
[09/09 09:53:09    164s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2403.3M, EPOCH TIME: 1725889989.110202
[09/09 09:53:09    164s] Processing tracks to init pin-track alignment.
[09/09 09:53:09    164s] z: 2, totalTracks: 1
[09/09 09:53:09    164s] z: 4, totalTracks: 1
[09/09 09:53:09    164s] z: 6, totalTracks: 1
[09/09 09:53:09    164s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:53:09    164s] All LLGs are deleted
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2403.3M, EPOCH TIME: 1725889989.111764
[09/09 09:53:09    164s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2403.3M, EPOCH TIME: 1725889989.111855
[09/09 09:53:09    164s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2403.3M, EPOCH TIME: 1725889989.111958
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2403.3M, EPOCH TIME: 1725889989.112147
[09/09 09:53:09    164s] Max number of tech site patterns supported in site array is 256.
[09/09 09:53:09    164s] Core basic site is core_ji3v
[09/09 09:53:09    164s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2403.3M, EPOCH TIME: 1725889989.122224
[09/09 09:53:09    164s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:53:09    164s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[09/09 09:53:09    164s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2403.3M, EPOCH TIME: 1725889989.126174
[09/09 09:53:09    164s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:53:09    164s] SiteArray: use 172,032 bytes
[09/09 09:53:09    164s] SiteArray: current memory after site array memory allocation 2403.3M
[09/09 09:53:09    164s] SiteArray: FP blocked sites are writable
[09/09 09:53:09    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:53:09    164s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2403.3M, EPOCH TIME: 1725889989.126755
[09/09 09:53:09    164s] Process 22072 wires and vias for routing blockage and capacity analysis
[09/09 09:53:09    164s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.006, MEM:2403.3M, EPOCH TIME: 1725889989.132430
[09/09 09:53:09    164s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:53:09    164s] Atter site array init, number of instance map data is 0.
[09/09 09:53:09    164s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.021, MEM:2403.3M, EPOCH TIME: 1725889989.132706
[09/09 09:53:09    164s] 
[09/09 09:53:09    164s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:53:09    164s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.021, MEM:2403.3M, EPOCH TIME: 1725889989.133163
[09/09 09:53:09    164s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2403.3M, EPOCH TIME: 1725889989.133212
[09/09 09:53:09    164s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2419.3M, EPOCH TIME: 1725889989.133705
[09/09 09:53:09    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2419.3MB).
[09/09 09:53:09    164s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.020, REAL:0.024, MEM:2419.3M, EPOCH TIME: 1725889989.133925
[09/09 09:53:09    164s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.030, REAL:0.024, MEM:2419.3M, EPOCH TIME: 1725889989.133965
[09/09 09:53:09    164s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2419.3M, EPOCH TIME: 1725889989.134002
[09/09 09:53:09    164s]   Signal wire search tree: 22240 elements. (cpu=0:00:00.0, mem=0.0M)
[09/09 09:53:09    164s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.004, MEM:2419.3M, EPOCH TIME: 1725889989.137590
[09/09 09:53:09    164s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2419.3M, EPOCH TIME: 1725889989.139134
[09/09 09:53:09    164s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2419.3M, EPOCH TIME: 1725889989.139191
[09/09 09:53:09    164s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2419.3M, EPOCH TIME: 1725889989.139310
[09/09 09:53:09    164s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2419.3M, EPOCH TIME: 1725889989.139367
[09/09 09:53:09    164s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:53:09    164s] AddFiller main function time CPU:0.044, REAL:0.050
[09/09 09:53:09    164s] Filler instance commit time CPU:0.004, REAL:0.004
[09/09 09:53:09    164s] *INFO: Adding fillers to top-module.
[09/09 09:53:09    164s] *INFO:   Added 118 filler insts (cell DECAP25JI3V / prefix FILLCAP).
[09/09 09:53:09    164s] *INFO:   Added 87 filler insts (cell DECAP15JI3V / prefix FILLCAP).
[09/09 09:53:09    164s] *INFO:   Added 58 filler insts (cell DECAP10JI3V / prefix FILLCAP).
[09/09 09:53:09    164s] *INFO:   Added 338 filler insts (cell DECAP7JI3V / prefix FILLCAP).
[09/09 09:53:09    164s] *INFO:   Added 140 filler insts (cell DECAP5JI3V / prefix FILLCAP).
[09/09 09:53:09    164s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.060, REAL:0.050, MEM:2403.3M, EPOCH TIME: 1725889989.189721
[09/09 09:53:09    164s] *INFO: Total 741 filler insts added - prefix FILLCAP (CPU: 0:00:00.1).
[09/09 09:53:09    164s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.060, REAL:0.051, MEM:2403.3M, EPOCH TIME: 1725889989.189822
[09/09 09:53:09    164s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2403.3M, EPOCH TIME: 1725889989.189866
[09/09 09:53:09    164s] For 741 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:2403.3M, EPOCH TIME: 1725889989.190464
[09/09 09:53:09    164s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.060, REAL:0.051, MEM:2403.3M, EPOCH TIME: 1725889989.190509
[09/09 09:53:09    164s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.060, REAL:0.051, MEM:2403.3M, EPOCH TIME: 1725889989.190546
[09/09 09:53:09    164s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2403.3M, EPOCH TIME: 1725889989.190627
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2134).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] All LLGs are deleted
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2403.3M, EPOCH TIME: 1725889989.192770
[09/09 09:53:09    164s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2403.1M, EPOCH TIME: 1725889989.192857
[09/09 09:53:09    164s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.003, MEM:2395.1M, EPOCH TIME: 1725889989.193639
[09/09 09:53:09    164s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.090, REAL:0.084, MEM:2395.1M, EPOCH TIME: 1725889989.193711
[09/09 09:53:09    164s] <CMD> addFiller -prefix FILL -cell FEED25JI3V FEED15JI3V FEED10JI3V FEED7JI3V FEED5JI3V FEED3JI3V FEED2JI3V FEED1JI3V
[09/09 09:53:09    164s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[09/09 09:53:09    164s] Type 'man IMPSP-5217' for more detail.
[09/09 09:53:09    164s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2395.1M, EPOCH TIME: 1725889989.198197
[09/09 09:53:09    164s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2395.1M, EPOCH TIME: 1725889989.198314
[09/09 09:53:09    164s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2395.1M, EPOCH TIME: 1725889989.198394
[09/09 09:53:09    164s] Processing tracks to init pin-track alignment.
[09/09 09:53:09    164s] z: 2, totalTracks: 1
[09/09 09:53:09    164s] z: 4, totalTracks: 1
[09/09 09:53:09    164s] z: 6, totalTracks: 1
[09/09 09:53:09    164s] #spOpts: N=180 hrOri=1 hrSnap=1 rpCkHalo=4 
[09/09 09:53:09    164s] All LLGs are deleted
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2395.1M, EPOCH TIME: 1725889989.199745
[09/09 09:53:09    164s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2395.1M, EPOCH TIME: 1725889989.199868
[09/09 09:53:09    164s] # Building aska_dig llgBox search-tree.
[09/09 09:53:09    164s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2395.1M, EPOCH TIME: 1725889989.199981
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2395.1M, EPOCH TIME: 1725889989.200147
[09/09 09:53:09    164s] Max number of tech site patterns supported in site array is 256.
[09/09 09:53:09    164s] Core basic site is core_ji3v
[09/09 09:53:09    164s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2395.1M, EPOCH TIME: 1725889989.210354
[09/09 09:53:09    164s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:53:09    164s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/09 09:53:09    164s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.000, REAL:0.004, MEM:2395.1M, EPOCH TIME: 1725889989.214093
[09/09 09:53:09    164s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:53:09    164s] SiteArray: use 172,032 bytes
[09/09 09:53:09    164s] SiteArray: current memory after site array memory allocation 2395.3M
[09/09 09:53:09    164s] SiteArray: FP blocked sites are writable
[09/09 09:53:09    164s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[09/09 09:53:09    164s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2395.3M, EPOCH TIME: 1725889989.214666
[09/09 09:53:09    164s] Process 22072 wires and vias for routing blockage and capacity analysis
[09/09 09:53:09    164s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:0.010, REAL:0.007, MEM:2395.3M, EPOCH TIME: 1725889989.221201
[09/09 09:53:09    164s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:53:09    164s] Atter site array init, number of instance map data is 0.
[09/09 09:53:09    164s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.020, REAL:0.021, MEM:2395.3M, EPOCH TIME: 1725889989.221465
[09/09 09:53:09    164s] 
[09/09 09:53:09    164s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:53:09    164s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.020, REAL:0.022, MEM:2395.3M, EPOCH TIME: 1725889989.222035
[09/09 09:53:09    164s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2395.3M, EPOCH TIME: 1725889989.222085
[09/09 09:53:09    164s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2411.3M, EPOCH TIME: 1725889989.222533
[09/09 09:53:09    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2411.3MB).
[09/09 09:53:09    164s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.030, REAL:0.024, MEM:2411.3M, EPOCH TIME: 1725889989.222800
[09/09 09:53:09    164s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:0.030, REAL:0.025, MEM:2411.3M, EPOCH TIME: 1725889989.222851
[09/09 09:53:09    164s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2411.3M, EPOCH TIME: 1725889989.222914
[09/09 09:53:09    164s]   Signal wire search tree: 22240 elements. (cpu=0:00:00.0, mem=0.0M)
[09/09 09:53:09    164s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.000, REAL:0.003, MEM:2411.3M, EPOCH TIME: 1725889989.226329
[09/09 09:53:09    164s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2411.3M, EPOCH TIME: 1725889989.228292
[09/09 09:53:09    164s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2411.3M, EPOCH TIME: 1725889989.228344
[09/09 09:53:09    164s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2411.3M, EPOCH TIME: 1725889989.228485
[09/09 09:53:09    164s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2411.3M, EPOCH TIME: 1725889989.228537
[09/09 09:53:09    164s] AddFiller init all instances time CPU:0.000, REAL:0.000
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): Rebuild thread pool 0x7fdf4a277480.
[09/09 09:53:09    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3df646a0): 0 out of 1 thread pools are available.
[09/09 09:53:09    164s] AddFiller main function time CPU:0.029, REAL:0.034
[09/09 09:53:09    164s] Filler instance commit time CPU:0.006, REAL:0.006
[09/09 09:53:09    164s] *INFO: Adding fillers to top-module.
[09/09 09:53:09    164s] *INFO:   Added 2 filler insts (cell FEED25JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 12 filler insts (cell FEED15JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 24 filler insts (cell FEED10JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 66 filler insts (cell FEED7JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 135 filler insts (cell FEED5JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 297 filler insts (cell FEED3JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 222 filler insts (cell FEED2JI3V / prefix FILL).
[09/09 09:53:09    164s] *INFO:   Added 337 filler insts (cell FEED1JI3V / prefix FILL).
[09/09 09:53:09    164s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.040, REAL:0.035, MEM:2395.3M, EPOCH TIME: 1725889989.263350
[09/09 09:53:09    164s] *INFO: Total 1095 filler insts added - prefix FILL (CPU: 0:00:00.1).
[09/09 09:53:09    164s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:0.040, REAL:0.035, MEM:2395.3M, EPOCH TIME: 1725889989.263487
[09/09 09:53:09    164s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:2395.3M, EPOCH TIME: 1725889989.263529
[09/09 09:53:09    164s] For 1095 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:0.000, REAL:0.001, MEM:2395.3M, EPOCH TIME: 1725889989.264366
[09/09 09:53:09    164s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:0.040, REAL:0.036, MEM:2395.3M, EPOCH TIME: 1725889989.264414
[09/09 09:53:09    164s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:0.040, REAL:0.036, MEM:2395.3M, EPOCH TIME: 1725889989.264453
[09/09 09:53:09    164s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:2395.3M, EPOCH TIME: 1725889989.264525
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3229).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] All LLGs are deleted
[09/09 09:53:09    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:53:09    164s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2395.3M, EPOCH TIME: 1725889989.266539
[09/09 09:53:09    164s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2395.1M, EPOCH TIME: 1725889989.266631
[09/09 09:53:09    164s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.000, REAL:0.003, MEM:2395.1M, EPOCH TIME: 1725889989.267048
[09/09 09:53:09    164s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:0.070, REAL:0.069, MEM:2395.1M, EPOCH TIME: 1725889989.267093
[09/09 09:53:39    165s] ### Net info: total nets: 1458
[09/09 09:53:39    165s] ### Net info: dirty nets: 0
[09/09 09:53:39    165s] ### Net info: marked as disconnected nets: 0
[09/09 09:53:39    165s] #num needed restored net=0
[09/09 09:53:39    165s] #need_extraction net=0 (total=1458)
[09/09 09:53:39    165s] ### Net info: fully routed nets: 1431
[09/09 09:53:39    165s] ### Net info: trivial (< 2 pins) nets: 27
[09/09 09:53:39    165s] ### Net info: unrouted nets: 0
[09/09 09:53:39    165s] ### Net info: re-extraction nets: 0
[09/09 09:53:39    165s] ### Net info: ignored nets: 0
[09/09 09:53:39    165s] ### Net info: skip routing nets: 0
[09/09 09:53:39    165s] ### import design signature (107): route=1357521210 fixed_route=1357521210 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=692407683 dirty_area=0 del_dirty_area=0 cell=712474821 placement=1071744230 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:53:39    165s] #CELL_VIEW aska_dig,init
[09/09 09:53:39    165s] #Number of pins = 80
[09/09 09:53:39    165s] #Number of insts = 3229
[09/09 09:53:39    165s] #Number of special nets = 2
[09/09 09:53:39    165s] #Number of nets = 1458
[09/09 09:53:39    165s] #Begin net statistic report:
[09/09 09:53:39    165s] #    number of nets with preferred extra spacing = 0
[09/09 09:53:39    165s] #    number of nets with default rule = 1458
[09/09 09:53:39    165s] #    number of nets with pin count 0 = 27
[09/09 09:53:39    165s] #    number of nets with pin count 2 = 786
[09/09 09:53:39    165s] #    number of nets with pin count 3 = 434
[09/09 09:53:39    165s] #    number of nets with pin count 4 = 71
[09/09 09:53:39    165s] #    number of nets with pin count 5 = 38
[09/09 09:53:39    165s] #    number of nets with pin count 6 = 25
[09/09 09:53:39    165s] #    number of nets with pin count 7 = 34
[09/09 09:53:39    165s] #    number of nets with pin count 8 = 7
[09/09 09:53:39    165s] #    number of nets with pin count 9 = 1
[09/09 09:53:39    165s] #    number of nets with pin count 10 = 3
[09/09 09:53:39    165s] #    number of nets with pin count 13 = 1
[09/09 09:53:39    165s] #    number of nets with pin count 14 = 1
[09/09 09:53:39    165s] #    number of nets with pin count 15 = 2
[09/09 09:53:39    165s] #    number of nets with pin count 16 = 2
[09/09 09:53:39    165s] #    number of nets with pin count 17 = 1
[09/09 09:53:39    165s] #    number of nets with pin count 18 = 1
[09/09 09:53:39    165s] #    number of nets with pin count [20 to 29) = 4
[09/09 09:53:39    165s] #    number of nets with pin count [30 to 39) = 5
[09/09 09:53:39    165s] #    number of nets with pin count [40 to 49) = 3
[09/09 09:53:39    165s] #    number of nets with pin count [50 to 59) = 2
[09/09 09:53:39    165s] #    number of nets with pin count [60 to 69) = 2
[09/09 09:53:39    165s] #    number of nets with pin count [70 to 79) = 6
[09/09 09:53:39    165s] #    number of nets with pin count [80 to 89) = 1
[09/09 09:53:39    165s] #    number of nets with pin count [90 to 99) = 1
[09/09 09:53:39    165s] #    average number of pin counts = 3.57
[09/09 09:53:39    165s] #    maximum number of pin counts = 90
[09/09 09:53:39    165s] #End net statistic report
[09/09 09:53:39    165s] #
[09/09 09:53:39    165s] #Begin instance pin statistic report:
[09/09 09:53:39    165s] #    number of pins on layer MET1 = 5123
[09/09 09:53:39    165s] #    number of pins with multiple layers = 0
[09/09 09:53:39    165s] #End instance pin statistic report
[09/09 09:53:39    165s] #
[09/09 09:53:39    165s] #Total wire length = 59017 um.
[09/09 09:53:39    165s] #Total half perimeter of net bounding box = 50384 um.
[09/09 09:53:39    165s] #Total wire length on LAYER MET1 = 3839 um.
[09/09 09:53:39    165s] #Total wire length on LAYER MET2 = 26877 um.
[09/09 09:53:39    165s] #Total wire length on LAYER MET3 = 26348 um.
[09/09 09:53:39    165s] #Total wire length on LAYER MET4 = 1952 um.
[09/09 09:53:39    165s] #Total wire length on LAYER METTP = 0 um.
[09/09 09:53:39    165s] #Total wire length on LAYER METTPL = 0 um.
[09/09 09:53:39    165s] #Total number of vias = 8084
[09/09 09:53:39    165s] #Total number of multi-cut vias = 7408 ( 91.6%)
[09/09 09:53:39    165s] #Total number of single cut vias = 676 (  8.4%)
[09/09 09:53:39    165s] #Up-Via Summary (total 8084):
[09/09 09:53:39    165s] #                   single-cut          multi-cut      Total
[09/09 09:53:39    165s] #-----------------------------------------------------------
[09/09 09:53:39    165s] # MET1             666 ( 13.5%)      4264 ( 86.5%)       4930
[09/09 09:53:39    165s] # MET2              10 (  0.3%)      2993 ( 99.7%)       3003
[09/09 09:53:39    165s] # MET3               0 (  0.0%)       151 (100.0%)        151
[09/09 09:53:39    165s] #-----------------------------------------------------------
[09/09 09:53:39    165s] #                  676 (  8.4%)      7408 ( 91.6%)       8084 
[09/09 09:53:39    165s] #
[09/09 09:53:39    165s] #
[09/09 09:53:39    165s] #Vias used for rule 'DEFAULT'
[09/09 09:53:39    165s] # VIA1_CH1_so                1009
[09/09 09:53:39    165s] # VIA1_CH2_so                 782
[09/09 09:53:39    165s] # VIA1_CV1_so                 683
[09/09 09:53:39    165s] # VIA1_CV2_so                 639
[09/09 09:53:39    165s] # VIA1_o                      526	(single)
[09/09 09:53:39    165s] # VIA1_CV2_hd                 251
[09/09 09:53:39    165s] # VIA1_CV1_hd                 249
[09/09 09:53:39    165s] # VIA1_CH1_so_hd2             132
[09/09 09:53:39    165s] # VIA1_CH2_so_hd2             122
[09/09 09:53:39    165s] # VIA1_CH1_so2                105
[09/09 09:53:39    165s] # VIA1_CH2_so2                 97
[09/09 09:53:39    165s] # VIA1_Y_so                    91	(single)
[09/09 09:53:39    165s] # VIA1_CH1_eo                  60
[09/09 09:53:39    165s] # VIA1_X_so                    49	(single)
[09/09 09:53:39    165s] # VIA1_CV1e_beo                34
[09/09 09:53:39    165s] # VIA1_CV1w_beo                28
[09/09 09:53:39    165s] # VIA1_CV2e_beo                27
[09/09 09:53:39    165s] # VIA1_CV2w_beo                22
[09/09 09:53:39    165s] # VIA1_CH2_eo                  19
[09/09 09:53:39    165s] # VIA1_CH2n_beo                 2
[09/09 09:53:39    165s] # VIA1_CH1s_beo                 1
[09/09 09:53:39    165s] # VIA1_CH2_hd                   1
[09/09 09:53:39    165s] # VIA1_CH1_hd                   1
[09/09 09:53:39    165s] # VIA2_CH1_so                1397
[09/09 09:53:39    165s] # VIA2_CH2_so                1067
[09/09 09:53:39    165s] # VIA2_CV1_so                 295
[09/09 09:53:39    165s] # VIA2_CV2_so                 207
[09/09 09:53:39    165s] # VIA2_o                       10	(single)
[09/09 09:53:39    165s] # VIA2_CH2n_beo                 8
[09/09 09:53:39    165s] # VIA2_CH1n_beo                 6
[09/09 09:53:39    165s] # VIA2_CH1_hd                   2
[09/09 09:53:39    165s] # VIA2_CH1_eo                   2
[09/09 09:53:39    165s] # VIA2_CV1_hd                   2
[09/09 09:53:39    165s] # VIA2_CH1s_beo                 2
[09/09 09:53:39    165s] # VIA2_CH2s_beo                 2
[09/09 09:53:39    165s] # VIA2_CV2e_beo                 1
[09/09 09:53:39    165s] # VIA2_CV2w_beo                 1
[09/09 09:53:39    165s] # VIA2_CV2_hd                   1
[09/09 09:53:39    165s] # VIA3_CH1_so                  78
[09/09 09:53:39    165s] # VIA3_CH2_so                  45
[09/09 09:53:39    165s] # VIA3_CV2_so                  16
[09/09 09:53:39    165s] # VIA3_CV1_so                  12
[09/09 09:53:39    165s] #
[09/09 09:53:39    165s] #Total number of DRC violations = 0
[09/09 09:53:39    165s] ### export design design signature (109): route=1357521210 fixed_route=1357521210 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=692407683 dirty_area=0 del_dirty_area=0 cell=712474821 placement=1071744230 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:53:39    165s] ### import design signature (110): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=2111461629 inst_pattern=1 via=1588046920 routing_via=1346020735
[09/09 09:53:56    165s] <CMD> saveDesign aska_dig_ld_fp_pw_pin_placed_cts_routed_final
[09/09 09:53:56    165s] #% Begin save design ... (date=09/09 09:53:56, mem=1819.3M)
[09/09 09:53:56    165s] **WARN: (IMPSYT-7316):	Cellview contents at '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp' will be copied to '/home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed_final'.
[09/09 09:53:56    165s] ----- oaOut ---------------------------
[09/09 09:53:56    165s] Saving OpenAccess database: Lib: FEOADesignlib, Cell: aska_dig, View: aska_dig_ld_fp_pw_pin_placed_cts_routed_final
[09/09 09:53:57    166s] FE units: 0.001 microns/dbu, OA units: 0.001 microns/dbu, Conversion factor: 1
[09/09 09:53:57    166s] Special routes: 149 strips and 245 vias are created in OpenAccess database.
[09/09 09:53:57    166s] Signal Routes: Created 7554 routes.
[09/09 09:53:57    166s] Created 3229 insts; 6458 instTerms; 1458 nets; 0 routes.
[09/09 09:53:57    166s] TIMER: Write OA to disk: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:53:57    166s] TIMER: Purge OA from memory: 0h 0m  0.00s cpu {0h 0m 0s elapsed} Memory = 0.0.
[09/09 09:53:57    166s] TIMER: oaOut total process: 0h 0m  0.13s cpu {0h 0m 1s elapsed} Memory = 0.0.
[09/09 09:53:57    166s] % Begin Save ccopt configuration ... (date=09/09 09:53:57, mem=1819.9M)
[09/09 09:53:57    166s] % End Save ccopt configuration ... (date=09/09 09:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.1M, current mem=1820.1M)
[09/09 09:53:57    166s] % Begin Save AAE data ... (date=09/09 09:53:57, mem=1820.1M)
[09/09 09:53:57    166s] Saving AAE Data ...
[09/09 09:53:57    166s] % End Save AAE data ... (date=09/09 09:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.1M, current mem=1820.1M)
[09/09 09:53:57    166s] **WARN: (IMPCTE-104):	The constraint mode of this inactive view 'typ_functional_mode' has been modified and may need to be reanalyzed to ensure proper timing results. To reanalyze timing for this view make the view active using 'set_analysis_view' and run timing analysis.
[09/09 09:53:57    166s] Type 'man IMPCTE-104' for more detail.
[09/09 09:53:57    166s] Saving preference file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed_final/inn_data/gui.pref.tcl ...
[09/09 09:53:57    166s] Saving mode setting ...
[09/09 09:53:57    166s] Saving global file ...
[09/09 09:53:57    166s] #Saving pin access data to file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed_final/inn_data/aska_dig.apa ...
[09/09 09:53:57    166s] #
[09/09 09:53:57    166s] Saving thumbnail file...
[09/09 09:53:57    166s] % Begin Save power constraints data ... (date=09/09 09:53:57, mem=1820.6M)
[09/09 09:53:57    166s] % End Save power constraints data ... (date=09/09 09:53:57, total cpu=0:00:00.0, real=0:00:00.0, peak res=1820.6M, current mem=1820.6M)
[09/09 09:53:57    166s] Generated self-contained design: /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2
[09/09 09:53:58    166s] Saving property file /home/saul/projects/ASKA_DIGITAL/ASKA_DIG/innovus2/FEOADesignlib/aska_dig/aska_dig_ld_fp_pw_pin_placed_cts_routed_final/inn_data/aska_dig.prop
[09/09 09:53:58    166s] *** Completed saveOALibCellAnnotation (cpu=0:00:00.0 real=0:00:01.0 mem=2395.8M) ***
[09/09 09:53:58    166s] #% End save design ... (date=09/09 09:53:58, total cpu=0:00:00.6, real=0:00:02.0, peak res=1820.9M, current mem=1820.9M)
[09/09 09:53:58    166s] 
[09/09 09:53:58    166s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:53:58    166s] Severity  ID               Count  Summary                                  
[09/09 09:53:58    166s] WARNING   IMPSYT-7316          1  Cellview contents at '%s' will be copied...
[09/09 09:53:58    166s] WARNING   IMPCTE-104           1  The constraint mode of this inactive vie...
[09/09 09:53:58    166s] *** Message Summary: 2 warning(s), 0 error(s)
[09/09 09:53:58    166s] 
[09/09 09:54:13    166s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:54:13    166s] <CMD> timeDesign -postRoute -pathReports -drvReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[09/09 09:54:13    166s] *** timeDesign #15 [begin] : totSession cpu/real = 0:02:46.7/0:42:09.8 (0.1), mem = 2400.9M
[09/09 09:54:13    166s]  Reset EOS DB
[09/09 09:54:13    166s] Ignoring AAE DB Resetting ...
[09/09 09:54:13    166s] Extraction called for design 'aska_dig' of instances=3229 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:54:13    166s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:54:13    166s] RC Extraction called in multi-corner(2) mode.
[09/09 09:54:13    166s] Process corner(s) are loaded.
[09/09 09:54:13    166s]  Corner: max_rc
[09/09 09:54:13    166s]  Corner: min_rc
[09/09 09:54:13    166s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d -maxResLength 200  -extended
[09/09 09:54:13    166s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:54:13    166s]       RC Corner Indexes            0       1   
[09/09 09:54:13    166s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:54:13    166s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:54:13    166s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:13    166s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:13    166s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:13    166s] Shrink Factor                : 1.00000
[09/09 09:54:13    166s] 
[09/09 09:54:13    166s] Trim Metal Layers:
[09/09 09:54:13    166s] LayerId::1 widthSet size::4
[09/09 09:54:13    166s] LayerId::2 widthSet size::4
[09/09 09:54:13    166s] LayerId::3 widthSet size::4
[09/09 09:54:13    166s] LayerId::4 widthSet size::4
[09/09 09:54:13    166s] LayerId::5 widthSet size::4
[09/09 09:54:13    166s] LayerId::6 widthSet size::2
[09/09 09:54:13    166s] eee: pegSigSF::1.070000
[09/09 09:54:13    166s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:13    166s] Initializing multi-corner resistance tables ...
[09/09 09:54:13    166s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:13    166s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:13    166s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:13    166s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:13    166s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:13    166s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:13    166s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:13    166s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2400.9M)
[09/09 09:54:13    166s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for storing RC.
[09/09 09:54:13    166s] Extracted 10.0088% (CPU Time= 0:00:00.0  MEM= 2432.9M)
[09/09 09:54:13    166s] Extracted 20.0103% (CPU Time= 0:00:00.0  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 30.0118% (CPU Time= 0:00:00.0  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 50.0147% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 70.0103% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 80.0118% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 90.0132% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2457.0M)
[09/09 09:54:13    166s] Number of Extracted Resistors     : 22276
[09/09 09:54:13    166s] Number of Extracted Ground Cap.   : 23103
[09/09 09:54:13    166s] Number of Extracted Coupling Cap. : 39152
[09/09 09:54:13    166s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2436.938M)
[09/09 09:54:13    166s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:54:13    166s]  Corner: max_rc
[09/09 09:54:13    166s]  Corner: min_rc
[09/09 09:54:13    166s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2436.9M)
[09/09 09:54:13    166s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:54:13    166s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 1431 access done (mem: 2444.938M)
[09/09 09:54:13    166s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2444.938M)
[09/09 09:54:13    166s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2444.938M)
[09/09 09:54:13    166s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:54:13    167s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 0 access done (mem: 2444.938M)
[09/09 09:54:13    167s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2444.938M)
[09/09 09:54:13    167s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2444.938M)
[09/09 09:54:13    167s] Starting delay calculation for Setup views
[09/09 09:54:13    167s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:54:13    167s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:54:13    167s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:54:13    167s] #################################################################################
[09/09 09:54:13    167s] # Design Stage: PostRoute
[09/09 09:54:13    167s] # Design Name: aska_dig
[09/09 09:54:13    167s] # Design Mode: 180nm
[09/09 09:54:13    167s] # Analysis Mode: MMMC OCV 
[09/09 09:54:13    167s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:54:13    167s] # Signoff Settings: SI On 
[09/09 09:54:13    167s] #################################################################################
[09/09 09:54:13    167s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:54:13    167s] Setting infinite Tws ...
[09/09 09:54:13    167s] First Iteration Infinite Tw... 
[09/09 09:54:13    167s] Calculate early delays in OCV mode...
[09/09 09:54:13    167s] Calculate late delays in OCV mode...
[09/09 09:54:13    167s] Topological Sorting (REAL = 0:00:00.0, MEM = 2442.9M, InitMEM = 2442.9M)
[09/09 09:54:13    167s] Start delay calculation (fullDC) (1 T). (MEM=2442.94)
[09/09 09:54:13    167s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:54:13    167s] 
[09/09 09:54:13    167s] Trim Metal Layers:
[09/09 09:54:13    167s] LayerId::1 widthSet size::4
[09/09 09:54:13    167s] LayerId::2 widthSet size::4
[09/09 09:54:13    167s] LayerId::3 widthSet size::4
[09/09 09:54:13    167s] LayerId::4 widthSet size::4
[09/09 09:54:13    167s] LayerId::5 widthSet size::4
[09/09 09:54:13    167s] LayerId::6 widthSet size::2
[09/09 09:54:13    167s] eee: pegSigSF::1.070000
[09/09 09:54:13    167s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:13    167s] Initializing multi-corner resistance tables ...
[09/09 09:54:13    167s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:13    167s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:13    167s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:13    167s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:13    167s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:13    167s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:13    167s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:13    167s] Start AAE Lib Loading. (MEM=2454.55)
[09/09 09:54:13    167s] End AAE Lib Loading. (MEM=2473.62 CPU=0:00:00.0 Real=0:00:00.0)
[09/09 09:54:13    167s] End AAE Lib Interpolated Model. (MEM=2473.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:13    167s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2473.625M)
[09/09 09:54:13    167s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2473.6M)
[09/09 09:54:14    167s] Total number of fetched objects 1431
[09/09 09:54:14    167s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:54:14    167s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:14    167s] End delay calculation. (MEM=2506.84 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:54:14    167s] End delay calculation (fullDC). (MEM=2470.23 CPU=0:00:00.3 REAL=0:00:01.0)
[09/09 09:54:14    167s] *** CDM Built up (cpu=0:00:00.4  real=0:00:01.0  mem= 2470.2M) ***
[09/09 09:54:14    167s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.2M)
[09/09 09:54:14    167s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:54:14    167s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2470.2M)
[09/09 09:54:14    167s] Starting SI iteration 2
[09/09 09:54:14    167s] Calculate early delays in OCV mode...
[09/09 09:54:14    167s] Calculate late delays in OCV mode...
[09/09 09:54:14    167s] Start delay calculation (fullDC) (1 T). (MEM=2434.34)
[09/09 09:54:14    167s] End AAE Lib Interpolated Model. (MEM=2434.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:14    167s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 66. 
[09/09 09:54:14    167s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:54:14    167s] Total number of fetched objects 1431
[09/09 09:54:14    167s] AAE_INFO-618: Total number of nets in the design is 1458,  9.9 percent of the nets selected for SI analysis
[09/09 09:54:14    167s] End delay calculation. (MEM=2476.52 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:54:14    167s] End delay calculation (fullDC). (MEM=2476.52 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:54:14    167s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2476.5M) ***
[09/09 09:54:14    167s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:02:48 mem=2476.5M)
[09/09 09:54:14    167s] Effort level <high> specified for reg2reg path_group
[09/09 09:54:14    167s] All LLGs are deleted
[09/09 09:54:14    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:14    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:14    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2438.5M, EPOCH TIME: 1725890054.414349
[09/09 09:54:14    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2438.5M, EPOCH TIME: 1725890054.414439
[09/09 09:54:14    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2438.5M, EPOCH TIME: 1725890054.414888
[09/09 09:54:14    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:14    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:14    167s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2438.5M, EPOCH TIME: 1725890054.415066
[09/09 09:54:14    167s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:14    167s] Core basic site is core_ji3v
[09/09 09:54:14    167s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2438.5M, EPOCH TIME: 1725890054.424950
[09/09 09:54:14    167s] After signature check, allow fast init is false, keep pre-filter is true.
[09/09 09:54:14    167s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[09/09 09:54:14    167s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2438.5M, EPOCH TIME: 1725890054.425306
[09/09 09:54:14    167s] SiteArray: non-trimmed site array dimensions = 44 x 741
[09/09 09:54:14    167s] SiteArray: use 172,032 bytes
[09/09 09:54:14    167s] SiteArray: current memory after site array memory allocation 2438.7M
[09/09 09:54:14    167s] SiteArray: FP blocked sites are writable
[09/09 09:54:14    167s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2438.7M, EPOCH TIME: 1725890054.425873
[09/09 09:54:14    167s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.000, REAL:0.003, MEM:2438.7M, EPOCH TIME: 1725890054.428449
[09/09 09:54:14    167s] SiteArray: number of non floorplan blocked sites for llg default is 32604
[09/09 09:54:14    167s] Atter site array init, number of instance map data is 0.
[09/09 09:54:14    167s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.014, MEM:2438.7M, EPOCH TIME: 1725890054.428743
[09/09 09:54:14    167s] 
[09/09 09:54:14    167s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:14    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.014, MEM:2438.7M, EPOCH TIME: 1725890054.429338
[09/09 09:54:14    167s] All LLGs are deleted
[09/09 09:54:14    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:14    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:14    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2438.7M, EPOCH TIME: 1725890054.429995
[09/09 09:54:14    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2438.7M, EPOCH TIME: 1725890054.430056
[09/09 09:54:15    167s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.015  |  8.313  | -0.015  |
|           TNS (ns):| -0.015  |  0.000  | -0.015  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:54:15    167s] All LLGs are deleted
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.159746
[09/09 09:54:15    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.159838
[09/09 09:54:15    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.160303
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2453.0M, EPOCH TIME: 1725890055.160475
[09/09 09:54:15    167s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:15    167s] Core basic site is core_ji3v
[09/09 09:54:15    167s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2453.0M, EPOCH TIME: 1725890055.170760
[09/09 09:54:15    167s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:15    167s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:15    167s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.171139
[09/09 09:54:15    167s] Fast DP-INIT is on for default
[09/09 09:54:15    167s] Atter site array init, number of instance map data is 0.
[09/09 09:54:15    167s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2453.0M, EPOCH TIME: 1725890055.171749
[09/09 09:54:15    167s] 
[09/09 09:54:15    167s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:15    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2453.0M, EPOCH TIME: 1725890055.172342
[09/09 09:54:15    167s] All LLGs are deleted
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.172897
[09/09 09:54:15    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.172959
[09/09 09:54:15    167s] Density: 65.710%
       (100.000% with Fillers)
------------------------------------------------------------------

[09/09 09:54:15    167s] All LLGs are deleted
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.174718
[09/09 09:54:15    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.174784
[09/09 09:54:15    167s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.175204
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2453.0M, EPOCH TIME: 1725890055.175364
[09/09 09:54:15    167s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:15    167s] Core basic site is core_ji3v
[09/09 09:54:15    167s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2453.0M, EPOCH TIME: 1725890055.185716
[09/09 09:54:15    167s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:15    167s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:15    167s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.186176
[09/09 09:54:15    167s] Fast DP-INIT is on for default
[09/09 09:54:15    167s] Atter site array init, number of instance map data is 0.
[09/09 09:54:15    167s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2453.0M, EPOCH TIME: 1725890055.186817
[09/09 09:54:15    167s] 
[09/09 09:54:15    167s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:15    167s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2453.0M, EPOCH TIME: 1725890055.187433
[09/09 09:54:15    167s] All LLGs are deleted
[09/09 09:54:15    167s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:15    167s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:15    167s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2453.0M, EPOCH TIME: 1725890055.188002
[09/09 09:54:15    167s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2453.0M, EPOCH TIME: 1725890055.188068
[09/09 09:54:15    167s] Reported timing to dir timingReports
[09/09 09:54:15    167s] Total CPU time: 1.19 sec
[09/09 09:54:15    167s] Total Real time: 2.0 sec
[09/09 09:54:15    167s] Total Memory Usage: 2453.035156 Mbytes
[09/09 09:54:15    167s] Reset AAE Options
[09/09 09:54:15    167s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:54:15    167s] *** timeDesign #15 [finish] : cpu/real = 0:00:01.2/0:00:01.9 (0.6), totSession cpu/real = 0:02:47.9/0:42:11.8 (0.1), mem = 2453.0M
[09/09 09:54:15    167s] 
[09/09 09:54:15    167s] =============================================================================================
[09/09 09:54:15    167s]  Final TAT Report : timeDesign #15                                              21.18-s099_1
[09/09 09:54:15    167s] =============================================================================================
[09/09 09:54:15    167s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:54:15    167s] ---------------------------------------------------------------------------------------------
[09/09 09:54:15    167s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:54:15    167s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.7 % )     0:00:00.8 /  0:00:00.2    0.2
[09/09 09:54:15    167s] [ DrvReport              ]      1   0:00:00.6  (  33.6 % )     0:00:00.6 /  0:00:00.0    0.1
[09/09 09:54:15    167s] [ ExtractRC              ]      1   0:00:00.4  (  23.0 % )     0:00:00.4 /  0:00:00.3    0.7
[09/09 09:54:15    167s] [ TimingUpdate           ]      2   0:00:00.3  (  14.3 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:54:15    167s] [ FullDelayCalc          ]      2   0:00:00.4  (  21.2 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:54:15    167s] [ TimingReport           ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.3
[09/09 09:54:15    167s] [ GenerateReports        ]      1   0:00:00.0  (   2.0 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:54:15    167s] [ MISC                   ]          0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.1    1.3
[09/09 09:54:15    167s] ---------------------------------------------------------------------------------------------
[09/09 09:54:15    167s]  timeDesign #15 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.2    0.6
[09/09 09:54:15    167s] ---------------------------------------------------------------------------------------------
[09/09 09:54:15    167s] 
[09/09 09:54:30    167s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:54:30    167s] <CMD> timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[09/09 09:54:30    167s] *** timeDesign #16 [begin] : totSession cpu/real = 0:02:48.0/0:42:27.3 (0.1), mem = 2453.0M
[09/09 09:54:30    167s]  Reset EOS DB
[09/09 09:54:30    167s] Ignoring AAE DB Resetting ...
[09/09 09:54:30    167s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 1431 access done (mem: 2453.035M)
[09/09 09:54:30    167s] Extraction called for design 'aska_dig' of instances=3229 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:54:30    167s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:54:30    167s] RC Extraction called in multi-corner(2) mode.
[09/09 09:54:30    167s] Process corner(s) are loaded.
[09/09 09:54:30    167s]  Corner: max_rc
[09/09 09:54:30    167s]  Corner: min_rc
[09/09 09:54:30    167s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d -maxResLength 200  -extended
[09/09 09:54:30    167s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:54:30    167s]       RC Corner Indexes            0       1   
[09/09 09:54:30    167s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:54:30    167s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:54:30    167s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:30    167s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:30    167s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:30    167s] Shrink Factor                : 1.00000
[09/09 09:54:30    167s] 
[09/09 09:54:30    167s] Trim Metal Layers:
[09/09 09:54:30    167s] LayerId::1 widthSet size::4
[09/09 09:54:30    167s] LayerId::2 widthSet size::4
[09/09 09:54:30    167s] LayerId::3 widthSet size::4
[09/09 09:54:30    167s] LayerId::4 widthSet size::4
[09/09 09:54:30    167s] LayerId::5 widthSet size::4
[09/09 09:54:30    167s] LayerId::6 widthSet size::2
[09/09 09:54:30    167s] eee: pegSigSF::1.070000
[09/09 09:54:30    167s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:30    167s] Initializing multi-corner resistance tables ...
[09/09 09:54:30    168s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:30    168s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:30    168s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:30    168s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:30    168s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:30    168s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:30    168s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:30    168s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2451.0M)
[09/09 09:54:30    168s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for storing RC.
[09/09 09:54:30    168s] Extracted 10.0088% (CPU Time= 0:00:00.1  MEM= 2487.1M)
[09/09 09:54:30    168s] Extracted 20.0103% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 30.0118% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 50.0147% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 70.0103% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 80.0118% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 90.0132% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:30    168s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2511.1M)
[09/09 09:54:31    168s] Number of Extracted Resistors     : 22276
[09/09 09:54:31    168s] Number of Extracted Ground Cap.   : 23103
[09/09 09:54:31    168s] Number of Extracted Coupling Cap. : 39152
[09/09 09:54:31    168s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2487.047M)
[09/09 09:54:31    168s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:54:31    168s]  Corner: max_rc
[09/09 09:54:31    168s]  Corner: min_rc
[09/09 09:54:31    168s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2487.0M)
[09/09 09:54:31    168s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:54:31    168s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 1431 access done (mem: 2495.047M)
[09/09 09:54:31    168s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2495.047M)
[09/09 09:54:31    168s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2495.047M)
[09/09 09:54:31    168s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:54:31    168s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 0 access done (mem: 2495.047M)
[09/09 09:54:31    168s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:00.0, current mem=2495.047M)
[09/09 09:54:31    168s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2495.047M)
[09/09 09:54:31    168s] Effort level <high> specified for reg2reg path_group
[09/09 09:54:31    168s] All LLGs are deleted
[09/09 09:54:31    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:31    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:31    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2442.4M, EPOCH TIME: 1725890071.681746
[09/09 09:54:31    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:2442.4M, EPOCH TIME: 1725890071.681832
[09/09 09:54:31    168s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2442.4M, EPOCH TIME: 1725890071.682274
[09/09 09:54:31    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:31    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:31    168s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2442.4M, EPOCH TIME: 1725890071.682492
[09/09 09:54:31    168s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:31    168s] Core basic site is core_ji3v
[09/09 09:54:31    168s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2442.4M, EPOCH TIME: 1725890071.692763
[09/09 09:54:31    168s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:31    168s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:31    168s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2442.4M, EPOCH TIME: 1725890071.693022
[09/09 09:54:31    168s] Fast DP-INIT is on for default
[09/09 09:54:31    168s] Atter site array init, number of instance map data is 0.
[09/09 09:54:31    168s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2442.4M, EPOCH TIME: 1725890071.693509
[09/09 09:54:31    168s] 
[09/09 09:54:31    168s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:31    168s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2442.4M, EPOCH TIME: 1725890071.694040
[09/09 09:54:31    168s] All LLGs are deleted
[09/09 09:54:31    168s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:31    168s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:31    168s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2442.4M, EPOCH TIME: 1725890071.694644
[09/09 09:54:31    168s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2442.4M, EPOCH TIME: 1725890071.694715
[09/09 09:54:31    168s] OPTC: user 20.0
[09/09 09:54:31    168s] Starting delay calculation for Hold views
[09/09 09:54:31    168s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:54:31    168s] AAE_INFO: resetNetProps viewIdx 1 
[09/09 09:54:31    168s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:54:31    168s] #################################################################################
[09/09 09:54:31    168s] # Design Stage: PostRoute
[09/09 09:54:31    168s] # Design Name: aska_dig
[09/09 09:54:31    168s] # Design Mode: 180nm
[09/09 09:54:31    168s] # Analysis Mode: MMMC OCV 
[09/09 09:54:31    168s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:54:31    168s] # Signoff Settings: SI On 
[09/09 09:54:31    168s] #################################################################################
[09/09 09:54:31    168s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:54:31    168s] Setting infinite Tws ...
[09/09 09:54:31    168s] First Iteration Infinite Tw... 
[09/09 09:54:31    168s] Calculate late delays in OCV mode...
[09/09 09:54:31    168s] Calculate early delays in OCV mode...
[09/09 09:54:31    168s] Topological Sorting (REAL = 0:00:00.0, MEM = 2440.4M, InitMEM = 2440.4M)
[09/09 09:54:31    168s] Start delay calculation (fullDC) (1 T). (MEM=2440.39)
[09/09 09:54:31    168s] *** Calculating scaling factor for fast_liberty libraries using the default operating condition of each library.
[09/09 09:54:31    168s] 
[09/09 09:54:31    168s] Trim Metal Layers:
[09/09 09:54:31    168s] LayerId::1 widthSet size::4
[09/09 09:54:31    168s] LayerId::2 widthSet size::4
[09/09 09:54:31    168s] LayerId::3 widthSet size::4
[09/09 09:54:31    168s] LayerId::4 widthSet size::4
[09/09 09:54:31    168s] LayerId::5 widthSet size::4
[09/09 09:54:31    168s] LayerId::6 widthSet size::2
[09/09 09:54:31    168s] eee: pegSigSF::1.070000
[09/09 09:54:31    168s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:31    168s] Initializing multi-corner resistance tables ...
[09/09 09:54:31    168s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:31    168s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:31    168s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:31    168s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:31    168s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:31    168s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:31    168s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:31    168s] End AAE Lib Interpolated Model. (MEM=2452 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:31    168s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2452.004M)
[09/09 09:54:31    168s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2452.0M)
[09/09 09:54:32    168s] Total number of fetched objects 1431
[09/09 09:54:32    168s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:54:32    168s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:32    168s] End delay calculation. (MEM=2467.68 CPU=0:00:00.2 REAL=0:00:01.0)
[09/09 09:54:32    168s] End delay calculation (fullDC). (MEM=2467.68 CPU=0:00:00.3 REAL=0:00:01.0)
[09/09 09:54:32    168s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 2467.7M) ***
[09/09 09:54:32    168s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2467.7M)
[09/09 09:54:32    168s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:54:32    168s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2467.7M)
[09/09 09:54:32    168s] Starting SI iteration 2
[09/09 09:54:32    168s] Calculate late delays in OCV mode...
[09/09 09:54:32    168s] Calculate early delays in OCV mode...
[09/09 09:54:32    168s] Start delay calculation (fullDC) (1 T). (MEM=2435.8)
[09/09 09:54:32    168s] End AAE Lib Interpolated Model. (MEM=2435.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:32    168s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Skipped = 54. 
[09/09 09:54:32    168s] Glitch Analysis: View fast_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:54:32    168s] Total number of fetched objects 1431
[09/09 09:54:32    168s] AAE_INFO-618: Total number of nets in the design is 1458,  8.6 percent of the nets selected for SI analysis
[09/09 09:54:32    168s] End delay calculation. (MEM=2477.98 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:54:32    168s] End delay calculation (fullDC). (MEM=2477.98 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:54:32    168s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 2478.0M) ***
[09/09 09:54:32    168s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:02:49 mem=2478.0M)
[09/09 09:54:32    169s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 fast_functional_mode 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  1.061  |  1.061  |  1.104  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:54:32    169s] All LLGs are deleted
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.341786
[09/09 09:54:32    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.341888
[09/09 09:54:32    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.342313
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2450.0M, EPOCH TIME: 1725890072.342496
[09/09 09:54:32    169s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:32    169s] Core basic site is core_ji3v
[09/09 09:54:32    169s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2450.0M, EPOCH TIME: 1725890072.352571
[09/09 09:54:32    169s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:32    169s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:32    169s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.353038
[09/09 09:54:32    169s] Fast DP-INIT is on for default
[09/09 09:54:32    169s] Atter site array init, number of instance map data is 0.
[09/09 09:54:32    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2450.0M, EPOCH TIME: 1725890072.353678
[09/09 09:54:32    169s] 
[09/09 09:54:32    169s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:32    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2450.0M, EPOCH TIME: 1725890072.354284
[09/09 09:54:32    169s] All LLGs are deleted
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.354861
[09/09 09:54:32    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.354931
[09/09 09:54:32    169s] Density: 65.710%
       (100.000% with Fillers)
------------------------------------------------------------------

[09/09 09:54:32    169s] All LLGs are deleted
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.356686
[09/09 09:54:32    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.356760
[09/09 09:54:32    169s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.357151
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2450.0M, EPOCH TIME: 1725890072.357325
[09/09 09:54:32    169s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:32    169s] Core basic site is core_ji3v
[09/09 09:54:32    169s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2450.0M, EPOCH TIME: 1725890072.367361
[09/09 09:54:32    169s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:32    169s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:32    169s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.367769
[09/09 09:54:32    169s] Fast DP-INIT is on for default
[09/09 09:54:32    169s] Atter site array init, number of instance map data is 0.
[09/09 09:54:32    169s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2450.0M, EPOCH TIME: 1725890072.368428
[09/09 09:54:32    169s] 
[09/09 09:54:32    169s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:32    169s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2450.0M, EPOCH TIME: 1725890072.368973
[09/09 09:54:32    169s] All LLGs are deleted
[09/09 09:54:32    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:32    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:32    169s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2450.0M, EPOCH TIME: 1725890072.369514
[09/09 09:54:32    169s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2450.0M, EPOCH TIME: 1725890072.369573
[09/09 09:54:32    169s] Reported timing to dir timingReports
[09/09 09:54:32    169s] Total CPU time: 1.13 sec
[09/09 09:54:32    169s] Total Real time: 2.0 sec
[09/09 09:54:32    169s] Total Memory Usage: 2403.273438 Mbytes
[09/09 09:54:32    169s] Reset AAE Options
[09/09 09:54:32    169s] *** timeDesign #16 [finish] : cpu/real = 0:00:01.1/0:00:01.6 (0.7), totSession cpu/real = 0:02:49.1/0:42:29.0 (0.1), mem = 2403.3M
[09/09 09:54:32    169s] 
[09/09 09:54:32    169s] =============================================================================================
[09/09 09:54:32    169s]  Final TAT Report : timeDesign #16                                              21.18-s099_1
[09/09 09:54:32    169s] =============================================================================================
[09/09 09:54:32    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:54:32    169s] ---------------------------------------------------------------------------------------------
[09/09 09:54:32    169s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:54:32    169s] [ OptSummaryReport       ]      1   0:00:00.0  (   3.0 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:54:32    169s] [ ExtractRC              ]      1   0:00:00.9  (  52.3 % )     0:00:00.9 /  0:00:00.4    0.4
[09/09 09:54:32    169s] [ TimingUpdate           ]      1   0:00:00.3  (  15.8 % )     0:00:00.6 /  0:00:00.6    1.0
[09/09 09:54:32    169s] [ FullDelayCalc          ]      2   0:00:00.3  (  20.0 % )     0:00:00.3 /  0:00:00.3    1.0
[09/09 09:54:32    169s] [ TimingReport           ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    1.2
[09/09 09:54:32    169s] [ GenerateReports        ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:54:32    169s] [ MISC                   ]          0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.1
[09/09 09:54:32    169s] ---------------------------------------------------------------------------------------------
[09/09 09:54:32    169s]  timeDesign #16 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.1    0.7
[09/09 09:54:32    169s] ---------------------------------------------------------------------------------------------
[09/09 09:54:32    169s] 
[09/09 09:54:36    169s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[09/09 09:54:36    169s] <CMD> timeDesign -postRoute -pathReports -slackReports -numPaths 50 -prefix aska_dig_postRoute -outDir timingReports
[09/09 09:54:36    169s] *** timeDesign #17 [begin] : totSession cpu/real = 0:02:49.2/0:42:32.9 (0.1), mem = 2403.3M
[09/09 09:54:36    169s]  Reset EOS DB
[09/09 09:54:36    169s] Ignoring AAE DB Resetting ...
[09/09 09:54:36    169s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 1431 access done (mem: 2403.273M)
[09/09 09:54:36    169s] Extraction called for design 'aska_dig' of instances=3229 and nets=1458 using extraction engine 'postRoute' at effort level 'low' .
[09/09 09:54:36    169s] PostRoute (effortLevel low) RC Extraction called for design aska_dig.
[09/09 09:54:36    169s] RC Extraction called in multi-corner(2) mode.
[09/09 09:54:36    169s] Process corner(s) are loaded.
[09/09 09:54:36    169s]  Corner: max_rc
[09/09 09:54:36    169s]  Corner: min_rc
[09/09 09:54:36    169s] extractDetailRC Option : -outfile /tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d -maxResLength 200  -extended
[09/09 09:54:36    169s] RC Mode: PostRoute -effortLevel low [Extended CapTable, RC Table Resistances]
[09/09 09:54:36    169s]       RC Corner Indexes            0       1   
[09/09 09:54:36    169s] Capacitance Scaling Factor   : 1.00000 1.00000 
[09/09 09:54:36    169s] Coupling Cap. Scaling Factor : 1.00000 1.00000 
[09/09 09:54:36    169s] Resistance Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:36    169s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:36    169s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[09/09 09:54:36    169s] Shrink Factor                : 1.00000
[09/09 09:54:36    169s] 
[09/09 09:54:36    169s] Trim Metal Layers:
[09/09 09:54:36    169s] LayerId::1 widthSet size::4
[09/09 09:54:36    169s] LayerId::2 widthSet size::4
[09/09 09:54:36    169s] LayerId::3 widthSet size::4
[09/09 09:54:36    169s] LayerId::4 widthSet size::4
[09/09 09:54:36    169s] LayerId::5 widthSet size::4
[09/09 09:54:36    169s] LayerId::6 widthSet size::2
[09/09 09:54:36    169s] eee: pegSigSF::1.070000
[09/09 09:54:36    169s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:36    169s] Initializing multi-corner resistance tables ...
[09/09 09:54:36    169s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:36    169s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:36    169s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:36    169s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:36    169s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:36    169s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:36    169s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:36    169s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2409.3M)
[09/09 09:54:36    169s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for storing RC.
[09/09 09:54:36    169s] Extracted 10.0088% (CPU Time= 0:00:00.1  MEM= 2445.3M)
[09/09 09:54:36    169s] Extracted 20.0103% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 30.0118% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 40.0132% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 50.0147% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 60.0088% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 70.0103% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 80.0118% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 90.0132% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Extracted 100% (CPU Time= 0:00:00.1  MEM= 2469.3M)
[09/09 09:54:36    169s] Number of Extracted Resistors     : 22276
[09/09 09:54:36    169s] Number of Extracted Ground Cap.   : 23103
[09/09 09:54:36    169s] Number of Extracted Coupling Cap. : 39152
[09/09 09:54:36    169s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2453.289M)
[09/09 09:54:36    169s] Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
[09/09 09:54:36    169s]  Corner: max_rc
[09/09 09:54:36    169s]  Corner: min_rc
[09/09 09:54:36    169s] Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 2453.3M)
[09/09 09:54:36    169s] Creating parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb_Filter.rcdb.d' for storing RC.
[09/09 09:54:36    169s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 1431 access done (mem: 2461.289M)
[09/09 09:54:36    169s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=2461.289M)
[09/09 09:54:36    169s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2461.289M)
[09/09 09:54:36    169s] processing rcdb (/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d) for hinst (top) of cell (aska_dig);
[09/09 09:54:37    169s] Closing parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d': 0 access done (mem: 2461.289M)
[09/09 09:54:37    169s] Lumped Parasitic Loading Completed (total cpu=0:00:00.2, real=0:00:01.0, current mem=2461.289M)
[09/09 09:54:37    169s] PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2461.289M)
[09/09 09:54:37    169s] Starting delay calculation for Setup views
[09/09 09:54:37    169s] AAE_INFO: opIsDesignInPostRouteState() is 1
[09/09 09:54:37    169s] AAE_INFO: resetNetProps viewIdx 0 
[09/09 09:54:37    169s] Starting SI iteration 1 using Infinite Timing Windows
[09/09 09:54:37    169s] #################################################################################
[09/09 09:54:37    169s] # Design Stage: PostRoute
[09/09 09:54:37    169s] # Design Name: aska_dig
[09/09 09:54:37    169s] # Design Mode: 180nm
[09/09 09:54:37    169s] # Analysis Mode: MMMC OCV 
[09/09 09:54:37    169s] # Parasitics Mode: SPEF/RCDB 
[09/09 09:54:37    169s] # Signoff Settings: SI On 
[09/09 09:54:37    169s] #################################################################################
[09/09 09:54:37    169s] AAE_INFO: 1 threads acquired from CTE.
[09/09 09:54:37    169s] Setting infinite Tws ...
[09/09 09:54:37    169s] First Iteration Infinite Tw... 
[09/09 09:54:37    169s] Calculate early delays in OCV mode...
[09/09 09:54:37    169s] Calculate late delays in OCV mode...
[09/09 09:54:37    169s] Topological Sorting (REAL = 0:00:00.0, MEM = 2459.3M, InitMEM = 2459.3M)
[09/09 09:54:37    169s] Start delay calculation (fullDC) (1 T). (MEM=2459.29)
[09/09 09:54:37    169s] *** Calculating scaling factor for slow_liberty libraries using the default operating condition of each library.
[09/09 09:54:37    169s] 
[09/09 09:54:37    169s] Trim Metal Layers:
[09/09 09:54:37    169s] LayerId::1 widthSet size::4
[09/09 09:54:37    169s] LayerId::2 widthSet size::4
[09/09 09:54:37    169s] LayerId::3 widthSet size::4
[09/09 09:54:37    169s] LayerId::4 widthSet size::4
[09/09 09:54:37    169s] LayerId::5 widthSet size::4
[09/09 09:54:37    169s] LayerId::6 widthSet size::2
[09/09 09:54:37    169s] eee: pegSigSF::1.070000
[09/09 09:54:37    169s] Initializing multi-corner capacitance tables ... 
[09/09 09:54:37    169s] Initializing multi-corner resistance tables ...
[09/09 09:54:37    169s] eee: l::1 avDens::0.121543 usedTrk::641.748236 availTrk::5280.000000 sigTrk::641.748236
[09/09 09:54:37    169s] eee: l::2 avDens::0.136076 usedTrk::696.709106 availTrk::5120.000000 sigTrk::696.709106
[09/09 09:54:37    169s] eee: l::3 avDens::0.141472 usedTrk::599.840824 availTrk::4240.000000 sigTrk::599.840824
[09/09 09:54:37    169s] eee: l::4 avDens::0.017021 usedTrk::43.575000 availTrk::2560.000000 sigTrk::43.575000
[09/09 09:54:37    169s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:37    169s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[09/09 09:54:37    169s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.036484 aWlH=0.000000 lMod=0 pMax=0.823500 pMod=82 wcR=0.333300 newSi=0.001600 wHLS=0.833250 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[09/09 09:54:37    169s] End AAE Lib Interpolated Model. (MEM=2470.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:37    169s] Opening parasitic data file '/tmp/innovus_temp_12534_phoenix_saul_yo5tJA/aska_dig_12534_oW0jO1.rcdb.d' for reading (mem: 2470.898M)
[09/09 09:54:37    169s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 2470.9M)
[09/09 09:54:37    169s] Total number of fetched objects 1431
[09/09 09:54:37    169s] AAE_INFO-618: Total number of nets in the design is 1458,  100.0 percent of the nets selected for SI analysis
[09/09 09:54:37    169s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:37    169s] End delay calculation. (MEM=2486.58 CPU=0:00:00.2 REAL=0:00:00.0)
[09/09 09:54:37    169s] End delay calculation (fullDC). (MEM=2486.58 CPU=0:00:00.3 REAL=0:00:00.0)
[09/09 09:54:37    169s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2486.6M) ***
[09/09 09:54:37    170s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2486.6M)
[09/09 09:54:37    170s] Add other clocks and setupCteToAAEClockMapping during iter 1
[09/09 09:54:37    170s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 2486.6M)
[09/09 09:54:37    170s] Starting SI iteration 2
[09/09 09:54:37    170s] Calculate early delays in OCV mode...
[09/09 09:54:37    170s] Calculate late delays in OCV mode...
[09/09 09:54:37    170s] Start delay calculation (fullDC) (1 T). (MEM=2447.7)
[09/09 09:54:37    170s] End AAE Lib Interpolated Model. (MEM=2447.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[09/09 09:54:37    170s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Skipped = 66. 
[09/09 09:54:37    170s] Glitch Analysis: View slow_functional_mode -- Total Number of Nets Analyzed = 1431. 
[09/09 09:54:37    170s] Total number of fetched objects 1431
[09/09 09:54:37    170s] AAE_INFO-618: Total number of nets in the design is 1458,  9.9 percent of the nets selected for SI analysis
[09/09 09:54:37    170s] End delay calculation. (MEM=2489.88 CPU=0:00:00.0 REAL=0:00:00.0)
[09/09 09:54:37    170s] End delay calculation (fullDC). (MEM=2489.88 CPU=0:00:00.1 REAL=0:00:00.0)
[09/09 09:54:37    170s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2489.9M) ***
[09/09 09:54:37    170s] *** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:00.0 totSessionCpu=0:02:50 mem=2489.9M)
[09/09 09:54:37    170s] Effort level <high> specified for reg2reg path_group
[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2451.9M, EPOCH TIME: 1725890077.801022
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2451.9M, EPOCH TIME: 1725890077.801107
[09/09 09:54:37    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2451.9M, EPOCH TIME: 1725890077.801512
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2451.9M, EPOCH TIME: 1725890077.801680
[09/09 09:54:37    170s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:37    170s] Core basic site is core_ji3v
[09/09 09:54:37    170s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2451.9M, EPOCH TIME: 1725890077.811575
[09/09 09:54:37    170s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2451.9M, EPOCH TIME: 1725890077.811933
[09/09 09:54:37    170s] Fast DP-INIT is on for default
[09/09 09:54:37    170s] Atter site array init, number of instance map data is 0.
[09/09 09:54:37    170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2451.9M, EPOCH TIME: 1725890077.812471
[09/09 09:54:37    170s] 
[09/09 09:54:37    170s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:37    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2451.9M, EPOCH TIME: 1725890077.813014
[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2451.9M, EPOCH TIME: 1725890077.813595
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2451.9M, EPOCH TIME: 1725890077.813661
[09/09 09:54:37    170s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 slow_functional_mode 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.015  |  8.313  | -0.015  |
|           TNS (ns):| -0.015  |  0.000  | -0.015  |
|    Violating Paths:|    1    |    0    |    1    |
|          All Paths:|   776   |   295   |   481   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.913706
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2533.1M, EPOCH TIME: 1725890077.913793
[09/09 09:54:37    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.914259
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2533.1M, EPOCH TIME: 1725890077.914441
[09/09 09:54:37    170s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:37    170s] Core basic site is core_ji3v
[09/09 09:54:37    170s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2533.1M, EPOCH TIME: 1725890077.924800
[09/09 09:54:37    170s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:2533.1M, EPOCH TIME: 1725890077.925352
[09/09 09:54:37    170s] Fast DP-INIT is on for default
[09/09 09:54:37    170s] Atter site array init, number of instance map data is 0.
[09/09 09:54:37    170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.012, MEM:2533.1M, EPOCH TIME: 1725890077.926012
[09/09 09:54:37    170s] 
[09/09 09:54:37    170s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:37    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.012, MEM:2533.1M, EPOCH TIME: 1725890077.926699
[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.927241
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2533.1M, EPOCH TIME: 1725890077.927303
[09/09 09:54:37    170s] Density: 65.710%
       (100.000% with Fillers)
------------------------------------------------------------------

[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.929151
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2533.1M, EPOCH TIME: 1725890077.929218
[09/09 09:54:37    170s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.929605
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2533.1M, EPOCH TIME: 1725890077.929770
[09/09 09:54:37    170s] Max number of tech site patterns supported in site array is 256.
[09/09 09:54:37    170s] Core basic site is core_ji3v
[09/09 09:54:37    170s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2533.1M, EPOCH TIME: 1725890077.939699
[09/09 09:54:37    170s] After signature check, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[09/09 09:54:37    170s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:2533.1M, EPOCH TIME: 1725890077.940038
[09/09 09:54:37    170s] Fast DP-INIT is on for default
[09/09 09:54:37    170s] Atter site array init, number of instance map data is 0.
[09/09 09:54:37    170s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.011, MEM:2533.1M, EPOCH TIME: 1725890077.940591
[09/09 09:54:37    170s] 
[09/09 09:54:37    170s]  Pre_CCE_Colorizing is not ON! (0:0:303:0)
[09/09 09:54:37    170s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:2533.1M, EPOCH TIME: 1725890077.941244
[09/09 09:54:37    170s] All LLGs are deleted
[09/09 09:54:37    170s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:11).
[09/09 09:54:37    170s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[09/09 09:54:37    170s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2533.1M, EPOCH TIME: 1725890077.941794
[09/09 09:54:37    170s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2533.1M, EPOCH TIME: 1725890077.941852
[09/09 09:54:37    170s] Reported timing to dir timingReports
[09/09 09:54:37    170s] Total CPU time: 1.22 sec
[09/09 09:54:37    170s] Total Real time: 1.0 sec
[09/09 09:54:37    170s] Total Memory Usage: 2466.144531 Mbytes
[09/09 09:54:37    170s] Reset AAE Options
[09/09 09:54:37    170s] Info: pop threads available for lower-level modules during optimization.
[09/09 09:54:37    170s] *** timeDesign #17 [finish] : cpu/real = 0:00:01.2/0:00:01.6 (0.7), totSession cpu/real = 0:02:50.4/0:42:34.5 (0.1), mem = 2466.1M
[09/09 09:54:37    170s] 
[09/09 09:54:37    170s] =============================================================================================
[09/09 09:54:37    170s]  Final TAT Report : timeDesign #17                                              21.18-s099_1
[09/09 09:54:37    170s] =============================================================================================
[09/09 09:54:37    170s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[09/09 09:54:37    170s] ---------------------------------------------------------------------------------------------
[09/09 09:54:37    170s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[09/09 09:54:37    170s] [ OptSummaryReport       ]      1   0:00:00.0  (   2.9 % )     0:00:00.1 /  0:00:00.2    1.0
[09/09 09:54:37    170s] [ DrvReport              ]      1   0:00:00.0  (   1.2 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:54:37    170s] [ ExtractRC              ]      1   0:00:00.8  (  46.9 % )     0:00:00.8 /  0:00:00.3    0.4
[09/09 09:54:37    170s] [ TimingUpdate           ]      2   0:00:00.3  (  19.4 % )     0:00:00.7 /  0:00:00.7    1.0
[09/09 09:54:37    170s] [ FullDelayCalc          ]      2   0:00:00.4  (  23.4 % )     0:00:00.4 /  0:00:00.4    1.0
[09/09 09:54:37    170s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.7
[09/09 09:54:37    170s] [ GenerateReports        ]      1   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.0
[09/09 09:54:37    170s] [ MISC                   ]          0:00:00.0  (   2.8 % )     0:00:00.0 /  0:00:00.0    0.9
[09/09 09:54:37    170s] ---------------------------------------------------------------------------------------------
[09/09 09:54:37    170s]  timeDesign #17 TOTAL               0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.2    0.7
[09/09 09:54:37    170s] ---------------------------------------------------------------------------------------------
[09/09 09:54:37    170s] 
[09/09 09:55:03    170s] 
--------------------------------------------------------------------------------
Exiting Innovus on Mon Sep  9 09:55:03 2024
  Total CPU time:     0:03:08
  Total real time:    0:43:03
  Peak memory (main): 1890.91MB

[09/09 09:55:03    170s] 
[09/09 09:55:03    170s] *** Memory Usage v#1 (Current mem = 2470.238M, initial mem = 486.105M) ***
[09/09 09:55:03    170s] 
[09/09 09:55:03    170s] *** Summary of all messages that are not suppressed in this session:
[09/09 09:55:03    170s] Severity  ID               Count  Summary                                  
[09/09 09:55:03    170s] ERROR     IMPPTN-1668          1  Specifying negative spacing value to spr...
[09/09 09:55:03    170s] WARNING   IMPSYT-7316          6  Cellview contents at '%s' will be copied...
[09/09 09:55:03    170s] WARNING   IMPDC-1629           3  The default delay limit was set to %d. T...
[09/09 09:55:03    170s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[09/09 09:55:03    170s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[09/09 09:55:03    170s] WARNING   IMPSP-5217           2  addFiller command is running on a postRo...
[09/09 09:55:03    170s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[09/09 09:55:03    170s] ERROR     IMPSP-9099           2  Scan chains exist in this design but are...
[09/09 09:55:03    170s] WARNING   IMPOPT-7320          1  Glitch fixing is enabled but glitch repo...
[09/09 09:55:03    170s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[09/09 09:55:03    170s] WARNING   IMPCCOPT-1182        4  The clock_gating_cells property has no u...
[09/09 09:55:03    170s] WARNING   IMPCCOPT-5067     3160  Top layer net attribute %s for net %s is...
[09/09 09:55:03    170s] WARNING   IMPCCOPT-1261        2  The skew target of %s for %s in %sdelay ...
[09/09 09:55:03    170s] WARNING   IMPCCOPT-2033        1  The property %s is obsolete. The value i...
[09/09 09:55:03    170s] WARNING   IMPOAX-1594          2  While reading %s of cell '%s' from libra...
[09/09 09:55:03    170s] WARNING   IMPOAX-1645          2  '%s' constraint is not supported on laye...
[09/09 09:55:03    170s] WARNING   IMPOAX-718           4  %s '%g' on %s %s is not aligned to manuf...
[09/09 09:55:03    170s] WARNING   IMPOAX-722           2  Layer '%s' read from technology data is ...
[09/09 09:55:03    170s] WARNING   IMPOAX-1249          2  Cannot save NanoRoute Congestion Map dat...
[09/09 09:55:03    170s] WARNING   IMPOAX-740           2  Viarule '%s' specified in NonDefault Use...
[09/09 09:55:03    170s] WARNING   IMPOAX-6021          2  Blockages for cell can not read for cell...
[09/09 09:55:03    170s] WARNING   NRGR-22              1  Design is already detail routed.         
[09/09 09:55:03    170s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[09/09 09:55:03    170s] WARNING   IMPCTE-290         256  Could not locate cell %s in any library ...
[09/09 09:55:03    170s] WARNING   IMPCTE-104           4  The constraint mode of this inactive vie...
[09/09 09:55:03    170s] WARNING   IMPTCM-77            3  Option "%s" for command %s is obsolete a...
[09/09 09:55:03    170s] ERROR     IMPTCM-48            1  "%s" is not a legal option for command "...
[09/09 09:55:03    170s] WARNING   IMPPSP-1003         18  Found use of '%s'. This will continue to...
[09/09 09:55:03    170s] *** Message Summary: 3486 warning(s), 4 error(s)
[09/09 09:55:03    170s] 
[09/09 09:55:03    170s] --- Ending "Innovus" (totcpu=0:02:51, real=0:43:01, mem=2470.2M) ---
