
****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao
add_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2856.348 ; gain = 4.984 ; free physical = 20036 ; free virtual = 329895
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao" "*.svh"]] 
# }
# synth_design -top des_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top des_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16243
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 2494 ; free virtual = 300869
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'des_top' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/des_top.v:35]
INFO: [Synth 8-6157] synthesizing module 'crp' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox1' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox1.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox1' (1#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox1.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox2' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox2.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox2' (2#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox2.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox3' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox3.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox3' (3#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox3.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox4' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox4.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox4' (4#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox4.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox5' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox5.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox5' (5#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox5.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox6' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox6.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox6' (6#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox6.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox7' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox7.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox7' (7#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox7.v:35]
INFO: [Synth 8-6157] synthesizing module 'sbox8' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'sbox8' (8#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/sbox8.v:35]
INFO: [Synth 8-6155] done synthesizing module 'crp' (9#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/crp.v:35]
INFO: [Synth 8-6157] synthesizing module 'key_selh' [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/key_sel.v:43]
INFO: [Synth 8-6155] done synthesizing module 'key_selh' (10#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/key_sel.v:43]
INFO: [Synth 8-6155] done synthesizing module 'des_top' (11#1) [/home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/des_top.v:35]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 10434 ; free virtual = 306339
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2856.496 ; gain = 0.000 ; free physical = 17781 ; free virtual = 313682
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 18266 ; free virtual = 314169
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 16153 ; free virtual = 312131
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     48 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 384   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 11746 ; free virtual = 307804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|sbox1       | dout       | 64x4          | LUT            | 
|sbox2       | dout       | 64x4          | LUT            | 
|sbox3       | dout       | 64x4          | LUT            | 
|sbox4       | dout       | 64x4          | LUT            | 
|sbox5       | dout       | 64x4          | LUT            | 
|sbox6       | dout       | 64x4          | LUT            | 
|sbox7       | dout       | 64x4          | LUT            | 
|sbox8       | dout       | 64x4          | LUT            | 
|des_top     | u0/u6/dout | 64x4          | LUT            | 
|des_top     | u0/u0/dout | 64x4          | LUT            | 
|des_top     | u0/u2/dout | 64x4          | LUT            | 
|des_top     | u0/u5/dout | 64x4          | LUT            | 
|des_top     | u0/u1/dout | 64x4          | LUT            | 
|des_top     | u0/u7/dout | 64x4          | LUT            | 
|des_top     | u0/u3/dout | 64x4          | LUT            | 
|des_top     | u0/u4/dout | 64x4          | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12664 ; free virtual = 308738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12642 ; free virtual = 308744
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12541 ; free virtual = 308814
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12537 ; free virtual = 308811
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12554 ; free virtual = 308827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12560 ; free virtual = 308833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12557 ; free virtual = 308831
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12556 ; free virtual = 308830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     1|
|2     |LUT2  |     6|
|3     |LUT3  |    32|
|4     |LUT4  |    33|
|5     |LUT6  |   272|
|6     |MUXF7 |    48|
|7     |FDRE  |    64|
|8     |IBUF  |   126|
|9     |OBUF  |    64|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   646|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12562 ; free virtual = 308836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12560 ; free virtual = 308835
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 2864.355 ; gain = 7.859 ; free physical = 12553 ; free virtual = 308827
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 13105 ; free virtual = 309396
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2885.457 ; gain = 0.000 ; free physical = 13093 ; free virtual = 309412
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: bf685e58
INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:32 . Memory (MB): peak = 2885.457 ; gain = 29.109 ; free physical = 13280 ; free virtual = 309600
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/util_temp_des_top_vivado_synth.log
# report_timing_summary -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/timing_temp_des_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2969.125 ; gain = 83.668 ; free physical = 10837 ; free virtual = 307248
# report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/power_temp_des_top_vivado_synth.log
Command: report_power -file /home/users/aram/Workspace/yosys_verific_rs/result_22-03-2022T23-59-47/All_lut_vivado.json/des_ao/power_temp_des_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Mar 23 00:00:51 2022...
real 74.72
user 72.16
sys 12.22
