/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [4:0] _01_;
  wire [2:0] _02_;
  reg [11:0] _03_;
  reg [9:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_17z;
  wire celloutsig_0_1z;
  wire [14:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [10:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_8z;
  wire [3:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = !(celloutsig_0_4z ? _00_ : celloutsig_0_0z);
  assign celloutsig_0_2z = ~celloutsig_0_1z;
  assign celloutsig_1_3z = ~((celloutsig_1_2z | in_data[133]) & celloutsig_1_0z);
  assign celloutsig_0_0z = in_data[47] | ~(in_data[11]);
  assign celloutsig_1_8z = { in_data[114:113], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z } + { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_11z = { in_data[125], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_1z } + in_data[169:161];
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _01_ <= 5'h00;
    else _01_ <= { celloutsig_1_11z[8:5], celloutsig_1_3z };
  reg [2:0] _12_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _12_ <= 3'h0;
    else _12_ <= { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_0z };
  assign { _02_[2], _00_, _02_[0] } = _12_;
  always_ff @(posedge clkin_data[32], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 12'h000;
    else _03_ <= { in_data[28:18], celloutsig_0_1z };
  always_ff @(negedge clkin_data[64], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 10'h000;
    else _04_ <= { in_data[161:153], celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[174:171], celloutsig_1_2z } / { 1'h1, _01_[3:0] };
  assign celloutsig_0_9z = { in_data[30:17], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z } >= { celloutsig_0_8z[7:0], celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_2z, _02_[2], _00_, _02_[0], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_8z[11:0] >= celloutsig_0_8z[12:1];
  assign celloutsig_1_2z = { in_data[164:143], celloutsig_1_0z } >= in_data[141:119];
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, _04_, celloutsig_1_2z } >= { _04_[8:2], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = { in_data[63:61], celloutsig_0_0z, celloutsig_0_0z } <= { in_data[80:77], celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_21z[14:5], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_17z } <= { _03_[8:0], celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_1_6z = _04_[8:0] <= { in_data[123:117], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_0_14z = { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_7z } && { _00_, _02_[0], celloutsig_0_2z };
  assign celloutsig_1_0z = in_data[120:106] && in_data[148:134];
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z } % { 1'h1, _04_[5:4], celloutsig_1_1z };
  assign celloutsig_0_8z = { in_data[51:47], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z } % { 1'h1, in_data[76:69], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_1_18z = { celloutsig_1_12z[10:9], celloutsig_1_0z, celloutsig_1_8z } != in_data[183:176];
  assign celloutsig_0_4z = | in_data[14:12];
  assign celloutsig_1_1z = | in_data[126:100];
  assign celloutsig_1_12z = { celloutsig_1_8z[3], _04_ } >> in_data[172:162];
  assign celloutsig_0_11z = { celloutsig_0_4z, _02_[2], _00_, _02_[0], celloutsig_0_0z } >> { celloutsig_0_1z, _02_[2], _00_, _02_[0], celloutsig_0_2z };
  assign celloutsig_0_21z = { _02_[2], _00_, celloutsig_0_4z, _02_[2], _00_, _02_[0], celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_14z } - { celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z };
  assign celloutsig_0_17z = ~((celloutsig_0_11z[0] & celloutsig_0_4z) | (in_data[80] & celloutsig_0_2z));
  assign _02_[1] = _00_;
  assign { out_data[128], out_data[100:96], out_data[46:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
