<profile>

<section name = "Vitis HLS Report for 'filt'" level="0">
<item name = "Date">Wed Apr 10 21:16:10 2024
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">FIR_Test_Vitis</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303">filt_Pipeline_VITIS_LOOP_30_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_16_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 299, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">4, -, 1270, 1251, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 324, -</column>
<column name="Register">-, -, 367, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">1, 0, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 0, 0, 100, 168, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303">filt_Pipeline_VITIS_LOOP_30_2, 0, 0, 340, 349, 0</column>
<column name="gmem_m_axi_U">gmem_m_axi, 4, 0, 830, 734, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln50_fu_411_p2">+, 0, 0, 71, 64, 64</column>
<column name="grp_fu_365_p2">+, 0, 0, 39, 32, 2</column>
<column name="i_4_fu_453_p2">+, 0, 0, 39, 32, 1</column>
<column name="ap_block_state16_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state5">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln60_fu_436_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="read_coefs_2_fu_381_p2">icmp, 0, 0, 39, 32, 16</column>
<column name="ap_block_state16">or, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op106_write_state16">or, 0, 0, 2, 1, 1</column>
<column name="i_3_fu_386_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln60_fu_442_p3">select, 0, 0, 32, 1, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">81, 17, 1, 17</column>
<column name="ap_phi_mux_output_signal_1351358_phi_fu_294_p4">9, 2, 1, 2</column>
<column name="ap_phi_mux_spec_select323359_phi_fu_282_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_i_load_1">9, 2, 32, 64</column>
<column name="gmem_AWVALID">9, 2, 1, 2</column>
<column name="gmem_BREADY">9, 2, 1, 2</column>
<column name="gmem_WVALID">9, 2, 1, 2</column>
<column name="gmem_blk_n_AR">9, 2, 1, 2</column>
<column name="gmem_blk_n_R">9, 2, 1, 2</column>
<column name="grp_load_fu_356_p1">20, 4, 32, 128</column>
<column name="i_fu_114">20, 4, 32, 128</column>
<column name="output_signal_reg_191">9, 2, 1, 2</column>
<column name="read_coefs_reg_179">9, 2, 1, 2</column>
<column name="spec_select323359_reg_278">9, 2, 1, 2</column>
<column name="tmp_data_1348_reg_203">9, 2, 32, 64</column>
<column name="tmp_dest_1340_reg_267">9, 2, 1, 2</column>
<column name="tmp_id_1341_reg_256">9, 2, 1, 2</column>
<column name="tmp_keep_1346_reg_212">9, 2, 4, 8</column>
<column name="tmp_last_1342_reg_245">9, 2, 1, 2</column>
<column name="tmp_strb_1345_reg_223">9, 2, 4, 8</column>
<column name="tmp_user_1344_reg_234">9, 2, 1, 2</column>
<column name="x_TDATA_blk_n">9, 2, 1, 2</column>
<column name="x_TREADY_int_regslice">14, 3, 1, 3</column>
<column name="y_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">16, 0, 16, 0</column>
<column name="c_read_reg_474">64, 0, 64, 0</column>
<column name="gmem_addr_reg_561">64, 0, 64, 0</column>
<column name="grp_filt_Pipeline_VITIS_LOOP_30_2_fu_303_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_114">32, 0, 32, 0</column>
<column name="icmp_ln60_reg_567">1, 0, 1, 0</column>
<column name="output_data_reg_573">32, 0, 32, 0</column>
<column name="output_signal_1351358_reg_289">1, 0, 1, 0</column>
<column name="output_signal_reg_191">1, 0, 1, 0</column>
<column name="read_coefs_reg_179">1, 0, 1, 0</column>
<column name="reg_360">32, 0, 32, 0</column>
<column name="select_ln60_reg_578">32, 0, 32, 0</column>
<column name="spec_select323359_reg_278">1, 0, 1, 0</column>
<column name="targetBlock_reg_517">1, 0, 1, 0</column>
<column name="tmp_data_1348_reg_203">32, 0, 32, 0</column>
<column name="tmp_data_reg_480">32, 0, 32, 0</column>
<column name="tmp_dest_1340_reg_267">1, 0, 1, 0</column>
<column name="tmp_dest_reg_512">1, 0, 1, 0</column>
<column name="tmp_id_1341_reg_256">1, 0, 1, 0</column>
<column name="tmp_id_reg_507">1, 0, 1, 0</column>
<column name="tmp_keep_1346_reg_212">4, 0, 4, 0</column>
<column name="tmp_keep_reg_487">4, 0, 4, 0</column>
<column name="tmp_last_1342_reg_245">1, 0, 1, 0</column>
<column name="tmp_last_reg_502">1, 0, 1, 0</column>
<column name="tmp_strb_1345_reg_223">4, 0, 4, 0</column>
<column name="tmp_strb_reg_492">4, 0, 4, 0</column>
<column name="tmp_user_1344_reg_234">1, 0, 1, 0</column>
<column name="tmp_user_reg_497">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 5, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_none, filt, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, filt, return value</column>
<column name="m_axi_gmem_AWVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_AWUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WDATA">out, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WSTRB">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WLAST">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_WUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARVALID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREADY">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARADDR">out, 64, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARID">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLEN">out, 8, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARSIZE">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARBURST">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARLOCK">out, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARCACHE">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARPROT">out, 3, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARQOS">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARREGION">out, 4, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_ARUSER">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RDATA">in, 32, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RLAST">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RUSER">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_RRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BVALID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BREADY">out, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BRESP">in, 2, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BID">in, 1, m_axi, gmem, pointer</column>
<column name="m_axi_gmem_BUSER">in, 1, m_axi, gmem, pointer</column>
<column name="y_TDATA">out, 32, axis, y_V_data_V, pointer</column>
<column name="y_TVALID">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TREADY">in, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TDEST">out, 1, axis, y_V_dest_V, pointer</column>
<column name="y_TKEEP">out, 4, axis, y_V_keep_V, pointer</column>
<column name="y_TSTRB">out, 4, axis, y_V_strb_V, pointer</column>
<column name="y_TUSER">out, 1, axis, y_V_user_V, pointer</column>
<column name="y_TLAST">out, 1, axis, y_V_last_V, pointer</column>
<column name="y_TID">out, 1, axis, y_V_id_V, pointer</column>
<column name="x_TDATA">in, 32, axis, x_V_data_V, pointer</column>
<column name="x_TVALID">in, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TREADY">out, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TDEST">in, 1, axis, x_V_dest_V, pointer</column>
<column name="x_TKEEP">in, 4, axis, x_V_keep_V, pointer</column>
<column name="x_TSTRB">in, 4, axis, x_V_strb_V, pointer</column>
<column name="x_TUSER">in, 1, axis, x_V_user_V, pointer</column>
<column name="x_TLAST">in, 1, axis, x_V_last_V, pointer</column>
<column name="x_TID">in, 1, axis, x_V_id_V, pointer</column>
</table>
</item>
</section>
</profile>
