<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head><meta http-equiv="Content-Type" content="text/html; charset=iso-8859-1">
    
    <title>Scalable Specialization: Publications</title>
    <link href="style/style1.css" rel="stylesheet" type="text/css" />
    <style type="text/css">
      .style4 {
      font-size: medium;
      }
      .projects {
      font-size: medium;
      }
      .style5 {
      border-left-style: solid;
      border-left-width: 1px;
      border-right: 1px solid #C0C0C0;
      border-top-style: solid;
      border-top-width: 1px;
      border-bottom: 1px solid #C0C0C0;
      }
      ol {
      padding: 0px;
      margin: 0px;
      list-style-type: none;
      position: absolute;
      display: none;

      }
      td.projects:hover ol, td.projects.over ol {
      display: block;
      }
      .style9 {
      text-decoration: none;
      }
      a.style9:hover{
      opacity: 0.8;
      filter:alpha(opacity=80);
      }
      .style10 {
      color: #CCCCCC;
      }
      .style11 {
      color: #FFFFFF;
      }
      .style12 {
      text-align: left;
      }
    </style>
  </head>

  <body>
    <table width="100%" border="0" cellspacing="0" cellpadding="0">
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="header_column">
          <!-- Header/Intro stuff (pre-Menu bar) -->
          <table width="100%" border="0" cellspacing="10" cellpadding="0">
            <tr>
              <td class="logo_area" style="font-size: x-large; height: 48px;">
		<a class="style9" href="index.html"><span class="style11"><strong>Scalable Specialization</strong></span></a>
              </td>
              <th class="logo_area" rowspan="3">
		&nbsp;
              </th>
            </tr>
	<tr>
        <th class="sub_logo_area" style="font-size: 18px">
           <a class="style9" href="http://rsim.cs.uiuc.edu"><span class="style11"><strong>Sarita Adve's Research Group</strong></span></a>
          </th>
          
      </tr>



            <tr>
              <th class="sub_logo_area">
		<a class="style9" href="http://illinois.edu"><span class="style10">University of Illinois at Urbana-Champaign</span></a>
              </th>
            </tr>
          </table>
	</td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      <tr>
	<td class="horizontal_column">&nbsp;
	</td>
	<td>
          <!-- Menu bar -->
          <table width="100%" border="0" cellpadding="0" cellspacing="0" class="linkcontainer">
            <tr>
              <td class="projects">
		<div class="navigation" style="font-size: medium"> <a href="index.html" class="main_link">Home</a></div>
              </td>
              <!-- <td><div class="navigation"><a href="#" class="main_link">DeNovo Home</a></div></td> -->
              <td class="style4">
		<div class="navigation" style="font-size: medium"><a class="main_link" href="people.html">People</a></div>
              </td>
              <td>
		<div class="navigation" style="font-size: medium"><a href="pubs.html" class="main_link">Publications</a></div>
              </td>
              <td>
		<div class="navigation" style="font-size: medium"><a href="funding.html" class="main_link" style="width: 100%">Funding</a></div>
              </td>
              <td>
		<div class="navigation" style="font-size: medium"><a href="news.html" class="main_link">News</a></div>
              </td>
            </tr>
          </table>
	</td>
	<td class="horizontal_column">&nbsp;</td>
      </tr>
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="main_content_box">
          <table width="100%" cellspacing="0" cellpadding="0" class="style5">
            <tr>
              <td class="body_content" style="font-size: small; text-align: center;" valign="top">
		<p></p>

		<!-- Publications List -->
		<p class="style12">
                  <b><span style="font-size: 18pt; font-family: Arial;">Publications</span></b>
		</p>
		<ul>
                  <li class="style12" style="">
		    <a href="http://rsim.cs.illinois.edu/Pubs/17-IISWC-HeteroSync.pdf" target="blank">HeteroSync: A Benchmark Suite for Fine-Grained Synchronization on Tightly Coupled GPUs</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, to appear in the IEEE International Symposium on Workload Characterization (IISWC), October 2017.
                    <br />&nbsp;<br />
		  </li>
                  <li class="style12" style="">
		     <a href="http://rsim.cs.illinois.edu/Pubs/17-ISCA-RAts.pdf" target="blank">Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve, in the 44th International Symposium on Computer Architecture (ISCA), June 2017.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
		    <a href="https://dl.acm.org/citation.cfm?id=2976039">
		    POSTER: hVISC: A Portable Virtual Instruction Set for Heterogeneous Parallel Systems</a>, Prakalp Srivastava, Maria Kotsifakou, Matthew D. Sinclair, Rakesh Komuravelli, Vikram S. Adve, and Sarita V. Adve, in the 25th International Conference on Parallel Architecture and Compilation Techniques (PACT), September 2016.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
		    <a href="http://rsim.cs.uiuc.edu/Pubs/16-ISPASS-GSI.pdf">GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs</a>, Johnathan Alsop, Matthew D. Sinclair, Rakesh Komuravelli, and Sarita V. Adve, in the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-MICRO-scopes.pdf" target="blank">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, 
                    Matthew D. Sinclair, Johnathan Alsop, and Sarita V. Adve,
                    in the <i style="">48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO)</i> December 2015. 
                    <br />&nbsp;<br />
		  </li>

                  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-ISCA-stash-test.pdf">
                      Stash: Have Your Scratchpad and Cache it Too</a>, 
                    Rakesh Komuravelli, Matthew D. Sinclair, Johnathan Alsop, Muhammad Huzaifa, Maria Kotsifakou, Prakalp Srivastava, Sarita V. Adve, and Vikram Adve,
                    in the <i style="">42nd International Symposium on Computer Architecture (ISCA)</i> May 2015. 
                    <br />&nbsp;<br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/Pubs/15-ASPLOS-denovosync.pdf">
                      DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, 
                    Hyojin Sung and and Sarita V. Adve,
                    in the <i style="">Proceedings of the 20th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS),</i> March 2015. 
                    <br />&nbsp;<br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/15-ISPASS.pdf">
                      Eliminating On-Chip Traffic Waste: Are We There Yet?</a>, 
                    Robert Smolinski, Rakesh Komuravelli, Hyojin Sung, and Sarita V. Adve,
                    <i style="">IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS),</i> March 2015. Find an extended version of the paper 
		    <a href="http://rsim.cs.illinois.edu/denovo/Pubs/15-ISPASS-extended.pdf">here</a>.
                    <br />&nbsp;<br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://rsim.cs.uiuc.edu/Pubs/Komuravelli_Rakesh_PhDThesis.pdf">
                      Exploiting Software Information for an Efficient Memory Hierarchy</a>, 
                    Rakesh Komuravelli,
                    <i style="">Ph.D. thesis, University of Illinois, Urbana-Champaign,</i> 2014.
                    <br />&nbsp;<br />
		  </li>
		  <li class="style12" style="">
                    <a href="http://dl.acm.org/citation.cfm?id=2663345">
                      Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>,
                    Rakesh Komuravelli, Sarita V. Adve, and Ching-Tsun Chou,
                    in <i>ACM Transactions on Architecture and Code Optimization (TACO), </i>
                    December 2014. 
                    <br /> <br />
		  </li>
                  <li class="style12" style="">
                    <a href="http://denovo.cs.illinois.edu/Pubs/13-ASPLOS-denovond.pdf">
                      DeNovoND: Efficient Hardware Support for Disciplined Non-determinism</a>,
                    Hyojin Sung, Rakesh Komuravelli, Sarita V. Adve,
                    in the <i>Proceedings of 18th International Conference on Architectural Support for Programming 
                      Languages and Operating Systems (ASPLOS), </i>
                    March 2013.
                    <br />
                    <br />
                  </li>
                  <li class="style12" style="">
                    <a href="Pubs/12-HotPar-VAdve.html">
                      Virtual Instruction Set Computing for Heterogeneous Systems</a>,
                    Vikram Adve, Sarita Adve, Rakesh Komuravelli,
                    Matthew D. Sinclair, and Prakalp Srivastava,
                    <i>4th USENIX Workshop on Hot Topics in Parallelism
                      (HotPar)</i>, June 2012.
                    <br />
                    <br />
                  </li>
                  <li class="style12" style="">
                    <a href="http://denovo.cs.illinois.edu/Pubs/11-pact-denovo.pdf">
		      DeNovo: Rethinking the Memory Hierarchy for Disciplined Parallelism</a>,
		    Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Smolinski, Nima Honarmand, Sarita V. Adve, Vikram S. Adve, Nicholas P. Carter, and Ching-Tsun Chou,
                    <i style="">20th International Conference on Parallel Architectures and Compilation Techniques (PACT),</i> 2011, <b style="">Best Paper Award.</b>
                    <br />
                    &nbsp;
                    <br />
                  </li>
		  <li class="style12" style="">
		    <a href="http://denovo.cs.illinois.edu/Pubs/10-hotpar-denovo.pdf">
                      DeNovo: Rethinking Hardware for Disciplined Parallelism</a>, 
                    Byn Choi, Rakesh Komuravelli, Hyojin Sung, Robert Bocchino, Sarita V. Adve, and Vikram S. Adve,
		    <i style=""> Second USENIX Workshop on Hot Topics in Parallelism (HotPar),</i> 2010.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2006-06-15-VEE-VectorLLVA.html">
                      Vector LLVA: A Virtual Vector Instruction Set for Media Processing</a>, 
                    Robert L. Bocchino Jr. and Vikram S. Adve,
		    <i style="">Proceedings of the Second International Conference on Virtual Execution Environments (VEE '06),</i> 2006.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2003-10-01-LLVA.html">
                      LLVA: A Low-level Virtual Instruction Set Architecture</a>, 
                    Vikram Adve, Chris Lattner, Michael Brukman, Anand Shukla and Brian Gaeke,
		    <i style="">36th Annual International Sympoium on Microarchitecture,</i> 2003.
		    <br />
                    <br />
		  </li>
		</ul>

		<!-- Related Publications List -->
		<p class="style12">
                  <b><span style="font-size: 18pt; font-family: Arial;">Other Related Publications</span></b>
		</p>
		<ul>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2007-SOSP-SVA.html">
                      Secure Virtual Architecture: A Safe Execution Environment for Commodity Operating Systems</a>, 
                    John Criswell, Andrew Lenharth , Dinakar Dhurjati, and Vikram Adve,
		    <i style="">Proceedings of the Twenty First ACM Symposium on Operating Systems Principles (SOSP '07),</i> October 2007.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2007-06-10-PLDI-DSA.html">
                      Making Context-Sensitive Points-to Analysis with Heap Cloning Practical For The Real World</a>, 
                    Chris Lattner, Andrew Lenharth, and Vikram Adve,
		    <i style="">Proc. of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '07),</i> June 2007.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2006-06-18-WIOSCA-LLVAOS.html">
                      A Virtual Instruction Set Interface for Operating System Kernels</a>, 
                    John Criswell, Brent Monroe, and Vikram Adve,
		    <i style="">Workshop on the Interaction between Operating Systems and Computer Architecture (WIOSCA '06),</i> 2006.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2005-05-21-PLDI-PoolAlloc.html">
                      Automatic Pool Allocation: Improving Performance by Controlling Data Structure Layout in the Heap</a>, 
                    Chris Lattner and Vikram Adve,
		    <i style="">Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (PLDI '05),</i> June 2005.
		    <br />
                    <br />
		  </li>
                  <li class="style12" style="">
		    <a href="http://llvm.org/pubs/2004-01-30-CGO-LLVM.html">LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation</a>, Chris Lattner and Vikram Adve,
		    <i style="">Proc. of the 2004 International Symposium on Code Generation and Optimization (CGO '04),</i> 2004.
		    <br />
                    <br />
		  </li>
		</ul>

		<!-- Talks list -->
		<p class="style12">
                  <b><span style="font-size: 18pt; font-family: Arial;">Talks</span></b>
		</p>
		<ul>
		  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.illinois.edu/Talks/17-isca-sinclair-rats.pdf">
                      Chasing Away RAts: Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems</a>, at International Symposium on Computer Architecture (ISCA), June 2017.  <a href="http://rsim.cs.illinois.edu/Talks/17-isca-sinclair-rats-pitch.pdf">Lightning Talk</a>
                  </li>

                  <li class="style12" style="margin-bottom: 12pt;">
		    <a href="Talks/17-hipeac.pdf">Coherence, Consistency, and Deja vu: Memory Hierarchies in the Era of Specialization</a>, Keynote talk
                    at the High Performance and Embedded Architecture and Compilation conference (HiPEAC), January 2017. <a href="https://youtu.be/kjFjL_vTUWU">Video</a>.
                  </li>

                  <li class="style12" style="margin-bottom: 12pt;">
		    GSI: A GPU Stall Inspector to Characterize the Source of Memory Stalls for Tightly Coupled GPUs,
                    at the IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), April 2016.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
		    DeNovo: Energy-Efficient Memory Hierarchy for Heterogeneous Systems, at TI, January 2016.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-micro-sinclair-scopes.pdf">Efficient GPU Synchronization without Scopes: Saying No to Complex Consistency Models</a>, at 48th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), December 2015.  <a href="http://rsim.cs.uiuc.edu/Talks/15-micro-sinclair-scopes-pitch.pdf">Lightning Talk</a>
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-sinclair-stash.pdf">Stash: Have Your Scratchpad and Cache it Too</a>, at International Symposium on Computer Architecture (ISCA), June 2015.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Stash: Have Your Scratchpad and Cache it Too, Ecole Polytechnique Federale de Lausanne, April 2015.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-asplos.pptx">DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations</a>, at ASPLOS 2015, March 2015.
		  </li>
                  <li class="style12" style="">
                    Eliminating On-Chip Traffic Waste: Are We There Yet?,
                    at IEEE International Symposium on Performance Analysis of Systems and Software, March 2015.
                    <br />&nbsp;<br />
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/15-rakesh-hipeac.pptx">
		      Revisiting the Complexity of Hardware Cache Coherence and Some Implications</a>, High Performance and Embedded Architecture and Compilation, January 2015.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="http://rsim.cs.uiuc.edu/Talks/14-epfl.pptx">
		      DeNovo: A Software-Driven Rethinking of the Memory Hierarchy</a>,at Ecole Polytechnique Federale de Lausanne, September 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">	    
                    Stash: Have Your Scratchpad and Cache it Too, NVIDIA Research, July 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">	    
                    Exploiting Software Information for an Efficient Memory Hierarchy, at Cavium Networks, July 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">	    
                    Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- San Diego, June 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">	    
                    Exploiting Software Information for an Efficient Memory Hierarchy, at Qualcomm Research -- Raleigh, June 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">	    
                    Exploiting Software Information for an Efficient Memory Hierarchy, at Oracle Labs, April 2014.
		  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                    at Qualcomm Research, September 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    Addressing the Hardware Challenges of Tightly Coupled Heterogeneous Architectures,
                    at Qualcomm Research, May 2013.
                  </li>
		  <li class="style12" style="margin-bottom: 12pt;">
		    <a href="http://rsim.cs.uiuc.edu/Talks/13-denovond-asplos.pptx">
		      DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism</a>, 
		    in ASPLOS 2013, March 2013.
                  </li>
                  <li class="style12" style="margin-bottom: 12pt;">
                    <a href="Pubs/12-HotPar-VAdve-pres.pdf">
                      Virtual Instruction Set Computing for Heterogenous Systems</a> (Teaser Presentation), 
                    in HotPar 2012, June 2012.
                  </li>
		  <li class="style12" style="margin-bottom: 12pt;">
		    <a href="http://rsim.cs.uiuc.edu/Talks/11-denovo-pact.pptx">
		      DeNovo: Rethinking the Multicore Memory Hierarchy for Disciplined Parallelism</a>, 
		    in the best paper session of PACT 2011, October 2011.
                  </li>
		</ul>

		<p class="style12">
                  &nbsp;
                  <br />
                  <br />
		</p>
              </td>
            </tr>
          </table>
        </td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="middle_spacer"><div class="bottom_content"></div></td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
      <tr>
	<td class="shadow_left">&nbsp;</td>
	<td class="bottom_link_container">
          <p>
          </p>
          <p>
            <!-- All Right Reserved &copy; 2006 by bprizze<br /> -->
            <!-- http://heartlessg.4uhost.info Web Master -->
          </p>
          <p/>
	</td>
	<td class="shadow_right">&nbsp;</td>
      </tr>
    </table>
  </body>
</html>
