// Seed: 183159676
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    output supply1 id_5,
    input supply0 id_6,
    output wor id_7,
    output wor id_8,
    output tri1 id_9
);
  assign id_4 = id_3;
  assign id_8 = id_6;
  wire id_11;
  wire id_12;
  assign id_11 = id_11;
  wire id_13;
  wire id_14;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    input wor id_2,
    input uwire id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input supply1 id_7,
    output wor id_8,
    output tri id_9,
    output wire id_10,
    output wor id_11,
    input wand id_12,
    input wor id_13,
    input supply1 id_14,
    input wor id_15,
    output uwire id_16,
    input wor id_17,
    input tri id_18,
    output tri id_19,
    input supply1 id_20,
    output supply0 id_21,
    input wire id_22,
    output uwire id_23,
    output wand id_24,
    input wire id_25,
    input wor id_26
);
  wire id_28;
  wire id_29;
  assign id_10 = id_20;
  uwire id_30 = 1 ? id_7 : id_14;
  module_0(
      id_8, id_15, id_2, id_22, id_21, id_16, id_6, id_19, id_10, id_24
  ); specify
    specparam id_31 = id_30;
  endspecify
endmodule
