$date
	Sun Feb  6 06:26:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module flip_flop_tb $end
$scope module test_flip_flop $end
$var wire 1 ! J $end
$var wire 1 " K $end
$var wire 1 # clk $end
$var reg 1 $ Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
0#
0"
1!
$end
#10
1$
1#
#20
0#
#30
1#
#40
0#
#45
1"
0!
#50
0$
1#
#60
0#
#70
1#
#80
0#
#90
1#
#100
0#
#110
1#
#114
0"
#120
0#
#130
1#
#140
0#
#150
1#
#156
1"
1!
#160
0#
#163
0!
#170
1#
#180
0#
#184
0"
#190
1#
#200
0#
#202
1"
1!
#210
1$
1#
#220
0#
#230
0$
1#
#240
0#
#250
1$
1#
#260
0#
#267
0!
#270
0$
1#
#278
0"
#280
0#
#290
1#
#300
0#
#310
1#
#312
1"
1!
#320
0#
#330
1$
1#
#340
0#
#350
0$
1#
#360
0#
#370
1$
1#
#380
0#
#390
0$
1#
#400
0#
#410
1$
1#
#420
0#
#430
0$
1#
#440
0#
#450
1$
1#
#460
0#
#470
0$
1#
#480
0#
#490
1$
1#
#500
0#
