Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Mon Oct  7 20:16:41 2024
| Host         : DESKTOP-201E7S1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file sistema_pwm_wrapper_timing_summary_routed.rpt -pb sistema_pwm_wrapper_timing_summary_routed.pb -rpx sistema_pwm_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : sistema_pwm_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.406        0.000                      0                 1551        0.040        0.000                      0                 1551        4.020        0.000                       0                   709  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.406        0.000                      0                 1550        0.040        0.000                      0                 1550        4.020        0.000                       0                   709  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               7.726        0.000                      0                    1        0.747        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 3.200ns (53.462%)  route 2.786ns (46.538%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.923     9.017    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[4]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    12.423    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[4]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 3.200ns (53.462%)  route 2.786ns (46.538%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.923     9.017    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[5]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    12.423    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[5]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 3.200ns (53.462%)  route 2.786ns (46.538%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.923     9.017    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[6]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    12.423    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[6]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.406ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.986ns  (logic 3.200ns (53.462%)  route 2.786ns (46.538%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.923     9.017    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y36          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[7]/C
                         clock pessimism              0.267    13.006    
                         clock uncertainty           -0.154    12.852    
    SLICE_X5Y36          FDRE (Setup_fdre_C_R)       -0.429    12.423    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[7]
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                          -9.017    
  -------------------------------------------------------------------
                         slack                                  3.406    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.200ns (54.750%)  route 2.645ns (45.250%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.782     8.876    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.547    12.740    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[10]/C
                         clock pessimism              0.267    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    12.424    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[10]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.200ns (54.750%)  route 2.645ns (45.250%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.782     8.876    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.547    12.740    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[11]/C
                         clock pessimism              0.267    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    12.424    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[11]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.200ns (54.750%)  route 2.645ns (45.250%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.782     8.876    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.547    12.740    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[8]/C
                         clock pessimism              0.267    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    12.424    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[8]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.548ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.845ns  (logic 3.200ns (54.750%)  route 2.645ns (45.250%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.740ns = ( 12.740 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.782     8.876    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.547    12.740    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y37          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[9]/C
                         clock pessimism              0.267    13.007    
                         clock uncertainty           -0.154    12.853    
    SLICE_X5Y37          FDRE (Setup_fdre_C_R)       -0.429    12.424    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[9]
  -------------------------------------------------------------------
                         required time                         12.424    
                         arrival time                          -8.876    
  -------------------------------------------------------------------
                         slack                                  3.548    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 3.200ns (54.766%)  route 2.643ns (45.234%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.780     8.874    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[0]/C
                         clock pessimism              0.293    13.031    
                         clock uncertainty           -0.154    12.877    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    12.448    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[0]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  3.574    

Slack (MET) :             3.574ns  (required time - arrival time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 3.200ns (54.766%)  route 2.643ns (45.234%))
  Logic Levels:           11  (CARRY4=9 LUT3=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.738ns = ( 12.738 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.723     3.031    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.456     3.487 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/Q
                         net (fo=2, routed)           0.651     4.138    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
    SLICE_X2Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.794 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     4.794    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_7_n_0
    SLICE_X2Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.908 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     4.908    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_6_n_0
    SLICE_X2Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.022 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.022    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry_i_5_n_0
    SLICE_X2Y38          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.136 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     5.136    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_7_n_0
    SLICE_X2Y39          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.250 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.250    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_6_n_0
    SLICE_X2Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.364 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.364    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__0_i_5_n_0
    SLICE_X2Y41          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.478 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5/CO[3]
                         net (fo=1, routed)           0.000     5.478    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_5_n_0
    SLICE_X2Y42          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     5.700 f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4/O[0]
                         net (fo=1, routed)           0.746     6.446    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_4_n_7
    SLICE_X3Y39          LUT3 (Prop_lut3_I0_O)        0.299     6.745 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     6.745    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/i__carry__1_i_2_n_0
    SLICE_X3Y39          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.315 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1/CO[2]
                         net (fo=2, routed)           0.466     7.781    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux0_inferred__0/i__carry__1_n_1
    SLICE_X4Y40          LUT3 (Prop_lut3_I1_O)        0.313     8.094 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1/O
                         net (fo=32, routed)          0.780     8.874    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux[0]_i_1_n_0
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.546    12.738    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/s_axi_aclk
    SLICE_X5Y35          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]/C
                         clock pessimism              0.293    13.031    
                         clock uncertainty           -0.154    12.877    
    SLICE_X5Y35          FDRE (Setup_fdre_C_R)       -0.429    12.448    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/genEna_inst/aux_reg[1]
  -------------------------------------------------------------------
                         required time                         12.448    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  3.574    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.070%)  route 0.115ns (44.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y41          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           0.115     1.181    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[6]
    SLICE_X0Y40          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.850     1.220    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.262     0.958    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.141    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.181    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X2Y52          FDRE                                         r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y52          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.119     1.185    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X0Y51          SRL16E                                       r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.851     1.221    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X0Y51          SRL16E                                       r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.263     0.958    
    SLICE_X0Y51          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.141    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.141    
                         arrival time                           1.185    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.205%)  route 0.113ns (40.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.585     0.926    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X4Y43          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.164     1.090 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           0.113     1.203    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    SLICE_X4Y42          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.852     1.222    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  -------------------------------------------------------------------
                         required time                         -1.124    
                         arrival time                           1.203    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.454%)  route 0.223ns (63.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.223     1.276    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_BID[7]
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.893     1.263    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[7])
                                                     -0.053     1.181    sistema_pwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.672%)  route 0.161ns (53.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y41          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           0.161     1.227    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[4]
    SLICE_X4Y39          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.851     1.221    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y39          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.281     0.940    
    SLICE_X4Y39          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.123    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.227    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.899%)  route 0.275ns (66.101%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.275     1.341    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.893     1.263    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    sistema_pwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y41          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.099     1.165    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X4Y42          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.852     1.222    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y42          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.281     0.941    
    SLICE_X4Y42          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.058    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.058    
                         arrival time                           1.165    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.148ns (40.728%)  route 0.215ns (59.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.584     0.925    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X4Y51          FDRE                                         r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y51          FDRE (Prop_fdre_C_Q)         0.148     1.073 r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[5]/Q
                         net (fo=1, routed)           0.215     1.288    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.893     1.263    sistema_pwm_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  sistema_pwm_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                     -0.054     1.180    sistema_pwm_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.180    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.585     0.926    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y45          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[19]/Q
                         net (fo=1, routed)           0.101     1.168    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[19]
    SLICE_X4Y45          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.853     1.223    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.059    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32
  -------------------------------------------------------------------
                         required time                         -1.059    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.585     0.926    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X3Y45          FDRE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDRE (Prop_fdre_C_Q)         0.141     1.067 r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/axi_rdata_reg[21]/Q
                         net (fo=1, routed)           0.101     1.168    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[21]
    SLICE_X4Y45          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.853     1.223    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X4Y45          SRLC32E                                      r  sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y45          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.057    sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32
  -------------------------------------------------------------------
                         required time                         -1.057    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y39     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X6Y39     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y39     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y41     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y41     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X9Y41     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y43     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X7Y39     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X8Y41     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[10]/C
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y46     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y42     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y44     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     sistema_pwm_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.726ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.726ns  (required time - arrival time)
  Source:                 sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.746ns  (logic 0.518ns (29.670%)  route 1.228ns (70.330%))
  Logic Levels:           0  
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 12.696 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.674     2.982    sistema_pwm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.518     3.500 f  sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           1.228     4.728    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/s_axi_aresetn
    SLICE_X6Y40          FDCE                                         f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         1.504    12.696    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/s_axi_aclk
    SLICE_X6Y40          FDCE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/C
                         clock pessimism              0.230    12.927    
                         clock uncertainty           -0.154    12.773    
    SLICE_X6Y40          FDCE (Recov_fdce_C_CLR)     -0.319    12.454    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         12.454    
                         arrival time                          -4.728    
  -------------------------------------------------------------------
                         slack                                  7.726    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.717ns  (logic 0.164ns (22.878%)  route 0.553ns (77.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.203ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.262ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.563     0.904    sistema_pwm_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X16Y46         FDRE                                         r  sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.164     1.067 f  sistema_pwm_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=8, routed)           0.553     1.620    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/s_axi_aresetn
    SLICE_X6Y40          FDCE                                         f  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  sistema_pwm_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    sistema_pwm_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  sistema_pwm_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=709, routed)         0.833     1.203    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/s_axi_aclk
    SLICE_X6Y40          FDCE                                         r  sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg/C
                         clock pessimism             -0.262     0.941    
    SLICE_X6Y40          FDCE (Remov_fdce_C_CLR)     -0.067     0.874    sistema_pwm_i/pwmModule_ip_0/U0/pwmModule_ip_v1_0_S_AXI_inst/pwmModule_inst/pwm_out_reg
  -------------------------------------------------------------------
                         required time                         -0.874    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.747    





