 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : TOP
Version: K-2015.06
Date   : Fri Aug 16 06:40:07 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  alu/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  alu/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  alu/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  alu/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  alu/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  alu/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  alu/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  alu/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  alu/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  alu/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  alu/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  alu/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  alu/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  alu/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  alu/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  alu/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  alu/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  alu/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  alu/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  alu/div_52/U60/Y (CLKMX2X2M)                            0.25       9.93 f
  alu/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.39 f
  alu/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  alu/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  alu/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  alu/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  alu/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.01 f
  alu/div_52/U71/Y (AND2X1M)                              0.34      12.35 f
  alu/div_52/U61/Y (CLKMX2X2M)                            0.24      12.59 f
  alu/div_52/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)        0.45      13.04 f
  alu/div_52/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)        0.33      13.37 f
  alu/div_52/u_div/u_fa_PartRem_0_0_3/CO (ADDFX2M)        0.33      13.70 f
  alu/div_52/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)        0.33      14.02 f
  alu/div_52/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)        0.33      14.35 f
  alu/div_52/u_div/u_fa_PartRem_0_0_6/CO (ADDFX2M)        0.33      14.68 f
  alu/div_52/u_div/u_fa_PartRem_0_0_7/CO (ADDFX2M)        0.32      15.00 f
  alu/div_52/quotient[0] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00      15.00 f
  alu/U34/Y (AOI222X1M)                                   0.41      15.41 r
  alu/U31/Y (AOI31X2M)                                    0.14      15.55 f
  alu/ALU_OUT_reg[0]/D (DFFRQX2M)                         0.00      15.55 f
  data arrival time                                                 15.55

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[0]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -15.55
  --------------------------------------------------------------------------
  slack (MET)                                                        4.28


  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  alu/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  alu/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  alu/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  alu/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  alu/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  alu/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  alu/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  alu/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  alu/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  alu/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  alu/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  alu/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  alu/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  alu/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  alu/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  alu/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  alu/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  alu/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  alu/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  alu/div_52/U60/Y (CLKMX2X2M)                            0.25       9.93 f
  alu/div_52/u_div/u_fa_PartRem_0_1_1/CO (ADDFX2M)        0.46      10.39 f
  alu/div_52/u_div/u_fa_PartRem_0_1_2/CO (ADDFX2M)        0.33      10.71 f
  alu/div_52/u_div/u_fa_PartRem_0_1_3/CO (ADDFX2M)        0.33      11.04 f
  alu/div_52/u_div/u_fa_PartRem_0_1_4/CO (ADDFX2M)        0.33      11.37 f
  alu/div_52/u_div/u_fa_PartRem_0_1_5/CO (ADDFX2M)        0.33      11.70 f
  alu/div_52/u_div/u_fa_PartRem_0_1_6/CO (ADDFX2M)        0.31      12.01 f
  alu/div_52/U71/Y (AND2X1M)                              0.34      12.35 f
  alu/div_52/quotient[1] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00      12.35 f
  alu/U38/Y (AOI222X1M)                                   0.31      12.65 r
  alu/U35/Y (AOI31X2M)                                    0.14      12.79 f
  alu/ALU_OUT_reg[1]/D (DFFRQX2M)                         0.00      12.79 f
  data arrival time                                                 12.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[1]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -12.79
  --------------------------------------------------------------------------
  slack (MET)                                                        7.03


  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  alu/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  alu/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  alu/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  alu/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  alu/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  alu/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  alu/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  alu/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  alu/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  alu/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  alu/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  alu/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  alu/div_52/U58/Y (CLKMX2X2M)                            0.25       7.61 f
  alu/div_52/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)        0.46       8.06 f
  alu/div_52/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)        0.33       8.39 f
  alu/div_52/u_div/u_fa_PartRem_0_2_3/CO (ADDFX2M)        0.33       8.72 f
  alu/div_52/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)        0.33       9.05 f
  alu/div_52/u_div/u_fa_PartRem_0_2_5/CO (ADDFX2M)        0.31       9.36 f
  alu/div_52/U69/Y (AND2X1M)                              0.32       9.68 f
  alu/div_52/quotient[2] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       9.68 f
  alu/U42/Y (AOI222X1M)                                   0.44      10.12 r
  alu/U39/Y (AOI31X2M)                                    0.14      10.26 f
  alu/ALU_OUT_reg[2]/D (DFFRQX2M)                         0.00      10.26 f
  data arrival time                                                 10.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[2]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                -10.26
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  alu/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  alu/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  alu/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  alu/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  alu/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  alu/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  alu/div_52/U55/Y (CLKMX2X2M)                            0.24       5.55 f
  alu/div_52/u_div/u_fa_PartRem_0_3_1/CO (ADDFX2M)        0.46       6.01 f
  alu/div_52/u_div/u_fa_PartRem_0_3_2/CO (ADDFX2M)        0.33       6.33 f
  alu/div_52/u_div/u_fa_PartRem_0_3_3/CO (ADDFX2M)        0.33       6.66 f
  alu/div_52/u_div/u_fa_PartRem_0_3_4/CO (ADDFX2M)        0.31       6.97 f
  alu/div_52/U68/Y (AND3X1M)                              0.39       7.36 f
  alu/div_52/quotient[3] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       7.36 f
  alu/U46/Y (AOI222X1M)                                   0.44       7.80 r
  alu/U43/Y (AOI31X2M)                                    0.14       7.94 f
  alu/ALU_OUT_reg[3]/D (DFFRQX2M)                         0.00       7.94 f
  data arrival time                                                  7.94

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[3]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -7.94
  --------------------------------------------------------------------------
  slack (MET)                                                       11.89


  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.24       2.71 r
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.49       3.20 r
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.24       3.43 r
  alu/div_52/U64/Y (AND2X1M)                              0.24       3.68 r
  alu/div_52/U51/Y (CLKMX2X2M)                            0.27       3.94 f
  alu/div_52/u_div/u_fa_PartRem_0_4_1/CO (ADDFX2M)        0.46       4.40 f
  alu/div_52/u_div/u_fa_PartRem_0_4_2/CO (ADDFX2M)        0.33       4.73 f
  alu/div_52/u_div/u_fa_PartRem_0_4_3/CO (ADDFX2M)        0.31       5.04 f
  alu/div_52/U66/Y (AND2X1M)                              0.28       5.31 f
  alu/div_52/quotient[4] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       5.31 f
  alu/U50/Y (AOI222X1M)                                   0.43       5.74 r
  alu/U47/Y (AOI31X2M)                                    0.14       5.88 f
  alu/ALU_OUT_reg[4]/D (DFFRQX2M)                         0.00       5.88 f
  data arrival time                                                  5.88

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[4]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -5.88
  --------------------------------------------------------------------------
  slack (MET)                                                       13.95


  Startpoint: rf/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[0][1]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[0][1]/Q (DFFRQX2M)                           0.39       0.39 r
  rf/REG0[1] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.39 r
  alu/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.39 r
  alu/U84/Y (BUFX2M)                                      0.26       0.65 r
  alu/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0)
                                                          0.00       0.65 r
  alu/mult_49/U22/Y (INVX2M)                              0.13       0.78 f
  alu/mult_49/U63/Y (NOR2X1M)                             0.19       0.97 r
  alu/mult_49/U6/Y (AND2X2M)                              0.16       1.13 r
  alu/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.67 r
  alu/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.22 r
  alu/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.77 r
  alu/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.32 r
  alu/mult_49/S1_6_0/CO (ADDFX2M)                         0.55       3.87 r
  alu/mult_49/S4_0/Y (XOR3XLM)                            0.37       4.24 r
  alu/mult_49/PRODUCT[7] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0)
                                                          0.00       4.24 r
  alu/U54/Y (AOI22X1M)                                    0.12       4.37 f
  alu/U51/Y (AOI31X2M)                                    0.17       4.54 r
  alu/ALU_OUT_reg[7]/D (DFFRQX2M)                         0.00       4.54 r
  data arrival time                                                  4.54

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[7]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.31      19.69
  data required time                                                19.69
  --------------------------------------------------------------------------
  data required time                                                19.69
  data arrival time                                                 -4.54
  --------------------------------------------------------------------------
  slack (MET)                                                       15.15


  Startpoint: rf/mem_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[0][1]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[0][1]/Q (DFFRQX2M)                           0.39       0.39 r
  rf/REG0[1] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.39 r
  alu/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.39 r
  alu/U84/Y (BUFX2M)                                      0.26       0.65 r
  alu/mult_49/A[1] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0)
                                                          0.00       0.65 r
  alu/mult_49/U22/Y (INVX2M)                              0.13       0.78 f
  alu/mult_49/U63/Y (NOR2X1M)                             0.19       0.97 r
  alu/mult_49/U6/Y (AND2X2M)                              0.16       1.13 r
  alu/mult_49/S1_2_0/CO (ADDFX2M)                         0.54       1.67 r
  alu/mult_49/S1_3_0/CO (ADDFX2M)                         0.55       2.22 r
  alu/mult_49/S1_4_0/CO (ADDFX2M)                         0.55       2.77 r
  alu/mult_49/S1_5_0/CO (ADDFX2M)                         0.55       3.32 r
  alu/mult_49/S1_6_0/S (ADDFX2M)                          0.56       3.88 f
  alu/mult_49/PRODUCT[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW02_mult_0)
                                                          0.00       3.88 f
  alu/U63/Y (AOI222X1M)                                   0.26       4.15 r
  alu/U60/Y (AOI31X2M)                                    0.14       4.29 f
  alu/ALU_OUT_reg[6]/D (DFFRQX2M)                         0.00       4.29 f
  data arrival time                                                  4.29

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[6]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.29
  --------------------------------------------------------------------------
  slack (MET)                                                       15.54


  Startpoint: rf/mem_reg[1][6]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00       0.00 r
  rf/mem_reg[1][6]/Q (DFFRQX2M)                           0.48       0.48 f
  rf/REG1[6] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)         0.00       0.48 f
  alu/B[6] (ALU_OPER_WIDTH8_OUT_WIDTH8)                   0.00       0.48 f
  alu/U78/Y (BUFX2M)                                      0.21       0.70 f
  alu/div_52/b[6] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       0.70 f
  alu/div_52/U70/Y (NOR2X1M)                              0.16       0.86 r
  alu/div_52/U67/Y (AND3X1M)                              0.20       1.06 r
  alu/div_52/U65/Y (AND2X1M)                              0.16       1.22 r
  alu/div_52/U62/Y (AND4X1M)                              0.25       1.47 r
  alu/div_52/U40/Y (CLKMX2X2M)                            0.24       1.72 f
  alu/div_52/u_div/u_fa_PartRem_0_6_1/CO (ADDFX2M)        0.44       2.15 f
  alu/div_52/U63/Y (AND3X1M)                              0.32       2.47 f
  alu/div_52/U46/Y (CLKMX2X2M)                            0.22       2.69 f
  alu/div_52/u_div/u_fa_PartRem_0_5_1/CO (ADDFX2M)        0.46       3.15 f
  alu/div_52/u_div/u_fa_PartRem_0_5_2/CO (ADDFX2M)        0.31       3.46 f
  alu/div_52/U64/Y (AND2X1M)                              0.26       3.71 f
  alu/div_52/quotient[5] (ALU_OPER_WIDTH8_OUT_WIDTH8_DW_div_uns_0)
                                                          0.00       3.71 f
  alu/U58/Y (AOI222X1M)                                   0.42       4.14 r
  alu/U55/Y (AOI31X2M)                                    0.14       4.27 f
  alu/ALU_OUT_reg[5]/D (DFFRQX2M)                         0.00       4.27 f
  data arrival time                                                  4.27

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/ALU_OUT_reg[5]/CK (DFFRQX2M)                        0.00      20.00 r
  library setup time                                     -0.17      19.83
  data required time                                                19.83
  --------------------------------------------------------------------------
  data required time                                                19.83
  data arrival time                                                 -4.27
  --------------------------------------------------------------------------
  slack (MET)                                                       15.56


  Startpoint: sys_cntrl/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: alu/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[2]/Q (DFFRQX2M)                 0.54       0.54 f
  sys_cntrl/U38/Y (NOR2X2M)                               0.20       0.74 r
  sys_cntrl/U37/Y (NAND3X2M)                              0.25       0.98 f
  sys_cntrl/U25/Y (NOR2X2M)                               0.17       1.16 r
  sys_cntrl/alu_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.16 r
  alu/EN (ALU_OPER_WIDTH8_OUT_WIDTH8)                     0.00       1.16 r
  alu/OUT_VALID_reg/D (DFFRQX2M)                          0.00       1.16 r
  data arrival time                                                  1.16

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  alu/OUT_VALID_reg/CK (DFFRQX2M)                         0.00      20.00 r
  library setup time                                     -0.32      19.68
  data required time                                                19.68
  --------------------------------------------------------------------------
  data required time                                                19.68
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                       18.53


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.15      54.88 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.19      55.06 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.13      55.19 f
  uart/uart_rx/Data_Sampling_TOP/U31/Y (CLKINVX1M)        0.12      55.31 r
  uart/uart_rx/Data_Sampling_TOP/U28/Y (NAND3X1M)         0.11      55.42 f
  uart/uart_rx/Data_Sampling_TOP/U26/Y (MXI2X1M)          0.14      55.56 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/D (DFFRQX2M)
                                                          0.00      55.56 r
  data arrival time                                                 55.56

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.32     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -55.56
  --------------------------------------------------------------------------
  slack (MET)                                                      215.38


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.15      54.88 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.19      55.06 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.13      55.19 f
  uart/uart_rx/Data_Sampling_TOP/U31/Y (CLKINVX1M)        0.12      55.31 r
  uart/uart_rx/Data_Sampling_TOP/U30/Y (CLKNAND2X2M)      0.09      55.40 f
  uart/uart_rx/Data_Sampling_TOP/U29/Y (MXI2X1M)          0.12      55.53 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/D (DFFRQX2M)
                                                          0.00      55.53 r
  data arrival time                                                 55.53

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.32     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                -55.53
  --------------------------------------------------------------------------
  slack (MET)                                                      215.42


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.13      54.59 f
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.59 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.07      54.80 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18      54.98 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U12/Y (AOI32X1M)      0.18      55.16 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U11/Y (OAI22X1M)      0.20      55.36 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      55.36 r
  data arrival time                                                 55.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                -55.36
  --------------------------------------------------------------------------
  slack (MET)                                                      215.57


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.15      54.88 f
  uart/uart_rx/Data_Sampling_TOP/U44/Y (NOR4BX1M)         0.28      55.16 r
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/E (EDFFX1M)
                                                          0.00      55.16 r
  data arrival time                                                 55.16

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00     271.26 r
  library setup time                                     -0.47     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                -55.16
  --------------------------------------------------------------------------
  slack (MET)                                                      215.63


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U10/Y (OAI32X1M)      0.13      55.28 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      55.28 r
  data arrival time                                                 55.28

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.28
  --------------------------------------------------------------------------
  slack (MET)                                                      215.64


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.15      54.88 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.19      55.06 r
  uart/uart_rx/Data_Sampling_TOP/U38/Y (OAI21X1M)         0.13      55.19 f
  uart/uart_rx/Data_Sampling_TOP/U37/Y (AOI2BB1X1M)       0.13      55.32 r
  uart/uart_rx/Data_Sampling_TOP/U36/Y (MXI2X1M)          0.09      55.42 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/D (DFFRQX2M)
                                                          0.00      55.42 f
  data arrival time                                                 55.42

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.17     271.09
  data required time                                               271.09
  --------------------------------------------------------------------------
  data required time                                               271.09
  data arrival time                                                -55.42
  --------------------------------------------------------------------------
  slack (MET)                                                      215.67


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U8/Y (NOR2BX2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U7/Y (NOR2BX2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U9/Y (NOR2BX2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U6/Y (NOR2BX2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U16/Y (NOR2X2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.14      55.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.13      55.15 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U14/Y (NOR2X2M)       0.11      55.25 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/D (DFFRQX2M)
                                                          0.00      55.25 r
  data arrival time                                                 55.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -55.25
  --------------------------------------------------------------------------
  slack (MET)                                                      215.70


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U45/Y (CLKINVX1M)        0.15      54.88 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.19      55.06 r
  uart/uart_rx/Data_Sampling_TOP/U38/Y (OAI21X1M)         0.13      55.19 f
  uart/uart_rx/Data_Sampling_TOP/U34/Y (CLKINVX1M)        0.08      55.27 r
  uart/uart_rx/Data_Sampling_TOP/U33/Y (MXI2X1M)          0.08      55.35 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/D (DFFRQX2M)
                                                          0.00      55.35 f
  data arrival time                                                 55.35

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.17     271.09
  data required time                                               271.09
  --------------------------------------------------------------------------
  data required time                                               271.09
  data arrival time                                                -55.35
  --------------------------------------------------------------------------
  slack (MET)                                                      215.74


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U10/Y (NOR3X2M)                    0.05      54.51 f
  uart/uart_rx/FSM_TOP/STR_CHK_EN (RX_FSM)                0.00      54.51 f
  uart/uart_rx/Start_Check_TOP/START_EN (Start_Check)     0.00      54.51 f
  uart/uart_rx/Start_Check_TOP/U2/Y (AND3X2M)             0.23      54.74 f
  uart/uart_rx/Start_Check_TOP/START_ERR (Start_Check)
                                                          0.00      54.74 f
  uart/uart_rx/FSM_TOP/START_GLSH (RX_FSM)                0.00      54.74 f
  uart/uart_rx/FSM_TOP/U13/Y (NAND2X2M)                   0.06      54.79 r
  uart/uart_rx/FSM_TOP/U12/Y (AOI2BB2XLM)                 0.10      54.90 f
  uart/uart_rx/FSM_TOP/U11/Y (OAI32X1M)                   0.24      55.14 r
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/D (DFFRQX2M)     0.00      55.14 r
  data arrival time                                                 55.14

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                -55.14
  --------------------------------------------------------------------------
  slack (MET)                                                      215.77


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 r
  RX_IN (in)                                              0.05      54.30 r
  uart/RX_IN (UART_DW8)                                   0.00      54.30 r
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.30 r
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.30 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.46 r
  uart/uart_rx/FSM_TOP/U10/Y (NOR3X2M)                    0.05      54.51 f
  uart/uart_rx/FSM_TOP/STR_CHK_EN (RX_FSM)                0.00      54.51 f
  uart/uart_rx/Start_Check_TOP/START_EN (Start_Check)     0.00      54.51 f
  uart/uart_rx/Start_Check_TOP/U2/Y (AND3X2M)             0.23      54.74 f
  uart/uart_rx/Start_Check_TOP/START_ERR (Start_Check)
                                                          0.00      54.74 f
  uart/uart_rx/FSM_TOP/START_GLSH (RX_FSM)                0.00      54.74 f
  uart/uart_rx/FSM_TOP/U9/Y (INVX2M)                      0.06      54.80 r
  uart/uart_rx/FSM_TOP/U8/Y (AOI31X2M)                    0.09      54.88 f
  uart/uart_rx/FSM_TOP/U7/Y (OAI22X1M)                    0.19      55.08 r
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/D (DFFRQX2M)     0.00      55.08 r
  data arrival time                                                 55.08

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                -55.08
  --------------------------------------------------------------------------
  slack (MET)                                                      215.86


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U17/Y (NOR2X2M)       0.11      54.98 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00      54.98 r
  data arrival time                                                 54.98

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -54.98
  --------------------------------------------------------------------------
  slack (MET)                                                      215.98


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/COUNTER_EN (RX_FSM)                0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/EN (Edge_Bit_Counter)
                                                          0.00      54.73 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U5/Y (INVX2M)         0.14      54.87 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U20/Y (NOR2X2M)       0.11      54.98 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00      54.98 r
  data arrival time                                                 54.98

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -54.98
  --------------------------------------------------------------------------
  slack (MET)                                                      215.98


  Startpoint: RX_IN (input port clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.25      54.25 f
  RX_IN (in)                                              0.03      54.29 f
  uart/RX_IN (UART_DW8)                                   0.00      54.29 f
  uart/uart_rx/S_DATA_TOP (UART_RX_DW8)                   0.00      54.29 f
  uart/uart_rx/FSM_TOP/S_DATA (RX_FSM)                    0.00      54.29 f
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16      54.45 f
  uart/uart_rx/FSM_TOP/U6/Y (OAI21X2M)                    0.28      54.73 r
  uart/uart_rx/FSM_TOP/DAT_SAMPL_EN (RX_FSM)              0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/DAT_SAMPL_EN (Data_Sampling)
                                                          0.00      54.73 r
  uart/uart_rx/Data_Sampling_TOP/U49/Y (CLKMX2X2M)        0.20      54.93 r
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/D (DFFRQX2M)
                                                          0.00      54.93 r
  data arrival time                                                 54.93

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                -54.93
  --------------------------------------------------------------------------
  slack (MET)                                                      216.03


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U37/Y (MX4X1M)                                       0.45       2.50 f
  rf/U35/Y (MX2X2M)                                       0.22       2.73 f
  rf/U34/Y (AO22X1M)                                      0.39       3.12 f
  rf/RdData_reg[0]/D (DFFRQX2M)                           0.00       3.12 f
  data arrival time                                                  3.12

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                       16.52


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U134/Y (MX4X1M)                                      0.45       2.50 f
  rf/U132/Y (MX2X2M)                                      0.22       2.73 f
  rf/U131/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[7]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U130/Y (MX4X1M)                                      0.45       2.50 f
  rf/U128/Y (MX2X2M)                                      0.22       2.73 f
  rf/U127/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[6]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U126/Y (MX4X1M)                                      0.45       2.50 f
  rf/U124/Y (MX2X2M)                                      0.22       2.73 f
  rf/U123/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[5]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U122/Y (MX4X1M)                                      0.45       2.50 f
  rf/U120/Y (MX2X2M)                                      0.22       2.73 f
  rf/U119/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[4]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U118/Y (MX4X1M)                                      0.45       2.50 f
  rf/U116/Y (MX2X2M)                                      0.22       2.73 f
  rf/U115/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[3]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U114/Y (MX4X1M)                                      0.45       2.50 f
  rf/U112/Y (MX2X2M)                                      0.22       2.73 f
  rf/U111/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[2]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U17/Y (NAND3X2M)                              0.15       0.97 f
  sys_cntrl/U12/Y (NOR2X2M)                               0.18       1.15 r
  sys_cntrl/U32/Y (AOI22X1M)                              0.12       1.27 f
  sys_cntrl/U5/Y (OAI21X2M)                               0.18       1.45 r
  sys_cntrl/Addr[0] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.45 r
  rf/Address[0] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.45 r
  rf/U11/Y (BUFX4M)                                       0.61       2.05 r
  rf/U110/Y (MX4X1M)                                      0.45       2.50 f
  rf/U108/Y (MX2X2M)                                      0.22       2.73 f
  rf/U107/Y (AO22X1M)                                     0.37       3.10 f
  rf/RdData_reg[1]/D (DFFRQX2M)                           0.00       3.10 f
  data arrival time                                                  3.10

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/RdData_reg[1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.15      19.65
  data required time                                                19.65
  --------------------------------------------------------------------------
  data required time                                                19.65
  data arrival time                                                 -3.10
  --------------------------------------------------------------------------
  slack (MET)                                                       16.55


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U66/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][7]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U65/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][6]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U64/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][5]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U63/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][4]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U62/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][3]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U61/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][2]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U60/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][1]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U21/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U20/Y (BUFX2M)                                       0.25       2.57 f
  rf/U59/Y (OAI2BB2X1M)                                   0.16       2.72 r
  rf/mem_reg[6][0]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[6][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U103/Y (OAI2BB2X1M)                                  0.15       2.72 r
  rf/mem_reg[7][7]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U102/Y (OAI2BB2X1M)                                  0.15       2.72 r
  rf/mem_reg[7][6]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U101/Y (OAI2BB2X1M)                                  0.15       2.72 r
  rf/mem_reg[7][5]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U100/Y (OAI2BB2X1M)                                  0.15       2.72 r
  rf/mem_reg[7][4]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U99/Y (OAI2BB2X1M)                                   0.15       2.72 r
  rf/mem_reg[7][3]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U98/Y (OAI2BB2X1M)                                   0.15       2.72 r
  rf/mem_reg[7][2]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U97/Y (OAI2BB2X1M)                                   0.15       2.72 r
  rf/mem_reg[7][1]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U31/Y (NAND3X2M)                                     0.10       2.32 f
  rf/U30/Y (BUFX2M)                                       0.26       2.58 f
  rf/U96/Y (OAI2BB2X1M)                                   0.15       2.72 r
  rf/mem_reg[7][0]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[7][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U82/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][1]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U78/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][3]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U75/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][0]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U77/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][2]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U81/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][7]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U79/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][4]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U80/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][6]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U85/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][4]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U23/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U22/Y (BUFX2M)                                       0.26       2.54 r
  rf/U76/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[3][1]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U83/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][2]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U84/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][3]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U87/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][6]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U25/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U24/Y (BUFX2M)                                       0.26       2.54 r
  rf/U86/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[2][5]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.77


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U89/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][1]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U90/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][2]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U94/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][6]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U93/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][5]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U92/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][4]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U95/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][7]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U91/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][3]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U29/Y (NAND3X2M)                                     0.14       2.28 r
  rf/U28/Y (BUFX2M)                                       0.25       2.53 r
  rf/U88/Y (OAI2BB2X1M)                                   0.19       2.72 r
  rf/mem_reg[1][0]/D (DFFRQX2M)                           0.00       2.72 r
  data arrival time                                                  2.72

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[1][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.72
  --------------------------------------------------------------------------
  slack (MET)                                                       16.78


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U54/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][7]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U53/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][6]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U52/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][5]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U51/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][4]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U50/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][3]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U49/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][2]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U48/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][1]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U3/Y (NAND3X2M)                                      0.28       2.50 f
  rf/U47/Y (OAI2BB2X1M)                                   0.20       2.70 r
  rf/mem_reg[4][0]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[4][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U74/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][7]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U73/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][6]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U72/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][5]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U71/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][4]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U70/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][3]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U69/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][2]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U68/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][1]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U19/Y (AND2X2M)                                      0.31       2.22 r
  rf/U27/Y (NAND3X2M)                                     0.09       2.31 f
  rf/U26/Y (BUFX2M)                                       0.23       2.55 f
  rf/U67/Y (OAI2BB2X1M)                                   0.16       2.70 r
  rf/mem_reg[5][0]/D (DFFRQX2M)                           0.00       2.70 r
  data arrival time                                                  2.70

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[5][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.70
  --------------------------------------------------------------------------
  slack (MET)                                                       16.79


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U39/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][0]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][0]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U40/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][1]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][1]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U41/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][2]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][2]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U42/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][3]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][3]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U43/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][4]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][4]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U44/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][5]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][5]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U45/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][6]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][6]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U34/Y (NAND3X2M)                              0.23       1.06 f
  sys_cntrl/U6/Y (OAI2BB2X1M)                             0.86       1.92 r
  sys_cntrl/Addr[2] (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.92 r
  rf/Address[2] (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)      0.00       1.92 r
  rf/U12/Y (NOR2BX2M)                                     0.22       2.14 f
  rf/U4/Y (NAND3X2M)                                      0.30       2.43 r
  rf/U46/Y (OAI2BB2X1M)                                   0.19       2.63 r
  rf/mem_reg[0][7]/D (DFFRQX2M)                           0.00       2.63 r
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[0][7]/CK (DFFRQX2M)                          0.00      19.80 r
  library setup time                                     -0.31      19.49
  data required time                                                19.49
  --------------------------------------------------------------------------
  data required time                                                19.49
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.86


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U67/Y (NAND3X2M)                              0.18       1.00 f
  sys_cntrl/U9/Y (AND3X2M)                                0.30       1.30 f
  sys_cntrl/U11/Y (NOR2X2M)                               0.21       1.50 r
  sys_cntrl/wr_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.50 r
  rf/WrEn (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)            0.00       1.50 r
  rf/U38/Y (NOR3BX2M)                                     0.26       1.76 r
  rf/U12/Y (NOR2BX2M)                                     0.29       2.05 r
  rf/U25/Y (NAND3X2M)                                     0.12       2.17 f
  rf/U24/Y (BUFX2M)                                       0.26       2.43 f
  rf/U105/Y (OAI2BB2X1M)                                  0.25       2.68 f
  rf/mem_reg[2][0]/D (DFFSQX2M)                           0.00       2.68 f
  data arrival time                                                  2.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][0]/CK (DFFSQX2M)                          0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                       16.87


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U67/Y (NAND3X2M)                              0.18       1.00 f
  sys_cntrl/U9/Y (AND3X2M)                                0.30       1.30 f
  sys_cntrl/U11/Y (NOR2X2M)                               0.21       1.50 r
  sys_cntrl/wr_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.50 r
  rf/WrEn (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)            0.00       1.50 r
  rf/U38/Y (NOR3BX2M)                                     0.26       1.76 r
  rf/U12/Y (NOR2BX2M)                                     0.29       2.05 r
  rf/U23/Y (NAND3X2M)                                     0.12       2.17 f
  rf/U22/Y (BUFX2M)                                       0.26       2.43 f
  rf/U104/Y (OAI2BB2X1M)                                  0.25       2.68 f
  rf/mem_reg[3][5]/D (DFFSQX2M)                           0.00       2.68 f
  data arrival time                                                  2.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[3][5]/CK (DFFSQX2M)                          0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                       16.87


  Startpoint: sys_cntrl/cur_state_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: rf/mem_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  sys_cntrl/cur_state_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  sys_cntrl/cur_state_reg[3]/Q (DFFRQX2M)                 0.55       0.55 f
  sys_cntrl/U33/Y (NOR2X2M)                               0.27       0.82 r
  sys_cntrl/U67/Y (NAND3X2M)                              0.18       1.00 f
  sys_cntrl/U9/Y (AND3X2M)                                0.30       1.30 f
  sys_cntrl/U11/Y (NOR2X2M)                               0.21       1.50 r
  sys_cntrl/wr_en (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.50 r
  rf/WrEn (RegFile_DW8_DEPTH8_REG_FILE_ADDRW4)            0.00       1.50 r
  rf/U38/Y (NOR3BX2M)                                     0.26       1.76 r
  rf/U12/Y (NOR2BX2M)                                     0.29       2.05 r
  rf/U25/Y (NAND3X2M)                                     0.12       2.17 f
  rf/U24/Y (BUFX2M)                                       0.26       2.43 f
  rf/U106/Y (OAI2BB2X1M)                                  0.25       2.68 f
  rf/mem_reg[2][7]/D (DFFSQX2M)                           0.00       2.68 f
  data arrival time                                                  2.68

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  rf/mem_reg[2][7]/CK (DFFSQX2M)                          0.00      19.80 r
  library setup time                                     -0.25      19.55
  data required time                                                19.55
  --------------------------------------------------------------------------
  data required time                                                19.55
  data arrival time                                                 -2.68
  --------------------------------------------------------------------------
  slack (MET)                                                       16.87


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U35/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][7]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][7]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U34/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][6]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][6]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U33/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][5]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][5]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U32/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][4]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][4]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U31/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][3]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][3]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U30/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][2]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][2]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U29/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][1]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][1]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U8/Y (NAND3X2M)                                0.30       2.32 f
  fifo/mem/U28/Y (OAI2BB2X1M)                             0.31       2.63 f
  fifo/mem/MEM_reg[0][0]/D (DFFQX2M)                      0.00       2.63 f
  data arrival time                                                  2.63

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[0][0]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.63
  --------------------------------------------------------------------------
  slack (MET)                                                       16.98


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U67/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][7]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][7]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U66/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][6]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][6]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U65/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][5]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][5]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U64/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][4]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][4]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U63/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][3]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][3]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U62/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][2]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][2]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U61/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][1]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][1]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U86/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U2/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U60/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[3][0]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[3][0]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U75/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][7]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][7]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U74/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][6]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][6]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U73/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][5]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][5]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U72/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][4]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][4]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U71/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][3]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][3]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U70/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][2]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][2]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U69/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][1]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][1]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U87/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U3/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U68/Y (OAI2BB2X1M)                             0.25       2.61 f
  fifo/mem/MEM_reg[2][0]/D (DFFQX2M)                      0.00       2.61 f
  data arrival time                                                  2.61

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[2][0]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U88/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U5/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U79/Y (OAI2BB2X1M)                             0.25       2.60 f
  fifo/mem/MEM_reg[1][3]/D (DFFQX2M)                      0.00       2.60 f
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[1][3]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U88/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U5/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U78/Y (OAI2BB2X1M)                             0.25       2.60 f
  fifo/mem/MEM_reg[1][2]/D (DFFQX2M)                      0.00       2.60 f
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[1][2]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U88/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U5/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U77/Y (OAI2BB2X1M)                             0.25       2.60 f
  fifo/mem/MEM_reg[1][1]/D (DFFQX2M)                      0.00       2.60 f
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[1][1]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: fifo/wr/WR_PTR_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: fifo/mem/MEM_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/wr/WR_PTR_reg[2]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/wr/WR_PTR_reg[2]/Q (DFFRQX2M)                      0.53       0.53 f
  fifo/wr/WR_PTR[2] (FIFO_WR_W3)                          0.00       0.53 f
  fifo/B2G_WR/In[2] (BINARY_TO_GRAY_W3_0)                 0.00       0.53 f
  fifo/B2G_WR/U1/Y (CLKXOR2X2M)                           0.30       0.82 r
  fifo/B2G_WR/Out[2] (BINARY_TO_GRAY_W3_0)                0.00       0.82 r
  fifo/wr/G_WR_PTR[2] (FIFO_WR_W3)                        0.00       0.82 r
  fifo/wr/U11/Y (CLKXOR2X2M)                              0.22       1.04 f
  fifo/wr/U9/Y (NAND4X2M)                                 0.12       1.16 r
  fifo/wr/U3/Y (INVX2M)                                   0.08       1.25 f
  fifo/wr/full (FIFO_WR_W3)                               0.00       1.25 f
  fifo/full (FIFO_DW8_DD7_ADDR_W3)                        0.00       1.25 f
  sys_cntrl/fifo_full (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.25 f
  sys_cntrl/U21/Y (NOR2BX2M)                              0.10       1.35 r
  sys_cntrl/U20/Y (BUFX2M)                                0.21       1.56 r
  sys_cntrl/wr_incr (SYS_CNTRL_DW8_FUN_W4_REGFILE_ADDR_W4)
                                                          0.00       1.56 r
  fifo/wr_flag (FIFO_DW8_DD7_ADDR_W3)                     0.00       1.56 r
  fifo/mem/wr_flag (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)     0.00       1.56 r
  fifo/mem/U6/Y (NOR2BX2M)                                0.18       1.74 r
  fifo/mem/U11/Y (NOR2BX2M)                               0.27       2.01 r
  fifo/mem/U88/Y (NAND3X2M)                               0.12       2.13 f
  fifo/mem/U5/Y (BUFX2M)                                  0.23       2.36 f
  fifo/mem/U76/Y (OAI2BB2X1M)                             0.25       2.60 f
  fifo/mem/MEM_reg[1][0]/D (DFFQX2M)                      0.00       2.60 f
  data arrival time                                                  2.60

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  fifo/mem/MEM_reg[1][0]/CK (DFFQX2M)                     0.00      19.80 r
  library setup time                                     -0.19      19.61
  data required time                                                19.61
  --------------------------------------------------------------------------
  data required time                                                19.61
  data arrival time                                                 -2.60
  --------------------------------------------------------------------------
  slack (MET)                                                       17.01


  Startpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: stp_err (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/Q (DFFRQX2M)
                                                          0.90       0.90 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR (STOP_CHECK)       0.00       0.90 r
  uart/uart_rx/STOP_ERR (UART_RX_DW8)                     0.00       0.90 r
  uart/stp_err (UART_DW8)                                 0.00       0.90 r
  stp_err (out)                                           0.00       0.90 r
  data arrival time                                                  0.90

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.90
  --------------------------------------------------------------------------
  slack (MET)                                                      215.91


  Startpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: par_err (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err (Parity_Check_DW8)
                                                          0.00       0.89 r
  uart/uart_rx/PARITY_ERR (UART_RX_DW8)                   0.00       0.89 r
  uart/parity_err (UART_DW8)                              0.00       0.89 r
  par_err (out)                                           0.00       0.89 r
  data arrival time                                                  0.89

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.89
  --------------------------------------------------------------------------
  slack (MET)                                                      215.92


  Startpoint: uart/uart_tx/MUX_TOP/OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by UART_CLK)
  Path Group: REGOUT
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/MUX_TOP/OUT_reg/CK (DFFRQX2M)              0.00       0.00 r
  uart/uart_tx/MUX_TOP/OUT_reg/Q (DFFRQX2M)               0.87       0.87 r
  uart/uart_tx/MUX_TOP/OUT (MUX)                          0.00       0.87 r
  uart/uart_tx/SER_OUT_TOP (UART_TX)                      0.00       0.87 r
  uart/TX_OUT (UART_DW8)                                  0.00       0.87 r
  TX_OUT (out)                                            0.00       0.87 r
  data arrival time                                                  0.87

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  output external delay                                 -54.25     216.81
  data required time                                               216.81
  --------------------------------------------------------------------------
  data required time                                               216.81
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      215.94


  Startpoint: uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U8/Y (NAND2BX1M)         0.22       0.71 f
  uart/uart_rx/Data_Sampling_TOP/U10/Y (OR2X1M)           0.28       0.99 f
  uart/uart_rx/Data_Sampling_TOP/U13/Y (NOR3X1M)          0.29       1.28 r
  uart/uart_rx/Data_Sampling_TOP/U15/Y (NAND2BX1M)        0.18       1.46 r
  uart/uart_rx/Data_Sampling_TOP/U22/Y (CLKXOR2X2M)       0.21       1.67 f
  uart/uart_rx/Data_Sampling_TOP/U25/Y (NOR4X1M)          0.19       1.86 r
  uart/uart_rx/Data_Sampling_TOP/U59/Y (OAI21BX1M)        0.27       2.13 r
  uart/uart_rx/Data_Sampling_TOP/U40/Y (CLKINVX1M)        0.18       2.31 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.23       2.54 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.13       2.66 f
  uart/uart_rx/Data_Sampling_TOP/U31/Y (CLKINVX1M)        0.12       2.79 r
  uart/uart_rx/Data_Sampling_TOP/U28/Y (NAND3X1M)         0.11       2.90 f
  uart/uart_rx/Data_Sampling_TOP/U26/Y (MXI2X1M)          0.14       3.03 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/D (DFFRQX2M)
                                                          0.00       3.03 r
  data arrival time                                                  3.03

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/zero_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.32     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                      267.91


  Startpoint: uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/zero_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U8/Y (NAND2BX1M)         0.22       0.71 f
  uart/uart_rx/Data_Sampling_TOP/U10/Y (OR2X1M)           0.28       0.99 f
  uart/uart_rx/Data_Sampling_TOP/U13/Y (NOR3X1M)          0.29       1.28 r
  uart/uart_rx/Data_Sampling_TOP/U15/Y (NAND2BX1M)        0.18       1.46 r
  uart/uart_rx/Data_Sampling_TOP/U22/Y (CLKXOR2X2M)       0.21       1.67 f
  uart/uart_rx/Data_Sampling_TOP/U25/Y (NOR4X1M)          0.19       1.86 r
  uart/uart_rx/Data_Sampling_TOP/U59/Y (OAI21BX1M)        0.27       2.13 r
  uart/uart_rx/Data_Sampling_TOP/U40/Y (CLKINVX1M)        0.18       2.31 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.23       2.54 r
  uart/uart_rx/Data_Sampling_TOP/U32/Y (CLKNAND2X2M)      0.13       2.66 f
  uart/uart_rx/Data_Sampling_TOP/U31/Y (CLKINVX1M)        0.12       2.79 r
  uart/uart_rx/Data_Sampling_TOP/U30/Y (CLKNAND2X2M)      0.09       2.88 f
  uart/uart_rx/Data_Sampling_TOP/U29/Y (MXI2X1M)          0.12       3.00 r
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/D (DFFRQX2M)
                                                          0.00       3.00 r
  data arrival time                                                  3.00

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/zero_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.32     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -3.00
  --------------------------------------------------------------------------
  slack (MET)                                                      267.94


  Startpoint: uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U8/Y (NAND2BX1M)         0.22       0.71 f
  uart/uart_rx/Data_Sampling_TOP/U10/Y (OR2X1M)           0.28       0.99 f
  uart/uart_rx/Data_Sampling_TOP/U13/Y (NOR3X1M)          0.29       1.28 r
  uart/uart_rx/Data_Sampling_TOP/U15/Y (NAND2BX1M)        0.18       1.46 r
  uart/uart_rx/Data_Sampling_TOP/U22/Y (CLKXOR2X2M)       0.21       1.67 f
  uart/uart_rx/Data_Sampling_TOP/U25/Y (NOR4X1M)          0.19       1.86 r
  uart/uart_rx/Data_Sampling_TOP/U59/Y (OAI21BX1M)        0.27       2.13 r
  uart/uart_rx/Data_Sampling_TOP/U40/Y (CLKINVX1M)        0.18       2.31 f
  uart/uart_rx/Data_Sampling_TOP/U39/Y (AOI21X1M)         0.23       2.54 r
  uart/uart_rx/Data_Sampling_TOP/U38/Y (OAI21X1M)         0.13       2.67 f
  uart/uart_rx/Data_Sampling_TOP/U37/Y (AOI2BB1X1M)       0.13       2.80 r
  uart/uart_rx/Data_Sampling_TOP/U36/Y (MXI2X1M)          0.09       2.89 f
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/D (DFFRQX2M)
                                                          0.00       2.89 f
  data arrival time                                                  2.89

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.17     271.09
  data required time                                               271.09
  --------------------------------------------------------------------------
  data required time                                               271.09
  data arrival time                                                 -2.89
  --------------------------------------------------------------------------
  slack (MET)                                                      268.19


  Startpoint: uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U8/Y (NAND2BX1M)         0.22       0.71 f
  uart/uart_rx/Data_Sampling_TOP/U10/Y (OR2X1M)           0.28       0.99 f
  uart/uart_rx/Data_Sampling_TOP/U13/Y (NOR3X1M)          0.29       1.28 r
  uart/uart_rx/Data_Sampling_TOP/U15/Y (NAND2BX1M)        0.18       1.46 r
  uart/uart_rx/Data_Sampling_TOP/U22/Y (CLKXOR2X2M)       0.21       1.67 f
  uart/uart_rx/Data_Sampling_TOP/U25/Y (NOR4X1M)          0.19       1.86 r
  uart/uart_rx/Data_Sampling_TOP/U59/Y (OAI21BX1M)        0.27       2.13 r
  uart/uart_rx/Data_Sampling_TOP/U40/Y (CLKINVX1M)        0.18       2.31 f
  uart/uart_rx/Data_Sampling_TOP/U38/Y (OAI21X1M)         0.21       2.52 r
  uart/uart_rx/Data_Sampling_TOP/U34/Y (CLKINVX1M)        0.09       2.61 f
  uart/uart_rx/Data_Sampling_TOP/U33/Y (MXI2X1M)          0.12       2.73 r
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/D (DFFRQX2M)
                                                          0.00       2.73 r
  data arrival time                                                  2.73

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/one_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.32     270.94
  data required time                                               270.94
  --------------------------------------------------------------------------
  data required time                                               270.94
  data arrival time                                                 -2.73
  --------------------------------------------------------------------------
  slack (MET)                                                      268.21


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93       0.93 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00       0.93 r
  uart/rst (UART_DW8)                                     0.00       0.93 r
  uart/U3/Y (INVX2M)                                      0.10       1.03 f
  uart/U2/Y (INVX2M)                                      0.45       1.47 r
  uart/uart_rx/RST_TOP (UART_RX_DW8)                      0.00       1.47 r
  uart/uart_rx/U2/Y (INVX2M)                              0.12       1.60 f
  uart/uart_rx/U1/Y (INVX4M)                              0.66       2.25 r
  uart/uart_rx/Data_Sampling_TOP/RST (Data_Sampling)      0.00       2.25 r
  uart/uart_rx/Data_Sampling_TOP/U44/Y (NOR4BX1M)         0.30       2.56 r
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/E (EDFFX1M)
                                                          0.00       2.56 r
  data arrival time                                                  2.56

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00     271.26 r
  library setup time                                     -0.47     270.79
  data required time                                               270.79
  --------------------------------------------------------------------------
  data required time                                               270.79
  data arrival time                                                 -2.56
  --------------------------------------------------------------------------
  slack (MET)                                                      268.23


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U12/Y (AOI32X1M)      0.18       2.49 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U11/Y (OAI22X1M)      0.20       2.69 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.69 r
  data arrival time                                                  2.69

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -2.69
  --------------------------------------------------------------------------
  slack (MET)                                                      268.25


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U22/Y (AND3X2M)       0.24       2.26 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U19/Y (NAND2X2M)      0.07       2.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U18/Y (CLKXOR2X2M)
                                                          0.17       2.50 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U17/Y (NOR2X2M)       0.09       2.58 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       2.58 r
  data arrival time                                                  2.58

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.58
  --------------------------------------------------------------------------
  slack (MET)                                                      268.37


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/check_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00       0.00 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93       0.93 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00       0.93 r
  uart/rst (UART_DW8)                                     0.00       0.93 r
  uart/U3/Y (INVX2M)                                      0.10       1.03 f
  uart/U2/Y (INVX2M)                                      0.45       1.47 r
  uart/uart_rx/RST_TOP (UART_RX_DW8)                      0.00       1.47 r
  uart/uart_rx/U2/Y (INVX2M)                              0.12       1.60 f
  uart/uart_rx/U1/Y (INVX4M)                              0.66       2.25 r
  uart/uart_rx/Parity_Check_TOP/RST (Parity_Check_DW8)
                                                          0.00       2.25 r
  uart/uart_rx/Parity_Check_TOP/U2/Y (NOR2BX2M)           0.23       2.49 r
  uart/uart_rx/Parity_Check_TOP/check_reg/E (EDFFHQX2M)
                                                          0.00       2.49 r
  data arrival time                                                  2.49

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Parity_Check_TOP/check_reg/CK (EDFFHQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.34     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -2.49
  --------------------------------------------------------------------------
  slack (MET)                                                      268.43


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U10/Y (OAI32X1M)      0.29       2.41 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.50


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U22/Y (AND3X2M)       0.24       2.26 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U21/Y (XNOR2X2M)      0.06       2.32 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U20/Y (NOR2X2M)       0.09       2.41 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Bit_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                      268.55


  Startpoint: uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/Mid_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U8/Y (NAND2BX1M)         0.22       0.71 f
  uart/uart_rx/Data_Sampling_TOP/U10/Y (OR2X1M)           0.28       0.99 f
  uart/uart_rx/Data_Sampling_TOP/U13/Y (NOR3X1M)          0.29       1.28 r
  uart/uart_rx/Data_Sampling_TOP/U15/Y (NAND2BX1M)        0.18       1.46 r
  uart/uart_rx/Data_Sampling_TOP/U22/Y (CLKXOR2X2M)       0.16       1.62 r
  uart/uart_rx/Data_Sampling_TOP/U25/Y (NOR4X1M)          0.06       1.68 f
  uart/uart_rx/Data_Sampling_TOP/U59/Y (OAI21BX1M)        0.34       2.01 f
  uart/uart_rx/Data_Sampling_TOP/U50/Y (NOR2X1M)          0.16       2.18 r
  uart/uart_rx/Data_Sampling_TOP/U49/Y (CLKMX2X2M)        0.19       2.37 r
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/D (DFFRQX2M)
                                                          0.00       2.37 r
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/BIT_AVAILABLE_reg/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.59


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U14/Y (NOR2X2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U16/Y (NOR2X2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U8/Y (NOR2BX2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U7/Y (NOR2BX2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U9/Y (NOR2BX2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[0]/Q (DFFRQX2M)
                                                          0.53       0.53 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U24/CO (ADDHX1M)      0.21       0.75 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U27/CO (ADDHX1M)      0.19       0.94 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U26/CO (ADDHX1M)      0.19       1.14 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U25/CO (ADDHX1M)      0.19       1.33 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U23/CO (ADDHX1M)      0.18       1.51 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U39/Y (NAND4BX1M)     0.26       1.77 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U43/Y (NOR4X1M)       0.25       2.01 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U4/Y (NOR2X2M)        0.11       2.12 f
  uart/uart_rx/Edge_Bit_Counter_TOP/U3/Y (INVX2M)         0.18       2.30 r
  uart/uart_rx/Edge_Bit_Counter_TOP/U6/Y (NOR2BX2M)       0.07       2.37 f
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/D (DFFRQX2M)
                                                          0.00       2.37 f
  data arrival time                                                  2.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Edge_Bit_Counter_TOP/Edge_Cnt_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.16     271.10
  data required time                                               271.10
  --------------------------------------------------------------------------
  data required time                                               271.10
  data arrival time                                                 -2.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.73


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U14/Y (NOR2BX2M)          0.31       1.68 r
  uart/uart_rx/Deserializer_TOP/U29/Y (NAND3X2M)          0.13       1.81 f
  uart/uart_rx/Deserializer_TOP/U28/Y (OAI2BB2X1M)        0.15       1.96 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/D (DFFRQX2M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U14/Y (NOR2BX2M)          0.31       1.68 r
  uart/uart_rx/Deserializer_TOP/U25/Y (NAND3X2M)          0.13       1.81 f
  uart/uart_rx/Deserializer_TOP/U24/Y (OAI2BB2X1M)        0.15       1.96 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/D (DFFRQX2M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U14/Y (NOR2BX2M)          0.31       1.68 r
  uart/uart_rx/Deserializer_TOP/U27/Y (NAND3X2M)          0.13       1.81 f
  uart/uart_rx/Deserializer_TOP/U26/Y (OAI2BB2X1M)        0.15       1.96 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/D (DFFRQX2M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U14/Y (NOR2BX2M)          0.31       1.68 r
  uart/uart_rx/Deserializer_TOP/U23/Y (NAND3X2M)          0.13       1.81 f
  uart/uart_rx/Deserializer_TOP/U22/Y (OAI2BB2X1M)        0.15       1.96 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/D (DFFRQX2M)
                                                          0.00       1.96 r
  data arrival time                                                  1.96

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.98


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U33/Y (NAND3X2M)          0.15       1.52 f
  uart/uart_rx/Deserializer_TOP/U32/Y (OAI2BB2X1M)        0.16       1.68 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/D (DFFRQX2M)
                                                          0.00       1.68 r
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.27


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U31/Y (NAND3X2M)          0.15       1.52 f
  uart/uart_rx/Deserializer_TOP/U30/Y (OAI2BB2X1M)        0.16       1.68 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/D (DFFRQX2M)
                                                          0.00       1.68 r
  data arrival time                                                  1.68

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                      269.27


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U10/Y (NOR3X2M)           0.36       1.37 r
  uart/uart_rx/Deserializer_TOP/U38/Y (NAND3X2M)          0.14       1.52 f
  uart/uart_rx/Deserializer_TOP/U37/Y (OAI2BB2X1M)        0.15       1.67 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/D (DFFRQX2M)
                                                          0.00       1.67 r
  data arrival time                                                  1.67

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.67
  --------------------------------------------------------------------------
  slack (MET)                                                      269.28


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/Q (DFFRQX2M)     0.51       0.51 f
  uart/uart_rx/FSM_TOP/U18/Y (INVX2M)                     0.08       0.59 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16       0.75 r
  uart/uart_rx/FSM_TOP/U10/Y (NOR3X2M)                    0.05       0.80 f
  uart/uart_rx/FSM_TOP/STR_CHK_EN (RX_FSM)                0.00       0.80 f
  uart/uart_rx/Start_Check_TOP/START_EN (Start_Check)     0.00       0.80 f
  uart/uart_rx/Start_Check_TOP/U2/Y (AND3X2M)             0.23       1.03 f
  uart/uart_rx/Start_Check_TOP/START_ERR (Start_Check)
                                                          0.00       1.03 f
  uart/uart_rx/FSM_TOP/START_GLSH (RX_FSM)                0.00       1.03 f
  uart/uart_rx/FSM_TOP/U13/Y (NAND2X2M)                   0.06       1.09 r
  uart/uart_rx/FSM_TOP/U12/Y (AOI2BB2XLM)                 0.10       1.19 f
  uart/uart_rx/FSM_TOP/U11/Y (OAI32X1M)                   0.24       1.43 r
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/D (DFFRQX2M)     0.00       1.43 r
  data arrival time                                                  1.43

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.43
  --------------------------------------------------------------------------
  slack (MET)                                                      269.48


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U6/Y (NOR2X2M)            0.14       1.16 r
  uart/uart_rx/Deserializer_TOP/U17/Y (NAND3X2M)          0.10       1.26 f
  uart/uart_rx/Deserializer_TOP/U15/Y (OAI31X1M)          0.18       1.44 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/D (DFFRQX2M)
                                                          0.00       1.44 r
  data arrival time                                                  1.44

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.44
  --------------------------------------------------------------------------
  slack (MET)                                                      269.49


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U7/Y (NAND2X2M)           0.12       1.03 f
  uart/uart_rx/Deserializer_TOP/U4/Y (INVX2M)             0.08       1.11 r
  uart/uart_rx/Deserializer_TOP/U5/Y (AOI21X2M)           0.05       1.16 f
  uart/uart_rx/Deserializer_TOP/U20/Y (OAI21X2M)          0.08       1.25 r
  uart/uart_rx/Deserializer_TOP/U13/Y (AOI21X2M)          0.06       1.31 f
  uart/uart_rx/Deserializer_TOP/U12/Y (OAI32X1M)          0.11       1.41 r
  uart/uart_rx/Deserializer_TOP/i_reg[3]/D (DFFRQX2M)     0.00       1.41 r
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/i_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                      269.50


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U7/Y (NAND2X2M)           0.12       1.03 f
  uart/uart_rx/Deserializer_TOP/U4/Y (INVX2M)             0.08       1.11 r
  uart/uart_rx/Deserializer_TOP/U5/Y (AOI21X2M)           0.05       1.16 f
  uart/uart_rx/Deserializer_TOP/U20/Y (OAI21X2M)          0.08       1.25 r
  uart/uart_rx/Deserializer_TOP/U34/Y (OAI2BB2X1M)        0.17       1.41 r
  uart/uart_rx/Deserializer_TOP/i_reg[2]/D (DFFRQX2M)     0.00       1.41 r
  data arrival time                                                  1.41

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/i_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.41
  --------------------------------------------------------------------------
  slack (MET)                                                      269.53


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[0]/Q (DFFRQX2M)     0.51       0.51 f
  uart/uart_rx/FSM_TOP/U18/Y (INVX2M)                     0.08       0.59 r
  uart/uart_rx/FSM_TOP/U14/Y (AND2X2M)                    0.16       0.75 r
  uart/uart_rx/FSM_TOP/U10/Y (NOR3X2M)                    0.05       0.80 f
  uart/uart_rx/FSM_TOP/STR_CHK_EN (RX_FSM)                0.00       0.80 f
  uart/uart_rx/Start_Check_TOP/START_EN (Start_Check)     0.00       0.80 f
  uart/uart_rx/Start_Check_TOP/U2/Y (AND3X2M)             0.23       1.03 f
  uart/uart_rx/Start_Check_TOP/START_ERR (Start_Check)
                                                          0.00       1.03 f
  uart/uart_rx/FSM_TOP/START_GLSH (RX_FSM)                0.00       1.03 f
  uart/uart_rx/FSM_TOP/U9/Y (INVX2M)                      0.06       1.09 r
  uart/uart_rx/FSM_TOP/U8/Y (AOI31X2M)                    0.09       1.18 f
  uart/uart_rx/FSM_TOP/U7/Y (OAI22X1M)                    0.19       1.37 r
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/D (DFFRQX2M)     0.00       1.37 r
  data arrival time                                                  1.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/curr_state_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                      269.57


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U7/Y (NAND2X2M)           0.12       1.03 f
  uart/uart_rx/Deserializer_TOP/U4/Y (INVX2M)             0.08       1.11 r
  uart/uart_rx/Deserializer_TOP/U5/Y (AOI21X2M)           0.05       1.16 f
  uart/uart_rx/Deserializer_TOP/U19/Y (OAI2B2X1M)         0.11       1.28 r
  uart/uart_rx/Deserializer_TOP/i_reg[1]/D (DFFRQX2M)     0.00       1.28 r
  data arrival time                                                  1.28

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/i_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.28
  --------------------------------------------------------------------------
  slack (MET)                                                      269.66


  Startpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/Q (DFFRQX2M)     0.53       0.53 f
  uart/uart_rx/FSM_TOP/U16/Y (INVX2M)                     0.11       0.64 r
  uart/uart_rx/FSM_TOP/U17/Y (NAND3X2M)                   0.11       0.75 f
  uart/uart_rx/FSM_TOP/U3/Y (INVX2M)                      0.16       0.91 r
  uart/uart_rx/FSM_TOP/DSER_EN (RX_FSM)                   0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/Deser_En (Deserializer_DW8)
                                                          0.00       0.91 r
  uart/uart_rx/Deserializer_TOP/U3/Y (INVX2M)             0.10       1.01 f
  uart/uart_rx/Deserializer_TOP/U11/Y (OAI32X1M)          0.23       1.25 r
  uart/uart_rx/Deserializer_TOP/i_reg[0]/D (DFFRQX2M)     0.00       1.25 r
  data arrival time                                                  1.25

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/i_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.35     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                      269.67


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/check_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/Q (DFFRQX2M)
                                                          0.46       0.46 f
  uart/uart_rx/Deserializer_TOP/P_DATA[1] (Deserializer_DW8)
                                                          0.00       0.46 f
  uart/uart_rx/Parity_Check_TOP/P_Data[1] (Parity_Check_DW8)
                                                          0.00       0.46 f
  uart/uart_rx/Parity_Check_TOP/U6/Y (XOR3XLM)            0.49       0.95 f
  uart/uart_rx/Parity_Check_TOP/U4/Y (CLKXOR2X2M)         0.24       1.19 f
  uart/uart_rx/Parity_Check_TOP/check_reg/D (EDFFHQX2M)
                                                          0.00       1.19 f
  data arrival time                                                  1.19

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Parity_Check_TOP/check_reg/CK (EDFFHQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.36     270.90
  data required time                                               270.90
  --------------------------------------------------------------------------
  data required time                                               270.90
  data arrival time                                                 -1.19
  --------------------------------------------------------------------------
  slack (MET)                                                      269.72


  Startpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/Q (DFFRQX2M)
                                                          0.89       0.89 r
  uart/uart_rx/Parity_Check_TOP/U10/Y (OAI2BB2X1M)        0.22       1.11 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/D (DFFRQX2M)
                                                          0.00       1.11 r
  data arrival time                                                  1.11

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.31     270.95
  data required time                                               270.95
  --------------------------------------------------------------------------
  data required time                                               270.95
  data arrival time                                                 -1.11
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/curr_state_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR (STOP_CHECK)       0.00       0.76 f
  uart/uart_rx/FSM_TOP/STP_ERR (RX_FSM)                   0.00       0.76 f
  uart/uart_rx/FSM_TOP/U24/Y (OAI2BB1X2M)                 0.27       1.04 f
  uart/uart_rx/FSM_TOP/U23/Y (NAND3X2M)                   0.08       1.12 r
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/D (DFFRQX2M)     0.00       1.12 r
  data arrival time                                                  1.12

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/curr_state_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                      269.84


  Startpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/Q (DFFRQX2M)
                                                          0.90       0.90 r
  uart/uart_rx/STOP_CHECK_TOP/U3/Y (NAND2BX2M)            0.19       1.09 r
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/D (DFFRQX2M)
                                                          0.00       1.09 r
  data arrival time                                                  1.09

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/STOP_CHECK_TOP/STOP_ERR_reg/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.87


  Startpoint: uart/uart_rx/Parity_Check_TOP/Parity_Err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/FSM_TOP/DATA_VALID_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Parity_Check_TOP/Parity_Err_reg/Q (DFFRQX2M)
                                                          0.76       0.76 f
  uart/uart_rx/Parity_Check_TOP/Parity_Err (Parity_Check_DW8)
                                                          0.00       0.76 f
  uart/uart_rx/FSM_TOP/PAR_ERR (RX_FSM)                   0.00       0.76 f
  uart/uart_rx/FSM_TOP/U20/Y (NOR4X1M)                    0.28       1.04 r
  uart/uart_rx/FSM_TOP/DATA_VALID_reg/D (DFFRQX2M)        0.00       1.04 r
  data arrival time                                                  1.04

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/FSM_TOP/DATA_VALID_reg/CK (DFFRQX2M)       0.00     271.26 r
  library setup time                                     -0.33     270.93
  data required time                                               270.93
  --------------------------------------------------------------------------
  data required time                                               270.93
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                      269.89


  Startpoint: uart/uart_rx/Data_Sampling_TOP/one_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Data_Sampling_TOP/one_reg[1]/Q (DFFRQX2M)
                                                          0.48       0.48 f
  uart/uart_rx/Data_Sampling_TOP/U47/Y (OAI2B11X1M)       0.17       0.65 r
  uart/uart_rx/Data_Sampling_TOP/U46/Y (OAI2B1X1M)        0.11       0.76 f
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/D (EDFFX1M)
                                                          0.00       0.76 f
  data arrival time                                                  0.76

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Data_Sampling_TOP/SAMPLED_BIT_reg/CK (EDFFX1M)
                                                          0.00     271.26 r
  library setup time                                     -0.37     270.89
  data required time                                               270.89
  --------------------------------------------------------------------------
  data required time                                               270.89
  data arrival time                                                 -0.76
  --------------------------------------------------------------------------
  slack (MET)                                                      270.13


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[7]/Q (DFFRQX2M)
                                                          0.37       0.37 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]/D (DFFRQX2M)
                                                          0.00       0.37 r
  data arrival time                                                  0.37

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[7]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                      270.58


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[4]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[4]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[0]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[0]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[3]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[3]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[6]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[6]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[5]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[5]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[1]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[1]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_rx/Deserializer_TOP/P_DATA_REG_reg[2]/Q (DFFRQX2M)
                                                          0.36       0.36 r
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]/D (DFFRQX2M)
                                                          0.00       0.36 r
  data arrival time                                                  0.36

  clock RX_CLK (rise edge)                              271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  uart/uart_rx/Deserializer_TOP/P_DATA_reg[2]/CK (DFFRQX2M)
                                                          0.00     271.26 r
  library setup time                                     -0.30     270.96
  data required time                                               270.96
  --------------------------------------------------------------------------
  data required time                                               270.96
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.60


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U4/Y (NOR2X2M)              0.15    8411.58 f
  uart/uart_tx/Serializer_TOP/U21/Y (AO22X1M)             0.33    8411.91 f
  uart/uart_tx/Serializer_TOP/data_reg[7]/D (DFFRQX2M)
                                                          0.00    8411.91 f
  data arrival time                                               8411.91

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[7]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.17    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                              -8411.91
  --------------------------------------------------------------------------
  slack (MET)                                                      268.25


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U20/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U19/Y (OAI2BB1X2M)          0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[6]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[6]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U18/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U17/Y (OAI2BB1X2M)          0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[5]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[5]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U16/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U15/Y (OAI2BB1X2M)          0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[4]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[4]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U14/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U13/Y (OAI2BB1X2M)          0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[3]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[3]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U12/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U11/Y (OAI2BB1X2M)          0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[2]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[2]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U10/Y (AOI22X1M)            0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U9/Y (OAI2BB1X2M)           0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[1]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/DATA_VALID (Serializer)     0.00    8410.92 f
  uart/uart_tx/Serializer_TOP/U6/Y (NOR2BX2M)             0.20    8411.12 f
  uart/uart_tx/Serializer_TOP/U3/Y (NOR2X2M)              0.31    8411.43 r
  uart/uart_tx/Serializer_TOP/U8/Y (AOI22X1M)             0.13    8411.56 f
  uart/uart_tx/Serializer_TOP/U7/Y (OAI2BB1X2M)           0.09    8411.66 r
  uart/uart_tx/Serializer_TOP/data_reg[0]/D (DFFRQX2M)
                                                          0.00    8411.66 r
  data arrival time                                               8411.66

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/data_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.66
  --------------------------------------------------------------------------
  slack (MET)                                                      268.36


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/U5/Y (NOR2BX2M)                                 0.06    8410.93 f
  fifo/rd/U14/Y (AND2X2M)                                 0.17    8411.10 f
  fifo/rd/U4/Y (NAND2X2M)                                 0.09    8411.19 r
  fifo/rd/U11/Y (NOR2BX2M)                                0.06    8411.25 f
  fifo/rd/U10/Y (CLKXOR2X2M)                              0.24    8411.50 r
  fifo/rd/RD_PTR_reg[3]/D (DFFRQX2M)                      0.00    8411.50 r
  data arrival time                                               8411.50

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/rd/RD_PTR_reg[3]/CK (DFFRQX2M)                     0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.50
  --------------------------------------------------------------------------
  slack (MET)                                                      268.52


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/U5/Y (NOR2BX2M)                                 0.06    8410.93 f
  fifo/rd/U14/Y (AND2X2M)                                 0.17    8411.10 f
  fifo/rd/U4/Y (NAND2X2M)                                 0.09    8411.19 r
  fifo/rd/U3/Y (XNOR2X2M)                                 0.17    8411.37 r
  fifo/rd/RD_PTR_reg[2]/D (DFFRQX2M)                      0.00    8411.37 r
  data arrival time                                               8411.37

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/rd/RD_PTR_reg[2]/CK (DFFRQX2M)                     0.00    8680.32 r
  library setup time                                     -0.32    8680.00
  data required time                                              8680.00
  --------------------------------------------------------------------------
  data required time                                              8680.00
  data arrival time                                              -8411.37
  --------------------------------------------------------------------------
  slack (MET)                                                      268.63


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/U5/Y (NOR2BX2M)                                 0.06    8410.93 f
  fifo/rd/U14/Y (AND2X2M)                                 0.17    8411.10 f
  fifo/rd/U15/Y (CLKXOR2X2M)                              0.25    8411.35 r
  fifo/rd/RD_PTR_reg[1]/D (DFFRQX2M)                      0.00    8411.35 r
  data arrival time                                               8411.35

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/rd/RD_PTR_reg[1]/CK (DFFRQX2M)                     0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.35
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: fifo/rd/RD_PTR_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/U5/Y (NOR2BX2M)                                 0.06    8410.93 f
  fifo/rd/U16/Y (CLKXOR2X2M)                              0.25    8411.17 r
  fifo/rd/RD_PTR_reg[0]/D (DFFRQX2M)                      0.00    8411.17 r
  data arrival time                                               8411.17

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/rd/RD_PTR_reg[0]/CK (DFFRQX2M)                     0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                              -8411.17
  --------------------------------------------------------------------------
  slack (MET)                                                      268.85


  Startpoint: rst_sync_2/shift_reg_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                           8409.06    8409.06
  clock network delay (ideal)                             0.00    8409.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00    8409.06 r
  rst_sync_2/shift_reg_reg[0]/Q (DFFRQX2M)                0.93    8409.98 r
  rst_sync_2/sync_rst (RST_SYNC_STAGES2_1)                0.00    8409.98 r
  fifo/r_rst (FIFO_DW8_DD7_ADDR_W3)                       0.00    8409.98 r
  fifo/U2/Y (INVX2M)                                      0.10    8410.08 f
  fifo/U1/Y (INVX2M)                                      0.37    8410.46 r
  fifo/rd/rst (FIFO_RD_W3)                                0.00    8410.46 r
  fifo/rd/U12/Y (AND2X2M)                                 0.20    8410.65 r
  fifo/rd/U6/Y (AND4X2M)                                  0.22    8410.87 r
  fifo/rd/empty (FIFO_RD_W3)                              0.00    8410.87 r
  fifo/empty (FIFO_DW8_DD7_ADDR_W3)                       0.00    8410.87 r
  uart/empty_flag (UART_DW8)                              0.00    8410.87 r
  uart/U1/Y (INVX2M)                                      0.06    8410.92 f
  uart/uart_tx/DATA_VALID_TOP (UART_TX)                   0.00    8410.92 f
  uart/uart_tx/FSM_TOP/DATA_VALID (TX_FSM)                0.00    8410.92 f
  uart/uart_tx/FSM_TOP/U4/Y (NAND3X2M)                    0.08    8411.01 r
  uart/uart_tx/FSM_TOP/U3/Y (OAI211X2M)                   0.08    8411.09 f
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/D (DFFRQX2M)      0.00    8411.09 f
  data arrival time                                               8411.09

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/CK (DFFRQX2M)     0.00    8680.32 r
  library setup time                                     -0.17    8680.15
  data required time                                              8680.15
  --------------------------------------------------------------------------
  data required time                                              8680.15
  data arrival time                                              -8411.09
  --------------------------------------------------------------------------
  slack (MET)                                                      269.06


  Startpoint: fifo/rd/RD_PTR_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/MUX_TOP/OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/rd/RD_PTR_reg[0]/CK (DFFRQX2M)                     0.00       0.00 r
  fifo/rd/RD_PTR_reg[0]/Q (DFFRQX2M)                      0.41       0.41 r
  fifo/rd/RD_ADDR[0] (FIFO_RD_W3)                         0.00       0.41 r
  fifo/mem/RD_ADDR[0] (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)
                                                          0.00       0.41 r
  fifo/mem/U107/Y (BUFX2M)                                0.54       0.96 r
  fifo/mem/U101/Y (MX4X1M)                                0.45       1.41 f
  fifo/mem/U100/Y (MX2X2M)                                0.25       1.65 f
  fifo/mem/RD_DATA[5] (MEM_CNTRL_ADD_W3_DATA_W8_DATA_D7)
                                                          0.00       1.65 f
  fifo/RD[5] (FIFO_DW8_DD7_ADDR_W3)                       0.00       1.65 f
  uart/P_DATA[5] (UART_DW8)                               0.00       1.65 f
  uart/uart_tx/PARALLEL_DATA_TOP[5] (UART_TX)             0.00       1.65 f
  uart/uart_tx/parity_calc/PARALLEL_DATA[5] (Parity_Calc)
                                                          0.00       1.65 f
  uart/uart_tx/parity_calc/U6/Y (XOR3XLM)                 0.50       2.15 f
  uart/uart_tx/parity_calc/U4/Y (XOR3XLM)                 0.42       2.57 r
  uart/uart_tx/parity_calc/Parity_bit (Parity_Calc)       0.00       2.57 r
  uart/uart_tx/MUX_TOP/IN3 (MUX)                          0.00       2.57 r
  uart/uart_tx/MUX_TOP/U5/Y (AOI22X1M)                    0.12       2.69 f
  uart/uart_tx/MUX_TOP/U3/Y (OAI2B2X1M)                   0.12       2.81 r
  uart/uart_tx/MUX_TOP/OUT_reg/D (DFFRQX2M)               0.00       2.81 r
  data arrival time                                                  2.81

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/MUX_TOP/OUT_reg/CK (DFFRQX2M)              0.00    8680.32 r
  library setup time                                     -0.33    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.18


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.47       0.47 f
  uart/uart_tx/FSM_TOP/U10/Y (INVX2M)                     0.13       0.61 r
  uart/uart_tx/FSM_TOP/U9/Y (NAND3X2M)                    0.17       0.77 f
  uart/uart_tx/FSM_TOP/U5/Y (NOR2X2M)                     0.21       0.98 r
  uart/uart_tx/FSM_TOP/SER_EN (TX_FSM)                    0.00       0.98 r
  uart/uart_tx/Serializer_TOP/SER_EN (Serializer)         0.00       0.98 r
  uart/uart_tx/Serializer_TOP/U5/Y (INVX2M)               0.10       1.09 f
  uart/uart_tx/Serializer_TOP/U26/Y (NOR2X2M)             0.12       1.21 r
  uart/uart_tx/Serializer_TOP/U25/Y (AOI21X2M)            0.05       1.26 f
  uart/uart_tx/Serializer_TOP/U23/Y (OAI32X1M)            0.11       1.37 r
  uart/uart_tx/Serializer_TOP/counter_reg[2]/D (DFFRX1M)
                                                          0.00       1.37 r
  data arrival time                                                  1.37

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/counter_reg[2]/CK (DFFRX1M)
                                                          0.00    8680.32 r
  library setup time                                     -0.29    8680.03
  data required time                                              8680.03
  --------------------------------------------------------------------------
  data required time                                              8680.03
  data arrival time                                                 -1.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.66


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.47       0.47 f
  uart/uart_tx/FSM_TOP/U10/Y (INVX2M)                     0.13       0.61 r
  uart/uart_tx/FSM_TOP/U9/Y (NAND3X2M)                    0.17       0.77 f
  uart/uart_tx/FSM_TOP/U5/Y (NOR2X2M)                     0.21       0.98 r
  uart/uart_tx/FSM_TOP/SER_EN (TX_FSM)                    0.00       0.98 r
  uart/uart_tx/Serializer_TOP/SER_EN (Serializer)         0.00       0.98 r
  uart/uart_tx/Serializer_TOP/U5/Y (INVX2M)               0.10       1.09 f
  uart/uart_tx/Serializer_TOP/U26/Y (NOR2X2M)             0.12       1.21 r
  uart/uart_tx/Serializer_TOP/counter_reg[0]/D (DFFRQX2M)
                                                          0.00       1.21 r
  data arrival time                                                  1.21

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/counter_reg[0]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.31    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.80


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/Serializer_TOP/counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.47       0.47 f
  uart/uart_tx/FSM_TOP/U10/Y (INVX2M)                     0.13       0.61 r
  uart/uart_tx/FSM_TOP/U9/Y (NAND3X2M)                    0.17       0.77 f
  uart/uart_tx/FSM_TOP/U5/Y (NOR2X2M)                     0.21       0.98 r
  uart/uart_tx/FSM_TOP/SER_EN (TX_FSM)                    0.00       0.98 r
  uart/uart_tx/Serializer_TOP/SER_EN (Serializer)         0.00       0.98 r
  uart/uart_tx/Serializer_TOP/U5/Y (INVX2M)               0.10       1.09 f
  uart/uart_tx/Serializer_TOP/U29/Y (NOR2X2M)             0.10       1.18 r
  uart/uart_tx/Serializer_TOP/counter_reg[1]/D (DFFRQX2M)
                                                          0.00       1.18 r
  data arrival time                                                  1.18

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/Serializer_TOP/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.83


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: pulse_gen/ff_out_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/Q (DFFRQX2M)      0.47       0.47 f
  uart/uart_tx/FSM_TOP/U10/Y (INVX2M)                     0.13       0.61 r
  uart/uart_tx/FSM_TOP/U9/Y (NAND3X2M)                    0.17       0.77 f
  uart/uart_tx/FSM_TOP/U6/Y (NAND2X2M)                    0.12       0.89 r
  uart/uart_tx/FSM_TOP/U8/Y (INVX2M)                      0.05       0.94 f
  uart/uart_tx/FSM_TOP/U7/Y (OAI211X2M)                   0.10       1.04 r
  uart/uart_tx/FSM_TOP/BUSY (TX_FSM)                      0.00       1.04 r
  uart/uart_tx/BUSY_TOP (UART_TX)                         0.00       1.04 r
  uart/BUSY (UART_DW8)                                    0.00       1.04 r
  pulse_gen/in (PULSE_GEN_0)                              0.00       1.04 r
  pulse_gen/ff_out_reg/D (DFFRQX2M)                       0.00       1.04 r
  data arrival time                                                  1.04

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  pulse_gen/ff_out_reg/CK (DFFRQX2M)                      0.00    8680.32 r
  library setup time                                     -0.34    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -1.04
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.95


  Startpoint: uart/uart_tx/Serializer_TOP/counter_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/Serializer_TOP/counter_reg[1]/CK (DFFRQX2M)
                                                          0.00       0.00 r
  uart/uart_tx/Serializer_TOP/counter_reg[1]/Q (DFFRQX2M)
                                                          0.38       0.38 r
  uart/uart_tx/Serializer_TOP/U27/Y (INVX2M)              0.07       0.45 f
  uart/uart_tx/Serializer_TOP/U22/Y (NOR3X2M)             0.32       0.77 r
  uart/uart_tx/Serializer_TOP/SER_DONE (Serializer)       0.00       0.77 r
  uart/uart_tx/FSM_TOP/SER_DONE (TX_FSM)                  0.00       0.77 r
  uart/uart_tx/FSM_TOP/U16/Y (INVX2M)                     0.07       0.84 f
  uart/uart_tx/FSM_TOP/U15/Y (OAI31X1M)                   0.18       1.03 r
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/D (DFFRQX2M)      0.00       1.03 r
  data arrival time                                                  1.03

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/FSM_TOP/cur_state_reg[2]/CK (DFFRQX2M)     0.00    8680.32 r
  library setup time                                     -0.33    8679.99
  data required time                                              8679.99
  --------------------------------------------------------------------------
  data required time                                              8679.99
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.97


  Startpoint: uart/uart_tx/FSM_TOP/cur_state_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: uart/uart_tx/FSM_TOP/cur_state_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/CK (DFFRQX2M)     0.00       0.00 r
  uart/uart_tx/FSM_TOP/cur_state_reg[0]/Q (DFFRQX2M)      0.44       0.44 r
  uart/uart_tx/FSM_TOP/U14/Y (INVX2M)                     0.08       0.52 f
  uart/uart_tx/FSM_TOP/U18/Y (AOI21X2M)                   0.11       0.63 r
  uart/uart_tx/FSM_TOP/cur_state_reg[1]/D (DFFRQX2M)      0.00       0.63 r
  data arrival time                                                  0.63

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  uart/uart_tx/FSM_TOP/cur_state_reg[1]/CK (DFFRQX2M)     0.00    8680.32 r
  library setup time                                     -0.31    8680.01
  data required time                                              8680.01
  --------------------------------------------------------------------------
  data required time                                              8680.01
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.38


  Startpoint: fifo/W2R_SYNC/flop1_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[2]/Q (DFFRQX2M)                 0.35       0.35 r
  fifo/W2R_SYNC/Out_reg[2]/D (DFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/W2R_SYNC/Out_reg[2]/CK (DFFRQX2M)                  0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: fifo/W2R_SYNC/flop1_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[1]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[1]/Q (DFFRQX2M)                 0.35       0.35 r
  fifo/W2R_SYNC/Out_reg[1]/D (DFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/W2R_SYNC/Out_reg[1]/CK (DFFRQX2M)                  0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: fifo/W2R_SYNC/flop1_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[0]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[0]/Q (DFFRQX2M)                 0.35       0.35 r
  fifo/W2R_SYNC/Out_reg[0]/D (DFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/W2R_SYNC/Out_reg[0]/CK (DFFRQX2M)                  0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: fifo/W2R_SYNC/flop1_reg[3]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: fifo/W2R_SYNC/Out_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fifo/W2R_SYNC/flop1_reg[3]/CK (DFFRQX2M)                0.00       0.00 r
  fifo/W2R_SYNC/flop1_reg[3]/Q (DFFRQX2M)                 0.35       0.35 r
  fifo/W2R_SYNC/Out_reg[3]/D (DFFRQX2M)                   0.00       0.35 r
  data arrival time                                                  0.35

  clock TX_CLK (rise edge)                             8680.32    8680.32
  clock network delay (ideal)                             0.00    8680.32
  fifo/W2R_SYNC/Out_reg[3]/CK (DFFRQX2M)                  0.00    8680.32 r
  library setup time                                     -0.30    8680.02
  data required time                                              8680.02
  --------------------------------------------------------------------------
  data required time                                              8680.02
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                     8679.67


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U12/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[7]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U17/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[2]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U16/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[3]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U15/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[4]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U14/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[5]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U13/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[6]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U18/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[1]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U3/Y (AND2X2M)                               0.19       1.86 f
  RX_DIVIDER/U19/Y (AO22X1M)                              0.40       2.26 f
  RX_DIVIDER/Counter_reg[0]/D (DFFRQX2M)                  0.00       2.26 f
  data arrival time                                                  2.26

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.26
  --------------------------------------------------------------------------
  slack (MET)                                                      268.65


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U10/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[7]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[7]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U15/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[2]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[2]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U14/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[3]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[3]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U13/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[4]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[4]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U12/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[5]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[5]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U11/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[6]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[6]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U16/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[1]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[1]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U4/Y (AND2X2M)                               0.19       1.84 f
  TX_DIVIDER/U17/Y (AO22X1M)                              0.40       2.24 f
  TX_DIVIDER/Counter_reg[0]/D (DFFRQX2M)                  0.00       2.24 f
  data arrival time                                                  2.24

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00     271.06 r
  library setup time                                     -0.15     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -2.24
  --------------------------------------------------------------------------
  slack (MET)                                                      268.67


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U5/Y (OA21X2M)                               0.18       1.67 f
  RX_DIVIDER/U22/Y (NOR2X2M)                              0.10       1.77 r
  RX_DIVIDER/U21/Y (CLKXOR2X2M)                           0.21       1.98 r
  RX_DIVIDER/clk_reg/D (DFFRQX2M)                         0.00       1.98 r
  data arrival time                                                  1.98

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/clk_reg/CK (DFFRQX2M)                        0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.98
  --------------------------------------------------------------------------
  slack (MET)                                                      268.79


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U8/Y (OA21X2M)                               0.17       1.65 f
  TX_DIVIDER/U20/Y (NOR2X2M)                              0.10       1.75 r
  TX_DIVIDER/U19/Y (CLKXOR2X2M)                           0.21       1.96 r
  TX_DIVIDER/clk_reg/D (DFFRQX2M)                         0.00       1.96 r
  data arrival time                                                  1.96

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/clk_reg/CK (DFFRQX2M)                        0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                      268.80


  Startpoint: RX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: RX_DIVIDER/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  RX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  RX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  RX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  RX_DIVIDER/U52/Y (OAI2B2X1M)                            0.22       0.94 r
  RX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.11 f
  RX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.23 r
  RX_DIVIDER/U10/Y (OAI2BB2X1M)                           0.17       1.40 r
  RX_DIVIDER/U9/Y (NAND2X2M)                              0.10       1.49 f
  RX_DIVIDER/U24/Y (NOR2X2M)                              0.11       1.61 r
  RX_DIVIDER/U23/Y (CLKXOR2X2M)                           0.21       1.82 r
  RX_DIVIDER/flag_reg/D (DFFRQX2M)                        0.00       1.82 r
  data arrival time                                                  1.82

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  RX_DIVIDER/flag_reg/CK (DFFRQX2M)                       0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.82
  --------------------------------------------------------------------------
  slack (MET)                                                      268.95


  Startpoint: TX_DIVIDER/Counter_reg[0]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: TX_DIVIDER/flag_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  TX_DIVIDER/Counter_reg[0]/CK (DFFRQX2M)                 0.00       0.00 r
  TX_DIVIDER/Counter_reg[0]/Q (DFFRQX2M)                  0.52       0.52 f
  TX_DIVIDER/U51/Y (NOR2BX1M)                             0.20       0.72 f
  TX_DIVIDER/U52/Y (OAI2B2X1M)                            0.20       0.92 r
  TX_DIVIDER/U56/Y (NAND4BX1M)                            0.17       1.10 f
  TX_DIVIDER/U62/Y (NOR2X1M)                              0.12       1.22 r
  TX_DIVIDER/U7/Y (OAI2BB2X1M)                            0.17       1.39 r
  TX_DIVIDER/U6/Y (NAND2X2M)                              0.10       1.48 f
  TX_DIVIDER/U22/Y (NOR2X2M)                              0.11       1.59 r
  TX_DIVIDER/U21/Y (CLKXOR2X2M)                           0.21       1.80 r
  TX_DIVIDER/flag_reg/D (DFFRQX2M)                        0.00       1.80 r
  data arrival time                                                  1.80

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  TX_DIVIDER/flag_reg/CK (DFFRQX2M)                       0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -1.80
  --------------------------------------------------------------------------
  slack (MET)                                                      268.97


  Startpoint: rst_sync_2/shift_reg_reg[1]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: rst_sync_2/shift_reg_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  rst_sync_2/shift_reg_reg[1]/CK (DFFRQX2M)               0.00       0.00 r
  rst_sync_2/shift_reg_reg[1]/Q (DFFRQX2M)                0.36       0.36 r
  rst_sync_2/shift_reg_reg[0]/D (DFFRQX2M)                0.00       0.36 r
  data arrival time                                                  0.36

  clock UART_CLK (rise edge)                            271.26     271.26
  clock network delay (ideal)                             0.00     271.26
  clock uncertainty                                      -0.20     271.06
  rst_sync_2/shift_reg_reg[0]/CK (DFFRQX2M)               0.00     271.06 r
  library setup time                                     -0.29     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                      270.41


1
