design_file
./TLC.v
top_module
main
clock_sig
clk
timeout
3600
memory_limit
64000
abstraction_type
sa+uf
split_signals
True
ab_granularity
2
random
False
minimize_inv_effort
0
interpolation
0
forward_check
0
fineness
2
lazy_assume
0
jg_preprocess
-
print_smt2_design
True
print_witness
True
print_dot
0000000
verbosity
0
bmc
False
kind
False
bmc_max_bound
1000
frontend
yosys
