
Controller.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000506  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00800060  0000057a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000015  00800060  00800060  0000057a  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000057a  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000005ac  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000170  00000000  00000000  000005ec  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001498  00000000  00000000  0000075c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 000009dc  00000000  00000000  00001bf4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000bac  00000000  00000000  000025d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000398  00000000  00000000  0000317c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000570  00000000  00000000  00003514  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000a51  00000000  00000000  00003a84  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000110  00000000  00000000  000044d5  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	14 c0       	rjmp	.+40     	; 0x2a <__ctors_end>
   2:	5d c0       	rjmp	.+186    	; 0xbe <__vector_1>
   4:	a5 c0       	rjmp	.+330    	; 0x150 <__vector_2>
   6:	1f c0       	rjmp	.+62     	; 0x46 <__bad_interrupt>
   8:	1e c0       	rjmp	.+60     	; 0x46 <__bad_interrupt>
   a:	41 c0       	rjmp	.+130    	; 0x8e <__vector_5>
   c:	e8 c0       	rjmp	.+464    	; 0x1de <__vector_6>
   e:	1b c0       	rjmp	.+54     	; 0x46 <__bad_interrupt>
  10:	49 c2       	rjmp	.+1170   	; 0x4a4 <__vector_8>
  12:	19 c0       	rjmp	.+50     	; 0x46 <__bad_interrupt>
  14:	18 c0       	rjmp	.+48     	; 0x46 <__bad_interrupt>
  16:	0d c1       	rjmp	.+538    	; 0x232 <__vector_11>
  18:	16 c0       	rjmp	.+44     	; 0x46 <__bad_interrupt>
  1a:	15 c0       	rjmp	.+42     	; 0x46 <__bad_interrupt>
  1c:	14 c0       	rjmp	.+40     	; 0x46 <__bad_interrupt>
  1e:	13 c0       	rjmp	.+38     	; 0x46 <__bad_interrupt>
  20:	12 c0       	rjmp	.+36     	; 0x46 <__bad_interrupt>
  22:	11 c0       	rjmp	.+34     	; 0x46 <__bad_interrupt>
  24:	10 c0       	rjmp	.+32     	; 0x46 <__bad_interrupt>
  26:	0f c0       	rjmp	.+30     	; 0x46 <__bad_interrupt>
  28:	0e c0       	rjmp	.+28     	; 0x46 <__bad_interrupt>

0000002a <__ctors_end>:
  2a:	11 24       	eor	r1, r1
  2c:	1f be       	out	0x3f, r1	; 63
  2e:	cf ed       	ldi	r28, 0xDF	; 223
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_clear_bss>:
  32:	20 e0       	ldi	r18, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	01 c0       	rjmp	.+2      	; 0x3c <.do_clear_bss_start>

0000003a <.do_clear_bss_loop>:
  3a:	1d 92       	st	X+, r1

0000003c <.do_clear_bss_start>:
  3c:	a5 37       	cpi	r26, 0x75	; 117
  3e:	b2 07       	cpc	r27, r18
  40:	e1 f7       	brne	.-8      	; 0x3a <.do_clear_bss_loop>
  42:	fe d1       	rcall	.+1020   	; 0x440 <main>
  44:	5e c2       	rjmp	.+1212   	; 0x502 <_exit>

00000046 <__bad_interrupt>:
  46:	dc cf       	rjmp	.-72     	; 0x0 <__vectors>

00000048 <acc_init>:
uint16_t x_pos[2], y_pos[2];
uint16_t x_noise = 0, y_noise = 0;
uint8_t ovf_counter = 0;

void acc_init(){
	i2c_init();
  48:	48 d1       	rcall	.+656    	; 0x2da <i2c_init>
	i2c_single_write(ACC_ADD, PWR_MAN, 0x00);		//turn off sleep mode
  4a:	40 e0       	ldi	r20, 0x00	; 0
  4c:	6b e6       	ldi	r22, 0x6B	; 107
  4e:	88 e6       	ldi	r24, 0x68	; 104
  50:	b2 d1       	rcall	.+868    	; 0x3b6 <i2c_single_write>
	i2c_single_write(ACC_ADD, ACC_CON, 0x00);		//set range on +/- 2g
  52:	40 e0       	ldi	r20, 0x00	; 0
  54:	6c e1       	ldi	r22, 0x1C	; 28
  56:	88 e6       	ldi	r24, 0x68	; 104
  58:	ae d1       	rcall	.+860    	; 0x3b6 <i2c_single_write>
	i2c_single_write(ACC_ADD, SMPRT_DIV, 0x08);		//1kHz sample rate and interrupt rate
  5a:	48 e0       	ldi	r20, 0x08	; 8
  5c:	69 e1       	ldi	r22, 0x19	; 25
  5e:	88 e6       	ldi	r24, 0x68	; 104
  60:	aa d1       	rcall	.+852    	; 0x3b6 <i2c_single_write>
	i2c_single_write(ACC_ADD, INT_CON, 0x10);		//clear interrupt on any read
  62:	40 e1       	ldi	r20, 0x10	; 16
  64:	67 e3       	ldi	r22, 0x37	; 55
  66:	88 e6       	ldi	r24, 0x68	; 104
  68:	a6 d1       	rcall	.+844    	; 0x3b6 <i2c_single_write>
	i2c_single_write(ACC_ADD, INT_EN, 0x01);		//enable interrupt on data ready
  6a:	41 e0       	ldi	r20, 0x01	; 1
  6c:	68 e3       	ldi	r22, 0x38	; 56
  6e:	88 e6       	ldi	r24, 0x68	; 104
  70:	a2 d1       	rcall	.+836    	; 0x3b6 <i2c_single_write>

	uart_init();
  72:	ed d1       	rcall	.+986    	; 0x44e <uart_init>
/*	
	TCCR1A = (0<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0)|(0<<WGM11)|(0<<WGM10);
	TCCR1B = (0<<ICNC1)|(0<<ICES1)|(0<<WGM13)|(0<<WGM12)|(0<<CS12)|(0<<CS11)|(0<<CS10);		//no clock, clear timer on compare
	TIMSK |= (1<<TOIE1);							//enable overflow interrupt
*/	
	MCUCR |= (1 << ISC00);
  74:	85 b7       	in	r24, 0x35	; 53
  76:	81 60       	ori	r24, 0x01	; 1
  78:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1 << ISC01);							//The rising edge of INT0 generates an interrupt request
  7a:	85 b7       	in	r24, 0x35	; 53
  7c:	82 60       	ori	r24, 0x02	; 2
  7e:	85 bf       	out	0x35, r24	; 53
	GIMSK |= (1 << INT0);							//enable external interrupt 0 in general interrupt mask register
  80:	8b b7       	in	r24, 0x3b	; 59
  82:	80 64       	ori	r24, 0x40	; 64
  84:	8b bf       	out	0x3b, r24	; 59
	
	SREG |= (1<<SREG_I);							//enable interrupts I in global status register
  86:	8f b7       	in	r24, 0x3f	; 63
  88:	80 68       	ori	r24, 0x80	; 128
  8a:	8f bf       	out	0x3f, r24	; 63
  8c:	08 95       	ret

0000008e <__vector_5>:
	y_pos[0] = y_pos[1];
*/
	test();
}

ISR(TIMER1_OVF_vect){
  8e:	1f 92       	push	r1
  90:	0f 92       	push	r0
  92:	0f b6       	in	r0, 0x3f	; 63
  94:	0f 92       	push	r0
  96:	11 24       	eor	r1, r1
  98:	8f 93       	push	r24
	ovf_counter++;
  9a:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <_edata>
  9e:	8f 5f       	subi	r24, 0xFF	; 255
  a0:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <_edata>
}
  a4:	8f 91       	pop	r24
  a6:	0f 90       	pop	r0
  a8:	0f be       	out	0x3f, r0	; 63
  aa:	0f 90       	pop	r0
  ac:	1f 90       	pop	r1
  ae:	18 95       	reti

000000b0 <test>:

void test(){
	uint16_t temp_16;
	uint8_t temp_8[2];
	
	temp_16 = i2c_burst_read(ACC_ADD, X_MSB);
  b0:	6b e3       	ldi	r22, 0x3B	; 59
  b2:	88 e6       	ldi	r24, 0x68	; 104
  b4:	ad d1       	rcall	.+858    	; 0x410 <i2c_burst_read>
	temp_8[1] = (temp_16>>8);
	temp_8[0] = (temp_16&0xFF);
//	uart_put_com(temp_8[1], temp_8[0]);

	temp_16 = i2c_burst_read(ACC_ADD, Y_MSB);
  b6:	6d e3       	ldi	r22, 0x3D	; 61
  b8:	88 e6       	ldi	r24, 0x68	; 104
  ba:	aa d1       	rcall	.+852    	; 0x410 <i2c_burst_read>
  bc:	08 95       	ret

000000be <__vector_1>:
	y_noise = (y_noise>>10);

}
*/

ISR(INT0_vect){		//External interrupt0 service routine
  be:	1f 92       	push	r1
  c0:	0f 92       	push	r0
  c2:	0f b6       	in	r0, 0x3f	; 63
  c4:	0f 92       	push	r0
  c6:	11 24       	eor	r1, r1
  c8:	2f 93       	push	r18
  ca:	3f 93       	push	r19
  cc:	4f 93       	push	r20
  ce:	5f 93       	push	r21
  d0:	6f 93       	push	r22
  d2:	7f 93       	push	r23
  d4:	8f 93       	push	r24
  d6:	9f 93       	push	r25
  d8:	af 93       	push	r26
  da:	bf 93       	push	r27
  dc:	ef 93       	push	r30
  de:	ff 93       	push	r31
	y_vel[0] = y_vel[1];
	
	x_pos[0] = x_pos[1];
	y_pos[0] = y_pos[1];
*/
	test();
  e0:	e7 df       	rcall	.-50     	; 0xb0 <test>
}
  e2:	ff 91       	pop	r31
  e4:	ef 91       	pop	r30
  e6:	bf 91       	pop	r27
  e8:	af 91       	pop	r26
  ea:	9f 91       	pop	r25
  ec:	8f 91       	pop	r24
  ee:	7f 91       	pop	r23
  f0:	6f 91       	pop	r22
  f2:	5f 91       	pop	r21
  f4:	4f 91       	pop	r20
  f6:	3f 91       	pop	r19
  f8:	2f 91       	pop	r18
  fa:	0f 90       	pop	r0
  fc:	0f be       	out	0x3f, r0	; 63
  fe:	0f 90       	pop	r0
 100:	1f 90       	pop	r1
 102:	18 95       	reti

00000104 <gauge_init>:
#include "i2c.h"

uint8_t count = 0;

void gauge_init(void){
	i2c_init();
 104:	ea d0       	rcall	.+468    	; 0x2da <i2c_init>
	i2c_burst_write(GAUGE_ADD, CHARGE_MSB, 0xFF, 0xFF);
 106:	2f ef       	ldi	r18, 0xFF	; 255
 108:	4f ef       	ldi	r20, 0xFF	; 255
 10a:	62 e0       	ldi	r22, 0x02	; 2
 10c:	84 e6       	ldi	r24, 0x64	; 100
 10e:	5c d1       	rcall	.+696    	; 0x3c8 <i2c_burst_write>
	i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x7C, 0x1C);
 110:	2c e1       	ldi	r18, 0x1C	; 28
 112:	4c e7       	ldi	r20, 0x7C	; 124
 114:	66 e0       	ldi	r22, 0x06	; 6
 116:	84 e6       	ldi	r24, 0x64	; 100
 118:	57 d1       	rcall	.+686    	; 0x3c8 <i2c_burst_write>
	
	PORTB &= ~(1<<PINB4);		//turn led on
 11a:	c4 98       	cbi	0x18, 4	; 24
	DDRB |= (1<<PINB4);			//set led as output
 11c:	bc 9a       	sbi	0x17, 4	; 23
	
	TCCR0A = (0<<COM0A1)|(0<<COM0A0)|(0<<COM0B1)|(0<<COM0B0)|(0<<WGM01)|(0<<WGM00);
 11e:	10 be       	out	0x30, r1	; 48
	TCCR0B = (0<<FOC0A)|(0<<FOC0B)|(0<<WGM02)|(0<<CS02)|(0<<CS01)|(0<<CS00);
 120:	13 be       	out	0x33, r1	; 51
	//8MHz / 1024 = 7812,5Hz een overflow is 30ms, 17 * 30 = 500ms
	TIMSK |= (1<<TOIE0);	//enable interrupt on overflow 8-bit
 122:	89 b7       	in	r24, 0x39	; 57
 124:	82 60       	ori	r24, 0x02	; 2
 126:	89 bf       	out	0x39, r24	; 57
	
	MCUCR |= (0<<ISC10);	//The falling edge of INT1 generates an interrupt request
 128:	85 b7       	in	r24, 0x35	; 53
 12a:	85 bf       	out	0x35, r24	; 53
	MCUCR |= (1<<ISC11);
 12c:	85 b7       	in	r24, 0x35	; 53
 12e:	88 60       	ori	r24, 0x08	; 8
 130:	85 bf       	out	0x35, r24	; 53
	GIMSK |= (1<<INT1);		//enable external interrupt 1 in general interrupt mask register
 132:	8b b7       	in	r24, 0x3b	; 59
 134:	80 68       	ori	r24, 0x80	; 128
 136:	8b bf       	out	0x3b, r24	; 59
	
	SREG |= (1<<SREG_I);	//enable interrupts I in global status register	
 138:	8f b7       	in	r24, 0x3f	; 63
 13a:	80 68       	ori	r24, 0x80	; 128
 13c:	8f bf       	out	0x3f, r24	; 63
 13e:	08 95       	ret

00000140 <gauge_send_arp>:
}

void gauge_send_arp(){
	uint8_t temp;
	i2c_send_start();
 140:	d9 d0       	rcall	.+434    	; 0x2f4 <i2c_send_start>
	i2c_send_data(ARA<<1);
 142:	88 e1       	ldi	r24, 0x18	; 24
 144:	15 d1       	rcall	.+554    	; 0x370 <i2c_send_data>
	i2c_get_ack();						
 146:	03 d1       	rcall	.+518    	; 0x34e <i2c_get_ack>
	temp = i2c_get_data();	//fuel gauge zou reageren met zijn adress
 148:	4e d1       	rcall	.+668    	; 0x3e6 <i2c_get_data>
	if (temp != GAUGE_ADD){
		// Eventueel warning naar console sturen als temp niet gelijk is aan GAUGE_ADD of nogmaals proberen
	}
	i2c_send_nack();
 14a:	f9 d0       	rcall	.+498    	; 0x33e <i2c_send_nack>
	i2c_send_stop();
 14c:	e7 d0       	rcall	.+462    	; 0x31c <i2c_send_stop>
 14e:	08 95       	ret

00000150 <__vector_2>:
}

ISR(INT1_vect){	//External interrupt1 service routine
 150:	1f 92       	push	r1
 152:	0f 92       	push	r0
 154:	0f b6       	in	r0, 0x3f	; 63
 156:	0f 92       	push	r0
 158:	11 24       	eor	r1, r1
 15a:	2f 93       	push	r18
 15c:	3f 93       	push	r19
 15e:	4f 93       	push	r20
 160:	5f 93       	push	r21
 162:	6f 93       	push	r22
 164:	7f 93       	push	r23
 166:	8f 93       	push	r24
 168:	9f 93       	push	r25
 16a:	af 93       	push	r26
 16c:	bf 93       	push	r27
 16e:	ef 93       	push	r30
 170:	ff 93       	push	r31
	if((TCCR0B & (1<<CS02)) && (TCCR0B & (1<<CS00))){
 172:	03 b6       	in	r0, 0x33	; 51
 174:	02 fe       	sbrs	r0, 2
 176:	13 c0       	rjmp	.+38     	; 0x19e <__vector_2+0x4e>
 178:	03 b6       	in	r0, 0x33	; 51
 17a:	00 fe       	sbrs	r0, 0
 17c:	10 c0       	rjmp	.+32     	; 0x19e <__vector_2+0x4e>
		TCCR0B &= ~((1<<CS02)|(1<<CS00));		//disconnect clock
 17e:	83 b7       	in	r24, 0x33	; 51
 180:	8a 7f       	andi	r24, 0xFA	; 250
 182:	83 bf       	out	0x33, r24	; 51
		PORTB &= ~(1<<PINB4);
 184:	c4 98       	cbi	0x18, 4	; 24
		i2c_burst_write(GAUGE_ADD, HIGH_TRE_MSB, 0x00, 0x00);
 186:	20 e0       	ldi	r18, 0x00	; 0
 188:	40 e0       	ldi	r20, 0x00	; 0
 18a:	64 e0       	ldi	r22, 0x04	; 4
 18c:	84 e6       	ldi	r24, 0x64	; 100
 18e:	1c d1       	rcall	.+568    	; 0x3c8 <i2c_burst_write>
		i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x7C, 0x1C); // 30%
 190:	2c e1       	ldi	r18, 0x1C	; 28
 192:	4c e7       	ldi	r20, 0x7C	; 124
 194:	66 e0       	ldi	r22, 0x06	; 6
 196:	84 e6       	ldi	r24, 0x64	; 100
 198:	17 d1       	rcall	.+558    	; 0x3c8 <i2c_burst_write>
		gauge_send_arp();	
 19a:	d2 df       	rcall	.-92     	; 0x140 <gauge_send_arp>
 19c:	0f c0       	rjmp	.+30     	; 0x1bc <__vector_2+0x6c>
	}else{
		TCNT0 = 0x00;							//reset timer
 19e:	12 be       	out	0x32, r1	; 50
		TCCR0B |= (1<<CS02)|(1<<CS00);			//connect clock with 1024 prescaler
 1a0:	83 b7       	in	r24, 0x33	; 51
 1a2:	85 60       	ori	r24, 0x05	; 5
 1a4:	83 bf       	out	0x33, r24	; 51
		i2c_burst_write(GAUGE_ADD, LOW_TRE_MSB, 0x00, 0x00);
 1a6:	20 e0       	ldi	r18, 0x00	; 0
 1a8:	40 e0       	ldi	r20, 0x00	; 0
 1aa:	66 e0       	ldi	r22, 0x06	; 6
 1ac:	84 e6       	ldi	r24, 0x64	; 100
 1ae:	0c d1       	rcall	.+536    	; 0x3c8 <i2c_burst_write>
		i2c_burst_write(GAUGE_ADD, HIGH_TRE_MSB, 0x7D, 0xFD); // 31%
 1b0:	2d ef       	ldi	r18, 0xFD	; 253
 1b2:	4d e7       	ldi	r20, 0x7D	; 125
 1b4:	64 e0       	ldi	r22, 0x04	; 4
 1b6:	84 e6       	ldi	r24, 0x64	; 100
 1b8:	07 d1       	rcall	.+526    	; 0x3c8 <i2c_burst_write>
		gauge_send_arp();
 1ba:	c2 df       	rcall	.-124    	; 0x140 <gauge_send_arp>
	}
}
 1bc:	ff 91       	pop	r31
 1be:	ef 91       	pop	r30
 1c0:	bf 91       	pop	r27
 1c2:	af 91       	pop	r26
 1c4:	9f 91       	pop	r25
 1c6:	8f 91       	pop	r24
 1c8:	7f 91       	pop	r23
 1ca:	6f 91       	pop	r22
 1cc:	5f 91       	pop	r21
 1ce:	4f 91       	pop	r20
 1d0:	3f 91       	pop	r19
 1d2:	2f 91       	pop	r18
 1d4:	0f 90       	pop	r0
 1d6:	0f be       	out	0x3f, r0	; 63
 1d8:	0f 90       	pop	r0
 1da:	1f 90       	pop	r1
 1dc:	18 95       	reti

000001de <__vector_6>:

ISR(TIMER0_OVF_vect){
 1de:	1f 92       	push	r1
 1e0:	0f 92       	push	r0
 1e2:	0f b6       	in	r0, 0x3f	; 63
 1e4:	0f 92       	push	r0
 1e6:	11 24       	eor	r1, r1
 1e8:	8f 93       	push	r24
 1ea:	9f 93       	push	r25
	if(count == 17){
 1ec:	80 91 61 00 	lds	r24, 0x0061	; 0x800061 <count>
 1f0:	81 31       	cpi	r24, 0x11	; 17
 1f2:	39 f4       	brne	.+14     	; 0x202 <__vector_6+0x24>
		PORTB ^= (1<<PINB4);
 1f4:	98 b3       	in	r25, 0x18	; 24
 1f6:	80 e1       	ldi	r24, 0x10	; 16
 1f8:	89 27       	eor	r24, r25
 1fa:	88 bb       	out	0x18, r24	; 24
		count = 0;
 1fc:	10 92 61 00 	sts	0x0061, r1	; 0x800061 <count>
 200:	03 c0       	rjmp	.+6      	; 0x208 <__vector_6+0x2a>
	}else{
		count++;
 202:	8f 5f       	subi	r24, 0xFF	; 255
 204:	80 93 61 00 	sts	0x0061, r24	; 0x800061 <count>
	}
}
 208:	9f 91       	pop	r25
 20a:	8f 91       	pop	r24
 20c:	0f 90       	pop	r0
 20e:	0f be       	out	0x3f, r0	; 63
 210:	0f 90       	pop	r0
 212:	1f 90       	pop	r1
 214:	18 95       	reti

00000216 <buttons_init>:
#include "i2c.h"

volatile uint8_t old_buttons = 0x0;

void buttons_init(){
	DDRB &= ~((1<<PINB3)|(1<<PINB2)|(1<<PINB1)|(1<<PINB0));				//set buttons as input
 216:	87 b3       	in	r24, 0x17	; 23
 218:	80 7f       	andi	r24, 0xF0	; 240
 21a:	87 bb       	out	0x17, r24	; 23
	PCMSK0 |= ((1<<PINB3)|(1<<PINB2)|(1<<PINB1)|(1<<PINB0));			//set buttons as source for pin change interrupt 0
 21c:	80 b5       	in	r24, 0x20	; 32
 21e:	8f 60       	ori	r24, 0x0F	; 15
 220:	80 bd       	out	0x20, r24	; 32
	GIMSK |= (1<<PCIE0);												//enable pin change interrupt 0
 222:	8b b7       	in	r24, 0x3b	; 59
 224:	80 62       	ori	r24, 0x20	; 32
 226:	8b bf       	out	0x3b, r24	; 59
	SREG |= (1<<SREG_I);												//enable interrupts I in global status register
 228:	8f b7       	in	r24, 0x3f	; 63
 22a:	80 68       	ori	r24, 0x80	; 128
 22c:	8f bf       	out	0x3f, r24	; 63
	
	uart_init();
 22e:	0f d1       	rcall	.+542    	; 0x44e <uart_init>
 230:	08 95       	ret

00000232 <__vector_11>:
}

ISR(PCINT0_vect){		
 232:	1f 92       	push	r1
 234:	0f 92       	push	r0
 236:	0f b6       	in	r0, 0x3f	; 63
 238:	0f 92       	push	r0
 23a:	11 24       	eor	r1, r1
 23c:	2f 93       	push	r18
 23e:	3f 93       	push	r19
 240:	4f 93       	push	r20
 242:	5f 93       	push	r21
 244:	6f 93       	push	r22
 246:	7f 93       	push	r23
 248:	8f 93       	push	r24
 24a:	9f 93       	push	r25
 24c:	af 93       	push	r26
 24e:	bf 93       	push	r27
 250:	cf 93       	push	r28
 252:	df 93       	push	r29
 254:	ef 93       	push	r30
 256:	ff 93       	push	r31
	uint8_t new_buttons = (PINB & 0xF);
 258:	d6 b3       	in	r29, 0x16	; 22
 25a:	df 70       	andi	r29, 0x0F	; 15
	uint8_t temp = (new_buttons ^ old_buttons);
 25c:	c0 91 62 00 	lds	r28, 0x0062	; 0x800062 <old_buttons>
 260:	cd 27       	eor	r28, r29
	if((temp & (1<<PINB0)) && (old_buttons & (1<<PINB0))){
 262:	c0 ff       	sbrs	r28, 0
 264:	07 c0       	rjmp	.+14     	; 0x274 <__vector_11+0x42>
 266:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <old_buttons>
 26a:	80 ff       	sbrs	r24, 0
 26c:	03 c0       	rjmp	.+6      	; 0x274 <__vector_11+0x42>
		uart_put_com(0xBB, 0xBB);
 26e:	6b eb       	ldi	r22, 0xBB	; 187
 270:	8b eb       	ldi	r24, 0xBB	; 187
 272:	11 d1       	rcall	.+546    	; 0x496 <uart_put_com>
	}
	if((temp & (1<<PINB1)) && (old_buttons & (1<<PINB1))){
 274:	c1 ff       	sbrs	r28, 1
 276:	07 c0       	rjmp	.+14     	; 0x286 <__vector_11+0x54>
 278:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <old_buttons>
 27c:	81 ff       	sbrs	r24, 1
 27e:	03 c0       	rjmp	.+6      	; 0x286 <__vector_11+0x54>
		uart_put_com(0x44, 0x44);
 280:	64 e4       	ldi	r22, 0x44	; 68
 282:	84 e4       	ldi	r24, 0x44	; 68
 284:	08 d1       	rcall	.+528    	; 0x496 <uart_put_com>
	}
	if((temp & (1<<PINB2)) && (old_buttons & (1<<PINB2))){
 286:	c2 ff       	sbrs	r28, 2
 288:	0a c0       	rjmp	.+20     	; 0x29e <__vector_11+0x6c>
 28a:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <old_buttons>
 28e:	82 ff       	sbrs	r24, 2
 290:	06 c0       	rjmp	.+12     	; 0x29e <__vector_11+0x6c>
		uart_put_com(0x11, 0x11);
 292:	61 e1       	ldi	r22, 0x11	; 17
 294:	81 e1       	ldi	r24, 0x11	; 17
 296:	ff d0       	rcall	.+510    	; 0x496 <uart_put_com>
		uart_put_com(0x11, 0x11);
 298:	61 e1       	ldi	r22, 0x11	; 17
 29a:	81 e1       	ldi	r24, 0x11	; 17
 29c:	fc d0       	rcall	.+504    	; 0x496 <uart_put_com>
	}
	if((temp & (1<<PINB3)) && (old_buttons & (1<<PINB3))){
 29e:	c3 ff       	sbrs	r28, 3
 2a0:	07 c0       	rjmp	.+14     	; 0x2b0 <__vector_11+0x7e>
 2a2:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <old_buttons>
 2a6:	83 ff       	sbrs	r24, 3
 2a8:	03 c0       	rjmp	.+6      	; 0x2b0 <__vector_11+0x7e>
		uart_put_com(0x77, 0x77);
 2aa:	67 e7       	ldi	r22, 0x77	; 119
 2ac:	87 e7       	ldi	r24, 0x77	; 119
 2ae:	f3 d0       	rcall	.+486    	; 0x496 <uart_put_com>
	}
	old_buttons = new_buttons;
 2b0:	d0 93 62 00 	sts	0x0062, r29	; 0x800062 <old_buttons>
}
 2b4:	ff 91       	pop	r31
 2b6:	ef 91       	pop	r30
 2b8:	df 91       	pop	r29
 2ba:	cf 91       	pop	r28
 2bc:	bf 91       	pop	r27
 2be:	af 91       	pop	r26
 2c0:	9f 91       	pop	r25
 2c2:	8f 91       	pop	r24
 2c4:	7f 91       	pop	r23
 2c6:	6f 91       	pop	r22
 2c8:	5f 91       	pop	r21
 2ca:	4f 91       	pop	r20
 2cc:	3f 91       	pop	r19
 2ce:	2f 91       	pop	r18
 2d0:	0f 90       	pop	r0
 2d2:	0f be       	out	0x3f, r0	; 63
 2d4:	0f 90       	pop	r0
 2d6:	1f 90       	pop	r1
 2d8:	18 95       	reti

000002da <i2c_init>:
	i2c_get_ack();
	ret = i2c_get_data();
	i2c_send_nack();
	i2c_send_stop();
	return(ret);
}
 2da:	8f ef       	ldi	r24, 0xFF	; 255
 2dc:	8f b9       	out	0x0f, r24	; 15
 2de:	88 b3       	in	r24, 0x18	; 24
 2e0:	80 6a       	ori	r24, 0xA0	; 160
 2e2:	88 bb       	out	0x18, r24	; 24
 2e4:	87 b3       	in	r24, 0x17	; 23
 2e6:	80 6a       	ori	r24, 0xA0	; 160
 2e8:	87 bb       	out	0x17, r24	; 23
 2ea:	8a e2       	ldi	r24, 0x2A	; 42
 2ec:	8d b9       	out	0x0d, r24	; 13
 2ee:	80 ef       	ldi	r24, 0xF0	; 240
 2f0:	8e b9       	out	0x0e, r24	; 14
 2f2:	08 95       	ret

000002f4 <i2c_send_start>:
 2f4:	88 b3       	in	r24, 0x18	; 24
 2f6:	80 6a       	ori	r24, 0xA0	; 160
 2f8:	88 bb       	out	0x18, r24	; 24
 2fa:	21 e0       	ldi	r18, 0x01	; 1
 2fc:	98 b3       	in	r25, 0x18	; 24
 2fe:	88 b3       	in	r24, 0x18	; 24
 300:	85 fb       	bst	r24, 5
 302:	88 27       	eor	r24, r24
 304:	80 f9       	bld	r24, 0
 306:	82 13       	cpse	r24, r18
 308:	f9 cf       	rjmp	.-14     	; 0x2fc <i2c_send_start+0x8>
 30a:	99 23       	and	r25, r25
 30c:	bc f7       	brge	.-18     	; 0x2fc <i2c_send_start+0x8>
 30e:	c5 98       	cbi	0x18, 5	; 24
 310:	82 e0       	ldi	r24, 0x02	; 2
 312:	8a 95       	dec	r24
 314:	f1 f7       	brne	.-4      	; 0x312 <i2c_send_start+0x1e>
 316:	00 00       	nop
 318:	c7 98       	cbi	0x18, 7	; 24
 31a:	08 95       	ret

0000031c <i2c_send_stop>:
 31c:	c5 98       	cbi	0x18, 5	; 24
 31e:	c7 9a       	sbi	0x18, 7	; 24
 320:	82 e0       	ldi	r24, 0x02	; 2
 322:	8a 95       	dec	r24
 324:	f1 f7       	brne	.-4      	; 0x322 <i2c_send_stop+0x6>
 326:	00 00       	nop
 328:	c5 9a       	sbi	0x18, 5	; 24
 32a:	08 95       	ret

0000032c <i2c_send_ack>:
 32c:	c5 98       	cbi	0x18, 5	; 24
 32e:	c7 9a       	sbi	0x18, 7	; 24
 330:	82 e0       	ldi	r24, 0x02	; 2
 332:	8a 95       	dec	r24
 334:	f1 f7       	brne	.-4      	; 0x332 <i2c_send_ack+0x6>
 336:	00 00       	nop
 338:	c7 98       	cbi	0x18, 7	; 24
 33a:	c5 9a       	sbi	0x18, 5	; 24
 33c:	08 95       	ret

0000033e <i2c_send_nack>:
 33e:	c5 9a       	sbi	0x18, 5	; 24
 340:	c7 9a       	sbi	0x18, 7	; 24
 342:	82 e0       	ldi	r24, 0x02	; 2
 344:	8a 95       	dec	r24
 346:	f1 f7       	brne	.-4      	; 0x344 <i2c_send_nack+0x6>
 348:	00 00       	nop
 34a:	c7 98       	cbi	0x18, 7	; 24
 34c:	08 95       	ret

0000034e <i2c_get_ack>:
 34e:	bd 98       	cbi	0x17, 5	; 23
 350:	68 9a       	sbi	0x0d, 0	; 13
 352:	82 e0       	ldi	r24, 0x02	; 2
 354:	8a 95       	dec	r24
 356:	f1 f7       	brne	.-4      	; 0x354 <i2c_get_ack+0x6>
 358:	00 00       	nop
 35a:	68 9a       	sbi	0x0d, 0	; 13
 35c:	82 e0       	ldi	r24, 0x02	; 2
 35e:	8a 95       	dec	r24
 360:	f1 f7       	brne	.-4      	; 0x35e <i2c_get_ack+0x10>
 362:	00 00       	nop
 364:	8f b1       	in	r24, 0x0f	; 15
 366:	9f ef       	ldi	r25, 0xFF	; 255
 368:	9f b9       	out	0x0f, r25	; 15
 36a:	bd 9a       	sbi	0x17, 5	; 23
 36c:	81 70       	andi	r24, 0x01	; 1
 36e:	08 95       	ret

00000370 <i2c_send_data>:
 370:	8f b9       	out	0x0f, r24	; 15
 372:	c5 9a       	sbi	0x18, 5	; 24
 374:	8e b1       	in	r24, 0x0e	; 14
 376:	80 7f       	andi	r24, 0xF0	; 240
 378:	8e b9       	out	0x0e, r24	; 14
 37a:	68 9a       	sbi	0x0d, 0	; 13
 37c:	82 e0       	ldi	r24, 0x02	; 2
 37e:	8a 95       	dec	r24
 380:	f1 f7       	brne	.-4      	; 0x37e <i2c_send_data+0xe>
 382:	00 00       	nop
 384:	68 9a       	sbi	0x0d, 0	; 13
 386:	82 e0       	ldi	r24, 0x02	; 2
 388:	8a 95       	dec	r24
 38a:	f1 f7       	brne	.-4      	; 0x388 <i2c_send_data+0x18>
 38c:	00 00       	nop
 38e:	76 9b       	sbis	0x0e, 6	; 14
 390:	f4 cf       	rjmp	.-24     	; 0x37a <i2c_send_data+0xa>
 392:	8f ef       	ldi	r24, 0xFF	; 255
 394:	8f b9       	out	0x0f, r24	; 15
 396:	08 95       	ret

00000398 <i2c_send_reg_add>:
 398:	cf 93       	push	r28
 39a:	df 93       	push	r29
 39c:	d8 2f       	mov	r29, r24
 39e:	c6 2f       	mov	r28, r22
 3a0:	a9 df       	rcall	.-174    	; 0x2f4 <i2c_send_start>
 3a2:	8d 2f       	mov	r24, r29
 3a4:	88 0f       	add	r24, r24
 3a6:	e4 df       	rcall	.-56     	; 0x370 <i2c_send_data>
 3a8:	d2 df       	rcall	.-92     	; 0x34e <i2c_get_ack>
 3aa:	8c 2f       	mov	r24, r28
 3ac:	e1 df       	rcall	.-62     	; 0x370 <i2c_send_data>
 3ae:	cf df       	rcall	.-98     	; 0x34e <i2c_get_ack>
 3b0:	df 91       	pop	r29
 3b2:	cf 91       	pop	r28
 3b4:	08 95       	ret

000003b6 <i2c_single_write>:
 3b6:	cf 93       	push	r28
 3b8:	c4 2f       	mov	r28, r20
 3ba:	ee df       	rcall	.-36     	; 0x398 <i2c_send_reg_add>
 3bc:	8c 2f       	mov	r24, r28
 3be:	d8 df       	rcall	.-80     	; 0x370 <i2c_send_data>
 3c0:	c6 df       	rcall	.-116    	; 0x34e <i2c_get_ack>
 3c2:	ac df       	rcall	.-168    	; 0x31c <i2c_send_stop>
 3c4:	cf 91       	pop	r28
 3c6:	08 95       	ret

000003c8 <i2c_burst_write>:
 3c8:	cf 93       	push	r28
 3ca:	df 93       	push	r29
 3cc:	d4 2f       	mov	r29, r20
 3ce:	c2 2f       	mov	r28, r18
 3d0:	e3 df       	rcall	.-58     	; 0x398 <i2c_send_reg_add>
 3d2:	8d 2f       	mov	r24, r29
 3d4:	cd df       	rcall	.-102    	; 0x370 <i2c_send_data>
 3d6:	bb df       	rcall	.-138    	; 0x34e <i2c_get_ack>
 3d8:	8c 2f       	mov	r24, r28
 3da:	ca df       	rcall	.-108    	; 0x370 <i2c_send_data>
 3dc:	b8 df       	rcall	.-144    	; 0x34e <i2c_get_ack>
 3de:	9e df       	rcall	.-196    	; 0x31c <i2c_send_stop>
 3e0:	df 91       	pop	r29
 3e2:	cf 91       	pop	r28
 3e4:	08 95       	ret

000003e6 <i2c_get_data>:
 3e6:	bd 98       	cbi	0x17, 5	; 23
 3e8:	8e b1       	in	r24, 0x0e	; 14
 3ea:	80 7f       	andi	r24, 0xF0	; 240
 3ec:	8e b9       	out	0x0e, r24	; 14
 3ee:	68 9a       	sbi	0x0d, 0	; 13
 3f0:	82 e0       	ldi	r24, 0x02	; 2
 3f2:	8a 95       	dec	r24
 3f4:	f1 f7       	brne	.-4      	; 0x3f2 <i2c_get_data+0xc>
 3f6:	00 00       	nop
 3f8:	68 9a       	sbi	0x0d, 0	; 13
 3fa:	82 e0       	ldi	r24, 0x02	; 2
 3fc:	8a 95       	dec	r24
 3fe:	f1 f7       	brne	.-4      	; 0x3fc <i2c_get_data+0x16>
 400:	00 00       	nop
 402:	76 9b       	sbis	0x0e, 6	; 14
 404:	f4 cf       	rjmp	.-24     	; 0x3ee <i2c_get_data+0x8>
 406:	8f b1       	in	r24, 0x0f	; 15
 408:	9f ef       	ldi	r25, 0xFF	; 255
 40a:	9f b9       	out	0x0f, r25	; 15
 40c:	bd 9a       	sbi	0x17, 5	; 23
 40e:	08 95       	ret

00000410 <i2c_burst_read>:

uint16_t i2c_burst_read(uint8_t dev_address, uint8_t reg_address){
 410:	cf 93       	push	r28
 412:	df 93       	push	r29
 414:	c8 2f       	mov	r28, r24
	uint16_t ret;
	i2c_send_reg_add(dev_address, reg_address);
 416:	c0 df       	rcall	.-128    	; 0x398 <i2c_send_reg_add>
	i2c_send_start();
 418:	6d df       	rcall	.-294    	; 0x2f4 <i2c_send_start>
	i2c_send_data((dev_address<<1)|1);			//device address and read is 1
 41a:	8c 2f       	mov	r24, r28
 41c:	88 0f       	add	r24, r24
 41e:	81 60       	ori	r24, 0x01	; 1
 420:	a7 df       	rcall	.-178    	; 0x370 <i2c_send_data>
	i2c_get_ack();
 422:	95 df       	rcall	.-214    	; 0x34e <i2c_get_ack>
	ret = (i2c_get_data()<<8);
 424:	e0 df       	rcall	.-64     	; 0x3e6 <i2c_get_data>
 426:	c8 2f       	mov	r28, r24
 428:	d0 e0       	ldi	r29, 0x00	; 0
 42a:	dc 2f       	mov	r29, r28
 42c:	cc 27       	eor	r28, r28
	i2c_send_ack();
 42e:	7e df       	rcall	.-260    	; 0x32c <i2c_send_ack>
	ret |= i2c_get_data();
 430:	da df       	rcall	.-76     	; 0x3e6 <i2c_get_data>
 432:	c8 2b       	or	r28, r24
	i2c_send_nack();
 434:	84 df       	rcall	.-248    	; 0x33e <i2c_send_nack>
	i2c_send_stop();
 436:	72 df       	rcall	.-284    	; 0x31c <i2c_send_stop>
	return(ret);
}
 438:	ce 01       	movw	r24, r28
 43a:	df 91       	pop	r29
 43c:	cf 91       	pop	r28
 43e:	08 95       	ret

00000440 <main>:
#include "acc.h"
#include "gauge.h"

int main(void)
{
	CLKPR = (1<<CLKPCE);		//enable clock divider changes
 440:	80 e8       	ldi	r24, 0x80	; 128
 442:	86 bd       	out	0x26, r24	; 38
	CLKPR = (0<<CLKPCE)|(0<<CLKPS3)|(0<<CLKPS2)|(0<<CLKPS1)|(0<<CLKPS0);	//set clock divider to 1, 8MHz system clock
 444:	16 bc       	out	0x26, r1	; 38
	
	buttons_init();
 446:	e7 de       	rcall	.-562    	; 0x216 <buttons_init>
	gauge_init();
 448:	5d de       	rcall	.-838    	; 0x104 <gauge_init>
	acc_init();
 44a:	fe dd       	rcall	.-1028   	; 0x48 <acc_init>
 44c:	ff cf       	rjmp	.-2      	; 0x44c <main+0xc>

0000044e <uart_init>:
volatile static uint8_t tx_buffer[16];
volatile static uint8_t tx_head = 0;
volatile static uint8_t tx_tail = 0;

void uart_init(void) {
	UBRRH = (uint8_t)(MYUBBR>>8);								//set baud rate
 44e:	12 b8       	out	0x02, r1	; 2
	UBRRL = (uint8_t)(MYUBBR);
 450:	87 e6       	ldi	r24, 0x67	; 103
 452:	89 b9       	out	0x09, r24	; 9
	UCSRB = (1<<TXEN);											//enable transmit
 454:	88 e0       	ldi	r24, 0x08	; 8
 456:	8a b9       	out	0x0a, r24	; 10
	UCSRC = (1<<UPM1)|(0<<USBS)|(1<<UCSZ1)|(1<<UCSZ0);			//enable even parity, set 8-bit character, set 1 stop bit
 458:	86 e2       	ldi	r24, 0x26	; 38
 45a:	83 b9       	out	0x03, r24	; 3
	SREG |= (1<<SREG_I);										//enable interrupts I in global status register
 45c:	8f b7       	in	r24, 0x3f	; 63
 45e:	80 68       	ori	r24, 0x80	; 128
 460:	8f bf       	out	0x3f, r24	; 63
 462:	08 95       	ret

00000464 <uart_putc>:
	uart_putc(command);
	uart_putc(data);
}

void uart_putc(uint8_t c){
	uint8_t tmp_head = (tx_head + 1) % 16;
 464:	20 91 64 00 	lds	r18, 0x0064	; 0x800064 <tx_head>
 468:	30 e0       	ldi	r19, 0x00	; 0
 46a:	2f 5f       	subi	r18, 0xFF	; 255
 46c:	3f 4f       	sbci	r19, 0xFF	; 255
 46e:	2f 70       	andi	r18, 0x0F	; 15
 470:	30 78       	andi	r19, 0x80	; 128
 472:	33 23       	and	r19, r19
 474:	34 f4       	brge	.+12     	; 0x482 <uart_putc+0x1e>
 476:	21 50       	subi	r18, 0x01	; 1
 478:	31 09       	sbc	r19, r1
 47a:	20 6f       	ori	r18, 0xF0	; 240
 47c:	3f 6f       	ori	r19, 0xFF	; 255
 47e:	2f 5f       	subi	r18, 0xFF	; 255
 480:	3f 4f       	sbci	r19, 0xFF	; 255
	tx_buffer[tx_head] = c;
 482:	e0 91 64 00 	lds	r30, 0x0064	; 0x800064 <tx_head>
 486:	f0 e0       	ldi	r31, 0x00	; 0
 488:	eb 59       	subi	r30, 0x9B	; 155
 48a:	ff 4f       	sbci	r31, 0xFF	; 255
 48c:	80 83       	st	Z, r24
	tx_head = tmp_head;
 48e:	20 93 64 00 	sts	0x0064, r18	; 0x800064 <tx_head>
	UCSRB |= (1<<UDRIE);
 492:	55 9a       	sbi	0x0a, 5	; 10
 494:	08 95       	ret

00000496 <uart_put_com>:
	UCSRB = (1<<TXEN);											//enable transmit
	UCSRC = (1<<UPM1)|(0<<USBS)|(1<<UCSZ1)|(1<<UCSZ0);			//enable even parity, set 8-bit character, set 1 stop bit
	SREG |= (1<<SREG_I);										//enable interrupts I in global status register
}

void uart_put_com(uint8_t command, uint8_t data){
 496:	cf 93       	push	r28
 498:	c6 2f       	mov	r28, r22
	uart_putc(command);
 49a:	e4 df       	rcall	.-56     	; 0x464 <uart_putc>
	uart_putc(data);
 49c:	8c 2f       	mov	r24, r28
 49e:	e2 df       	rcall	.-60     	; 0x464 <uart_putc>
}
 4a0:	cf 91       	pop	r28
 4a2:	08 95       	ret

000004a4 <__vector_8>:
	tx_buffer[tx_head] = c;
	tx_head = tmp_head;
	UCSRB |= (1<<UDRIE);
}

ISR(USART_UDRE_vect){
 4a4:	1f 92       	push	r1
 4a6:	0f 92       	push	r0
 4a8:	0f b6       	in	r0, 0x3f	; 63
 4aa:	0f 92       	push	r0
 4ac:	11 24       	eor	r1, r1
 4ae:	8f 93       	push	r24
 4b0:	9f 93       	push	r25
 4b2:	ef 93       	push	r30
 4b4:	ff 93       	push	r31
	uint8_t tmp_tail = 0;
	if(tx_tail != tx_head){
 4b6:	90 91 63 00 	lds	r25, 0x0063	; 0x800063 <tx_tail>
 4ba:	80 91 64 00 	lds	r24, 0x0064	; 0x800064 <tx_head>
 4be:	98 17       	cp	r25, r24
 4c0:	b1 f0       	breq	.+44     	; 0x4ee <__vector_8+0x4a>
		tmp_tail = (tx_tail + 1) % 16;
 4c2:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <tx_tail>
 4c6:	90 e0       	ldi	r25, 0x00	; 0
 4c8:	01 96       	adiw	r24, 0x01	; 1
 4ca:	8f 70       	andi	r24, 0x0F	; 15
 4cc:	90 78       	andi	r25, 0x80	; 128
 4ce:	99 23       	and	r25, r25
 4d0:	24 f4       	brge	.+8      	; 0x4da <__vector_8+0x36>
 4d2:	01 97       	sbiw	r24, 0x01	; 1
 4d4:	80 6f       	ori	r24, 0xF0	; 240
 4d6:	9f 6f       	ori	r25, 0xFF	; 255
 4d8:	01 96       	adiw	r24, 0x01	; 1
		UDR = tx_buffer[tx_tail];
 4da:	e0 91 63 00 	lds	r30, 0x0063	; 0x800063 <tx_tail>
 4de:	f0 e0       	ldi	r31, 0x00	; 0
 4e0:	eb 59       	subi	r30, 0x9B	; 155
 4e2:	ff 4f       	sbci	r31, 0xFF	; 255
 4e4:	90 81       	ld	r25, Z
 4e6:	9c b9       	out	0x0c, r25	; 12
		tx_tail = tmp_tail;
 4e8:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <tx_tail>
 4ec:	01 c0       	rjmp	.+2      	; 0x4f0 <__vector_8+0x4c>
	}else{
		UCSRB &= ~(1<<UDRIE);
 4ee:	55 98       	cbi	0x0a, 5	; 10
	}
}
 4f0:	ff 91       	pop	r31
 4f2:	ef 91       	pop	r30
 4f4:	9f 91       	pop	r25
 4f6:	8f 91       	pop	r24
 4f8:	0f 90       	pop	r0
 4fa:	0f be       	out	0x3f, r0	; 63
 4fc:	0f 90       	pop	r0
 4fe:	1f 90       	pop	r1
 500:	18 95       	reti

00000502 <_exit>:
 502:	f8 94       	cli

00000504 <__stop_program>:
 504:	ff cf       	rjmp	.-2      	; 0x504 <__stop_program>
